Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 20:53:18 2020
| Host         : DESKTOP-FDTNK2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file posture_detection_timing_summary_routed.rpt -pb posture_detection_timing_summary_routed.pb -rpx posture_detection_timing_summary_routed.rpx -warn_on_violation
| Design       : posture_detection
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Demo_0/Driver_Gyro0/Flag_State_Init_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[6]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[7]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[8]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 247 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 498 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -105.615    -1330.902                     37                  522        0.054        0.000                      0                  522       -0.822       -3.491                       9                   371  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
Gyro_Demo_0/clk_10/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0             {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0             {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0             {0.000 5.000}        10.000          100.000         
clk                              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1           {0.000 5.000}        10.000          100.000         
  clk_out3_clk_wiz_0_1           {0.000 3.333}        6.667           150.000         
    CLKFBIN                      {0.000 3.333}        6.667           150.000         
    PixelClkIO                   {0.000 3.333}        6.667           150.000         
    SerialClkIO                  {0.000 0.667}        1.333           750.000         
    rgb2dvi_0/U0/SerialClk       {0.000 0.667}        1.333           750.000         
  clkfbout_clk_wiz_0_1           {0.000 5.000}        10.000          100.000         
sys_clk_pin                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_2           {0.000 5.000}        10.000          100.000         
  clk_out3_clk_wiz_0_2           {0.000 3.333}        6.667           150.000         
    CLKFBIN_1                    {0.000 3.333}        6.667           150.000         
    PixelClkIO_1                 {0.000 3.333}        6.667           150.000         
    SerialClkIO_1                {0.000 0.667}        1.333           750.000         
  clkfbout_clk_wiz_0_2           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Gyro_Demo_0/clk_10/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   4.180        0.000                      0                  162        0.140        0.000                      0                  162        4.500        0.000                       0                   101  
  clk_out2_clk_wiz_0                  98.096        0.000                      0                    2        0.297        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                               7.845        0.000                       0                     3  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1              -105.615     -950.728                     10                   55        0.267        0.000                      0                   55        4.500        0.000                       0                    47  
  clk_out3_clk_wiz_0_1                -9.207     -244.364                     27                  261        0.122        0.000                      0                  261        1.833        0.000                       0                   189  
    CLKFBIN                                                                                                                                                                        5.418        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                     4.511        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                   -0.822       -3.491                       9                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_2              -105.614     -950.721                     10                   55        0.267        0.000                      0                   55        4.500        0.000                       0                    47  
  clk_out3_clk_wiz_0_2                -9.207     -244.345                     27                  261        0.122        0.000                      0                  261        1.833        0.000                       0                   189  
    CLKFBIN_1                                                                                                                                                                      5.418        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                   4.511        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                 -0.822       -3.491                       9                    10  
  clkfbout_clk_wiz_0_2                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_2  clk_out1_clk_wiz_0_1     -105.615     -950.728                     10                   55        0.194        0.000                      0                   55  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1      -14.229     -380.174                     27                   27        1.916        0.000                      0                   27  
clk_out1_clk_wiz_0_2  clk_out3_clk_wiz_0_1      -14.228     -380.153                     27                   27        1.916        0.000                      0                   27  
clk_out3_clk_wiz_0_2  clk_out3_clk_wiz_0_1       -9.207     -244.364                     27                  261        0.054        0.000                      0                  261  
clk_out3_clk_wiz_0_1  PixelClkIO                  1.574        0.000                      0                   38        0.069        0.000                      0                   38  
clk_out3_clk_wiz_0_2  PixelClkIO                  1.574        0.000                      0                   38        0.069        0.000                      0                   38  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_2     -105.615     -950.728                     10                   55        0.194        0.000                      0                   55  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_2      -14.229     -380.174                     27                   27        1.916        0.000                      0                   27  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0_2       -9.207     -244.364                     27                  261        0.054        0.000                      0                  261  
clk_out1_clk_wiz_0_2  clk_out3_clk_wiz_0_2      -14.228     -380.153                     27                   27        1.916        0.000                      0                   27  
clk_out3_clk_wiz_0_1  PixelClkIO_1                1.574        0.000                      0                   38        0.069        0.000                      0                   38  
clk_out3_clk_wiz_0_2  PixelClkIO_1                1.574        0.000                      0                   38        0.069        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0_1        4.994        0.000                      0                    4        0.503        0.000                      0                    4  
**async_default**     clk_out3_clk_wiz_0_2  clk_out3_clk_wiz_0_1        4.994        0.000                      0                    4        0.434        0.000                      0                    4  
**async_default**     clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0_2        4.994        0.000                      0                    4        0.434        0.000                      0                    4  
**async_default**     clk_out3_clk_wiz_0_2  clk_out3_clk_wiz_0_2        4.995        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Gyro_Demo_0/clk_10/inst/clk_in1
  To Clock:  Gyro_Demo_0/clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Gyro_Demo_0/clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Gyro_Demo_0/clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.828ns (14.936%)  route 4.716ns (85.064%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.614     1.614    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X21Y35         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.456     2.070 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=31, routed)          0.964     3.035    Gyro_Demo_0/Driver_IIC0/c_state[3]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.159 f  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.844     4.003    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.127 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           2.249     6.376    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X29Y0          LUT4 (Prop_lut4_I3_O)        0.124     6.500 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[4]_i_1/O
                         net (fo=1, routed)           0.658     7.158    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[4]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    11.504    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X26Y2          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[4]/C
                         clock pessimism              0.075    11.579    
                         clock uncertainty           -0.073    11.507    
    SLICE_X26Y2          FDRE (Setup_fdre_C_CE)      -0.169    11.338    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.828ns (15.188%)  route 4.624ns (84.812%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.614     1.614    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X21Y35         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.456     2.070 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=31, routed)          0.964     3.035    Gyro_Demo_0/Driver_IIC0/c_state[3]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.159 f  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.844     4.003    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.127 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           2.270     6.397    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X28Y0          LUT4 (Prop_lut4_I3_O)        0.124     6.521 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[2]_i_1/O
                         net (fo=1, routed)           0.545     7.066    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[2]_i_1_n_0
    SLICE_X26Y4          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.503    11.503    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X26Y4          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[2]/C
                         clock pessimism              0.075    11.578    
                         clock uncertainty           -0.073    11.506    
    SLICE_X26Y4          FDRE (Setup_fdre_C_CE)      -0.169    11.337    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.828ns (15.431%)  route 4.538ns (84.569%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.614     1.614    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X21Y35         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.456     2.070 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=31, routed)          0.964     3.035    Gyro_Demo_0/Driver_IIC0/c_state[3]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.159 f  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.844     4.003    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.127 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           2.139     6.266    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X31Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.390 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_1/O
                         net (fo=1, routed)           0.591     6.980    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.507    11.507    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X31Y0          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[7]/C
                         clock pessimism              0.075    11.582    
                         clock uncertainty           -0.073    11.510    
    SLICE_X31Y0          FDRE (Setup_fdre_C_CE)      -0.205    11.305    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.828ns (15.451%)  route 4.531ns (84.549%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.614     1.614    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X21Y35         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.456     2.070 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=31, routed)          0.964     3.035    Gyro_Demo_0/Driver_IIC0/c_state[3]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.159 f  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.844     4.003    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.127 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           2.251     6.378    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X29Y0          LUT4 (Prop_lut4_I3_O)        0.124     6.502 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[0]_i_1/O
                         net (fo=1, routed)           0.471     6.973    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[0]_i_1_n_0
    SLICE_X29Y1          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    11.504    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X29Y1          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[0]/C
                         clock pessimism              0.075    11.579    
                         clock uncertainty           -0.073    11.507    
    SLICE_X29Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.302    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.302    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.828ns (15.774%)  route 4.421ns (84.226%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.614     1.614    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X21Y35         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.456     2.070 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=31, routed)          0.964     3.035    Gyro_Demo_0/Driver_IIC0/c_state[3]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.159 f  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.844     4.003    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.127 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           2.142     6.269    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X31Y0          LUT4 (Prop_lut4_I3_O)        0.124     6.393 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[5]_i_1/O
                         net (fo=1, routed)           0.471     6.864    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[5]_i_1_n_0
    SLICE_X31Y1          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.507    11.507    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X31Y1          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[5]/C
                         clock pessimism              0.075    11.582    
                         clock uncertainty           -0.073    11.510    
    SLICE_X31Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.305    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.828ns (15.730%)  route 4.436ns (84.270%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.614     1.614    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X21Y35         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.456     2.070 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=31, routed)          0.964     3.035    Gyro_Demo_0/Driver_IIC0/c_state[3]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.159 f  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.844     4.003    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.127 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           2.015     6.142    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X22Y0          LUT4 (Prop_lut4_I3_O)        0.124     6.266 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[3]_i_1/O
                         net (fo=1, routed)           0.612     6.878    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[3]_i_1_n_0
    SLICE_X26Y0          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    11.504    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X26Y0          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[3]/C
                         clock pessimism              0.075    11.579    
                         clock uncertainty           -0.073    11.507    
    SLICE_X26Y0          FDRE (Setup_fdre_C_CE)      -0.169    11.338    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.375ns (25.263%)  route 4.068ns (74.737%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.611     1.611    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X22Y31         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.478     2.089 f  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           1.081     3.171    Gyro_Demo_0/Driver_IIC0/scl_cnt[9]
    SLICE_X23Y32         LUT4 (Prop_lut4_I3_O)        0.323     3.494 r  Gyro_Demo_0/Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          1.164     4.658    Gyro_Demo_0/Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I5_O)        0.326     4.984 r  Gyro_Demo_0/Driver_IIC0/SDA_Out_i_17/O
                         net (fo=1, routed)           0.858     5.842    Gyro_Demo_0/Driver_IIC0/SDA_Out_i_17_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I2_O)        0.124     5.966 r  Gyro_Demo_0/Driver_IIC0/SDA_Out_i_6/O
                         net (fo=1, routed)           0.964     6.930    Gyro_Demo_0/Driver_IIC0/SDA_Out_i_6_n_0
    SLICE_X23Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.054 r  Gyro_Demo_0/Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     7.054    Gyro_Demo_0/Driver_IIC0/SDA_Out_0
    SLICE_X23Y36         FDPE                                         r  Gyro_Demo_0/Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.497    11.497    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X23Y36         FDPE                                         r  Gyro_Demo_0/Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.090    11.587    
                         clock uncertainty           -0.073    11.515    
    SLICE_X23Y36         FDPE (Setup_fdpe_C_D)        0.031    11.546    Gyro_Demo_0/Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.375ns (25.444%)  route 4.029ns (74.556%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.611     1.611    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X22Y31         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.478     2.089 r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           1.081     3.171    Gyro_Demo_0/Driver_IIC0/scl_cnt[9]
    SLICE_X23Y32         LUT4 (Prop_lut4_I3_O)        0.323     3.494 f  Gyro_Demo_0/Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.849     4.342    Gyro_Demo_0/Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.326     4.668 f  Gyro_Demo_0/Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          1.434     6.102    Gyro_Demo_0/Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.226 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state[1]_i_2/O
                         net (fo=1, routed)           0.665     6.891    Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state[1]_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.015 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.015    Gyro_Demo_0/Driver_IIC0/n_state__0[1]
    SLICE_X21Y35         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.494    11.494    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X21Y35         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.075    11.569    
                         clock uncertainty           -0.073    11.497    
    SLICE_X21Y35         FDCE (Setup_fdce_C_D)        0.029    11.526    Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.375ns (26.676%)  route 3.780ns (73.324%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.611     1.611    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X22Y31         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.478     2.089 r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           1.081     3.171    Gyro_Demo_0/Driver_IIC0/scl_cnt[9]
    SLICE_X23Y32         LUT4 (Prop_lut4_I3_O)        0.323     3.494 f  Gyro_Demo_0/Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.849     4.342    Gyro_Demo_0/Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X22Y33         LUT6 (Prop_lut6_I0_O)        0.326     4.668 f  Gyro_Demo_0/Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          1.189     5.857    Gyro_Demo_0/Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.981 r  Gyro_Demo_0/Driver_IIC0/SDA_Out_i_3/O
                         net (fo=1, routed)           0.282     6.263    Gyro_Demo_0/Driver_IIC0/SDA_Out_i_3_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.387 r  Gyro_Demo_0/Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.379     6.766    Gyro_Demo_0/Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X23Y36         FDPE                                         r  Gyro_Demo_0/Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.497    11.497    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X23Y36         FDPE                                         r  Gyro_Demo_0/Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.090    11.587    
                         clock uncertainty           -0.073    11.515    
    SLICE_X23Y36         FDPE (Setup_fdpe_C_CE)      -0.205    11.310    Gyro_Demo_0/Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.828ns (16.052%)  route 4.330ns (83.948%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.614     1.614    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X21Y35         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.456     2.070 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=31, routed)          0.964     3.035    Gyro_Demo_0/Driver_IIC0/c_state[3]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.159 f  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.844     4.003    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.127 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           1.981     6.108    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.232 r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[1]_i_1/O
                         net (fo=1, routed)           0.540     6.773    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data[1]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430    11.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    11.504    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X28Y2          FDRE                                         r  Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[1]/C
                         clock pessimism              0.075    11.579    
                         clock uncertainty           -0.073    11.507    
    SLICE_X28Y2          FDRE (Setup_fdre_C_CE)      -0.169    11.338    Gyro_Demo_0/Driver_IIC0/IIC_Read_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  4.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.561     0.561    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X23Y37         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  Gyro_Demo_0/Driver_IIC0/iicwr_req_reg/Q
                         net (fo=8, routed)           0.088     0.790    Gyro_Demo_0/Driver_IIC0/iicwr_req
    SLICE_X22Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.835 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.835    Gyro_Demo_0/Driver_IIC0/n_state__0[0]
    SLICE_X22Y37         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.830     0.830    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X22Y37         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X22Y37         FDCE (Hold_fdce_C_D)         0.121     0.695    Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559     0.559    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X23Y33         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.163     0.863    Gyro_Demo_0/Driver_IIC0/scl_cnt[1]
    SLICE_X22Y33         LUT5 (Prop_lut5_I2_O)        0.046     0.909 r  Gyro_Demo_0/Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.909    Gyro_Demo_0/Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X22Y33         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827     0.827    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X22Y33         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X22Y33         FDCE (Hold_fdce_C_D)         0.133     0.705    Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558     0.558    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X22Y32         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.153     0.875    Gyro_Demo_0/Driver_IIC0/scl_cnt[2]
    SLICE_X24Y32         LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  Gyro_Demo_0/Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.920    Gyro_Demo_0/Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X24Y32         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826     0.826    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X24Y32         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X24Y32         FDCE (Hold_fdce_C_D)         0.120     0.712    Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.561     0.561    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X23Y37         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  Gyro_Demo_0/Driver_IIC0/iicwr_req_reg/Q
                         net (fo=8, routed)           0.173     0.875    Gyro_Demo_0/Driver_IIC0/iicwr_req
    SLICE_X22Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.920 r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.920    Gyro_Demo_0/Driver_IIC0/n_state__0[2]
    SLICE_X22Y37         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.830     0.830    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X22Y37         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X22Y37         FDCE (Hold_fdce_C_D)         0.121     0.695    Gyro_Demo_0/Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.792%)  route 0.141ns (40.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559     0.559    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X22Y33         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDCE (Prop_fdce_C_Q)         0.164     0.723 f  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[4]/Q
                         net (fo=16, routed)          0.141     0.863    Gyro_Demo_0/Driver_IIC0/scl_cnt[4]
    SLICE_X23Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.908 r  Gyro_Demo_0/Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Gyro_Demo_0/Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X23Y33         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827     0.827    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X23Y33         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X23Y33         FDCE (Hold_fdce_C_D)         0.092     0.664    Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.557    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X23Y31         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[5]/Q
                         net (fo=8, routed)           0.179     0.877    Gyro_Demo_0/Driver_IIC0/scl_cnt[5]
    SLICE_X23Y31         LUT5 (Prop_lut5_I4_O)        0.042     0.919 r  Gyro_Demo_0/Driver_IIC0/scl_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.919    Gyro_Demo_0/Driver_IIC0/scl_cnt[6]_i_1_n_0
    SLICE_X23Y31         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.825     0.825    Gyro_Demo_0/Driver_IIC0/clk_out1
    SLICE_X23Y31         FDCE                                         r  Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[6]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X23Y31         FDCE (Hold_fdce_C_D)         0.107     0.664    Gyro_Demo_0/Driver_IIC0/scl_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558     0.558    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X19Y36         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[11]/Q
                         net (fo=2, routed)           0.118     0.817    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[11]
    SLICE_X19Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.925 r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.925    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[8]_i_1_n_4
    SLICE_X19Y36         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826     0.826    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X19Y36         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[11]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X19Y36         FDRE (Hold_fdre_C_D)         0.105     0.663    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.560     0.560    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X19Y38         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[19]/Q
                         net (fo=2, routed)           0.118     0.819    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.927 r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.927    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_4
    SLICE_X19Y38         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.829     0.829    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X19Y38         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[19]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.105     0.665    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.560     0.560    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X19Y39         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[23]/Q
                         net (fo=2, routed)           0.118     0.819    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[23]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.927 r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.927    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1_n_4
    SLICE_X19Y39         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.829     0.829    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X19Y39         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[23]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.105     0.665    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558     0.558    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X19Y35         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[7]/Q
                         net (fo=2, routed)           0.118     0.817    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[7]
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.925 r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.925    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[4]_i_1_n_4
    SLICE_X19Y35         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826     0.826    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X19Y35         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[7]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.105     0.663    Gyro_Demo_0/Driver_Gyro0/Clk_Division1/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Gyro_Demo_0/clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y44     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y35     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y37     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y37     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y38     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y38     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y38     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y38     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y44     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y44     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y35     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y37     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y37     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y38     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y38     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y38     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y38     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y39     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y39     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y39     Gyro_Demo_0/Driver_Gyro0/Clk_Division0/Count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       98.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.096ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.580ns (34.183%)  route 1.117ns (65.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622     1.622    Gyro_Demo_0/Driver_Gyro0/clk_out2
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=25, routed)          0.620     2.699    Gyro_Demo_0/Driver_Gyro0/Current_State[0]
    SLICE_X26Y41         LUT5 (Prop_lut5_I2_O)        0.124     2.823 r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.496     3.319    Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   100.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430   101.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    98.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543    99.909    Gyro_Demo_0/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  Gyro_Demo_0/clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502   101.502    Gyro_Demo_0/Driver_Gyro0/clk_out2
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism              0.115   101.617    
                         clock uncertainty           -0.121   101.497    
    SLICE_X25Y41         FDRE (Setup_fdre_C_D)       -0.081   101.416    Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                        101.416    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 98.096    

Slack (MET) :             98.465ns  (required time - arrival time)
  Source:                 Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.580ns (40.323%)  route 0.858ns (59.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.549     1.549    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.268    -1.718 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.096    Gyro_Demo_0/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  Gyro_Demo_0/clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.622     1.622    Gyro_Demo_0/Driver_Gyro0/clk_out2
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=25, routed)          0.858     2.937    Gyro_Demo_0/Driver_Gyro0/Current_State[0]
    SLICE_X25Y41         LUT5 (Prop_lut5_I3_O)        0.124     3.061 r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     3.061    Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   100.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.430   101.430    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.064    98.366 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.543    99.909    Gyro_Demo_0/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   100.000 r  Gyro_Demo_0/clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.502   101.502    Gyro_Demo_0/Driver_Gyro0/clk_out2
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism              0.115   101.617    
                         clock uncertainty           -0.121   101.497    
    SLICE_X25Y41         FDRE (Setup_fdre_C_D)        0.029   101.526    Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                        101.526    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                 98.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.962%)  route 0.202ns (52.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564     0.564    Gyro_Demo_0/Driver_Gyro0/clk_out2
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=26, routed)          0.202     0.906    Gyro_Demo_0/Driver_Gyro0/Current_State[1]
    SLICE_X25Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.951 r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.951    Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833     0.833    Gyro_Demo_0/Driver_Gyro0/clk_out2
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.091     0.655    Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.529%)  route 0.369ns (66.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.524     0.524    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.012    -0.488 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.462    -0.026    Gyro_Demo_0/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Gyro_Demo_0/clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.564     0.564    Gyro_Demo_0/Driver_Gyro0/clk_out2
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=26, routed)          0.185     0.890    Gyro_Demo_0/Driver_Gyro0/Current_State[1]
    SLICE_X26Y41         LUT5 (Prop_lut5_I1_O)        0.045     0.935 r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.183     1.118    Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.790     0.790    Gyro_Demo_0/clk_10/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.323    -0.534 r  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.505    -0.029    Gyro_Demo_0/clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Gyro_Demo_0/clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833     0.833    Gyro_Demo_0/Driver_Gyro0/clk_out2
    SLICE_X25Y41         FDRE                                         r  Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.066     0.630    Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    Gyro_Demo_0/clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y41     Gyro_Demo_0/Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    Gyro_Demo_0/clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Gyro_Demo_0/clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack     -105.615ns,  Total Violation     -950.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -105.615ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.607ns  (logic 59.305ns (51.299%)  route 56.302ns (48.701%))
  Logic Levels:           171  (CARRY4=97 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   112.712 r  deal_data_0/angle_reg[9]_i_15/O[2]
                         net (fo=3, routed)           0.588   113.300    deal_data_0/G_data_10[7]
    SLICE_X26Y11         LUT6 (Prop_lut6_I5_O)        0.302   113.602 r  deal_data_0/angle[7]_i_2/O
                         net (fo=2, routed)           0.493   114.094    deal_data_0/angle[7]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   114.490 r  deal_data_0/angle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   114.490    deal_data_0/angle_reg[7]_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.813 r  deal_data_0/angle_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000   114.813    deal_data_0/angle_reg[9]_i_2_n_6
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[9]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y10         FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[9]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.813    
  -------------------------------------------------------------------
                         slack                               -105.615    

Slack (VIOLATED) :        -105.511ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.503ns  (logic 59.201ns (51.255%)  route 56.302ns (48.745%))
  Logic Levels:           171  (CARRY4=97 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   112.712 r  deal_data_0/angle_reg[9]_i_15/O[2]
                         net (fo=3, routed)           0.588   113.300    deal_data_0/G_data_10[7]
    SLICE_X26Y11         LUT6 (Prop_lut6_I5_O)        0.302   113.602 r  deal_data_0/angle[7]_i_2/O
                         net (fo=2, routed)           0.493   114.094    deal_data_0/angle[7]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   114.490 r  deal_data_0/angle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   114.490    deal_data_0/angle_reg[7]_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   114.709 r  deal_data_0/angle_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000   114.709    deal_data_0/angle_reg[9]_i_2_n_7
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[8]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y10         FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[8]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.709    
  -------------------------------------------------------------------
                         slack                               -105.511    

Slack (VIOLATED) :        -105.221ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.214ns  (logic 58.911ns (51.132%)  route 56.303ns (48.868%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   112.589 r  deal_data_0/angle_reg[9]_i_15/O[1]
                         net (fo=2, routed)           0.599   113.188    deal_data_0/G_data_10[6]
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.303   113.491 r  deal_data_0/angle[7]_i_3/O
                         net (fo=1, routed)           0.481   113.973    deal_data_0/angle[7]_i_3_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447   114.420 r  deal_data_0/angle_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000   114.420    deal_data_0/angle_reg[7]_i_1_n_4
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[7]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.420    
  -------------------------------------------------------------------
                         slack                               -105.221    

Slack (VIOLATED) :        -105.117ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.110ns  (logic 58.830ns (51.108%)  route 56.280ns (48.892%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=13 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   112.412 r  deal_data_0/angle_reg[9]_i_15/O[0]
                         net (fo=4, routed)           0.585   112.997    deal_data_0/G_data_10[5]
    SLICE_X26Y11         LUT4 (Prop_lut4_I3_O)        0.299   113.296 r  deal_data_0/angle[7]_i_4/O
                         net (fo=1, routed)           0.473   113.769    deal_data_0/angle[7]_i_4_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547   114.316 r  deal_data_0/angle_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000   114.316    deal_data_0/angle_reg[7]_i_1_n_5
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[6]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[6]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.316    
  -------------------------------------------------------------------
                         slack                               -105.117    

Slack (VIOLATED) :        -104.341ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        114.334ns  (logic 58.513ns (51.177%)  route 55.821ns (48.823%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   112.412 r  deal_data_0/angle_reg[9]_i_15/O[0]
                         net (fo=4, routed)           0.599   113.011    deal_data_0/G_data_10[5]
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.299   113.310 r  deal_data_0/angle[7]_i_8/O
                         net (fo=1, routed)           0.000   113.310    deal_data_0/angle[7]_i_8_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   113.540 r  deal_data_0/angle_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000   113.540    deal_data_0/angle_reg[7]_i_1_n_6
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[5]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[5]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -113.540    
  -------------------------------------------------------------------
                         slack                               -104.341    

Slack (VIOLATED) :        -90.375ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        100.367ns  (logic 51.063ns (50.876%)  route 49.304ns (49.124%))
  Logic Levels:           150  (CARRY4=84 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=7 LUT6=21)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.881    98.006    deal_data_0/CO[0]
    SLICE_X26Y11         LUT6 (Prop_lut6_I4_O)        0.329    98.335 r  deal_data_0/angle[3]_i_2/O
                         net (fo=1, routed)           0.623    98.958    deal_data_0/angle[3]_i_2_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    99.354 r  deal_data_0/angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.354    deal_data_0/angle_reg[3]_i_1_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    99.573 r  deal_data_0/angle_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    99.573    deal_data_0/angle_reg[7]_i_1_n_7
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[4]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[4]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                         -99.573    
  -------------------------------------------------------------------
                         slack                                -90.375    

Slack (VIOLATED) :        -89.724ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        99.718ns  (logic 51.091ns (51.236%)  route 48.627ns (48.764%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.924 r  deal_data_0/angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    98.924    deal_data_0/angle_reg[3]_i_1_n_4
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[3]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -98.924    
  -------------------------------------------------------------------
                         slack                                -89.724    

Slack (VIOLATED) :        -89.659ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        99.653ns  (logic 51.026ns (51.204%)  route 48.627ns (48.796%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.859 r  deal_data_0/angle_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    98.859    deal_data_0/angle_reg[3]_i_1_n_5
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[2]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -98.859    
  -------------------------------------------------------------------
                         slack                                -89.659    

Slack (VIOLATED) :        -89.311ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        99.305ns  (logic 50.678ns (51.033%)  route 48.627ns (48.967%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    98.511 r  deal_data_0/angle_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    98.511    deal_data_0/angle_reg[3]_i_1_n_6
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[1]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -98.511    
  -------------------------------------------------------------------
                         slack                                -89.311    

Slack (VIOLATED) :        -65.856ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        75.850ns  (logic 37.980ns (50.072%)  route 37.870ns (49.928%))
  Logic Levels:           110  (CARRY4=60 DSP48E1=1 LUT1=3 LUT2=1 LUT3=16 LUT4=6 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    73.396 r  deal_data_0/angle_reg[3]_i_8/O[0]
                         net (fo=4, routed)           1.114    74.509    deal_data_0/angle_reg[3]_i_8_n_7
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.295    74.804 r  deal_data_0/angle[3]_i_6/O
                         net (fo=1, routed)           0.000    74.804    deal_data_0/angle[3]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    75.056 r  deal_data_0/angle_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    75.056    deal_data_0/angle_reg[3]_i_1_n_7
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[0]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -75.056    
  -------------------------------------------------------------------
                         slack                                -65.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.270    deal_data_0/cnt_reg[6]
    SLICE_X14Y1          LUT4 (Prop_lut4_I0_O)        0.045    -0.225 r  deal_data_0/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    deal_data_0/cnt[4]_i_3_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.160 r  deal_data_0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    deal_data_0/cnt_reg[4]_i_1_n_5
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.134    -0.426    deal_data_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.260    deal_data_0/cnt_reg[10]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.150 r  deal_data_0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    deal_data_0/cnt_reg[8]_i_1_n_5
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X14Y2          FDCE (Hold_fdce_C_D)         0.134    -0.426    deal_data_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.293ns (70.922%)  route 0.120ns (29.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[2]/Q
                         net (fo=137, routed)         0.120    -0.278    deal_data_0/Q[2]
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.149 r  deal_data_0/angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    deal_data_0/angle_reg[3]_i_1_n_4
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/C
                         clock pessimism              0.234    -0.562    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.134    -0.428    deal_data_0/angle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.293ns (70.693%)  route 0.121ns (29.307%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         0.121    -0.277    deal_data_0/Q[0]
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.148 r  deal_data_0/angle_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.148    deal_data_0/angle_reg[3]_i_1_n_6
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/C
                         clock pessimism              0.234    -0.562    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.134    -0.428    deal_data_0/angle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[15]/Q
                         net (fo=3, routed)           0.149    -0.248    deal_data_0/cnt_reg[15]
    SLICE_X14Y3          LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  deal_data_0/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    deal_data_0/cnt[12]_i_2_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.139 r  deal_data_0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    deal_data_0/cnt_reg[12]_i_1_n_4
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/C
                         clock pessimism              0.233    -0.561    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.134    -0.427    deal_data_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.273ns (64.315%)  route 0.151ns (35.685%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[23]/Q
                         net (fo=4, routed)           0.151    -0.246    deal_data_0/cnt_reg[23]
    SLICE_X14Y5          LUT4 (Prop_lut4_I0_O)        0.045    -0.201 r  deal_data_0/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    deal_data_0/cnt[20]_i_2_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.137 r  deal_data_0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    deal_data_0/cnt_reg[20]_i_1_n_4
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/C
                         clock pessimism              0.233    -0.561    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.134    -0.427    deal_data_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[7]/Q
                         net (fo=4, routed)           0.161    -0.235    deal_data_0/cnt_reg[7]
    SLICE_X14Y1          LUT4 (Prop_lut4_I0_O)        0.045    -0.190 r  deal_data_0/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    deal_data_0/cnt[4]_i_2_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.126 r  deal_data_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.126    deal_data_0/cnt_reg[4]_i_1_n_4
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.134    -0.426    deal_data_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.273ns (62.328%)  route 0.165ns (37.672%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.165    -0.233    deal_data_0/Q[7]
    SLICE_X26Y9          LUT5 (Prop_lut5_I4_O)        0.045    -0.188 r  deal_data_0/angle[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.188    deal_data_0/angle[7]_i_6_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.124 r  deal_data_0/angle_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    deal_data_0/angle_reg[7]_i_1_n_4
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
                         clock pessimism              0.234    -0.562    
    SLICE_X26Y9          FDCE (Hold_fdce_C_D)         0.134    -0.428    deal_data_0/angle_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.712%)  route 0.164ns (37.288%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[1]/Q
                         net (fo=4, routed)           0.164    -0.233    deal_data_0/cnt_reg[1]
    SLICE_X14Y0          LUT4 (Prop_lut4_I0_O)        0.045    -0.188 r  deal_data_0/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.188    deal_data_0/cnt[0]_i_5_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.122 r  deal_data_0/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.122    deal_data_0/cnt_reg[0]_i_1_n_6
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X14Y0          FDCE (Hold_fdce_C_D)         0.134    -0.426    deal_data_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.703%)  route 0.164ns (37.297%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[13]/Q
                         net (fo=4, routed)           0.164    -0.234    deal_data_0/cnt_reg[13]
    SLICE_X14Y3          LUT4 (Prop_lut4_I0_O)        0.045    -0.189 r  deal_data_0/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.189    deal_data_0/cnt[12]_i_4_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.123 r  deal_data_0/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.123    deal_data_0/cnt_reg[12]_i_1_n_6
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/C
                         clock pessimism              0.233    -0.561    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.134    -0.427    deal_data_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_148_5/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_148_5/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y0      deal_data_0/Gryo_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y0      deal_data_0/Gryo_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y0      deal_data_0/Gryo_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y0      deal_data_0/Gryo_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y1      deal_data_0/Gryo_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y1      deal_data_0/Gryo_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y1      deal_data_0/Gryo_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y0      deal_data_0/Gryo_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y0      deal_data_0/Gryo_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y9      deal_data_0/angle_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y9      deal_data_0/angle_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y9      deal_data_0/angle_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y9      deal_data_0/angle_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y0      deal_data_0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y0      deal_data_0/Gryo_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0      deal_data_0/Gryo_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0      deal_data_0/Gryo_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y0      deal_data_0/Gryo_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0      deal_data_0/Gryo_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y1      deal_data_0/Gryo_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y1      deal_data_0/Gryo_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y1      deal_data_0/Gryo_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0      deal_data_0/Gryo_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           27  Failing Endpoints,  Worst Slack       -9.207ns,  Total Violation     -244.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.207ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 10.133ns (64.580%)  route 5.558ns (35.420%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    14.893    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.066     5.686    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                 -9.207    

Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 10.133ns (64.580%)  route 5.558ns (35.420%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    14.893    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.054     5.698    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.183ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 10.133ns (64.697%)  route 5.529ns (35.303%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 5.249 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    14.864    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491     5.249    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     5.819    
                         clock uncertainty           -0.068     5.751    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.069     5.682    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.682    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 -9.183    

Slack (VIOLATED) :        -9.176ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.645ns  (logic 10.133ns (64.770%)  route 5.512ns (35.230%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.376    14.847    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.081     5.671    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                 -9.176    

Slack (VIOLATED) :        -9.173ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 10.133ns (64.618%)  route 5.548ns (35.382%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 5.254 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.537    14.883    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.496     5.254    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.583     5.837    
                         clock uncertainty           -0.068     5.769    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.058     5.711    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                 -9.173    

Slack (VIOLATED) :        -9.171ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 10.133ns (64.697%)  route 5.529ns (35.303%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 5.249 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    14.864    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491     5.249    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.570     5.819    
                         clock uncertainty           -0.068     5.751    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.057     5.694    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 -9.171    

Slack (VIOLATED) :        -9.150ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 10.133ns (64.764%)  route 5.513ns (35.236%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.253 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    14.848    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495     5.253    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.583     5.836    
                         clock uncertainty           -0.068     5.768    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.069     5.699    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 -9.150    

Slack (VIOLATED) :        -9.142ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.637ns  (logic 10.133ns (64.801%)  route 5.504ns (35.199%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 5.252 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    14.839    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494     5.252    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.583     5.835    
                         clock uncertainty           -0.068     5.767    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.069     5.698    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -9.142    

Slack (VIOLATED) :        -9.138ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 10.133ns (64.764%)  route 5.513ns (35.236%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.253 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    14.848    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495     5.253    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.583     5.836    
                         clock uncertainty           -0.068     5.768    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.057     5.711    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 -9.138    

Slack (VIOLATED) :        -9.130ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.637ns  (logic 10.133ns (64.801%)  route 5.504ns (35.199%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 5.252 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    14.839    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494     5.252    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.583     5.835    
                         clock uncertainty           -0.068     5.767    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.057     5.710    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -9.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.555    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075    -0.480    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.588    -0.538    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.141    -0.397 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.856    -0.773    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X33Y33         FDPE (Hold_fdpe_C_D)         0.075    -0.463    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.570    -0.556    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.839    -0.790    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075    -0.481    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.283    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.856    -0.773    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.092    -0.433    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.570    -0.556    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.464    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.525%)  route 0.155ns (45.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.583    -0.543    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y28         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.247    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.853    -0.776    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091    -0.416    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.231    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.186 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.186    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.855    -0.774    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.249    -0.525    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.121    -0.404    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (68.028%)  route 0.116ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.277    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.098    -0.179 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.179    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.855    -0.774    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.249    -0.525    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120    -0.405    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.326%)  route 0.163ns (53.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.585    -0.541    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.163    -0.237    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X34Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.852    -0.777    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.249    -0.528    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.063    -0.465    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk_148_5/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y2    clk_148_5/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.667       5.418      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X1Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X1Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.667       45.966     PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.333       1.833      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.333       1.833      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X1Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X1Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.333       1.833      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.333       1.833      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y34     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y34     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y34     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y34     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y33     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y20     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.667       5.418      PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.667       5.418      PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.667       45.966     PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.667       153.333    PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.667       4.511      BUFGCTRL_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y26    rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y25    rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y32    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y31    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y30    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y29    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y28    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y27    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.667       153.333    PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.822ns,  Total Violation       -3.491ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y1   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y26    rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y25    rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y32    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y31    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y30    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y29    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y28    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y27    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.333       0.084      PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.333       158.667    PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_148_5/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_148_5/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_2
  To Clock:  clk_out1_clk_wiz_0_2

Setup :           10  Failing Endpoints,  Worst Slack     -105.614ns,  Total Violation     -950.721ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -105.614ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        115.607ns  (logic 59.305ns (51.299%)  route 56.302ns (48.701%))
  Logic Levels:           171  (CARRY4=97 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   112.712 r  deal_data_0/angle_reg[9]_i_15/O[2]
                         net (fo=3, routed)           0.588   113.300    deal_data_0/G_data_10[7]
    SLICE_X26Y11         LUT6 (Prop_lut6_I5_O)        0.302   113.602 r  deal_data_0/angle[7]_i_2/O
                         net (fo=2, routed)           0.493   114.094    deal_data_0/angle[7]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   114.490 r  deal_data_0/angle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   114.490    deal_data_0/angle_reg[7]_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.813 r  deal_data_0/angle_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000   114.813    deal_data_0/angle_reg[9]_i_2_n_6
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[9]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y10         FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[9]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                        -114.813    
  -------------------------------------------------------------------
                         slack                               -105.614    

Slack (VIOLATED) :        -105.510ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        115.503ns  (logic 59.201ns (51.255%)  route 56.302ns (48.745%))
  Logic Levels:           171  (CARRY4=97 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   112.712 r  deal_data_0/angle_reg[9]_i_15/O[2]
                         net (fo=3, routed)           0.588   113.300    deal_data_0/G_data_10[7]
    SLICE_X26Y11         LUT6 (Prop_lut6_I5_O)        0.302   113.602 r  deal_data_0/angle[7]_i_2/O
                         net (fo=2, routed)           0.493   114.094    deal_data_0/angle[7]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   114.490 r  deal_data_0/angle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   114.490    deal_data_0/angle_reg[7]_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   114.709 r  deal_data_0/angle_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000   114.709    deal_data_0/angle_reg[9]_i_2_n_7
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[8]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y10         FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[8]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                        -114.709    
  -------------------------------------------------------------------
                         slack                               -105.510    

Slack (VIOLATED) :        -105.220ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        115.214ns  (logic 58.911ns (51.132%)  route 56.303ns (48.868%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   112.589 r  deal_data_0/angle_reg[9]_i_15/O[1]
                         net (fo=2, routed)           0.599   113.188    deal_data_0/G_data_10[6]
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.303   113.491 r  deal_data_0/angle[7]_i_3/O
                         net (fo=1, routed)           0.481   113.973    deal_data_0/angle[7]_i_3_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447   114.420 r  deal_data_0/angle_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000   114.420    deal_data_0/angle_reg[7]_i_1_n_4
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[7]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                        -114.420    
  -------------------------------------------------------------------
                         slack                               -105.220    

Slack (VIOLATED) :        -105.116ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        115.110ns  (logic 58.830ns (51.108%)  route 56.280ns (48.892%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=13 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   112.412 r  deal_data_0/angle_reg[9]_i_15/O[0]
                         net (fo=4, routed)           0.585   112.997    deal_data_0/G_data_10[5]
    SLICE_X26Y11         LUT4 (Prop_lut4_I3_O)        0.299   113.296 r  deal_data_0/angle[7]_i_4/O
                         net (fo=1, routed)           0.473   113.769    deal_data_0/angle[7]_i_4_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547   114.316 r  deal_data_0/angle_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000   114.316    deal_data_0/angle_reg[7]_i_1_n_5
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[6]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[6]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                        -114.316    
  -------------------------------------------------------------------
                         slack                               -105.116    

Slack (VIOLATED) :        -104.340ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        114.334ns  (logic 58.513ns (51.177%)  route 55.821ns (48.823%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   112.412 r  deal_data_0/angle_reg[9]_i_15/O[0]
                         net (fo=4, routed)           0.599   113.011    deal_data_0/G_data_10[5]
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.299   113.310 r  deal_data_0/angle[7]_i_8/O
                         net (fo=1, routed)           0.000   113.310    deal_data_0/angle[7]_i_8_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   113.540 r  deal_data_0/angle_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000   113.540    deal_data_0/angle_reg[7]_i_1_n_6
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[5]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[5]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                        -113.540    
  -------------------------------------------------------------------
                         slack                               -104.340    

Slack (VIOLATED) :        -90.374ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        100.367ns  (logic 51.063ns (50.876%)  route 49.304ns (49.124%))
  Logic Levels:           150  (CARRY4=84 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=7 LUT6=21)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.881    98.006    deal_data_0/CO[0]
    SLICE_X26Y11         LUT6 (Prop_lut6_I4_O)        0.329    98.335 r  deal_data_0/angle[3]_i_2/O
                         net (fo=1, routed)           0.623    98.958    deal_data_0/angle[3]_i_2_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    99.354 r  deal_data_0/angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.354    deal_data_0/angle_reg[3]_i_1_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    99.573 r  deal_data_0/angle_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    99.573    deal_data_0/angle_reg[7]_i_1_n_7
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[4]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[4]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -99.573    
  -------------------------------------------------------------------
                         slack                                -90.374    

Slack (VIOLATED) :        -89.723ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        99.718ns  (logic 51.091ns (51.236%)  route 48.627ns (48.764%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.924 r  deal_data_0/angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    98.924    deal_data_0/angle_reg[3]_i_1_n_4
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.092    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.201    deal_data_0/angle_reg[3]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                         -98.924    
  -------------------------------------------------------------------
                         slack                                -89.723    

Slack (VIOLATED) :        -89.658ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        99.653ns  (logic 51.026ns (51.204%)  route 48.627ns (48.796%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.859 r  deal_data_0/angle_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    98.859    deal_data_0/angle_reg[3]_i_1_n_5
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.092    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.201    deal_data_0/angle_reg[2]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                         -98.859    
  -------------------------------------------------------------------
                         slack                                -89.658    

Slack (VIOLATED) :        -89.310ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        99.305ns  (logic 50.678ns (51.033%)  route 48.627ns (48.967%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    98.511 r  deal_data_0/angle_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    98.511    deal_data_0/angle_reg[3]_i_1_n_6
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.092    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.201    deal_data_0/angle_reg[1]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                         -98.511    
  -------------------------------------------------------------------
                         slack                                -89.310    

Slack (VIOLATED) :        -65.856ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        75.850ns  (logic 37.980ns (50.072%)  route 37.870ns (49.928%))
  Logic Levels:           110  (CARRY4=60 DSP48E1=1 LUT1=3 LUT2=1 LUT3=16 LUT4=6 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    73.396 r  deal_data_0/angle_reg[3]_i_8/O[0]
                         net (fo=4, routed)           1.114    74.509    deal_data_0/angle_reg[3]_i_8_n_7
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.295    74.804 r  deal_data_0/angle[3]_i_6/O
                         net (fo=1, routed)           0.000    74.804    deal_data_0/angle[3]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    75.056 r  deal_data_0/angle_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    75.056    deal_data_0/angle_reg[3]_i_1_n_7
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.092    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.201    deal_data_0/angle_reg[0]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                         -75.056    
  -------------------------------------------------------------------
                         slack                                -65.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.270    deal_data_0/cnt_reg[6]
    SLICE_X14Y1          LUT4 (Prop_lut4_I0_O)        0.045    -0.225 r  deal_data_0/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    deal_data_0/cnt[4]_i_3_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.160 r  deal_data_0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    deal_data_0/cnt_reg[4]_i_1_n_5
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.134    -0.426    deal_data_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.260    deal_data_0/cnt_reg[10]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.150 r  deal_data_0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    deal_data_0/cnt_reg[8]_i_1_n_5
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X14Y2          FDCE (Hold_fdce_C_D)         0.134    -0.426    deal_data_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.293ns (70.922%)  route 0.120ns (29.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[2]/Q
                         net (fo=137, routed)         0.120    -0.278    deal_data_0/Q[2]
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.149 r  deal_data_0/angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    deal_data_0/angle_reg[3]_i_1_n_4
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/C
                         clock pessimism              0.234    -0.562    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.134    -0.428    deal_data_0/angle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.293ns (70.693%)  route 0.121ns (29.307%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         0.121    -0.277    deal_data_0/Q[0]
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.148 r  deal_data_0/angle_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.148    deal_data_0/angle_reg[3]_i_1_n_6
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/C
                         clock pessimism              0.234    -0.562    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.134    -0.428    deal_data_0/angle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[15]/Q
                         net (fo=3, routed)           0.149    -0.248    deal_data_0/cnt_reg[15]
    SLICE_X14Y3          LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  deal_data_0/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    deal_data_0/cnt[12]_i_2_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.139 r  deal_data_0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    deal_data_0/cnt_reg[12]_i_1_n_4
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/C
                         clock pessimism              0.233    -0.561    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.134    -0.427    deal_data_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.273ns (64.315%)  route 0.151ns (35.685%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[23]/Q
                         net (fo=4, routed)           0.151    -0.246    deal_data_0/cnt_reg[23]
    SLICE_X14Y5          LUT4 (Prop_lut4_I0_O)        0.045    -0.201 r  deal_data_0/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    deal_data_0/cnt[20]_i_2_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.137 r  deal_data_0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    deal_data_0/cnt_reg[20]_i_1_n_4
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/C
                         clock pessimism              0.233    -0.561    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.134    -0.427    deal_data_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[7]/Q
                         net (fo=4, routed)           0.161    -0.235    deal_data_0/cnt_reg[7]
    SLICE_X14Y1          LUT4 (Prop_lut4_I0_O)        0.045    -0.190 r  deal_data_0/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    deal_data_0/cnt[4]_i_2_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.126 r  deal_data_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.126    deal_data_0/cnt_reg[4]_i_1_n_4
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.134    -0.426    deal_data_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.273ns (62.328%)  route 0.165ns (37.672%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.165    -0.233    deal_data_0/Q[7]
    SLICE_X26Y9          LUT5 (Prop_lut5_I4_O)        0.045    -0.188 r  deal_data_0/angle[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.188    deal_data_0/angle[7]_i_6_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.124 r  deal_data_0/angle_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    deal_data_0/angle_reg[7]_i_1_n_4
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
                         clock pessimism              0.234    -0.562    
    SLICE_X26Y9          FDCE (Hold_fdce_C_D)         0.134    -0.428    deal_data_0/angle_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.712%)  route 0.164ns (37.288%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[1]/Q
                         net (fo=4, routed)           0.164    -0.233    deal_data_0/cnt_reg[1]
    SLICE_X14Y0          LUT4 (Prop_lut4_I0_O)        0.045    -0.188 r  deal_data_0/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.188    deal_data_0/cnt[0]_i_5_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.122 r  deal_data_0/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.122    deal_data_0/cnt_reg[0]_i_1_n_6
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X14Y0          FDCE (Hold_fdce_C_D)         0.134    -0.426    deal_data_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.703%)  route 0.164ns (37.297%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[13]/Q
                         net (fo=4, routed)           0.164    -0.234    deal_data_0/cnt_reg[13]
    SLICE_X14Y3          LUT4 (Prop_lut4_I0_O)        0.045    -0.189 r  deal_data_0/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.189    deal_data_0/cnt[12]_i_4_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.123 r  deal_data_0/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.123    deal_data_0/cnt_reg[12]_i_1_n_6
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/C
                         clock pessimism              0.233    -0.561    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.134    -0.427    deal_data_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_148_5/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_148_5/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y0      deal_data_0/Gryo_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y0      deal_data_0/Gryo_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y0      deal_data_0/Gryo_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y0      deal_data_0/Gryo_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y1      deal_data_0/Gryo_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y1      deal_data_0/Gryo_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y1      deal_data_0/Gryo_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y0      deal_data_0/Gryo_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y0      deal_data_0/Gryo_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y9      deal_data_0/angle_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y9      deal_data_0/angle_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y9      deal_data_0/angle_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y9      deal_data_0/angle_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y0      deal_data_0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y0      deal_data_0/Gryo_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0      deal_data_0/Gryo_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0      deal_data_0/Gryo_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y0      deal_data_0/Gryo_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0      deal_data_0/Gryo_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y1      deal_data_0/Gryo_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y1      deal_data_0/Gryo_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y1      deal_data_0/Gryo_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y0      deal_data_0/Gryo_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y8      deal_data_0/angle_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_2
  To Clock:  clk_out3_clk_wiz_0_2

Setup :           27  Failing Endpoints,  Worst Slack       -9.207ns,  Total Violation     -244.345ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.207ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 10.133ns (64.580%)  route 5.558ns (35.420%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    14.893    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.066     5.686    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                 -9.207    

Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 10.133ns (64.580%)  route 5.558ns (35.420%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    14.893    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.054     5.698    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.182ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 10.133ns (64.697%)  route 5.529ns (35.303%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 5.249 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    14.864    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491     5.249    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     5.819    
                         clock uncertainty           -0.068     5.751    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.069     5.682    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.682    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 -9.182    

Slack (VIOLATED) :        -9.176ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.645ns  (logic 10.133ns (64.770%)  route 5.512ns (35.230%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.376    14.847    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.081     5.671    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                 -9.176    

Slack (VIOLATED) :        -9.172ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 10.133ns (64.618%)  route 5.548ns (35.382%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 5.254 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.537    14.883    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.496     5.254    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.583     5.837    
                         clock uncertainty           -0.068     5.769    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.058     5.711    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                 -9.172    

Slack (VIOLATED) :        -9.170ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 10.133ns (64.697%)  route 5.529ns (35.303%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 5.249 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    14.864    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491     5.249    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.570     5.819    
                         clock uncertainty           -0.068     5.751    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.057     5.694    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 -9.170    

Slack (VIOLATED) :        -9.149ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 10.133ns (64.764%)  route 5.513ns (35.236%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.253 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    14.848    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495     5.253    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.583     5.836    
                         clock uncertainty           -0.068     5.768    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.069     5.699    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 -9.149    

Slack (VIOLATED) :        -9.141ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.637ns  (logic 10.133ns (64.801%)  route 5.504ns (35.199%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 5.252 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    14.839    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494     5.252    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.583     5.835    
                         clock uncertainty           -0.068     5.767    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.069     5.698    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -9.141    

Slack (VIOLATED) :        -9.137ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 10.133ns (64.764%)  route 5.513ns (35.236%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.253 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    14.848    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495     5.253    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.583     5.836    
                         clock uncertainty           -0.068     5.768    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.057     5.711    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 -9.137    

Slack (VIOLATED) :        -9.129ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.637ns  (logic 10.133ns (64.801%)  route 5.504ns (35.199%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 5.252 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    14.839    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494     5.252    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.583     5.835    
                         clock uncertainty           -0.068     5.767    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.057     5.710    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -9.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.555    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075    -0.480    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.588    -0.538    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.141    -0.397 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.856    -0.773    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X33Y33         FDPE (Hold_fdpe_C_D)         0.075    -0.463    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.570    -0.556    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.839    -0.790    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075    -0.481    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.283    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.856    -0.773    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.092    -0.433    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.570    -0.556    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.464    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.525%)  route 0.155ns (45.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.583    -0.543    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y28         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.247    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.853    -0.776    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091    -0.416    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.231    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.186 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.186    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.855    -0.774    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.249    -0.525    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.121    -0.404    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (68.028%)  route 0.116ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.277    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.098    -0.179 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.179    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.855    -0.774    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.249    -0.525    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120    -0.405    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.326%)  route 0.163ns (53.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.585    -0.541    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.163    -0.237    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X34Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.852    -0.777    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.249    -0.528    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.063    -0.465    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_2
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk_148_5/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y2    clk_148_5/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.667       5.418      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X1Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X1Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.667       5.667      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.667       45.966     PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.333       1.833      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.333       1.833      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X1Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X1Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.333       2.833      SLICE_X0Y47      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.333       1.833      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.333       1.833      PLLE2_ADV_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X0Y46      rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y34     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X32Y34     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y34     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y34     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y33     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X34Y20     rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.667       5.418      PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.667       5.418      PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.667       45.966     PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.667       153.333    PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.667       4.511      BUFGCTRL_X0Y0   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y26    rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y25    rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y32    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y31    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y30    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y29    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y28    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y27    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.667       153.333    PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.822ns,  Total Violation       -3.491ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y1   rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y26    rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y25    rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y32    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y31    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y30    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y29    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y28    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.333       -0.334     OLOGIC_X1Y27    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.333       0.084      PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.333       158.667    PLLE2_ADV_X0Y0  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_2
  To Clock:  clkfbout_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_148_5/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_148_5/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_148_5/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_2
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack     -105.615ns,  Total Violation     -950.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -105.615ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        115.607ns  (logic 59.305ns (51.299%)  route 56.302ns (48.701%))
  Logic Levels:           171  (CARRY4=97 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   112.712 r  deal_data_0/angle_reg[9]_i_15/O[2]
                         net (fo=3, routed)           0.588   113.300    deal_data_0/G_data_10[7]
    SLICE_X26Y11         LUT6 (Prop_lut6_I5_O)        0.302   113.602 r  deal_data_0/angle[7]_i_2/O
                         net (fo=2, routed)           0.493   114.094    deal_data_0/angle[7]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   114.490 r  deal_data_0/angle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   114.490    deal_data_0/angle_reg[7]_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.813 r  deal_data_0/angle_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000   114.813    deal_data_0/angle_reg[9]_i_2_n_6
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[9]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y10         FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[9]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.813    
  -------------------------------------------------------------------
                         slack                               -105.615    

Slack (VIOLATED) :        -105.511ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        115.503ns  (logic 59.201ns (51.255%)  route 56.302ns (48.745%))
  Logic Levels:           171  (CARRY4=97 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   112.712 r  deal_data_0/angle_reg[9]_i_15/O[2]
                         net (fo=3, routed)           0.588   113.300    deal_data_0/G_data_10[7]
    SLICE_X26Y11         LUT6 (Prop_lut6_I5_O)        0.302   113.602 r  deal_data_0/angle[7]_i_2/O
                         net (fo=2, routed)           0.493   114.094    deal_data_0/angle[7]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   114.490 r  deal_data_0/angle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   114.490    deal_data_0/angle_reg[7]_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   114.709 r  deal_data_0/angle_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000   114.709    deal_data_0/angle_reg[9]_i_2_n_7
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[8]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y10         FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[8]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.709    
  -------------------------------------------------------------------
                         slack                               -105.511    

Slack (VIOLATED) :        -105.221ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        115.214ns  (logic 58.911ns (51.132%)  route 56.303ns (48.868%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   112.589 r  deal_data_0/angle_reg[9]_i_15/O[1]
                         net (fo=2, routed)           0.599   113.188    deal_data_0/G_data_10[6]
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.303   113.491 r  deal_data_0/angle[7]_i_3/O
                         net (fo=1, routed)           0.481   113.973    deal_data_0/angle[7]_i_3_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447   114.420 r  deal_data_0/angle_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000   114.420    deal_data_0/angle_reg[7]_i_1_n_4
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[7]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.420    
  -------------------------------------------------------------------
                         slack                               -105.221    

Slack (VIOLATED) :        -105.117ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        115.110ns  (logic 58.830ns (51.108%)  route 56.280ns (48.892%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=13 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   112.412 r  deal_data_0/angle_reg[9]_i_15/O[0]
                         net (fo=4, routed)           0.585   112.997    deal_data_0/G_data_10[5]
    SLICE_X26Y11         LUT4 (Prop_lut4_I3_O)        0.299   113.296 r  deal_data_0/angle[7]_i_4/O
                         net (fo=1, routed)           0.473   113.769    deal_data_0/angle[7]_i_4_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547   114.316 r  deal_data_0/angle_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000   114.316    deal_data_0/angle_reg[7]_i_1_n_5
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[6]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[6]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.316    
  -------------------------------------------------------------------
                         slack                               -105.117    

Slack (VIOLATED) :        -104.341ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        114.334ns  (logic 58.513ns (51.177%)  route 55.821ns (48.823%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   112.412 r  deal_data_0/angle_reg[9]_i_15/O[0]
                         net (fo=4, routed)           0.599   113.011    deal_data_0/G_data_10[5]
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.299   113.310 r  deal_data_0/angle[7]_i_8/O
                         net (fo=1, routed)           0.000   113.310    deal_data_0/angle[7]_i_8_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   113.540 r  deal_data_0/angle_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000   113.540    deal_data_0/angle_reg[7]_i_1_n_6
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[5]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[5]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -113.540    
  -------------------------------------------------------------------
                         slack                               -104.341    

Slack (VIOLATED) :        -90.375ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        100.367ns  (logic 51.063ns (50.876%)  route 49.304ns (49.124%))
  Logic Levels:           150  (CARRY4=84 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=7 LUT6=21)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.881    98.006    deal_data_0/CO[0]
    SLICE_X26Y11         LUT6 (Prop_lut6_I4_O)        0.329    98.335 r  deal_data_0/angle[3]_i_2/O
                         net (fo=1, routed)           0.623    98.958    deal_data_0/angle[3]_i_2_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    99.354 r  deal_data_0/angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.354    deal_data_0/angle_reg[3]_i_1_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    99.573 r  deal_data_0/angle_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    99.573    deal_data_0/angle_reg[7]_i_1_n_7
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[4]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[4]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                         -99.573    
  -------------------------------------------------------------------
                         slack                                -90.375    

Slack (VIOLATED) :        -89.724ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        99.718ns  (logic 51.091ns (51.236%)  route 48.627ns (48.764%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.924 r  deal_data_0/angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    98.924    deal_data_0/angle_reg[3]_i_1_n_4
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[3]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -98.924    
  -------------------------------------------------------------------
                         slack                                -89.724    

Slack (VIOLATED) :        -89.659ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        99.653ns  (logic 51.026ns (51.204%)  route 48.627ns (48.796%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.859 r  deal_data_0/angle_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    98.859    deal_data_0/angle_reg[3]_i_1_n_5
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[2]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -98.859    
  -------------------------------------------------------------------
                         slack                                -89.659    

Slack (VIOLATED) :        -89.311ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        99.305ns  (logic 50.678ns (51.033%)  route 48.627ns (48.967%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    98.511 r  deal_data_0/angle_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    98.511    deal_data_0/angle_reg[3]_i_1_n_6
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[1]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -98.511    
  -------------------------------------------------------------------
                         slack                                -89.311    

Slack (VIOLATED) :        -65.856ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        75.850ns  (logic 37.980ns (50.072%)  route 37.870ns (49.928%))
  Logic Levels:           110  (CARRY4=60 DSP48E1=1 LUT1=3 LUT2=1 LUT3=16 LUT4=6 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    73.396 r  deal_data_0/angle_reg[3]_i_8/O[0]
                         net (fo=4, routed)           1.114    74.509    deal_data_0/angle_reg[3]_i_8_n_7
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.295    74.804 r  deal_data_0/angle[3]_i_6/O
                         net (fo=1, routed)           0.000    74.804    deal_data_0/angle[3]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    75.056 r  deal_data_0/angle_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    75.056    deal_data_0/angle_reg[3]_i_1_n_7
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[0]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -75.056    
  -------------------------------------------------------------------
                         slack                                -65.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.270    deal_data_0/cnt_reg[6]
    SLICE_X14Y1          LUT4 (Prop_lut4_I0_O)        0.045    -0.225 r  deal_data_0/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    deal_data_0/cnt[4]_i_3_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.160 r  deal_data_0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    deal_data_0/cnt_reg[4]_i_1_n_5
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.072    -0.488    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.134    -0.354    deal_data_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.260    deal_data_0/cnt_reg[10]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.150 r  deal_data_0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    deal_data_0/cnt_reg[8]_i_1_n_5
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.072    -0.488    
    SLICE_X14Y2          FDCE (Hold_fdce_C_D)         0.134    -0.354    deal_data_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.293ns (70.922%)  route 0.120ns (29.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[2]/Q
                         net (fo=137, routed)         0.120    -0.278    deal_data_0/Q[2]
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.149 r  deal_data_0/angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    deal_data_0/angle_reg[3]_i_1_n_4
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/C
                         clock pessimism              0.234    -0.562    
                         clock uncertainty            0.072    -0.490    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.134    -0.356    deal_data_0/angle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.293ns (70.693%)  route 0.121ns (29.307%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         0.121    -0.277    deal_data_0/Q[0]
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.148 r  deal_data_0/angle_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.148    deal_data_0/angle_reg[3]_i_1_n_6
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/C
                         clock pessimism              0.234    -0.562    
                         clock uncertainty            0.072    -0.490    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.134    -0.356    deal_data_0/angle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[15]/Q
                         net (fo=3, routed)           0.149    -0.248    deal_data_0/cnt_reg[15]
    SLICE_X14Y3          LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  deal_data_0/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    deal_data_0/cnt[12]_i_2_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.139 r  deal_data_0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    deal_data_0/cnt_reg[12]_i_1_n_4
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/C
                         clock pessimism              0.233    -0.561    
                         clock uncertainty            0.072    -0.489    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.134    -0.355    deal_data_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.273ns (64.315%)  route 0.151ns (35.685%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[23]/Q
                         net (fo=4, routed)           0.151    -0.246    deal_data_0/cnt_reg[23]
    SLICE_X14Y5          LUT4 (Prop_lut4_I0_O)        0.045    -0.201 r  deal_data_0/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    deal_data_0/cnt[20]_i_2_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.137 r  deal_data_0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    deal_data_0/cnt_reg[20]_i_1_n_4
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/C
                         clock pessimism              0.233    -0.561    
                         clock uncertainty            0.072    -0.489    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.134    -0.355    deal_data_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[7]/Q
                         net (fo=4, routed)           0.161    -0.235    deal_data_0/cnt_reg[7]
    SLICE_X14Y1          LUT4 (Prop_lut4_I0_O)        0.045    -0.190 r  deal_data_0/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    deal_data_0/cnt[4]_i_2_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.126 r  deal_data_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.126    deal_data_0/cnt_reg[4]_i_1_n_4
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.072    -0.488    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.134    -0.354    deal_data_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.273ns (62.328%)  route 0.165ns (37.672%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.165    -0.233    deal_data_0/Q[7]
    SLICE_X26Y9          LUT5 (Prop_lut5_I4_O)        0.045    -0.188 r  deal_data_0/angle[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.188    deal_data_0/angle[7]_i_6_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.124 r  deal_data_0/angle_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    deal_data_0/angle_reg[7]_i_1_n_4
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
                         clock pessimism              0.234    -0.562    
                         clock uncertainty            0.072    -0.490    
    SLICE_X26Y9          FDCE (Hold_fdce_C_D)         0.134    -0.356    deal_data_0/angle_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.712%)  route 0.164ns (37.288%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[1]/Q
                         net (fo=4, routed)           0.164    -0.233    deal_data_0/cnt_reg[1]
    SLICE_X14Y0          LUT4 (Prop_lut4_I0_O)        0.045    -0.188 r  deal_data_0/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.188    deal_data_0/cnt[0]_i_5_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.122 r  deal_data_0/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.122    deal_data_0/cnt_reg[0]_i_1_n_6
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.072    -0.488    
    SLICE_X14Y0          FDCE (Hold_fdce_C_D)         0.134    -0.354    deal_data_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.703%)  route 0.164ns (37.297%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[13]/Q
                         net (fo=4, routed)           0.164    -0.234    deal_data_0/cnt_reg[13]
    SLICE_X14Y3          LUT4 (Prop_lut4_I0_O)        0.045    -0.189 r  deal_data_0/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.189    deal_data_0/cnt[12]_i_4_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.123 r  deal_data_0/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.123    deal_data_0/cnt_reg[12]_i_1_n_6
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/C
                         clock pessimism              0.233    -0.561    
                         clock uncertainty            0.072    -0.489    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.134    -0.355    deal_data_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           27  Failing Endpoints,  Worst Slack      -14.229ns,  Total Violation     -380.174ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.229ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.089ns  (logic 9.985ns (58.428%)  route 7.104ns (41.572%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    26.292    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.066    12.064    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                -14.229    

Slack (VIOLATED) :        -14.217ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.089ns  (logic 9.985ns (58.428%)  route 7.104ns (41.572%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    26.292    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.054    12.076    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                -14.217    

Slack (VIOLATED) :        -14.207ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.080ns  (logic 9.985ns (58.460%)  route 7.095ns (41.540%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 11.920 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.537    26.283    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.496    11.920    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.406    12.326    
                         clock uncertainty           -0.192    12.134    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.058    12.076    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -26.283    
  -------------------------------------------------------------------
                         slack                                -14.207    

Slack (VIOLATED) :        -14.204ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.061ns  (logic 9.985ns (58.526%)  route 7.076ns (41.474%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 11.915 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    26.264    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491    11.915    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.406    12.321    
                         clock uncertainty           -0.192    12.129    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.069    12.060    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                         -26.264    
  -------------------------------------------------------------------
                         slack                                -14.204    

Slack (VIOLATED) :        -14.198ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.043ns  (logic 9.985ns (58.586%)  route 7.058ns (41.414%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.376    26.246    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.081    12.049    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -26.246    
  -------------------------------------------------------------------
                         slack                                -14.198    

Slack (VIOLATED) :        -14.192ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.061ns  (logic 9.985ns (58.526%)  route 7.076ns (41.474%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 11.915 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    26.264    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491    11.915    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.406    12.321    
                         clock uncertainty           -0.192    12.129    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.057    12.072    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                         -26.264    
  -------------------------------------------------------------------
                         slack                                -14.192    

Slack (VIOLATED) :        -14.184ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.045ns  (logic 9.985ns (58.581%)  route 7.060ns (41.419%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 11.919 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    26.248    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495    11.919    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.406    12.325    
                         clock uncertainty           -0.192    12.133    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.069    12.064    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -26.248    
  -------------------------------------------------------------------
                         slack                                -14.184    

Slack (VIOLATED) :        -14.176ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.036ns  (logic 9.985ns (58.612%)  route 7.051ns (41.388%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.918 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    26.239    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494    11.918    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.406    12.324    
                         clock uncertainty           -0.192    12.132    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.069    12.063    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                -14.176    

Slack (VIOLATED) :        -14.172ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.045ns  (logic 9.985ns (58.581%)  route 7.060ns (41.419%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 11.919 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    26.248    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495    11.919    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.406    12.325    
                         clock uncertainty           -0.192    12.133    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.057    12.076    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -26.248    
  -------------------------------------------------------------------
                         slack                                -14.172    

Slack (VIOLATED) :        -14.164ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.036ns  (logic 9.985ns (58.612%)  route 7.051ns (41.388%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.918 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    26.239    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494    11.918    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.406    12.324    
                         clock uncertainty           -0.192    12.132    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.057    12.075    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                -14.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.332ns (53.139%)  route 1.175ns (46.861%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.000     1.944    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092     0.029    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.980ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.332ns (51.801%)  route 1.239ns (48.199%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT5=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.357     1.895    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.114     2.009 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.000     2.009    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092     0.029    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.099ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.332ns (49.872%)  route 1.339ns (50.128%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.164     2.108    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.073     0.010    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.100ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.332ns (49.994%)  route 1.332ns (50.006%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.158     2.102    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.066     0.002    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.332ns (49.872%)  route 1.339ns (50.128%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.164     2.108    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.071     0.008    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.103ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.332ns (49.994%)  route 1.332ns (50.006%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.158     2.102    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.063    -0.001    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.104ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.332ns (49.791%)  route 1.343ns (50.209%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.169     2.113    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.073     0.009    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.106ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.332ns (49.791%)  route 1.343ns (50.209%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.169     2.113    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.071     0.007    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.332ns (49.645%)  route 1.351ns (50.355%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.176     2.121    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.825    -0.804    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.192    -0.062    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.073     0.011    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.332ns (49.694%)  route 1.348ns (50.306%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.174     2.118    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.071     0.008    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  2.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_2
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           27  Failing Endpoints,  Worst Slack      -14.228ns,  Total Violation     -380.153ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.228ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.089ns  (logic 9.985ns (58.428%)  route 7.104ns (41.572%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    26.292    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.131    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.066    12.065    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                -14.228    

Slack (VIOLATED) :        -14.216ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.089ns  (logic 9.985ns (58.428%)  route 7.104ns (41.572%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    26.292    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.131    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.054    12.077    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                -14.216    

Slack (VIOLATED) :        -14.206ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.080ns  (logic 9.985ns (58.460%)  route 7.095ns (41.540%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 11.920 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.537    26.283    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.496    11.920    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.406    12.326    
                         clock uncertainty           -0.192    12.135    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.058    12.077    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -26.283    
  -------------------------------------------------------------------
                         slack                                -14.206    

Slack (VIOLATED) :        -14.203ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.061ns  (logic 9.985ns (58.526%)  route 7.076ns (41.474%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 11.915 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    26.264    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491    11.915    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.406    12.321    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.069    12.061    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                         -26.264    
  -------------------------------------------------------------------
                         slack                                -14.203    

Slack (VIOLATED) :        -14.197ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.043ns  (logic 9.985ns (58.586%)  route 7.058ns (41.414%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.376    26.246    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.131    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.081    12.050    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -26.246    
  -------------------------------------------------------------------
                         slack                                -14.197    

Slack (VIOLATED) :        -14.191ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.061ns  (logic 9.985ns (58.526%)  route 7.076ns (41.474%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 11.915 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    26.264    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491    11.915    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.406    12.321    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.057    12.073    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                         -26.264    
  -------------------------------------------------------------------
                         slack                                -14.191    

Slack (VIOLATED) :        -14.183ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.045ns  (logic 9.985ns (58.581%)  route 7.060ns (41.419%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 11.919 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    26.248    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495    11.919    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.406    12.325    
                         clock uncertainty           -0.192    12.134    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.069    12.065    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -26.248    
  -------------------------------------------------------------------
                         slack                                -14.183    

Slack (VIOLATED) :        -14.175ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.036ns  (logic 9.985ns (58.612%)  route 7.051ns (41.388%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.918 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    26.239    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494    11.918    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.406    12.324    
                         clock uncertainty           -0.192    12.133    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.069    12.064    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                -14.175    

Slack (VIOLATED) :        -14.171ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.045ns  (logic 9.985ns (58.581%)  route 7.060ns (41.419%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 11.919 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    26.248    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495    11.919    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.406    12.325    
                         clock uncertainty           -0.192    12.134    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.057    12.077    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -26.248    
  -------------------------------------------------------------------
                         slack                                -14.171    

Slack (VIOLATED) :        -14.163ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.036ns  (logic 9.985ns (58.612%)  route 7.051ns (41.388%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.918 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    26.239    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494    11.918    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.406    12.324    
                         clock uncertainty           -0.192    12.133    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.057    12.076    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                -14.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.332ns (53.139%)  route 1.175ns (46.861%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.000     1.944    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092     0.028    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.332ns (51.801%)  route 1.239ns (48.199%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT5=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.357     1.895    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.114     2.009 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.000     2.009    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092     0.028    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.100ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.332ns (49.872%)  route 1.339ns (50.128%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.164     2.108    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.073     0.009    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.332ns (49.994%)  route 1.332ns (50.006%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.158     2.102    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.065    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.066     0.001    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.102ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.332ns (49.872%)  route 1.339ns (50.128%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.164     2.108    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.071     0.007    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.104ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.332ns (49.994%)  route 1.332ns (50.006%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.158     2.102    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.065    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.063    -0.002    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.105ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.332ns (49.791%)  route 1.343ns (50.209%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.169     2.113    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.065    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.073     0.008    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.332ns (49.791%)  route 1.343ns (50.209%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.169     2.113    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.065    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.071     0.006    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.111ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.332ns (49.645%)  route 1.351ns (50.355%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.176     2.121    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.825    -0.804    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.192    -0.063    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.073     0.010    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.332ns (49.694%)  route 1.348ns (50.306%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.174     2.118    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.071     0.007    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  2.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_2
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           27  Failing Endpoints,  Worst Slack       -9.207ns,  Total Violation     -244.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.207ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 10.133ns (64.580%)  route 5.558ns (35.420%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    14.893    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.066     5.686    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                 -9.207    

Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 10.133ns (64.580%)  route 5.558ns (35.420%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    14.893    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.054     5.698    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.183ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 10.133ns (64.697%)  route 5.529ns (35.303%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 5.249 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    14.864    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491     5.249    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     5.819    
                         clock uncertainty           -0.068     5.751    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.069     5.682    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.682    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 -9.183    

Slack (VIOLATED) :        -9.176ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.645ns  (logic 10.133ns (64.770%)  route 5.512ns (35.230%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.376    14.847    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.081     5.671    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                 -9.176    

Slack (VIOLATED) :        -9.173ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 10.133ns (64.618%)  route 5.548ns (35.382%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 5.254 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.537    14.883    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.496     5.254    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.583     5.837    
                         clock uncertainty           -0.068     5.769    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.058     5.711    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                 -9.173    

Slack (VIOLATED) :        -9.171ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 10.133ns (64.697%)  route 5.529ns (35.303%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 5.249 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    14.864    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491     5.249    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.570     5.819    
                         clock uncertainty           -0.068     5.751    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.057     5.694    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 -9.171    

Slack (VIOLATED) :        -9.150ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 10.133ns (64.764%)  route 5.513ns (35.236%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.253 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    14.848    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495     5.253    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.583     5.836    
                         clock uncertainty           -0.068     5.768    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.069     5.699    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 -9.150    

Slack (VIOLATED) :        -9.142ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.637ns  (logic 10.133ns (64.801%)  route 5.504ns (35.199%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 5.252 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    14.839    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494     5.252    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.583     5.835    
                         clock uncertainty           -0.068     5.767    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.069     5.698    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -9.142    

Slack (VIOLATED) :        -9.138ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 10.133ns (64.764%)  route 5.513ns (35.236%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.253 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    14.848    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495     5.253    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.583     5.836    
                         clock uncertainty           -0.068     5.768    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.057     5.711    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 -9.138    

Slack (VIOLATED) :        -9.130ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        15.637ns  (logic 10.133ns (64.801%)  route 5.504ns (35.199%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 5.252 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    14.839    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494     5.252    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.583     5.835    
                         clock uncertainty           -0.068     5.767    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.057     5.710    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -9.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.068    -0.487    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075    -0.412    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.588    -0.538    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.141    -0.397 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.856    -0.773    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.538    
                         clock uncertainty            0.068    -0.470    
    SLICE_X33Y33         FDPE (Hold_fdpe_C_D)         0.075    -0.395    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.570    -0.556    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.839    -0.790    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.068    -0.488    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075    -0.413    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.283    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.856    -0.773    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.068    -0.457    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.092    -0.365    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.570    -0.556    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.068    -0.471    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.450    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.068    -0.487    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.396    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.525%)  route 0.155ns (45.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.583    -0.543    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y28         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.247    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.853    -0.776    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.269    -0.507    
                         clock uncertainty            0.068    -0.439    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091    -0.348    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.231    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.186 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.186    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.855    -0.774    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.249    -0.525    
                         clock uncertainty            0.068    -0.457    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.121    -0.336    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (68.028%)  route 0.116ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.277    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.098    -0.179 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.179    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.855    -0.774    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.249    -0.525    
                         clock uncertainty            0.068    -0.457    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120    -0.337    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.326%)  route 0.163ns (53.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.585    -0.541    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.163    -0.237    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X34Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.852    -0.777    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.249    -0.528    
                         clock uncertainty            0.068    -0.460    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.063    -0.397    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 0.419ns (6.063%)  route 6.492ns (93.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.467 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.492     6.182    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.467    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.958    
                         clock uncertainty           -0.178     8.780    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.756    rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 0.419ns (6.189%)  route 6.351ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.467 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.351     6.041    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.467    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.958    
                         clock uncertainty           -0.178     8.780    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.756    rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.419ns (6.191%)  route 6.348ns (93.809%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.469 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.348     6.039    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.469    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.960    
                         clock uncertainty           -0.178     8.782    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.758    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.419ns (6.321%)  route 6.210ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.469 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.210     5.900    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.469    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.960    
                         clock uncertainty           -0.178     8.782    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.758    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.419ns (6.622%)  route 5.909ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.909     5.599    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.759    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.419ns (6.784%)  route 5.758ns (93.216%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.758     5.448    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.759    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 0.419ns (6.953%)  route 5.607ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.474 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.607     5.297    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.474    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.178     8.787    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.763    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.419ns (7.132%)  route 5.456ns (92.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.474 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.456     5.146    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.474    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.178     8.787    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.763    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.456ns (8.664%)  route 4.807ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.688    -0.731    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.275 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.807     4.532    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.158    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 0.456ns (8.754%)  route 4.753ns (91.246%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.688    -0.731    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.753     4.478    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.158    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                  3.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.367ns (9.964%)  route 3.316ns (90.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.571    -1.338    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y32         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDSE (Prop_fdse_C_Q)         0.367    -0.971 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.316     2.345    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.418ns (11.063%)  route 3.360ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.571    -1.338    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.418    -0.920 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.360     2.440    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.367ns (9.633%)  route 3.443ns (90.367%))
  Logic Levels:           0  
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.569    -1.340    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDSE (Prop_fdse_C_Q)         0.367    -0.973 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.443     2.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.178     2.335    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.272    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.141ns (6.814%)  route 1.928ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.583    -0.543    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y27         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.928     1.526    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.178     1.297    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.316    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.128ns (6.304%)  route 1.903ns (93.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.580    -0.546    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y25         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.903     1.484    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.178     1.297    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.262    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.141ns (6.698%)  route 1.964ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.584    -0.542    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.964     1.563    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.178     1.299    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.318    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.367ns (9.496%)  route 3.498ns (90.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.337ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -1.337    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.367    -0.970 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.498     2.528    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.128ns (4.904%)  route 2.482ns (95.096%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.588    -0.538    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.410 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.482     2.072    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.178     1.301    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.806    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.164ns (7.684%)  route 1.970ns (92.316%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.587    -0.539    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.970     1.595    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.178     1.301    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.320    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.128ns (6.140%)  route 1.957ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.584    -0.542    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.957     1.542    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.178     1.299    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     1.264    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_2
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 0.419ns (6.063%)  route 6.492ns (93.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.467 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.492     6.182    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.467    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.958    
                         clock uncertainty           -0.178     8.780    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.756    rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 0.419ns (6.189%)  route 6.351ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.467 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.351     6.041    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.467    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.958    
                         clock uncertainty           -0.178     8.780    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.756    rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.419ns (6.191%)  route 6.348ns (93.809%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.469 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.348     6.039    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.469    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.960    
                         clock uncertainty           -0.178     8.782    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.758    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.419ns (6.321%)  route 6.210ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.469 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.210     5.900    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.469    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.960    
                         clock uncertainty           -0.178     8.782    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.758    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.419ns (6.622%)  route 5.909ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.909     5.599    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.759    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.419ns (6.784%)  route 5.758ns (93.216%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.758     5.448    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.759    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 0.419ns (6.953%)  route 5.607ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.474 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.607     5.297    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.474    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.178     8.787    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.763    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.419ns (7.132%)  route 5.456ns (92.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.474 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.456     5.146    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.474    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.178     8.787    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.763    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.456ns (8.664%)  route 4.807ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.688    -0.731    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.275 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.807     4.532    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.158    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 0.456ns (8.754%)  route 4.753ns (91.246%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.688    -0.731    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.753     4.478    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.158    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                  3.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.367ns (9.964%)  route 3.316ns (90.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.571    -1.338    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y32         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDSE (Prop_fdse_C_Q)         0.367    -0.971 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.316     2.345    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.418ns (11.063%)  route 3.360ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.571    -1.338    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.418    -0.920 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.360     2.440    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.367ns (9.633%)  route 3.443ns (90.367%))
  Logic Levels:           0  
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.569    -1.340    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDSE (Prop_fdse_C_Q)         0.367    -0.973 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.443     2.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.178     2.335    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.272    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.141ns (6.814%)  route 1.928ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.583    -0.543    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y27         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.928     1.526    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.178     1.297    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.316    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.128ns (6.304%)  route 1.903ns (93.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.580    -0.546    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y25         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.903     1.484    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.178     1.297    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.262    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.141ns (6.698%)  route 1.964ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.584    -0.542    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.964     1.563    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.178     1.299    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.318    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.367ns (9.496%)  route 3.498ns (90.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.337ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -1.337    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.367    -0.970 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.498     2.528    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.128ns (4.904%)  route 2.482ns (95.096%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.588    -0.538    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.410 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.482     2.072    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.178     1.301    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.806    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.164ns (7.684%)  route 1.970ns (92.316%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.587    -0.539    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.970     1.595    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.178     1.301    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.320    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.128ns (6.140%)  route 1.957ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.584    -0.542    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.957     1.542    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.178     1.299    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     1.264    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_2

Setup :           10  Failing Endpoints,  Worst Slack     -105.615ns,  Total Violation     -950.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -105.615ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.607ns  (logic 59.305ns (51.299%)  route 56.302ns (48.701%))
  Logic Levels:           171  (CARRY4=97 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   112.712 r  deal_data_0/angle_reg[9]_i_15/O[2]
                         net (fo=3, routed)           0.588   113.300    deal_data_0/G_data_10[7]
    SLICE_X26Y11         LUT6 (Prop_lut6_I5_O)        0.302   113.602 r  deal_data_0/angle[7]_i_2/O
                         net (fo=2, routed)           0.493   114.094    deal_data_0/angle[7]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   114.490 r  deal_data_0/angle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   114.490    deal_data_0/angle_reg[7]_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   114.813 r  deal_data_0/angle_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000   114.813    deal_data_0/angle_reg[9]_i_2_n_6
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[9]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y10         FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[9]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.813    
  -------------------------------------------------------------------
                         slack                               -105.615    

Slack (VIOLATED) :        -105.511ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.503ns  (logic 59.201ns (51.255%)  route 56.302ns (48.745%))
  Logic Levels:           171  (CARRY4=97 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   112.712 r  deal_data_0/angle_reg[9]_i_15/O[2]
                         net (fo=3, routed)           0.588   113.300    deal_data_0/G_data_10[7]
    SLICE_X26Y11         LUT6 (Prop_lut6_I5_O)        0.302   113.602 r  deal_data_0/angle[7]_i_2/O
                         net (fo=2, routed)           0.493   114.094    deal_data_0/angle[7]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   114.490 r  deal_data_0/angle_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   114.490    deal_data_0/angle_reg[7]_i_1_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   114.709 r  deal_data_0/angle_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000   114.709    deal_data_0/angle_reg[9]_i_2_n_7
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y10         FDCE                                         r  deal_data_0/angle_reg[8]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y10         FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[8]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.709    
  -------------------------------------------------------------------
                         slack                               -105.511    

Slack (VIOLATED) :        -105.221ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.214ns  (logic 58.911ns (51.132%)  route 56.303ns (48.868%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   112.589 r  deal_data_0/angle_reg[9]_i_15/O[1]
                         net (fo=2, routed)           0.599   113.188    deal_data_0/G_data_10[6]
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.303   113.491 r  deal_data_0/angle[7]_i_3/O
                         net (fo=1, routed)           0.481   113.973    deal_data_0/angle[7]_i_3_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447   114.420 r  deal_data_0/angle_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000   114.420    deal_data_0/angle_reg[7]_i_1_n_4
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[7]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.420    
  -------------------------------------------------------------------
                         slack                               -105.221    

Slack (VIOLATED) :        -105.117ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        115.110ns  (logic 58.830ns (51.108%)  route 56.280ns (48.892%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=13 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   112.412 r  deal_data_0/angle_reg[9]_i_15/O[0]
                         net (fo=4, routed)           0.585   112.997    deal_data_0/G_data_10[5]
    SLICE_X26Y11         LUT4 (Prop_lut4_I3_O)        0.299   113.296 r  deal_data_0/angle[7]_i_4/O
                         net (fo=1, routed)           0.473   113.769    deal_data_0/angle[7]_i_4_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547   114.316 r  deal_data_0/angle_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000   114.316    deal_data_0/angle_reg[7]_i_1_n_5
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[6]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[6]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -114.316    
  -------------------------------------------------------------------
                         slack                               -105.117    

Slack (VIOLATED) :        -104.341ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        114.334ns  (logic 58.513ns (51.177%)  route 55.821ns (48.823%))
  Logic Levels:           170  (CARRY4=96 DSP48E1=1 LUT1=4 LUT2=1 LUT3=24 LUT4=12 LUT5=9 LUT6=23)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.382    97.508    deal_data_0/CO[0]
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    98.477 r  deal_data_0/angle_reg[9]_i_133/O[3]
                         net (fo=38, routed)          0.857    99.334    deal_data_0/G_data_121_in[21]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.306    99.640 r  deal_data_0/angle[9]_i_84/O
                         net (fo=1, routed)           0.000    99.640    deal_data_0/angle[9]_i_84_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.041 r  deal_data_0/angle_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000   100.041    deal_data_0/angle_reg[9]_i_38_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   100.375 r  deal_data_0/angle_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.332   100.707    deal_data_0/angle_reg[9]_i_42_n_6
    SLICE_X24Y14         LUT4 (Prop_lut4_I1_O)        0.303   101.010 r  deal_data_0/angle[9]_i_168/O
                         net (fo=1, routed)           0.000   101.010    deal_data_0/angle[9]_i_168_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   101.262 r  deal_data_0/angle_reg[9]_i_66/O[0]
                         net (fo=7, routed)           0.334   101.595    deal_data_0/angle_reg[9]_i_66_n_7
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.547   102.142 r  deal_data_0/angle_reg[9]_i_65/O[0]
                         net (fo=3, routed)           0.811   102.953    deal_data_0/angle_reg[9]_i_65_n_7
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.320   103.273 r  deal_data_0/angle[9]_i_156/O
                         net (fo=1, routed)           0.642   103.916    deal_data_0/angle[9]_i_156_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.332   104.248 r  deal_data_0/angle[9]_i_62/O
                         net (fo=1, routed)           0.000   104.248    deal_data_0/angle[9]_i_62_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   104.475 r  deal_data_0/angle_reg[9]_i_29/O[1]
                         net (fo=14, routed)          0.783   105.258    deal_data_0/angle[9]_i_63_0[10]
    SLICE_X27Y4          LUT5 (Prop_lut5_I4_O)        0.303   105.561 r  deal_data_0/angle[9]_i_83/O
                         net (fo=4, routed)           0.554   106.115    deal_data_0/angle[9]_i_83_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   106.665 r  deal_data_0/angle_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000   106.665    deal_data_0/angle_reg[3]_i_112_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.904 r  deal_data_0/angle_reg[9]_i_192/O[2]
                         net (fo=2, routed)           0.595   107.498    deal_data_0/angle_reg[9]_i_192_n_5
    SLICE_X22Y8          LUT4 (Prop_lut4_I1_O)        0.301   107.799 r  deal_data_0/angle[7]_i_48/O
                         net (fo=1, routed)           0.000   107.799    deal_data_0/angle[7]_i_48_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.332 r  deal_data_0/angle_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000   108.332    deal_data_0/angle_reg[7]_i_32_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   108.655 r  deal_data_0/angle_reg[9]_i_40/O[1]
                         net (fo=2, routed)           0.754   109.410    deal_data_0/angle_reg[9]_i_40_n_6
    SLICE_X24Y12         LUT4 (Prop_lut4_I0_O)        0.306   109.716 r  deal_data_0/angle[7]_i_24/O
                         net (fo=1, routed)           0.000   109.716    deal_data_0/angle[7]_i_24_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   109.946 r  deal_data_0/angle_reg[7]_i_10/O[1]
                         net (fo=5, routed)           0.632   110.578    deal_data_0/angle_reg[7]_i_10_n_6
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.536   111.114 f  deal_data_0/angle_reg[7]_i_11/O[1]
                         net (fo=1, routed)           0.745   111.859    deal_data_0/angle_reg[7]_i_11_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.306   112.165 r  deal_data_0/angle[7]_i_12/O
                         net (fo=5, routed)           0.000   112.165    deal_data_0/angle[7]_i_8_0[0]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   112.412 r  deal_data_0/angle_reg[9]_i_15/O[0]
                         net (fo=4, routed)           0.599   113.011    deal_data_0/G_data_10[5]
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.299   113.310 r  deal_data_0/angle[7]_i_8/O
                         net (fo=1, routed)           0.000   113.310    deal_data_0/angle[7]_i_8_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   113.540 r  deal_data_0/angle_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000   113.540    deal_data_0/angle_reg[7]_i_1_n_6
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[5]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[5]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                        -113.540    
  -------------------------------------------------------------------
                         slack                               -104.341    

Slack (VIOLATED) :        -90.375ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        100.367ns  (logic 51.063ns (50.876%)  route 49.304ns (49.124%))
  Logic Levels:           150  (CARRY4=84 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=7 LUT6=21)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.881    98.006    deal_data_0/CO[0]
    SLICE_X26Y11         LUT6 (Prop_lut6_I4_O)        0.329    98.335 r  deal_data_0/angle[3]_i_2/O
                         net (fo=1, routed)           0.623    98.958    deal_data_0/angle[3]_i_2_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    99.354 r  deal_data_0/angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.354    deal_data_0/angle_reg[3]_i_1_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    99.573 r  deal_data_0/angle_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    99.573    deal_data_0/angle_reg[7]_i_1_n_7
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.501     8.592    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[4]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.072     9.090    
    SLICE_X26Y9          FDCE (Setup_fdce_C_D)        0.109     9.199    deal_data_0/angle_reg[4]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                         -99.573    
  -------------------------------------------------------------------
                         slack                                -90.375    

Slack (VIOLATED) :        -89.724ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        99.718ns  (logic 51.091ns (51.236%)  route 48.627ns (48.764%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    98.924 r  deal_data_0/angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    98.924    deal_data_0/angle_reg[3]_i_1_n_4
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[3]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -98.924    
  -------------------------------------------------------------------
                         slack                                -89.724    

Slack (VIOLATED) :        -89.659ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        99.653ns  (logic 51.026ns (51.204%)  route 48.627ns (48.796%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    98.859 r  deal_data_0/angle_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    98.859    deal_data_0/angle_reg[3]_i_1_n_5
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[2]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -98.859    
  -------------------------------------------------------------------
                         slack                                -89.659    

Slack (VIOLATED) :        -89.311ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        99.305ns  (logic 50.678ns (51.033%)  route 48.627ns (48.967%))
  Logic Levels:           149  (CARRY4=83 DSP48E1=1 LUT1=4 LUT2=1 LUT3=23 LUT4=9 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.571 f  deal_data_0/angle_reg[3]_i_8/O[1]
                         net (fo=1, routed)           0.787    74.358    deal_data_0/angle_reg[3]_i_8_n_6
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.332    74.690 r  deal_data_0/angle[3]_i_11/O
                         net (fo=3, routed)           0.591    75.281    deal_data_0/angle[3]_i_5_0[0]
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.573    75.854 r  deal_data_0/angle_reg[7]_i_13/O[0]
                         net (fo=2, routed)           0.547    76.401    deal_data_0/G_data_10[1]
    SLICE_X28Y5          LUT3 (Prop_lut3_I0_O)        0.299    76.700 r  deal_data_0/angle[3]_i_101/O
                         net (fo=2, routed)           0.323    77.023    deal_data_0/angle[3]_i_101_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124    77.147 r  deal_data_0/angle[3]_i_104/O
                         net (fo=1, routed)           0.000    77.147    deal_data_0/angle[3]_i_104_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    77.395 f  deal_data_0/angle_reg[3]_i_48/O[2]
                         net (fo=2, routed)           0.320    77.716    deal_data_0/G_data_12[4]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.302    78.018 r  deal_data_0/angle[3]_i_108/O
                         net (fo=1, routed)           0.000    78.018    deal_data_0/angle[3]_i_108_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.266 r  deal_data_0/angle_reg[3]_i_49/O[2]
                         net (fo=1, routed)           0.471    78.736    deal_data_0/G_data_121_in[4]
    SLICE_X27Y2          LUT3 (Prop_lut3_I2_O)        0.302    79.038 r  deal_data_0/angle[3]_i_45/O
                         net (fo=33, routed)          0.480    79.518    deal_data_0/angle[3]_i_45_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    79.642 r  deal_data_0/angle[3]_i_242/O
                         net (fo=1, routed)           0.000    79.642    deal_data_0/angle[3]_i_242_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    80.022 r  deal_data_0/angle_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    80.022    deal_data_0/angle_reg[3]_i_222_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.139 r  deal_data_0/angle_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000    80.139    deal_data_0/angle_reg[3]_i_197_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.256 r  deal_data_0/angle_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    80.256    deal_data_0/angle_reg[3]_i_172_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.373 r  deal_data_0/angle_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    80.373    deal_data_0/angle_reg[3]_i_138_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    80.688 r  deal_data_0/angle_reg[3]_i_112/O[3]
                         net (fo=2, routed)           0.470    81.158    deal_data_0/angle_reg[3]_i_112_n_4
    SLICE_X22Y7          LUT4 (Prop_lut4_I1_O)        0.307    81.465 r  deal_data_0/angle[3]_i_63/O
                         net (fo=1, routed)           0.000    81.465    deal_data_0/angle[3]_i_63_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    81.845 r  deal_data_0/angle_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.845    deal_data_0/angle_reg[3]_i_32_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    82.160 r  deal_data_0/angle_reg[7]_i_32/O[3]
                         net (fo=2, routed)           0.613    82.773    deal_data_0/angle_reg[7]_i_32_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.307    83.080 r  deal_data_0/angle[3]_i_17/O
                         net (fo=1, routed)           0.000    83.080    deal_data_0/angle[3]_i_17_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.456 r  deal_data_0/angle_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    83.456    deal_data_0/angle_reg[3]_i_7_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.675 r  deal_data_0/angle_reg[7]_i_10/O[0]
                         net (fo=7, routed)           0.631    84.306    deal_data_0/angle_reg[7]_i_10_n_7
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.839    85.145 f  deal_data_0/angle_reg[7]_i_11/O[2]
                         net (fo=3, routed)           0.816    85.961    deal_data_0/angle_reg[7]_i_11_n_5
    SLICE_X25Y9          LUT3 (Prop_lut3_I1_O)        0.301    86.262 r  deal_data_0/angle[9]_i_67/O
                         net (fo=1, routed)           0.000    86.262    deal_data_0/angle[7]_i_8_0[1]
    SLICE_X25Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.902 r  deal_data_0/angle_reg[9]_i_15/O[3]
                         net (fo=4, routed)           0.538    87.440    deal_data_0/G_data_10[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.306    87.746 r  deal_data_0/angle[9]_i_237/O
                         net (fo=1, routed)           0.433    88.179    deal_data_0/angle[9]_i_237_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    88.303 r  deal_data_0/angle[9]_i_149/O
                         net (fo=1, routed)           0.000    88.303    deal_data_0/angle[9]_i_149_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    88.530 r  deal_data_0/angle_reg[9]_i_55/O[1]
                         net (fo=2, routed)           0.469    88.999    deal_data_0/angle[9]_i_63_0[6]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.303    89.302 r  deal_data_0/angle[9]_i_188/O
                         net (fo=35, routed)          0.479    89.781    deal_data_0/angle[9]_i_188_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    89.905 r  deal_data_0/angle[7]_i_54/O
                         net (fo=1, routed)           0.000    89.905    deal_data_0/angle[7]_i_54_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.306 r  deal_data_0/angle_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.306    deal_data_0/angle_reg[7]_i_33_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.545 r  deal_data_0/angle_reg[9]_i_41/O[2]
                         net (fo=2, routed)           0.784    91.329    deal_data_0/angle_reg[9]_i_41_n_5
    SLICE_X24Y12         LUT4 (Prop_lut4_I2_O)        0.302    91.631 r  deal_data_0/angle[7]_i_23/O
                         net (fo=1, routed)           0.000    91.631    deal_data_0/angle[7]_i_23_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    92.011 r  deal_data_0/angle_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.011    deal_data_0/angle_reg[7]_i_10_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    92.230 r  deal_data_0/angle_reg[9]_i_10/O[0]
                         net (fo=7, routed)           0.432    92.662    deal_data_0/angle_reg[9]_i_10_n_7
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722    93.384 f  deal_data_0/angle_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.987    94.371    deal_data_0/angle_reg[9]_i_12_n_6
    SLICE_X25Y10         LUT3 (Prop_lut3_I2_O)        0.306    94.677 r  deal_data_0/angle[9]_i_172/O
                         net (fo=1, routed)           0.000    94.677    deal_data_0/angle[9]_i_16_0[0]
    SLICE_X25Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.283 r  deal_data_0/angle_reg[9]_i_36/O[3]
                         net (fo=2, routed)           0.683    95.966    deal_data_0/G_data_10[12]
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.306    96.272 r  deal_data_0/angle[9]_i_58/O
                         net (fo=1, routed)           0.190    96.462    deal_data_0/angle[9]_i_58_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    96.969 r  deal_data_0/angle_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.969    deal_data_0/angle_reg[9]_i_29_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.126 r  deal_data_0/angle_reg[9]_i_14/CO[1]
                         net (fo=214, routed)         0.826    97.952    deal_data_0/CO[0]
    SLICE_X26Y8          LUT5 (Prop_lut5_I2_O)        0.329    98.281 r  deal_data_0/angle[3]_i_5/O
                         net (fo=1, routed)           0.000    98.281    deal_data_0/angle[3]_i_5_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    98.511 r  deal_data_0/angle_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    98.511    deal_data_0/angle_reg[3]_i_1_n_6
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[1]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -98.511    
  -------------------------------------------------------------------
                         slack                                -89.311    

Slack (VIOLATED) :        -65.856ns  (required time - arrival time)
  Source:                 deal_data_0/Gryo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_2 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        75.850ns  (logic 37.980ns (50.072%)  route 37.870ns (49.928%))
  Logic Levels:           110  (CARRY4=60 DSP48E1=1 LUT1=3 LUT2=1 LUT3=16 LUT4=6 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -0.794    deal_data_0/CLK
    SLICE_X28Y0          FDCE                                         r  deal_data_0/Gryo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDCE (Prop_fdce_C_Q)         0.518    -0.276 r  deal_data_0/Gryo_reg[0]/Q
                         net (fo=1, routed)           0.391     0.115    deal_data_0/Gryo_reg_n_0_[0]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     3.956 r  deal_data_0/value/P[1]
                         net (fo=10, routed)          0.943     4.899    deal_data_0/value__0[1]
    SLICE_X26Y1          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  deal_data_0/angle[9]_i_694/O
                         net (fo=1, routed)           0.000     5.023    deal_data_0/angle[9]_i_694_n_0
    SLICE_X26Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.536 r  deal_data_0/angle_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000     5.536    deal_data_0/angle_reg[9]_i_651_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.653 r  deal_data_0/angle_reg[9]_i_612/CO[3]
                         net (fo=1, routed)           0.000     5.653    deal_data_0/angle_reg[9]_i_612_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.770 r  deal_data_0/angle_reg[9]_i_557/CO[3]
                         net (fo=1, routed)           0.000     5.770    deal_data_0/angle_reg[9]_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.093 r  deal_data_0/angle_reg[9]_i_500/O[1]
                         net (fo=3, routed)           0.813     6.906    deal_data_0/angle_reg[9]_i_500_n_6
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.306     7.212 r  deal_data_0/angle[9]_i_493/O
                         net (fo=1, routed)           0.500     7.711    deal_data_0/angle[9]_i_493_n_0
    SLICE_X25Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.109 r  deal_data_0/angle_reg[9]_i_432/CO[3]
                         net (fo=1, routed)           0.000     8.109    deal_data_0/angle_reg[9]_i_432_n_0
    SLICE_X25Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.331 f  deal_data_0/angle_reg[9]_i_349/O[0]
                         net (fo=6, routed)           0.508     8.839    deal_data_0/p_1_in[23]
    SLICE_X23Y5          LUT1 (Prop_lut1_I0_O)        0.299     9.138 r  deal_data_0/angle[9]_i_519/O
                         net (fo=1, routed)           0.000     9.138    deal_data_0/p_0_in[23]
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  deal_data_0/angle_reg[9]_i_458/CO[3]
                         net (fo=1, routed)           0.000     9.688    deal_data_0/angle_reg[9]_i_458_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  deal_data_0/angle_reg[9]_i_370/O[2]
                         net (fo=6, routed)           0.949    10.876    deal_data_0/G_data2[28]
    SLICE_X21Y7          LUT5 (Prop_lut5_I4_O)        0.302    11.178 r  deal_data_0/angle[9]_i_248/O
                         net (fo=1, routed)           0.000    11.178    deal_data_0/angle[9]_i_248_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  deal_data_0/angle_reg[9]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.728    deal_data_0/angle_reg[9]_i_153_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.885 r  deal_data_0/angle_reg[9]_i_151/CO[1]
                         net (fo=42, routed)          1.397    13.282    deal_data_0/angle_reg[9]_i_151_n_2
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.329    13.611 r  deal_data_0/angle[9]_i_711/O
                         net (fo=1, routed)           0.000    13.611    deal_data_0/angle[9]_i_711_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.035 r  deal_data_0/angle_reg[9]_i_677/O[1]
                         net (fo=3, routed)           0.552    14.588    deal_data_0/angle_reg[9]_i_677_n_6
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.303    14.891 r  deal_data_0/angle[9]_i_634/O
                         net (fo=1, routed)           0.490    15.381    deal_data_0/angle[9]_i_634_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.901 r  deal_data_0/angle_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.000    15.901    deal_data_0/angle_reg[9]_i_576_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.018 r  deal_data_0/angle_reg[9]_i_521/CO[3]
                         net (fo=1, routed)           0.000    16.018    deal_data_0/angle_reg[9]_i_521_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  deal_data_0/angle_reg[9]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.135    deal_data_0/angle_reg[9]_i_463_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  deal_data_0/angle_reg[9]_i_371/CO[3]
                         net (fo=1, routed)           0.000    16.252    deal_data_0/angle_reg[9]_i_371_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.409 r  deal_data_0/angle_reg[9]_i_250/CO[1]
                         net (fo=15, routed)          0.483    16.891    deal_data_0/angle_reg[9]_i_250_n_2
    SLICE_X31Y4          LUT6 (Prop_lut6_I4_O)        0.332    17.223 r  deal_data_0/angle[3]_i_106/O
                         net (fo=1, routed)           0.000    17.223    deal_data_0/A[1]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.470 f  deal_data_0/angle_reg[3]_i_48/O[0]
                         net (fo=27, routed)          0.653    18.123    deal_data_0/G_data_12[2]
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.299    18.422 r  deal_data_0/angle[3]_i_110/O
                         net (fo=1, routed)           0.000    18.422    deal_data_0/angle[3]_i_110_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.669 r  deal_data_0/angle_reg[3]_i_49/O[0]
                         net (fo=26, routed)          0.634    19.303    deal_data_0/G_data_121_in[2]
    SLICE_X27Y5          LUT6 (Prop_lut6_I0_O)        0.299    19.602 r  deal_data_0/angle[3]_i_71/O
                         net (fo=1, routed)           0.000    19.602    deal_data_0/angle[3]_i_71_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.242 r  deal_data_0/angle_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.685    20.927    deal_data_0/angle_reg[3]_i_33_n_4
    SLICE_X24Y10         LUT4 (Prop_lut4_I1_O)        0.306    21.233 r  deal_data_0/angle[3]_i_27/O
                         net (fo=1, routed)           0.000    21.233    deal_data_0/angle[3]_i_27_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.609 r  deal_data_0/angle_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.609    deal_data_0/angle_reg[3]_i_12_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.924 r  deal_data_0/angle_reg[3]_i_7/O[3]
                         net (fo=6, routed)           0.601    22.525    deal_data_0/angle_reg[3]_i_7_n_4
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    23.087 r  deal_data_0/angle_reg[3]_i_8/O[3]
                         net (fo=2, routed)           1.032    24.119    deal_data_0/angle_reg[3]_i_8_n_4
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.335    24.454 f  deal_data_0/angle[3]_i_9/O
                         net (fo=4, routed)           0.663    25.117    deal_data_0/angle_reg[9]_i_66_0[2]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.332    25.449 r  deal_data_0/angle[9]_i_348/O
                         net (fo=1, routed)           0.295    25.744    deal_data_0/angle[9]_i_348_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.868 r  deal_data_0/angle[9]_i_235/O
                         net (fo=1, routed)           0.000    25.868    deal_data_0/angle[9]_i_235_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.474 r  deal_data_0/angle_reg[9]_i_143/O[3]
                         net (fo=2, routed)           0.434    26.908    deal_data_0/G_data_12[9]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.306    27.214 r  deal_data_0/angle[9]_i_195/O
                         net (fo=38, routed)          0.506    27.720    deal_data_0/angle[9]_i_195_n_0
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.844 r  deal_data_0/angle[7]_i_56/O
                         net (fo=1, routed)           0.000    27.844    deal_data_0/angle[7]_i_56_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    28.484 r  deal_data_0/angle_reg[7]_i_33/O[3]
                         net (fo=2, routed)           0.513    28.997    deal_data_0/angle_reg[7]_i_33_n_4
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.306    29.303 r  deal_data_0/angle[7]_i_21/O
                         net (fo=2, routed)           0.475    29.778    deal_data_0/angle[7]_i_21_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    30.420 r  deal_data_0/angle_reg[7]_i_10/O[3]
                         net (fo=8, routed)           0.472    30.891    deal_data_0/angle_reg[7]_i_10_n_4
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    31.453 r  deal_data_0/angle_reg[7]_i_11/O[3]
                         net (fo=4, routed)           0.568    32.021    deal_data_0/angle_reg[7]_i_11_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    32.328 r  deal_data_0/angle[9]_i_238/O
                         net (fo=1, routed)           0.295    32.624    deal_data_0/angle[9]_i_238_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    32.748 r  deal_data_0/angle[9]_i_150/O
                         net (fo=1, routed)           0.000    32.748    deal_data_0/angle[9]_i_150_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.354 r  deal_data_0/angle_reg[9]_i_55/O[3]
                         net (fo=2, routed)           0.434    33.788    deal_data_0/angle[9]_i_63_0[8]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    34.094 r  deal_data_0/angle[9]_i_185/O
                         net (fo=38, routed)          0.626    34.719    deal_data_0/angle[9]_i_185_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  deal_data_0/angle[9]_i_110/O
                         net (fo=1, routed)           0.000    34.843    deal_data_0/angle[9]_i_110_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.483 r  deal_data_0/angle_reg[9]_i_41/O[3]
                         net (fo=2, routed)           0.861    36.344    deal_data_0/angle_reg[9]_i_41_n_4
    SLICE_X24Y12         LUT3 (Prop_lut3_I1_O)        0.301    36.645 r  deal_data_0/angle[9]_i_21/O
                         net (fo=2, routed)           0.534    37.179    deal_data_0/angle[9]_i_21_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    38.052 r  deal_data_0/angle_reg[9]_i_10/O[3]
                         net (fo=7, routed)           0.686    38.738    deal_data_0/angle_reg[9]_i_10_n_4
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    39.300 r  deal_data_0/angle_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.984    40.284    deal_data_0/angle_reg[9]_i_12_n_4
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.307    40.591 r  deal_data_0/angle[9]_i_59/O
                         net (fo=1, routed)           0.473    41.064    deal_data_0/angle[9]_i_59_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    41.679 r  deal_data_0/angle_reg[9]_i_29/O[3]
                         net (fo=2, routed)           0.441    42.120    deal_data_0/G_data_12[17]
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.306    42.426 r  deal_data_0/angle[9]_i_179/O
                         net (fo=32, routed)          0.497    42.924    deal_data_0/angle[9]_i_179_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.124    43.048 r  deal_data_0/angle[9]_i_94/O
                         net (fo=1, routed)           0.000    43.048    deal_data_0/angle[9]_i_94_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.688 r  deal_data_0/angle_reg[9]_i_39/O[3]
                         net (fo=2, routed)           0.687    44.375    deal_data_0/angle_reg[9]_i_39_n_4
    SLICE_X24Y13         LUT4 (Prop_lut4_I1_O)        0.306    44.681 r  deal_data_0/angle[9]_i_22/O
                         net (fo=1, routed)           0.000    44.681    deal_data_0/angle[9]_i_22_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.057 r  deal_data_0/angle_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.057    deal_data_0/angle_reg[9]_i_10_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.372 r  deal_data_0/angle_reg[9]_i_66/O[3]
                         net (fo=6, routed)           0.467    45.839    deal_data_0/angle_reg[9]_i_66_n_4
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562    46.401 r  deal_data_0/angle_reg[9]_i_65/O[3]
                         net (fo=2, routed)           0.956    47.356    deal_data_0/angle_reg[9]_i_65_n_4
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.307    47.663 r  deal_data_0/angle[9]_i_31/O
                         net (fo=1, routed)           0.000    47.663    deal_data_0/angle[9]_i_31_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    47.910 r  deal_data_0/angle_reg[9]_i_14/O[0]
                         net (fo=18, routed)          0.501    48.411    deal_data_0/G_data_12[18]
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.299    48.710 r  deal_data_0/angle[9]_i_93/O
                         net (fo=1, routed)           0.000    48.710    deal_data_0/angle[9]_i_93_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    48.958 r  deal_data_0/angle_reg[9]_i_39/O[2]
                         net (fo=2, routed)           0.784    49.742    deal_data_0/angle_reg[9]_i_39_n_5
    SLICE_X24Y13         LUT4 (Prop_lut4_I2_O)        0.302    50.044 r  deal_data_0/angle[9]_i_23/O
                         net (fo=1, routed)           0.000    50.044    deal_data_0/angle[9]_i_23_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    50.294 r  deal_data_0/angle_reg[9]_i_10/O[2]
                         net (fo=7, routed)           0.567    50.861    deal_data_0/angle_reg[9]_i_10_n_5
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    51.412 r  deal_data_0/angle_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.797    52.209    deal_data_0/angle_reg[9]_i_12_n_5
    SLICE_X25Y10         LUT5 (Prop_lut5_I2_O)        0.327    52.536 r  deal_data_0/angle[9]_i_236/O
                         net (fo=1, routed)           0.626    53.163    deal_data_0/angle[9]_i_236_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.332    53.495 r  deal_data_0/angle[9]_i_147/O
                         net (fo=1, routed)           0.000    53.495    deal_data_0/angle[9]_i_147_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.896 r  deal_data_0/angle_reg[9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.896    deal_data_0/angle_reg[9]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.135 r  deal_data_0/angle_reg[9]_i_29/O[2]
                         net (fo=2, routed)           0.626    54.761    deal_data_0/angle[9]_i_63_0[11]
    SLICE_X24Y7          LUT3 (Prop_lut3_I1_O)        0.302    55.063 r  deal_data_0/angle[9]_i_184/O
                         net (fo=37, routed)          0.895    55.958    deal_data_0/angle[9]_i_184_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.124    56.082 r  deal_data_0/angle[9]_i_428/O
                         net (fo=1, routed)           0.000    56.082    deal_data_0/angle[9]_i_428_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.483 r  deal_data_0/angle_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.483    deal_data_0/angle_reg[9]_i_337_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.597 r  deal_data_0/angle_reg[9]_i_220/CO[3]
                         net (fo=1, routed)           0.000    56.597    deal_data_0/angle_reg[9]_i_220_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.711 r  deal_data_0/angle_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    56.711    deal_data_0/angle_reg[9]_i_134_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.825 r  deal_data_0/angle_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.825    deal_data_0/angle_reg[9]_i_48_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.053 r  deal_data_0/angle_reg[9]_i_28/CO[2]
                         net (fo=1, routed)           0.446    57.499    deal_data_0/angle_reg[9]_i_28_n_1
    SLICE_X17Y10         LUT3 (Prop_lut3_I2_O)        0.313    57.812 r  deal_data_0/angle[9]_i_11/O
                         net (fo=39, routed)          0.276    58.088    deal_data_0/angle[9]_i_11_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I3_O)        0.124    58.212 r  deal_data_0/angle[9]_i_16/O
                         net (fo=3, routed)           0.968    59.179    deal_data_0/angle[9]_i_16_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.124    59.303 r  deal_data_0/angle[9]_i_148/O
                         net (fo=1, routed)           0.000    59.303    deal_data_0/angle[9]_i_148_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    59.551 r  deal_data_0/angle_reg[9]_i_55/O[2]
                         net (fo=2, routed)           0.706    60.257    deal_data_0/angle[9]_i_63_0[7]
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.302    60.559 r  deal_data_0/angle[9]_i_186/O
                         net (fo=32, routed)          0.444    61.003    deal_data_0/angle[9]_i_186_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    61.127 r  deal_data_0/angle[3]_i_55/O
                         net (fo=1, routed)           0.000    61.127    deal_data_0/angle[3]_i_55_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    61.479 r  deal_data_0/angle_reg[3]_i_31/O[3]
                         net (fo=2, routed)           0.602    62.081    deal_data_0/angle_reg[3]_i_31_n_4
    SLICE_X24Y11         LUT4 (Prop_lut4_I1_O)        0.306    62.387 r  deal_data_0/angle[3]_i_18/O
                         net (fo=1, routed)           0.000    62.387    deal_data_0/angle[3]_i_18_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    62.637 r  deal_data_0/angle_reg[3]_i_7/O[2]
                         net (fo=5, routed)           0.323    62.960    deal_data_0/angle_reg[3]_i_7_n_5
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551    63.511 r  deal_data_0/angle_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.782    64.292    deal_data_0/angle_reg[3]_i_8_n_5
    SLICE_X25Y8          LUT3 (Prop_lut3_I2_O)        0.301    64.593 f  deal_data_0/angle[3]_i_10/O
                         net (fo=4, routed)           0.526    65.119    deal_data_0/angle_reg[9]_i_66_0[1]
    SLICE_X30Y6          LUT3 (Prop_lut3_I1_O)        0.124    65.243 r  deal_data_0/angle[3]_i_141/O
                         net (fo=1, routed)           0.298    65.541    deal_data_0/angle[3]_i_141_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124    65.665 r  deal_data_0/angle[3]_i_103/O
                         net (fo=1, routed)           0.000    65.665    deal_data_0/angle[3]_i_103_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    65.913 r  deal_data_0/angle_reg[3]_i_48/O[3]
                         net (fo=2, routed)           0.625    66.538    deal_data_0/angle[9]_i_63_0[1]
    SLICE_X27Y2          LUT3 (Prop_lut3_I1_O)        0.306    66.844 r  deal_data_0/angle[7]_i_62/O
                         net (fo=43, routed)          0.635    67.479    deal_data_0/angle[7]_i_62_n_0
    SLICE_X24Y1          LUT6 (Prop_lut6_I5_O)        0.124    67.603 r  deal_data_0/angle[3]_i_241/O
                         net (fo=1, routed)           0.000    67.603    deal_data_0/angle[3]_i_241_n_0
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    67.858 r  deal_data_0/angle_reg[3]_i_222/O[3]
                         net (fo=2, routed)           0.622    68.480    deal_data_0/angle_reg[3]_i_222_n_4
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.307    68.787 r  deal_data_0/angle[3]_i_189/O
                         net (fo=2, routed)           0.595    69.382    deal_data_0/angle[3]_i_189_n_0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124    69.506 r  deal_data_0/angle[3]_i_193/O
                         net (fo=1, routed)           0.000    69.506    deal_data_0/angle[3]_i_193_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.882 r  deal_data_0/angle_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    69.882    deal_data_0/angle_reg[3]_i_163_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.999 r  deal_data_0/angle_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.999    deal_data_0/angle_reg[3]_i_128_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.116 r  deal_data_0/angle_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    70.116    deal_data_0/angle_reg[3]_i_82_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.233 r  deal_data_0/angle_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.233    deal_data_0/angle_reg[3]_i_47_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.548 r  deal_data_0/angle_reg[3]_i_32/O[3]
                         net (fo=2, routed)           0.448    70.997    deal_data_0/angle_reg[3]_i_32_n_4
    SLICE_X24Y7          LUT3 (Prop_lut3_I0_O)        0.307    71.304 r  deal_data_0/angle[3]_i_16/O
                         net (fo=2, routed)           0.711    72.015    deal_data_0/angle[3]_i_16_n_0
    SLICE_X24Y11         LUT4 (Prop_lut4_I3_O)        0.124    72.139 r  deal_data_0/angle[3]_i_20/O
                         net (fo=1, routed)           0.000    72.139    deal_data_0/angle[3]_i_20_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    72.391 f  deal_data_0/angle_reg[3]_i_7/O[0]
                         net (fo=9, routed)           0.458    72.849    deal_data_0/angle_reg[3]_i_7_n_7
    SLICE_X26Y12         LUT1 (Prop_lut1_I0_O)        0.295    73.144 r  deal_data_0/angle[3]_i_21/O
                         net (fo=1, routed)           0.000    73.144    deal_data_0/angle[3]_i_21_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    73.396 r  deal_data_0/angle_reg[3]_i_8/O[0]
                         net (fo=4, routed)           1.114    74.509    deal_data_0/angle_reg[3]_i_8_n_7
    SLICE_X26Y8          LUT5 (Prop_lut5_I1_O)        0.295    74.804 r  deal_data_0/angle[3]_i_6/O
                         net (fo=1, routed)           0.000    74.804    deal_data_0/angle[3]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    75.056 r  deal_data_0/angle_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    75.056    deal_data_0/angle_reg[3]_i_1_n_7
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.502     8.593    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X26Y8          FDCE (Setup_fdce_C_D)        0.109     9.200    deal_data_0/angle_reg[0]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                         -75.056    
  -------------------------------------------------------------------
                         slack                                -65.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.270    deal_data_0/cnt_reg[6]
    SLICE_X14Y1          LUT4 (Prop_lut4_I0_O)        0.045    -0.225 r  deal_data_0/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    deal_data_0/cnt[4]_i_3_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.160 r  deal_data_0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    deal_data_0/cnt_reg[4]_i_1_n_5
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[6]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.072    -0.488    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.134    -0.354    deal_data_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.260    deal_data_0/cnt_reg[10]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.150 r  deal_data_0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.150    deal_data_0/cnt_reg[8]_i_1_n_5
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y2          FDCE                                         r  deal_data_0/cnt_reg[10]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.072    -0.488    
    SLICE_X14Y2          FDCE (Hold_fdce_C_D)         0.134    -0.354    deal_data_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.293ns (70.922%)  route 0.120ns (29.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[2]/Q
                         net (fo=137, routed)         0.120    -0.278    deal_data_0/Q[2]
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.149 r  deal_data_0/angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    deal_data_0/angle_reg[3]_i_1_n_4
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[3]/C
                         clock pessimism              0.234    -0.562    
                         clock uncertainty            0.072    -0.490    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.134    -0.356    deal_data_0/angle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.293ns (70.693%)  route 0.121ns (29.307%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         0.121    -0.277    deal_data_0/Q[0]
    SLICE_X26Y8          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.148 r  deal_data_0/angle_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.148    deal_data_0/angle_reg[3]_i_1_n_6
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[1]/C
                         clock pessimism              0.234    -0.562    
                         clock uncertainty            0.072    -0.490    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.134    -0.356    deal_data_0/angle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[15]/Q
                         net (fo=3, routed)           0.149    -0.248    deal_data_0/cnt_reg[15]
    SLICE_X14Y3          LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  deal_data_0/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    deal_data_0/cnt[12]_i_2_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.139 r  deal_data_0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    deal_data_0/cnt_reg[12]_i_1_n_4
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[15]/C
                         clock pessimism              0.233    -0.561    
                         clock uncertainty            0.072    -0.489    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.134    -0.355    deal_data_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.273ns (64.315%)  route 0.151ns (35.685%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[23]/Q
                         net (fo=4, routed)           0.151    -0.246    deal_data_0/cnt_reg[23]
    SLICE_X14Y5          LUT4 (Prop_lut4_I0_O)        0.045    -0.201 r  deal_data_0/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    deal_data_0/cnt[20]_i_2_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.137 r  deal_data_0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    deal_data_0/cnt_reg[20]_i_1_n_4
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y5          FDCE                                         r  deal_data_0/cnt_reg[23]/C
                         clock pessimism              0.233    -0.561    
                         clock uncertainty            0.072    -0.489    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.134    -0.355    deal_data_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[7]/Q
                         net (fo=4, routed)           0.161    -0.235    deal_data_0/cnt_reg[7]
    SLICE_X14Y1          LUT4 (Prop_lut4_I0_O)        0.045    -0.190 r  deal_data_0/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    deal_data_0/cnt[4]_i_2_n_0
    SLICE_X14Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.126 r  deal_data_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.126    deal_data_0/cnt_reg[4]_i_1_n_4
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y1          FDCE                                         r  deal_data_0/cnt_reg[7]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.072    -0.488    
    SLICE_X14Y1          FDCE (Hold_fdce_C_D)         0.134    -0.354    deal_data_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/angle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.273ns (62.328%)  route 0.165ns (37.672%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.165    -0.233    deal_data_0/Q[7]
    SLICE_X26Y9          LUT5 (Prop_lut5_I4_O)        0.045    -0.188 r  deal_data_0/angle[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.188    deal_data_0/angle[7]_i_6_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.124 r  deal_data_0/angle_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    deal_data_0/angle_reg[7]_i_1_n_4
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.796    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
                         clock pessimism              0.234    -0.562    
                         clock uncertainty            0.072    -0.490    
    SLICE_X26Y9          FDCE (Hold_fdce_C_D)         0.134    -0.356    deal_data_0/angle_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.712%)  route 0.164ns (37.288%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.566    -0.560    deal_data_0/CLK
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  deal_data_0/cnt_reg[1]/Q
                         net (fo=4, routed)           0.164    -0.233    deal_data_0/cnt_reg[1]
    SLICE_X14Y0          LUT4 (Prop_lut4_I0_O)        0.045    -0.188 r  deal_data_0/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.188    deal_data_0/cnt[0]_i_5_n_0
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.122 r  deal_data_0/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.122    deal_data_0/cnt_reg[0]_i_1_n_6
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.793    deal_data_0/CLK
    SLICE_X14Y0          FDCE                                         r  deal_data_0/cnt_reg[1]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.072    -0.488    
    SLICE_X14Y0          FDCE (Hold_fdce_C_D)         0.134    -0.354    deal_data_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 deal_data_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deal_data_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.703%)  route 0.164ns (37.297%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.565    -0.561    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  deal_data_0/cnt_reg[13]/Q
                         net (fo=4, routed)           0.164    -0.234    deal_data_0/cnt_reg[13]
    SLICE_X14Y3          LUT4 (Prop_lut4_I0_O)        0.045    -0.189 r  deal_data_0/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.189    deal_data_0/cnt[12]_i_4_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.123 r  deal_data_0/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.123    deal_data_0/cnt_reg[12]_i_1_n_6
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.835    -0.794    deal_data_0/CLK
    SLICE_X14Y3          FDCE                                         r  deal_data_0/cnt_reg[13]/C
                         clock pessimism              0.233    -0.561    
                         clock uncertainty            0.072    -0.489    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.134    -0.355    deal_data_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_2

Setup :           27  Failing Endpoints,  Worst Slack      -14.229ns,  Total Violation     -380.174ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.229ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.089ns  (logic 9.985ns (58.428%)  route 7.104ns (41.572%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    26.292    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.066    12.064    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                -14.229    

Slack (VIOLATED) :        -14.217ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.089ns  (logic 9.985ns (58.428%)  route 7.104ns (41.572%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    26.292    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.054    12.076    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                -14.217    

Slack (VIOLATED) :        -14.207ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.080ns  (logic 9.985ns (58.460%)  route 7.095ns (41.540%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 11.920 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.537    26.283    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.496    11.920    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.406    12.326    
                         clock uncertainty           -0.192    12.134    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.058    12.076    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -26.283    
  -------------------------------------------------------------------
                         slack                                -14.207    

Slack (VIOLATED) :        -14.204ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.061ns  (logic 9.985ns (58.526%)  route 7.076ns (41.474%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 11.915 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    26.264    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491    11.915    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.406    12.321    
                         clock uncertainty           -0.192    12.129    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.069    12.060    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                         -26.264    
  -------------------------------------------------------------------
                         slack                                -14.204    

Slack (VIOLATED) :        -14.198ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.043ns  (logic 9.985ns (58.586%)  route 7.058ns (41.414%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.376    26.246    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.081    12.049    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -26.246    
  -------------------------------------------------------------------
                         slack                                -14.198    

Slack (VIOLATED) :        -14.192ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.061ns  (logic 9.985ns (58.526%)  route 7.076ns (41.474%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 11.915 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    26.264    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491    11.915    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.406    12.321    
                         clock uncertainty           -0.192    12.129    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.057    12.072    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                         -26.264    
  -------------------------------------------------------------------
                         slack                                -14.192    

Slack (VIOLATED) :        -14.184ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.045ns  (logic 9.985ns (58.581%)  route 7.060ns (41.419%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 11.919 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    26.248    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495    11.919    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.406    12.325    
                         clock uncertainty           -0.192    12.133    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.069    12.064    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -26.248    
  -------------------------------------------------------------------
                         slack                                -14.184    

Slack (VIOLATED) :        -14.176ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.036ns  (logic 9.985ns (58.612%)  route 7.051ns (41.388%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.918 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    26.239    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494    11.918    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.406    12.324    
                         clock uncertainty           -0.192    12.132    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.069    12.063    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                -14.176    

Slack (VIOLATED) :        -14.172ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.045ns  (logic 9.985ns (58.581%)  route 7.060ns (41.419%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 11.919 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    26.248    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495    11.919    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.406    12.325    
                         clock uncertainty           -0.192    12.133    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.057    12.076    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -26.248    
  -------------------------------------------------------------------
                         slack                                -14.172    

Slack (VIOLATED) :        -14.164ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@10.000ns)
  Data Path Delay:        17.036ns  (logic 9.985ns (58.612%)  route 7.051ns (41.388%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.918 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    26.239    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494    11.918    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.406    12.324    
                         clock uncertainty           -0.192    12.132    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.057    12.075    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                -14.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.332ns (53.139%)  route 1.175ns (46.861%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.000     1.944    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092     0.029    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.980ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.332ns (51.801%)  route 1.239ns (48.199%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT5=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.357     1.895    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.114     2.009 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.000     2.009    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092     0.029    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.099ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.332ns (49.872%)  route 1.339ns (50.128%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.164     2.108    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.073     0.010    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.100ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.332ns (49.994%)  route 1.332ns (50.006%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.158     2.102    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.066     0.002    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.332ns (49.872%)  route 1.339ns (50.128%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.164     2.108    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.071     0.008    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.103ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.332ns (49.994%)  route 1.332ns (50.006%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.158     2.102    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.063    -0.001    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.104ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.332ns (49.791%)  route 1.343ns (50.209%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.169     2.113    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.073     0.009    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.106ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.332ns (49.791%)  route 1.343ns (50.209%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.169     2.113    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.071     0.007    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.332ns (49.645%)  route 1.351ns (50.355%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.176     2.121    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.825    -0.804    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.192    -0.062    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.073     0.011    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.332ns (49.694%)  route 1.348ns (50.306%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.174     2.118    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.063    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.071     0.008    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  2.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_2

Setup :           27  Failing Endpoints,  Worst Slack       -9.207ns,  Total Violation     -244.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.207ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 10.133ns (64.580%)  route 5.558ns (35.420%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    14.893    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.066     5.686    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                 -9.207    

Slack (VIOLATED) :        -9.195ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 10.133ns (64.580%)  route 5.558ns (35.420%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    14.893    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.054     5.698    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                 -9.195    

Slack (VIOLATED) :        -9.183ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 10.133ns (64.697%)  route 5.529ns (35.303%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 5.249 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    14.864    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491     5.249    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.570     5.819    
                         clock uncertainty           -0.068     5.751    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.069     5.682    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.682    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 -9.183    

Slack (VIOLATED) :        -9.176ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.645ns  (logic 10.133ns (64.770%)  route 5.512ns (35.230%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.376    14.847    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492     5.250    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.570     5.820    
                         clock uncertainty           -0.068     5.752    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.081     5.671    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                 -9.176    

Slack (VIOLATED) :        -9.173ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 10.133ns (64.618%)  route 5.548ns (35.382%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 5.254 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    12.408    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.714 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    12.714    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.205 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    14.017    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    14.346 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.537    14.883    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.496     5.254    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.583     5.837    
                         clock uncertainty           -0.068     5.769    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.058     5.711    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                 -9.173    

Slack (VIOLATED) :        -9.171ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 10.133ns (64.697%)  route 5.529ns (35.303%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 5.249 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    14.864    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491     5.249    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.570     5.819    
                         clock uncertainty           -0.068     5.751    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.057     5.694    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 -9.171    

Slack (VIOLATED) :        -9.150ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 10.133ns (64.764%)  route 5.513ns (35.236%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.253 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    14.848    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495     5.253    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.583     5.836    
                         clock uncertainty           -0.068     5.768    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.069     5.699    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 -9.150    

Slack (VIOLATED) :        -9.142ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.637ns  (logic 10.133ns (64.801%)  route 5.504ns (35.199%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 5.252 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    14.839    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494     5.252    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.583     5.835    
                         clock uncertainty           -0.068     5.767    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.069     5.698    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -9.142    

Slack (VIOLATED) :        -9.138ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 10.133ns (64.764%)  route 5.513ns (35.236%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 5.253 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    14.848    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495     5.253    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.583     5.836    
                         clock uncertainty           -0.068     5.768    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.057     5.711    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.711    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 -9.138    

Slack (VIOLATED) :        -9.130ns  (required time - arrival time)
  Source:                 VGA_driver_0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.637ns  (logic 10.133ns (64.801%)  route 5.504ns (35.199%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 5.252 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.621    -0.798    VGA_driver_0/clk_out3
    SLICE_X30Y11         FDRE                                         r  VGA_driver_0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.280 f  VGA_driver_0/Set_Y_reg[0]/Q
                         net (fo=3, routed)           0.176    -0.104    VGA_driver_0/Set_Y_reg[9]_0[0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.020 r  VGA_driver_0/coor_trans_forward_inst/y_out_carry_i_1/O
                         net (fo=1, routed)           0.501     0.521    coor_trans_0/coor_trans_forward_inst/y_rotate_temp0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     1.163 r  coor_trans_0/coor_trans_forward_inst/y_out_carry/O[3]
                         net (fo=2, routed)           1.458     2.621    coor_trans_0/p_0_in[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.218     6.839 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.841    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.359 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790     9.149    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000     9.273    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.806 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.806    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.923 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.923    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.142 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    10.619    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    10.914 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    10.914    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.290 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.290    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.613 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    12.369    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    12.675 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    12.675    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.166 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    14.142    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    14.471 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    14.839    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494     5.252    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.583     5.835    
                         clock uncertainty           -0.068     5.767    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.057     5.710    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 -9.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.358    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.068    -0.487    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075    -0.412    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.588    -0.538    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.141    -0.397 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.856    -0.773    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.538    
                         clock uncertainty            0.068    -0.470    
    SLICE_X33Y33         FDPE (Hold_fdpe_C_D)         0.075    -0.395    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.570    -0.556    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.839    -0.790    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.068    -0.488    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075    -0.413    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.544%)  route 0.116ns (38.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.283    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.238 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.856    -0.773    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.068    -0.457    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.092    -0.365    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.570    -0.556    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.068    -0.471    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.450    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.068    -0.487    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.396    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.525%)  route 0.155ns (45.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.583    -0.543    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y28         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.247    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.853    -0.776    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.269    -0.507    
                         clock uncertainty            0.068    -0.439    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091    -0.348    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.231    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.186 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.186    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.855    -0.774    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.249    -0.525    
                         clock uncertainty            0.068    -0.457    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.121    -0.336    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (68.028%)  route 0.116ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.586    -0.540    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.277    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.098    -0.179 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.179    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.855    -0.774    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.249    -0.525    
                         clock uncertainty            0.068    -0.457    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120    -0.337    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.326%)  route 0.163ns (53.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.585    -0.541    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.163    -0.237    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X34Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.852    -0.777    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.249    -0.528    
                         clock uncertainty            0.068    -0.460    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.063    -0.397    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_2
  To Clock:  clk_out3_clk_wiz_0_2

Setup :           27  Failing Endpoints,  Worst Slack      -14.228ns,  Total Violation     -380.153ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.228ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.089ns  (logic 9.985ns (58.428%)  route 7.104ns (41.572%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    26.292    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.131    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.066    12.065    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                -14.228    

Slack (VIOLATED) :        -14.216ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.089ns  (logic 9.985ns (58.428%)  route 7.104ns (41.572%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.547    26.292    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.131    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.054    12.077    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                -14.216    

Slack (VIOLATED) :        -14.206ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.080ns  (logic 9.985ns (58.460%)  route 7.095ns (41.540%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 11.920 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.795    23.808    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.114 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14/O
                         net (fo=1, routed)           0.000    24.114    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.605 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_4/CO[1]
                         net (fo=2, routed)           0.812    25.417    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data21_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I0_O)        0.329    25.746 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.537    26.283    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.496    11.920    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.406    12.326    
                         clock uncertainty           -0.192    12.135    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.058    12.077    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -26.283    
  -------------------------------------------------------------------
                         slack                                -14.206    

Slack (VIOLATED) :        -14.203ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.061ns  (logic 9.985ns (58.526%)  route 7.076ns (41.474%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 11.915 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    26.264    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491    11.915    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.406    12.321    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.069    12.061    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                         -26.264    
  -------------------------------------------------------------------
                         slack                                -14.203    

Slack (VIOLATED) :        -14.197ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.043ns  (logic 9.985ns (58.586%)  route 7.058ns (41.414%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 11.916 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.376    26.246    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[6]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.492    11.916    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.406    12.322    
                         clock uncertainty           -0.192    12.131    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.081    12.050    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -26.246    
  -------------------------------------------------------------------
                         slack                                -14.197    

Slack (VIOLATED) :        -14.191ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.061ns  (logic 9.985ns (58.526%)  route 7.076ns (41.474%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 11.915 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.393    26.264    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.491    11.915    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X29Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.406    12.321    
                         clock uncertainty           -0.192    12.130    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.057    12.073    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                         -26.264    
  -------------------------------------------------------------------
                         slack                                -14.191    

Slack (VIOLATED) :        -14.183ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.045ns  (logic 9.985ns (58.581%)  route 7.060ns (41.419%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 11.919 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    26.248    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495    11.919    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.406    12.325    
                         clock uncertainty           -0.192    12.134    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.069    12.065    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -26.248    
  -------------------------------------------------------------------
                         slack                                -14.183    

Slack (VIOLATED) :        -14.175ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.036ns  (logic 9.985ns (58.612%)  route 7.051ns (41.388%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.918 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    26.239    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494    11.918    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.406    12.324    
                         clock uncertainty           -0.192    12.133    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.069    12.064    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                -14.175    

Slack (VIOLATED) :        -14.171ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.045ns  (logic 9.985ns (58.581%)  route 7.060ns (41.419%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 11.919 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.377    26.248    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.495    11.919    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.406    12.325    
                         clock uncertainty           -0.192    12.134    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.057    12.077    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -26.248    
  -------------------------------------------------------------------
                         slack                                -14.171    

Slack (VIOLATED) :        -14.163ns  (required time - arrival time)
  Source:                 deal_data_0/angle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0_2 rise@13.333ns - clk_out1_clk_wiz_0_2 rise@10.000ns)
  Data Path Delay:        17.036ns  (logic 9.985ns (58.612%)  route 7.051ns (41.388%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.918 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 9.203 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     5.800 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     7.485    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     7.581 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          1.622     9.203    deal_data_0/CLK
    SLICE_X26Y8          FDCE                                         r  deal_data_0/angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDCE (Prop_fdce_C_Q)         0.518     9.721 r  deal_data_0/angle_reg[0]/Q
                         net (fo=123, routed)         1.512    11.233    coor_trans_0/sin_table_inst/angle[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.146    11.379 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_93/O
                         net (fo=1, routed)           0.664    12.043    coor_trans_0/sin_table_inst/x_rotate_temp0_i_93_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.328    12.371 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_47/O
                         net (fo=1, routed)           0.640    13.011    coor_trans_0/sin_table_inst/x_rotate_temp0_i_47_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.135 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_21/O
                         net (fo=1, routed)           0.000    13.135    coor_trans_0/sin_table_inst/x_rotate_temp0_i_21_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    13.347 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_6/O
                         net (fo=4, routed)           0.866    14.213    coor_trans_0/sin_value__0[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.026    18.239 r  coor_trans_0/x_rotate_temp0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.241    coor_trans_0/x_rotate_temp0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.759 r  coor_trans_0/x_rotate_temp0__0/P[0]
                         net (fo=1, routed)           0.790    20.548    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_0[0]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124    20.672 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18/O
                         net (fo=1, routed)           0.000    20.672    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.205 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.205    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.322 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.322    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.541 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1/O[0]
                         net (fo=2, routed)           0.477    22.018    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_1_n_7
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.295    22.313 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3/O
                         net (fo=1, routed)           0.000    22.313    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_3_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.689 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry/CO[3]
                         net (fo=1, routed)           0.000    22.689    coor_trans_0/coor_trans_reverse_inst/x_out_carry_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.012 f  coor_trans_0/coor_trans_reverse_inst/x_out_carry__0/O[1]
                         net (fo=3, routed)           0.757    23.769    coor_trans_0/coor_trans_reverse_inst/x_out[10]
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.306    24.075 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10/O
                         net (fo=1, routed)           0.000    24.075    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_10_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.566 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.976    25.542    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.329    25.871 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.368    26.239    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                     13.333    13.333 r  
    H4                                                0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.694 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.856    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     8.728 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    10.333    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.424 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.494    11.918    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.406    12.324    
                         clock uncertainty           -0.192    12.133    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)       -0.057    12.076    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                -14.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.332ns (53.139%)  route 1.175ns (46.861%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.000     1.944    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092     0.028    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.332ns (51.801%)  route 1.239ns (48.199%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT5=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.357     1.895    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.114     2.009 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_1/O
                         net (fo=9, routed)           0.000     2.009    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X31Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.092     0.028    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.100ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.332ns (49.872%)  route 1.339ns (50.128%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.164     2.108    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.073     0.009    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.332ns (49.994%)  route 1.332ns (50.006%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.158     2.102    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.065    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.066     0.001    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.102ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.332ns (49.872%)  route 1.339ns (50.128%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.164     2.108    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.071     0.007    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.104ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.332ns (49.994%)  route 1.332ns (50.006%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.158     2.102    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.065    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.063    -0.002    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.105ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.332ns (49.791%)  route 1.343ns (50.209%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.169     2.113    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.065    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.073     0.008    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.332ns (49.791%)  route 1.343ns (50.209%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.169     2.113    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.823    -0.806    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.192    -0.065    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.071     0.006    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.111ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.332ns (49.645%)  route 1.351ns (50.355%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.176     2.121    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.825    -0.804    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y19         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.192    -0.063    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.073     0.010    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (arrival time - required time)
  Source:                 deal_data_0/angle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out3_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.332ns (49.694%)  route 1.348ns (50.306%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.562    deal_data_0/CLK
    SLICE_X26Y9          FDCE                                         r  deal_data_0/angle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  deal_data_0/angle_reg[7]/Q
                         net (fo=28, routed)          0.324    -0.074    coor_trans_0/sin_table_inst/angle[7]
    SLICE_X26Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.029 r  coor_trans_0/sin_table_inst/x_rotate_temp0_i_9/O
                         net (fo=4, routed)           0.234     0.205    coor_trans_0/sin_value__0[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      0.571     0.776 r  coor_trans_0/x_rotate_temp0/P[16]
                         net (fo=1, routed)           0.166     0.942    coor_trans_0/coor_trans_reverse_inst/P[16]
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19/O
                         net (fo=1, routed)           0.000     0.987    coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_19_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.092 r  coor_trans_0/coor_trans_reverse_inst/x_out_carry_i_10/O[1]
                         net (fo=4, routed)           0.158     1.250    coor_trans_0/x_rotate_temp0__2_0[1]
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.111     1.361 r  coor_trans_0/rgb2dvi_0_i_30/O
                         net (fo=1, routed)           0.000     1.361    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3_0[0]
    SLICE_X29Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.493 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.493    coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_8_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.538 f  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_3/CO[1]
                         net (fo=2, routed)           0.292     1.830    coor_trans_0/coor_trans_reverse_inst/Video_Generator_0/RGB_Data22_in
    SLICE_X31Y20         LUT4 (Prop_lut4_I1_O)        0.114     1.944 r  coor_trans_0/coor_trans_reverse_inst/rgb2dvi_0_i_2/O
                         net (fo=18, routed)          0.174     2.118    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.824    -0.805    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X29Y20         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.192    -0.064    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.071     0.007    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  2.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 0.419ns (6.063%)  route 6.492ns (93.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.467 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.492     6.182    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.467    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.958    
                         clock uncertainty           -0.178     8.780    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.756    rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 0.419ns (6.189%)  route 6.351ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.467 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.351     6.041    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.467    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.958    
                         clock uncertainty           -0.178     8.780    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.756    rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.419ns (6.191%)  route 6.348ns (93.809%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.469 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.348     6.039    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.469    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.960    
                         clock uncertainty           -0.178     8.782    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.758    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.419ns (6.321%)  route 6.210ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.469 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.210     5.900    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.469    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.960    
                         clock uncertainty           -0.178     8.782    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.758    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.419ns (6.622%)  route 5.909ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.909     5.599    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.759    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.419ns (6.784%)  route 5.758ns (93.216%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.758     5.448    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.759    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 0.419ns (6.953%)  route 5.607ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.474 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.607     5.297    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.474    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.178     8.787    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.763    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.419ns (7.132%)  route 5.456ns (92.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.474 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.456     5.146    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.474    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.178     8.787    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.763    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.456ns (8.664%)  route 4.807ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.688    -0.731    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.275 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.807     4.532    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.158    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 0.456ns (8.754%)  route 4.753ns (91.246%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.688    -0.731    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.753     4.478    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.158    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                  3.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.367ns (9.964%)  route 3.316ns (90.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.571    -1.338    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y32         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDSE (Prop_fdse_C_Q)         0.367    -0.971 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.316     2.345    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.418ns (11.063%)  route 3.360ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.571    -1.338    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.418    -0.920 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.360     2.440    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.367ns (9.633%)  route 3.443ns (90.367%))
  Logic Levels:           0  
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.569    -1.340    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDSE (Prop_fdse_C_Q)         0.367    -0.973 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.443     2.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.178     2.335    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.272    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.141ns (6.814%)  route 1.928ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.583    -0.543    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y27         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.928     1.526    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.178     1.297    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.316    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.128ns (6.304%)  route 1.903ns (93.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.580    -0.546    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y25         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.903     1.484    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.178     1.297    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.262    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.141ns (6.698%)  route 1.964ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.584    -0.542    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.964     1.563    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.178     1.299    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.318    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.367ns (9.496%)  route 3.498ns (90.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.337ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -1.337    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.367    -0.970 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.498     2.528    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.128ns (4.904%)  route 2.482ns (95.096%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.588    -0.538    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.410 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.482     2.072    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.178     1.301    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.806    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.164ns (7.684%)  route 1.970ns (92.316%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.587    -0.539    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.970     1.595    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.178     1.301    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.320    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.128ns (6.140%)  route 1.957ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.584    -0.542    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.957     1.542    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.178     1.299    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     1.264    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_2
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 0.419ns (6.063%)  route 6.492ns (93.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.467 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.492     6.182    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.467    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.958    
                         clock uncertainty           -0.178     8.780    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.756    rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 0.419ns (6.189%)  route 6.351ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.467 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.351     6.041    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.467    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.958    
                         clock uncertainty           -0.178     8.780    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.756    rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.419ns (6.191%)  route 6.348ns (93.809%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.469 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.348     6.039    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.469    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.960    
                         clock uncertainty           -0.178     8.782    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.758    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.419ns (6.321%)  route 6.210ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.469 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.210     5.900    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.469    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.960    
                         clock uncertainty           -0.178     8.782    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.758    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.419ns (6.622%)  route 5.909ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.909     5.599    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.759    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.419ns (6.784%)  route 5.758ns (93.216%))
  Logic Levels:           0  
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.758     5.448    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.759    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 0.419ns (6.953%)  route 5.607ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.474 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.607     5.297    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.474    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.178     8.787    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.763    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.419ns (7.132%)  route 5.456ns (92.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.474 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.690    -0.729    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.419    -0.310 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.456     5.146    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.474    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.178     8.787    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.763    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.456ns (8.664%)  route 4.807ns (91.336%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.688    -0.731    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.275 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.807     4.532    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.158    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (PixelClkIO_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 0.456ns (8.754%)  route 4.753ns (91.246%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.470 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.688    -0.731    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.753     4.478    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.452     5.210    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.293 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.831    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.922 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     8.961    
                         clock uncertainty           -0.178     8.783    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.158    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                  3.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.367ns (9.964%)  route 3.316ns (90.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.571    -1.338    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y32         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDSE (Prop_fdse_C_Q)         0.367    -0.971 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.316     2.345    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.418ns (11.063%)  route 3.360ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.338ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.571    -1.338    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.418    -0.920 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.360     2.440    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.367ns (9.633%)  route 3.443ns (90.367%))
  Logic Levels:           0  
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.569    -1.340    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDSE (Prop_fdse_C_Q)         0.367    -0.973 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.443     2.470    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.178     2.335    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.272    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.141ns (6.814%)  route 1.928ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.583    -0.543    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y27         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.928     1.526    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.178     1.297    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.316    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.128ns (6.304%)  route 1.903ns (93.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.580    -0.546    rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y25         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.903     1.484    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.178     1.297    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.262    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.141ns (6.698%)  route 1.964ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.584    -0.542    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.964     1.563    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.178     1.299    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.318    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.367ns (9.496%)  route 3.498ns (90.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    -1.337ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    -4.606 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    -3.000    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -1.337    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.367    -0.970 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.498     2.528    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.572    -0.847    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     2.652    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.162    
                         clock uncertainty            0.178     2.340    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063     2.277    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.128ns (4.904%)  route 2.482ns (95.096%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.588    -0.538    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X33Y33         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.410 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.482     2.072    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.178     1.301    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.806    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.164ns (7.684%)  route 1.970ns (92.316%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.587    -0.539    rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.970     1.595    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.178     1.301    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.320    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.128ns (6.140%)  route 1.957ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.584    -0.542    rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.957     1.542    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.795    -0.834    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.178     1.299    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     1.264    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_2
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_1 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.068    -0.474    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.623    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.068    -0.474    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.623    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.068    -0.474    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.623    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.068    -0.474    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.623    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        4.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.068    -0.474    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.623    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.068    -0.474    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.623    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.068    -0.474    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.623    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.068    -0.474    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.623    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_2
  To Clock:  clk_out3_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        4.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0_2 rise@6.667ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.640    -0.779    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      6.667     6.667 r  
    H4                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.028 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.190    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128     2.061 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605     3.666    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.757 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         1.520     5.278    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.866    
                         clock uncertainty           -0.068     5.798    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.264    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  4.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_2 rise@0.000ns - clk_out3_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.571    -0.555    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_148_5/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_148_5/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_148_5/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_148_5/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_148_5/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_148_5/inst/clkout3_buf/O
                         net (fo=187, routed)         0.840    -0.789    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





