{:input (genetic.crossover/dumb-crossover 1881486511 (genetic.mutation/change-constant-value 186582993 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 652428994 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_10_:missing_14 , wire2_20, wire3_24, wire4_22, \\wire30_:missing_38 , \\wire31_:missing , wire32_48);\n  wire \\:missing_edge ;\n  wire wire10_11;\n  wire wire11_19;\n  wire wire13_15;\n  wire wire17_11_12_14;\n  wire wire17_18;\n  wire wire17_22;\n  wire wire17_39;\n  wire wire17_40;\n  wire wire17_44;\n  wire wire17_47;\n  wire wire17_48;\n  wire \\wire17_:missing_25 ;\n  wire \\wire17_:missing_27_28 ;\n  wire \\wire17_:missing_38 ;\n  input \\wire1_10_:missing_14 ;\n  wire \\wire1_10_:missing_14 ;\n  wire wire25;\n  wire wire26_29;\n  wire wire27;\n  input wire2_20;\n  wire wire2_20;\n  input \\wire30_:missing_38 ;\n  wire \\wire30_:missing_38 ;\n  input \\wire31_:missing ;\n  wire \\wire31_:missing ;\n  output wire32_48;\n  wire wire32_48;\n  wire \\wire33_45_50_:missing ;\n  wire \\wire34_46_:missing_51 ;\n  wire wire35;\n  wire wire37_41;\n  wire \\wire37_:missing ;\n  output wire3_24;\n  wire wire3_24;\n  wire \\wire42_:missing ;\n  wire wire46;\n  output wire4_22;\n  wire wire4_22;\n  wire wire5_11;\n  wire wire6_12;\n  wire wire7_26;\n  wire wire8_16;\n  wire wire9_23;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_15_29 ;\n  wire \\wire:missing_16_17_19 ;\n  wire \\wire:missing_16_17_20 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_18_21 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41_42_43 ;\n  wire \\wire:missing_41_42_44 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_7 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire5_11;\n  assign \\wire:missing_14  = 4'h8 >> { wire17_11_12_14, \\wire1_10_:missing_14  };\n  assign \\wire:missing_15_29  = 4'h8 >> { \\wire:missing_edge , wire13_15 };\n  assign wire8_16 = 4'h8 >> { \\wire:missing_16_17_20 , \\wire:missing_16_17_19  };\n  assign wire17_11_12_14 = 4'h8 >> { \\wire:missing_16_17_20 , \\wire:missing_16_17_19  };\n  assign \\wire:missing_18  = 4'h8 >> { \\wire:missing_18_21 , wire17_18 };\n  assign \\wire:missing_edge  = 2'h1 >> wire6_12;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire37_:missing  = 2'h1 >> wire37_41;\n  assign \\wire:missing_38  = 4'h8 >> { \\wire17_:missing_38 , \\wire30_:missing_38  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire17_39, wire17_39 };\n  assign \\wire:missing_7  = 2'h1 >> wire7_26;\n  assign \\wire:missing_40  = 4'h8 >> { wire17_40, \\wire:missing_edge  };\n  assign wire37_41 = 4'h8 >> { \\wire:missing_41_42_44 , \\wire:missing_41_42_43  };\n  assign \\wire42_:missing  = 4'h8 >> { \\wire:missing_41_42_44 , \\wire:missing_41_42_43  };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_16;\n  assign wire9_23 = 2'h1 >> \\wire:missing_edge ;\n  assign wire10_11 = 4'h6 >> { \\wire1_10_:missing_14 , \\wire:missing_edge  };\n  assign wire5_11 = 4'h6 >> { wire17_11_12_14, wire10_11 };\n  assign wire6_12 = 4'h8 >> { wire17_11_12_14, \\wire:missing_edge  };\n  assign wire13_15 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire33_45_50_:missing  = 1'h0;\n  assign \\wire34_46_:missing_51  = 1'h1;\n  assign wire35 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire34_46_:missing_51 ;\n  assign \\wire:missing_edge  = \\wire33_45_50_:missing ;\n  assign \\wire:missing_49  = \\wire:missing_edge ;\n  assign wire32_48 = wire17_48;\n  assign \\wire:missing_edge  = wire17_47;\n  assign wire46 = \\wire34_46_:missing_51 ;\n  assign \\wire:missing_edge  = \\wire33_45_50_:missing ;\n  assign \\wire:missing_41_42_44  = wire17_44;\n  assign \\wire:missing_41_42_43  = \\wire:missing_edge ;\n  assign wire26_29 = \\wire:missing_15_29 ;\n  assign \\wire:missing_edge  = \\wire17_:missing_27_28 ;\n  assign wire27 = \\wire17_:missing_27_28 ;\n  assign wire7_26 = wire26_29;\n  assign wire25 = \\wire17_:missing_25 ;\n  assign wire3_24 = \\wire:missing_edge ;\n  assign \\wire:missing_23  = wire9_23;\n  assign wire4_22 = wire17_22;\n  assign \\wire:missing_18_21  = \\wire:missing_edge ;\n  assign \\wire:missing_16_17_20  = wire2_20;\n  assign \\wire:missing_16_17_19  = wire11_19;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:3.1-108.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_10_:missing_14 , wire2_20, wire3_24, wire4_22, \\wire30_:missing_38 , \\wire31_:missing , wire32_48);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:7.8-7.17\" *)\n  wire wire13_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:10.8-10.17\" *)\n  wire wire17_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:14.8-14.17\" *)\n  wire wire17_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:15.8-15.17\" *)\n  wire wire17_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:17.8-17.30\" *)\n  wire \\wire17_:missing_27_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:19.9-19.30\" *)\n  input \\wire1_10_:missing_14 ;\n  wire \\wire1_10_:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:22.8-22.17\" *)\n  wire wire26_29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:23.8-23.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:24.9-24.17\" *)\n  input wire2_20;\n  wire wire2_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:26.9-26.28\" *)\n  input \\wire30_:missing_38 ;\n  wire \\wire30_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:28.9-28.25\" *)\n  input \\wire31_:missing ;\n  wire \\wire31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:30.10-30.19\" *)\n  output wire32_48;\n  wire wire32_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:32.8-32.30\" *)\n  wire \\wire33_45_50_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:33.8-33.30\" *)\n  wire \\wire34_46_:missing_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:34.8-34.14\" *)\n  wire wire35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:37.10-37.18\" *)\n  output wire3_24;\n  wire wire3_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:40.8-40.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:41.10-41.18\" *)\n  output wire4_22;\n  wire wire4_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:45.8-45.16\" *)\n  wire wire7_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:47.8-47.16\" *)\n  wire wire9_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:49.8-49.27\" *)\n  wire \\wire:missing_15_29 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:51.8-51.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_16_17_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:53.8-53.27\" *)\n  wire \\wire:missing_18_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:54.8-54.24\" *)\n  wire \\wire:missing_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:57.8-57.30\" *)\n  wire \\wire:missing_41_42_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:59.8-59.24\" *)\n  wire \\wire:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:60.8-60.23\" *)\n  wire \\wire:missing_7 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/BF23CC86.v:61.9-61.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_15 = 1'h1;\n  assign wire17_22 = 1'hx;\n  assign wire17_47 = 1'h1;\n  assign wire17_48 = 1'hx;\n  assign \\wire17_:missing_27_28  = 1'h1;\n  assign wire26_29 = 1'h1;\n  assign wire27 = 1'h1;\n  assign wire32_48 = 1'hx;\n  assign \\wire33_45_50_:missing  = 1'h0;\n  assign \\wire34_46_:missing_51  = 1'h1;\n  assign wire35 = 1'h0;\n  assign wire3_24 = 1'h1;\n  assign wire46 = 1'h1;\n  assign wire4_22 = 1'hx;\n  assign wire7_26 = 1'h1;\n  assign wire9_23 = 1'h0;\n  assign \\wire:missing_15_29  = 1'h1;\n  assign \\wire:missing_16_17_20  = wire2_20;\n  assign \\wire:missing_18_21  = 1'h1;\n  assign \\wire:missing_23  = 1'h0;\n  assign \\wire:missing_41_42_43  = 1'h1;\n  assign \\wire:missing_49  = 1'h1;\n  assign \\wire:missing_7  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  1:33:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79/src/top.v'.\nSBY  1:33:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] Copy '/tmp/fuzzmount2DDF5D8C/BF23CC86.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79/src/BF23CC86.v'.\nSBY  1:33:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] Copy '/tmp/fuzzmount2DDF5D8C/BF23CC86.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79/src/BF23CC86.post.v'.\nSBY  1:33:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] engine_0: abc pdr\nSBY  1:33:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:33:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BF23CC86.v:78$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BF23CC86.v:78$38.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:33:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BF23CC86.v:73$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BF23CC86.v:73$33.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:33:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BF23CC86.v:69$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BF23CC86.v:69$29.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:33:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/BF23CC86.v:63$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/BF23CC86.v:63$23.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:33:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] base: Warning: Wire presynth.\\wire4_22 is used but has no driver.\nSBY  1:33:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] base: Warning: Wire presynth.\\wire32_48 is used but has no driver.\nSBY  1:33:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] base: finished (returncode=0)\nSBY  1:33:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:33:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] aig: Warning: Wire presynth.\\wire4_22 is used but has no driver.\nSBY  1:33:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] aig: Warning: Wire presynth.\\wire32_48 is used but has no driver.\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] aig: finished (returncode=0)\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] engine_0: Warning: The network has no constraints.\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] engine_0: finished (returncode=0)\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] engine_0: Status returned by engine: FAIL\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79'.\nSBY  1:33:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmujcht79] DONE (FAIL, rc=2)\n", :err ""}}}