

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Thu Jan  2 19:12:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3273|  3273|  3273|  3273|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3272|  3272|       409|          -|          -|     8|    no    |
        | + Loop 1.1  |     8|     8|         2|          1|          1|     8|    yes   |
        | + Loop 1.2  |   395|   395|         5|          1|          0|   392|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 5, States = { 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_31 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_32 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_33 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_34 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_35 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_36 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_37 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_38 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_39 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_40 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_41 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_42 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_15_43 = alloca i32"   --->   Operation 26 'alloca' 'kernel_buffer_15_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_buffer_15_016 = alloca i32"   --->   Operation 27 'alloca' 'kernel_buffer_15_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 29 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 30 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %phi_mul to i10" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 31 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln24 = add i9 %phi_mul, 49" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 32 'add' 'add_ln24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 33 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 35 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %3, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 37 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_2 = getelementptr [8 x i13]* @SeparableConv2D_2_b_s, i64 0, i64 %zext_ln25" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 38 'getelementptr' 'SeparableConv2D_2_b_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 39 'load' 'SeparableConv2D_2_b_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 40 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 41 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 42 'load' 'SeparableConv2D_2_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i13 %SeparableConv2D_2_b_3 to i22" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 43 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln28, i3 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %hls_label_0_end ]"   --->   Operation 46 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i_0, -8" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 47 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 48 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 49 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i_0 to i6" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 51 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln28 = add i6 %shl_ln, %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i6 %add_ln28 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_w_2 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln28_2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'getelementptr' 'SeparableConv2D_2_w_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 55 'load' 'SeparableConv2D_2_w_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_4 : Operation 56 [1/1] (1.36ns)   --->   "switch i4 %i_0, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -2, label %branch14
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 56 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.36>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'br' <Predicate = (!icmp_ln26 & i_0 == 13)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'br' <Predicate = (!icmp_ln26 & i_0 == 12)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'br' <Predicate = (!icmp_ln26 & i_0 == 11)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'br' <Predicate = (!icmp_ln26 & i_0 == 10)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'br' <Predicate = (!icmp_ln26 & i_0 == 9)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'br' <Predicate = (!icmp_ln26 & i_0 == 14)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'br' <Predicate = (!icmp_ln26 & i_0 == 7)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'br' <Predicate = (!icmp_ln26 & i_0 == 6)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'br' <Predicate = (!icmp_ln26 & i_0 == 5)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'br' <Predicate = (!icmp_ln26 & i_0 == 4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'br' <Predicate = (!icmp_ln26 & i_0 == 3)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'br' <Predicate = (!icmp_ln26 & i_0 == 2)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'br' <Predicate = (!icmp_ln26 & i_0 == 1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'br' <Predicate = (!icmp_ln26 & i_0 == 0)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'br' <Predicate = (!icmp_ln26 & i_0 == 15) | (!icmp_ln26 & i_0 == 8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str226)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 72 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 73 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'load' 'SeparableConv2D_2_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i15 %SeparableConv2D_2_w_3 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 75 'sext' 'kernel_buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_42" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 76 'store' <Predicate = (i_0 == 13)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_41" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 77 'store' <Predicate = (i_0 == 12)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_40" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 78 'store' <Predicate = (i_0 == 11)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_39" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 79 'store' <Predicate = (i_0 == 10)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_38" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 80 'store' <Predicate = (i_0 == 9)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_43" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 81 'store' <Predicate = (i_0 == 14)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_37" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 82 'store' <Predicate = (i_0 == 7)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_36" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 83 'store' <Predicate = (i_0 == 6)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_35" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 84 'store' <Predicate = (i_0 == 5)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_34" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 85 'store' <Predicate = (i_0 == 4)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_33" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 86 'store' <Predicate = (i_0 == 3)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 87 'store' <Predicate = (i_0 == 2)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_31" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 88 'store' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 89 'store' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 90 'store' <Predicate = (i_0 == 15) | (i_0 == 8)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str226, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 91 'specregionend' 'empty_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 92 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 93 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 93 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.33>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i9 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 94 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%out_h_0 = phi i3 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 95 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 96 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%out_w_0 = phi i3 [ %select_ln36_8, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 97 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%buffer_0 = phi i22 [ %buffer, %ifFalse ], [ %sext_ln34, %.preheader.preheader ]"   --->   Operation 98 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 99 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 100 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i3 %out_h_0 to i7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 101 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 102 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln39_11 = zext i6 %shl_ln2 to i7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 103 'zext' 'zext_ln39_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.82ns)   --->   "%sub_ln39 = sub i7 %zext_ln39_11, %zext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 104 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %out_w_0 to i7" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 105 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.87ns)   --->   "%add_ln39 = add i7 %sub_ln39, %zext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 106 'add' 'add_ln39' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (1.66ns)   --->   "%icmp_ln31 = icmp eq i9 %indvar_flatten18, -120" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 107 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.82ns)   --->   "%add_ln31 = add i9 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 108 'add' 'add_ln31' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.65ns)   --->   "%out_h = add i3 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 110 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.48ns)   --->   "%icmp_ln33 = icmp eq i7 %indvar_flatten, 56" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 111 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.98ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i3 0, i3 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 112 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln39_13 = zext i3 %out_h to i7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 113 'zext' 'zext_ln39_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h, i3 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 114 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln39_14 = zext i6 %shl_ln39_mid1 to i7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 115 'zext' 'zext_ln39_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.82ns)   --->   "%sub_ln39_3 = sub i7 %zext_ln39_14, %zext_ln39_13" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 116 'sub' 'sub_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.99ns)   --->   "%select_ln32_7 = select i1 %icmp_ln33, i7 %sub_ln39_3, i7 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 117 'select' 'select_ln32_7' <Predicate = (!icmp_ln31)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%select_ln32_8 = select i1 %icmp_ln33, i7 %sub_ln39_3, i7 %add_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 118 'select' 'select_ln32_8' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 119 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (1.30ns)   --->   "%icmp_ln36 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 120 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln36, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 121 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.98ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i3 %out_h, i3 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 122 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.65ns)   --->   "%out_w = add i3 %select_ln32, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 123 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%or_ln36 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 124 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln36_7 = select i1 %or_ln36, i4 0, i4 %in_d_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 125 'select' 'select_ln36_7' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i3 %out_w to i7" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 126 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.98ns)   --->   "%select_ln36_8 = select i1 %and_ln32, i3 %out_w, i3 %select_ln32" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 127 'select' 'select_ln36_8' <Predicate = (!icmp_ln31)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (1.87ns)   --->   "%add_ln39_6 = add i7 %select_ln32_7, %zext_ln36_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 128 'add' 'add_ln39_6' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln36_9 = select i1 %and_ln32, i7 %add_ln39_6, i7 %select_ln32_8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 129 'select' 'select_ln36_9' <Predicate = (!icmp_ln31)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (1.73ns)   --->   "%in_d = add i4 %select_ln36_7, 1" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 130 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (1.87ns)   --->   "%add_ln33 = add i7 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 131 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.99ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i7 1, i7 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 132 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 133 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 9.63>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i3 %select_ln36_8 to i7" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 134 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i7 %select_ln36_9 to i10" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 135 'sext' 'sext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln39_12 = zext i4 %select_ln36_7 to i10" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 136 'zext' 'zext_ln39_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (3.36ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i10 %zext_ln39_12, 49" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 137 'mul' 'mul_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 138 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39_1 = add i10 %sext_ln36, %mul_ln39_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 138 'add' 'add_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i10 %add_ln39_1 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 139 'sext' 'sext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i32 %sext_ln39 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 140 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 141 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 142 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 143 [1/1] (1.30ns)   --->   "%icmp_ln36_3 = icmp eq i4 %in_d, -8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 143 'icmp' 'icmp_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36_3, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 144 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (1.87ns)   --->   "%add_ln47 = add i7 %zext_ln36_4, %select_ln32_7" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 145 'add' 'add_ln47' <Predicate = (icmp_ln36_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 146 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_buffer_15_31_1 = load i32* %kernel_buffer_15_31" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 147 'load' 'kernel_buffer_15_31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_32_1 = load i32* %kernel_buffer_15_32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 148 'load' 'kernel_buffer_15_32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%kernel_buffer_15_33_1 = load i32* %kernel_buffer_15_33" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 149 'load' 'kernel_buffer_15_33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%kernel_buffer_15_34_1 = load i32* %kernel_buffer_15_34" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 150 'load' 'kernel_buffer_15_34_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_buffer_15_35_1 = load i32* %kernel_buffer_15_35" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 151 'load' 'kernel_buffer_15_35_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_buffer_15_36_1 = load i32* %kernel_buffer_15_36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 152 'load' 'kernel_buffer_15_36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%kernel_buffer_15_37_1 = load i32* %kernel_buffer_15_37" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 153 'load' 'kernel_buffer_15_37_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%kernel_buffer_15_38_1 = load i32* %kernel_buffer_15_38" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 154 'load' 'kernel_buffer_15_38_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%kernel_buffer_15_39_1 = load i32* %kernel_buffer_15_39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 155 'load' 'kernel_buffer_15_39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%kernel_buffer_15_40_1 = load i32* %kernel_buffer_15_40" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 156 'load' 'kernel_buffer_15_40_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%kernel_buffer_15_41_1 = load i32* %kernel_buffer_15_41" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 157 'load' 'kernel_buffer_15_41_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%kernel_buffer_15_42_1 = load i32* %kernel_buffer_15_42" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 158 'load' 'kernel_buffer_15_42_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%kernel_buffer_15_43_1 = load i32* %kernel_buffer_15_43" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 159 'load' 'kernel_buffer_15_43_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%kernel_buffer_15_01 = load i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 160 'load' 'kernel_buffer_15_01' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 161 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 161 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 162 [1/1] (2.06ns)   --->   "%tmp_3 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_31_1, i32 %kernel_buffer_15_32_1, i32 %kernel_buffer_15_33_1, i32 %kernel_buffer_15_34_1, i32 %kernel_buffer_15_35_1, i32 %kernel_buffer_15_36_1, i32 %kernel_buffer_15_37_1, i32 undef, i32 %kernel_buffer_15_38_1, i32 %kernel_buffer_15_39_1, i32 %kernel_buffer_15_40_1, i32 %kernel_buffer_15_41_1, i32 %kernel_buffer_15_42_1, i32 %kernel_buffer_15_43_1, i32 %kernel_buffer_15_01, i4 %select_ln36_7)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 162 'mux' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.51>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 163 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (8.51ns)   --->   "%mul_ln39 = mul nsw i32 %tmp_3, %sext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 164 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.50>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 165 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 392, i64 392)"   --->   Operation 166 'speclooptripcount' 'empty_25' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln32_6 = select i1 %icmp_ln33, i22 %sext_ln34, i22 %buffer_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 167 'select' 'select_ln32_6' <Predicate = (!icmp_ln31 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 168 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln36 = select i1 %and_ln32, i22 %sext_ln34, i22 %select_ln32_6" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 169 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str428)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 170 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 171 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln39, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 172 'partselect' 'trunc_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln39_4 = sext i18 %trunc_ln to i22" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 173 'sext' 'sext_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (2.25ns) (out node of the LUT)   --->   "%buffer = add i22 %sext_ln39_4, %select_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 174 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str428, i32 %tmp_9)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 175 'specregionend' 'empty_26' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %buffer, i32 21)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 176 'bitselect' 'tmp_4' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i22 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 177 'trunc' 'trunc_ln46' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp_4, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 178 'xor' 'xor_ln46' <Predicate = (icmp_ln36_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 179 'select' 'select_ln46' <Predicate = (icmp_ln36_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 180 'and' 'and_ln47' <Predicate = (icmp_ln36_3)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i7 %add_ln47 to i10" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 181 'sext' 'sext_ln47' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (1.82ns)   --->   "%add_ln47_1 = add i10 %zext_ln24, %sext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 182 'add' 'add_ln47_1' <Predicate = (icmp_ln36_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln47_2 = sext i10 %add_ln47_1 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 183 'sext' 'sext_ln47_2' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47_2 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 184 'zext' 'zext_ln47' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 185 'getelementptr' 'output_addr' <Predicate = (icmp_ln36_3)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 186 'store' <Predicate = (icmp_ln36_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 187 'br' <Predicate = (icmp_ln36_3)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 0011111111111]
kernel_buffer_15_31   (alloca           ) [ 0011111111111]
kernel_buffer_15_32   (alloca           ) [ 0011111111111]
kernel_buffer_15_33   (alloca           ) [ 0011111111111]
kernel_buffer_15_34   (alloca           ) [ 0011111111111]
kernel_buffer_15_35   (alloca           ) [ 0011111111111]
kernel_buffer_15_36   (alloca           ) [ 0011111111111]
kernel_buffer_15_37   (alloca           ) [ 0011111111111]
kernel_buffer_15_38   (alloca           ) [ 0011111111111]
kernel_buffer_15_39   (alloca           ) [ 0011111111111]
kernel_buffer_15_40   (alloca           ) [ 0011111111111]
kernel_buffer_15_41   (alloca           ) [ 0011111111111]
kernel_buffer_15_42   (alloca           ) [ 0011111111111]
kernel_buffer_15_43   (alloca           ) [ 0011111111111]
kernel_buffer_15_016  (alloca           ) [ 0011111111111]
br_ln24               (br               ) [ 0111111111111]
out_d_0               (phi              ) [ 0010000000000]
phi_mul               (phi              ) [ 0010000000000]
zext_ln24             (zext             ) [ 0001111111110]
add_ln24              (add              ) [ 0111111111111]
icmp_ln24             (icmp             ) [ 0011111111111]
empty                 (speclooptripcount) [ 0000000000000]
out_d                 (add              ) [ 0111111111111]
br_ln24               (br               ) [ 0000000000000]
zext_ln25             (zext             ) [ 0000000000000]
SeparableConv2D_2_b_2 (getelementptr    ) [ 0001000000000]
trunc_ln28            (trunc            ) [ 0001000000000]
ret_ln0               (ret              ) [ 0000000000000]
SeparableConv2D_2_b_3 (load             ) [ 0000000000000]
sext_ln34             (sext             ) [ 0000111111110]
shl_ln                (bitconcatenate   ) [ 0000110000000]
br_ln26               (br               ) [ 0011111111111]
i_0                   (phi              ) [ 0000110000000]
icmp_ln26             (icmp             ) [ 0011111111111]
empty_23              (speclooptripcount) [ 0000000000000]
i                     (add              ) [ 0011111111111]
br_ln26               (br               ) [ 0000000000000]
zext_ln28             (zext             ) [ 0000000000000]
add_ln28              (add              ) [ 0000000000000]
zext_ln28_2           (zext             ) [ 0000000000000]
SeparableConv2D_2_w_2 (getelementptr    ) [ 0000110000000]
switch_ln28           (switch           ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
tmp                   (specregionbegin  ) [ 0000000000000]
specpipeline_ln27     (specpipeline     ) [ 0000000000000]
SeparableConv2D_2_w_3 (load             ) [ 0000000000000]
kernel_buffer_0       (sext             ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
empty_24              (specregionend    ) [ 0000000000000]
br_ln26               (br               ) [ 0011111111111]
br_ln32               (br               ) [ 0011111111111]
indvar_flatten18      (phi              ) [ 0000000111110]
out_h_0               (phi              ) [ 0000000111110]
indvar_flatten        (phi              ) [ 0000000111110]
out_w_0               (phi              ) [ 0000000111110]
buffer_0              (phi              ) [ 0000000111110]
in_d_0                (phi              ) [ 0000000111110]
specpipeline_ln32     (specpipeline     ) [ 0000000000000]
zext_ln39             (zext             ) [ 0000000000000]
shl_ln2               (bitconcatenate   ) [ 0000000000000]
zext_ln39_11          (zext             ) [ 0000000000000]
sub_ln39              (sub              ) [ 0000000000000]
zext_ln36             (zext             ) [ 0000000000000]
add_ln39              (add              ) [ 0000000000000]
icmp_ln31             (icmp             ) [ 0011111111111]
add_ln31              (add              ) [ 0011111111111]
br_ln31               (br               ) [ 0000000000000]
out_h                 (add              ) [ 0000000000000]
icmp_ln33             (icmp             ) [ 0000000111110]
select_ln32           (select           ) [ 0000000000000]
zext_ln39_13          (zext             ) [ 0000000000000]
shl_ln39_mid1         (bitconcatenate   ) [ 0000000000000]
zext_ln39_14          (zext             ) [ 0000000000000]
sub_ln39_3            (sub              ) [ 0000000000000]
select_ln32_7         (select           ) [ 0000000110000]
select_ln32_8         (select           ) [ 0000000000000]
xor_ln32              (xor              ) [ 0000000000000]
icmp_ln36             (icmp             ) [ 0000000000000]
and_ln32              (and              ) [ 0000000111110]
select_ln31           (select           ) [ 0011111111111]
out_w                 (add              ) [ 0000000000000]
or_ln36               (or               ) [ 0000000000000]
select_ln36_7         (select           ) [ 0000000111000]
zext_ln36_3           (zext             ) [ 0000000000000]
select_ln36_8         (select           ) [ 0011111111111]
add_ln39_6            (add              ) [ 0000000000000]
select_ln36_9         (select           ) [ 0000000110000]
in_d                  (add              ) [ 0011111111111]
add_ln33              (add              ) [ 0000000000000]
select_ln33           (select           ) [ 0011111111111]
br_ln0                (br               ) [ 0011111111111]
zext_ln36_4           (zext             ) [ 0000000000000]
sext_ln36             (sext             ) [ 0000000000000]
zext_ln39_12          (zext             ) [ 0000000000000]
mul_ln39_2            (mul              ) [ 0000000000000]
add_ln39_1            (add              ) [ 0000000000000]
sext_ln39             (sext             ) [ 0000000000000]
zext_ln39_5           (zext             ) [ 0000000000000]
input_addr            (getelementptr    ) [ 0000000101000]
icmp_ln36_3           (icmp             ) [ 0011111111111]
br_ln36               (br               ) [ 0000000000000]
add_ln47              (add              ) [ 0000000101110]
kernel_buffer_15_lo   (load             ) [ 0000000000000]
kernel_buffer_15_31_1 (load             ) [ 0000000000000]
kernel_buffer_15_32_1 (load             ) [ 0000000000000]
kernel_buffer_15_33_1 (load             ) [ 0000000000000]
kernel_buffer_15_34_1 (load             ) [ 0000000000000]
kernel_buffer_15_35_1 (load             ) [ 0000000000000]
kernel_buffer_15_36_1 (load             ) [ 0000000000000]
kernel_buffer_15_37_1 (load             ) [ 0000000000000]
kernel_buffer_15_38_1 (load             ) [ 0000000000000]
kernel_buffer_15_39_1 (load             ) [ 0000000000000]
kernel_buffer_15_40_1 (load             ) [ 0000000000000]
kernel_buffer_15_41_1 (load             ) [ 0000000000000]
kernel_buffer_15_42_1 (load             ) [ 0000000000000]
kernel_buffer_15_43_1 (load             ) [ 0000000000000]
kernel_buffer_15_01   (load             ) [ 0000000000000]
input_load            (load             ) [ 0000000100100]
tmp_3                 (mux              ) [ 0000000100100]
sext_ln39_1           (sext             ) [ 0000000000000]
mul_ln39              (mul              ) [ 0000000100010]
specpipeline_ln32     (specpipeline     ) [ 0000000000000]
empty_25              (speclooptripcount) [ 0000000000000]
select_ln32_6         (select           ) [ 0000000000000]
specpipeline_ln32     (specpipeline     ) [ 0000000000000]
select_ln36           (select           ) [ 0000000000000]
tmp_9                 (specregionbegin  ) [ 0000000000000]
specpipeline_ln38     (specpipeline     ) [ 0000000000000]
trunc_ln              (partselect       ) [ 0000000000000]
sext_ln39_4           (sext             ) [ 0000000000000]
buffer                (add              ) [ 0011111100001]
empty_26              (specregionend    ) [ 0000000000000]
tmp_4                 (bitselect        ) [ 0000000000000]
trunc_ln46            (trunc            ) [ 0000000000000]
xor_ln46              (xor              ) [ 0000000000000]
select_ln46           (select           ) [ 0000000000000]
and_ln47              (and              ) [ 0000000000000]
sext_ln47             (sext             ) [ 0000000000000]
add_ln47_1            (add              ) [ 0000000000000]
sext_ln47_2           (sext             ) [ 0000000000000]
zext_ln47             (zext             ) [ 0000000000000]
output_addr           (getelementptr    ) [ 0000000000000]
store_ln47            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_2_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str428"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_buffer_15_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_buffer_15_31_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_31/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_buffer_15_32_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_32/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_buffer_15_33_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_33/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_buffer_15_34_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_34/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_buffer_15_35_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_35/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_buffer_15_36_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_36/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kernel_buffer_15_37_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_37/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="kernel_buffer_15_38_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_38/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_buffer_15_39_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_39/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_buffer_15_40_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_40/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="kernel_buffer_15_41_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_41/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_buffer_15_42_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_42/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kernel_buffer_15_43_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_43/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_buffer_15_016_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_016/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="SeparableConv2D_2_b_2_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_b_2/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_b_3/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="SeparableConv2D_2_w_2_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="15" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_w_2/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_w_3/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="14" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="output_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln47_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="218" class="1005" name="out_d_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="out_d_0_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="phi_mul_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="1"/>
<pin id="231" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="phi_mul_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_0_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="indvar_flatten18_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="1"/>
<pin id="254" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten18_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/7 "/>
</bind>
</comp>

<comp id="263" class="1005" name="out_h_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="out_h_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/7 "/>
</bind>
</comp>

<comp id="274" class="1005" name="indvar_flatten_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="1"/>
<pin id="276" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="indvar_flatten_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="285" class="1005" name="out_w_0_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="out_w_0_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/7 "/>
</bind>
</comp>

<comp id="296" class="1005" name="buffer_0_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="22" slack="4"/>
<pin id="298" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="buffer_0_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="22" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="13" slack="3"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/7 "/>
</bind>
</comp>

<comp id="306" class="1005" name="in_d_0_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="in_d_0_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln24_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln24_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="0" index="1" bw="7" slack="0"/>
<pin id="324" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln24_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="out_d_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln25_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln28_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln34_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="shl_ln_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="1"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln26_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln28_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln28_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="1"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln28_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="kernel_buffer_0_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="15" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln28_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="4"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln28_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="4"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln28_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="4"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln28_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="15" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="4"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln28_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="15" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="4"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln28_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="15" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="4"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln28_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="15" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="4"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln28_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="4"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln28_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="15" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="4"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln28_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="15" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="4"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln28_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="15" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="4"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln28_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="4"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln28_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="15" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="4"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln28_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="15" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="4"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln28_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="4"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln39_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="shl_ln2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="3" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln39_11_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_11/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sub_ln39_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln36_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln39_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="0" index="1" bw="3" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln31_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln31_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="out_h_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln33_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="0" index="1" bw="7" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln32_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln39_13_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_13/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="shl_ln39_mid1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln39_14_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_14/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln39_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_3/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln32_7_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="7" slack="0"/>
<pin id="553" dir="0" index="2" bw="7" slack="0"/>
<pin id="554" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_7/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln32_8_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="7" slack="0"/>
<pin id="561" dir="0" index="2" bw="7" slack="0"/>
<pin id="562" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_8/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln32_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln36_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln32_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln31_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="3" slack="0"/>
<pin id="587" dir="0" index="2" bw="3" slack="0"/>
<pin id="588" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="out_w_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln36_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln36_7_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_7/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln36_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln36_8_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="3" slack="0"/>
<pin id="619" dir="0" index="2" bw="3" slack="0"/>
<pin id="620" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_8/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln39_6_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="3" slack="0"/>
<pin id="627" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_6/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln36_9_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="7" slack="0"/>
<pin id="633" dir="0" index="2" bw="7" slack="0"/>
<pin id="634" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_9/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="in_d_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln33_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln33_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="7" slack="0"/>
<pin id="654" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln36_4_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="1"/>
<pin id="660" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln36_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="1"/>
<pin id="663" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln39_12_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="1"/>
<pin id="666" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_12/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sext_ln39_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="0"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln39_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="icmp_ln36_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="1"/>
<pin id="677" dir="0" index="1" bw="4" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_3/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln47_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="0" index="1" bw="7" slack="1"/>
<pin id="683" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="kernel_buffer_15_lo_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="7"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="kernel_buffer_15_31_1_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="7"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_31_1/9 "/>
</bind>
</comp>

<comp id="691" class="1004" name="kernel_buffer_15_32_1_load_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="7"/>
<pin id="693" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_32_1/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="kernel_buffer_15_33_1_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="7"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_33_1/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="kernel_buffer_15_34_1_load_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="7"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_34_1/9 "/>
</bind>
</comp>

<comp id="700" class="1004" name="kernel_buffer_15_35_1_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="7"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_35_1/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="kernel_buffer_15_36_1_load_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="7"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_36_1/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="kernel_buffer_15_37_1_load_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="7"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_37_1/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="kernel_buffer_15_38_1_load_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="7"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_38_1/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="kernel_buffer_15_39_1_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="7"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_39_1/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="kernel_buffer_15_40_1_load_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="7"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_40_1/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="kernel_buffer_15_41_1_load_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="7"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_41_1/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="kernel_buffer_15_42_1_load_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="7"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_42_1/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="kernel_buffer_15_43_1_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="7"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_43_1/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="kernel_buffer_15_01_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="7"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_01/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="32" slack="0"/>
<pin id="734" dir="0" index="3" bw="32" slack="0"/>
<pin id="735" dir="0" index="4" bw="32" slack="0"/>
<pin id="736" dir="0" index="5" bw="32" slack="0"/>
<pin id="737" dir="0" index="6" bw="32" slack="0"/>
<pin id="738" dir="0" index="7" bw="32" slack="0"/>
<pin id="739" dir="0" index="8" bw="32" slack="0"/>
<pin id="740" dir="0" index="9" bw="1" slack="0"/>
<pin id="741" dir="0" index="10" bw="32" slack="0"/>
<pin id="742" dir="0" index="11" bw="32" slack="0"/>
<pin id="743" dir="0" index="12" bw="32" slack="0"/>
<pin id="744" dir="0" index="13" bw="32" slack="0"/>
<pin id="745" dir="0" index="14" bw="32" slack="0"/>
<pin id="746" dir="0" index="15" bw="32" slack="0"/>
<pin id="747" dir="0" index="16" bw="32" slack="0"/>
<pin id="748" dir="0" index="17" bw="4" slack="2"/>
<pin id="749" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln39_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="mul_ln39_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln32_6_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="4"/>
<pin id="777" dir="0" index="1" bw="13" slack="7"/>
<pin id="778" dir="0" index="2" bw="22" slack="4"/>
<pin id="779" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/11 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln36_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="4"/>
<pin id="783" dir="0" index="1" bw="13" slack="7"/>
<pin id="784" dir="0" index="2" bw="22" slack="0"/>
<pin id="785" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/11 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="18" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="1"/>
<pin id="790" dir="0" index="2" bw="5" slack="0"/>
<pin id="791" dir="0" index="3" bw="6" slack="0"/>
<pin id="792" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln39_4_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="18" slack="0"/>
<pin id="798" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_4/11 "/>
</bind>
</comp>

<comp id="800" class="1004" name="buffer_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="18" slack="0"/>
<pin id="802" dir="0" index="1" bw="22" slack="0"/>
<pin id="803" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/11 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_4_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="22" slack="0"/>
<pin id="809" dir="0" index="2" bw="6" slack="0"/>
<pin id="810" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="814" class="1004" name="trunc_ln46_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="22" slack="0"/>
<pin id="816" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/11 "/>
</bind>
</comp>

<comp id="818" class="1004" name="xor_ln46_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/11 "/>
</bind>
</comp>

<comp id="824" class="1004" name="select_ln46_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/11 "/>
</bind>
</comp>

<comp id="832" class="1004" name="and_ln47_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="0"/>
<pin id="835" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/11 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sext_ln47_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="7" slack="3"/>
<pin id="841" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/11 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln47_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="9" slack="8"/>
<pin id="844" dir="0" index="1" bw="7" slack="0"/>
<pin id="845" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/11 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln47_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_2/11 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln47_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="0"/>
<pin id="853" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/11 "/>
</bind>
</comp>

<comp id="856" class="1007" name="grp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="0"/>
<pin id="858" dir="0" index="1" bw="10" slack="0"/>
<pin id="859" dir="0" index="2" bw="7" slack="0"/>
<pin id="860" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_2/8 add_ln39_1/8 "/>
</bind>
</comp>

<comp id="865" class="1005" name="kernel_buffer_15_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="4"/>
<pin id="867" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="871" class="1005" name="kernel_buffer_15_31_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="4"/>
<pin id="873" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_31 "/>
</bind>
</comp>

<comp id="877" class="1005" name="kernel_buffer_15_32_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="4"/>
<pin id="879" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_32 "/>
</bind>
</comp>

<comp id="883" class="1005" name="kernel_buffer_15_33_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="4"/>
<pin id="885" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_33 "/>
</bind>
</comp>

<comp id="889" class="1005" name="kernel_buffer_15_34_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="4"/>
<pin id="891" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_34 "/>
</bind>
</comp>

<comp id="895" class="1005" name="kernel_buffer_15_35_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="4"/>
<pin id="897" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_35 "/>
</bind>
</comp>

<comp id="901" class="1005" name="kernel_buffer_15_36_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="4"/>
<pin id="903" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_36 "/>
</bind>
</comp>

<comp id="907" class="1005" name="kernel_buffer_15_37_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="4"/>
<pin id="909" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_37 "/>
</bind>
</comp>

<comp id="913" class="1005" name="kernel_buffer_15_38_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="4"/>
<pin id="915" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_38 "/>
</bind>
</comp>

<comp id="919" class="1005" name="kernel_buffer_15_39_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="4"/>
<pin id="921" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_39 "/>
</bind>
</comp>

<comp id="925" class="1005" name="kernel_buffer_15_40_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="4"/>
<pin id="927" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_40 "/>
</bind>
</comp>

<comp id="931" class="1005" name="kernel_buffer_15_41_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="4"/>
<pin id="933" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_41 "/>
</bind>
</comp>

<comp id="937" class="1005" name="kernel_buffer_15_42_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="4"/>
<pin id="939" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_42 "/>
</bind>
</comp>

<comp id="943" class="1005" name="kernel_buffer_15_43_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="4"/>
<pin id="945" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_43 "/>
</bind>
</comp>

<comp id="949" class="1005" name="kernel_buffer_15_016_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="4"/>
<pin id="951" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_016 "/>
</bind>
</comp>

<comp id="955" class="1005" name="zext_ln24_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="8"/>
<pin id="957" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="960" class="1005" name="add_ln24_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="9" slack="0"/>
<pin id="962" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="968" class="1005" name="out_d_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="4" slack="0"/>
<pin id="970" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="973" class="1005" name="SeparableConv2D_2_b_2_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="3" slack="1"/>
<pin id="975" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="trunc_ln28_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="3" slack="1"/>
<pin id="980" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="983" class="1005" name="sext_ln34_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="22" slack="3"/>
<pin id="985" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="990" class="1005" name="shl_ln_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="6" slack="1"/>
<pin id="992" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="995" class="1005" name="icmp_ln26_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="999" class="1005" name="i_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="4" slack="0"/>
<pin id="1001" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1004" class="1005" name="SeparableConv2D_2_w_2_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="1"/>
<pin id="1006" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_w_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="icmp_ln31_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="add_ln31_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="9" slack="0"/>
<pin id="1015" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="icmp_ln33_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="4"/>
<pin id="1020" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="select_ln32_7_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="7" slack="1"/>
<pin id="1025" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_7 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="and_ln32_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="4"/>
<pin id="1030" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="select_ln31_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="3" slack="0"/>
<pin id="1035" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="select_ln36_7_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="1"/>
<pin id="1040" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_7 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="select_ln36_8_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="3" slack="0"/>
<pin id="1046" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_8 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="select_ln36_9_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="7" slack="1"/>
<pin id="1052" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_9 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="in_d_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="4" slack="0"/>
<pin id="1057" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1061" class="1005" name="select_ln33_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="7" slack="0"/>
<pin id="1063" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="input_addr_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="14" slack="1"/>
<pin id="1068" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1071" class="1005" name="icmp_ln36_3_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="3"/>
<pin id="1073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36_3 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="add_ln47_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="7" slack="3"/>
<pin id="1077" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="input_load_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="1"/>
<pin id="1082" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_3_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="mul_ln39_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="buffer_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="22" slack="1"/>
<pin id="1097" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="305"><net_src comp="299" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="233" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="233" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="222" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="222" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="222" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="347"><net_src comp="222" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="173" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="244" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="16" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="244" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="244" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="388"><net_src comp="186" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="385" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="385" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="385" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="385" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="385" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="385" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="385" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="385" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="385" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="385" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="385" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="385" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="385" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="385" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="267" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="26" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="267" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="28" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="464" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="289" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="480" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="256" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="256" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="72" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="267" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="278" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="76" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="28" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="289" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="508" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="26" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="508" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="28" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="528" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="514" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="480" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="514" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="544" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="490" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="514" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="310" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="16" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="566" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="514" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="508" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="267" pin="4"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="520" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="74" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="578" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="514" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="10" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="310" pin="4"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="592" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="578" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="592" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="520" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="550" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="612" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="578" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="558" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="604" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="22" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="278" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="80" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="514" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="80" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="644" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="679"><net_src comp="16" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="658" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="750"><net_src comp="84" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="751"><net_src comp="685" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="752"><net_src comp="688" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="753"><net_src comp="691" pin="1"/><net_sink comp="730" pin=3"/></net>

<net id="754"><net_src comp="694" pin="1"/><net_sink comp="730" pin=4"/></net>

<net id="755"><net_src comp="697" pin="1"/><net_sink comp="730" pin=5"/></net>

<net id="756"><net_src comp="700" pin="1"/><net_sink comp="730" pin=6"/></net>

<net id="757"><net_src comp="703" pin="1"/><net_sink comp="730" pin=7"/></net>

<net id="758"><net_src comp="706" pin="1"/><net_sink comp="730" pin=8"/></net>

<net id="759"><net_src comp="86" pin="0"/><net_sink comp="730" pin=9"/></net>

<net id="760"><net_src comp="709" pin="1"/><net_sink comp="730" pin=10"/></net>

<net id="761"><net_src comp="712" pin="1"/><net_sink comp="730" pin=11"/></net>

<net id="762"><net_src comp="715" pin="1"/><net_sink comp="730" pin=12"/></net>

<net id="763"><net_src comp="718" pin="1"/><net_sink comp="730" pin=13"/></net>

<net id="764"><net_src comp="721" pin="1"/><net_sink comp="730" pin=14"/></net>

<net id="765"><net_src comp="724" pin="1"/><net_sink comp="730" pin=15"/></net>

<net id="766"><net_src comp="727" pin="1"/><net_sink comp="730" pin=16"/></net>

<net id="774"><net_src comp="767" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="296" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="775" pin="3"/><net_sink comp="781" pin=2"/></net>

<net id="793"><net_src comp="92" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="94" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="795"><net_src comp="96" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="799"><net_src comp="787" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="781" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="811"><net_src comp="98" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="100" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="817"><net_src comp="800" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="806" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="78" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="102" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="104" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="824" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="814" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="832" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="842" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="847" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="861"><net_src comp="664" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="82" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="661" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="864"><net_src comp="856" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="868"><net_src comp="106" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="874"><net_src comp="110" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="880"><net_src comp="114" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="886"><net_src comp="118" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="892"><net_src comp="122" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="898"><net_src comp="126" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="904"><net_src comp="130" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="910"><net_src comp="134" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="916"><net_src comp="138" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="922"><net_src comp="142" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="928"><net_src comp="146" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="934"><net_src comp="150" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="940"><net_src comp="154" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="946"><net_src comp="158" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="952"><net_src comp="162" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="958"><net_src comp="317" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="963"><net_src comp="321" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="971"><net_src comp="333" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="976"><net_src comp="166" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="981"><net_src comp="344" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="986"><net_src comp="348" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="993"><net_src comp="352" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="998"><net_src comp="359" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="365" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1007"><net_src comp="179" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1012"><net_src comp="496" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="502" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1021"><net_src comp="514" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1026"><net_src comp="550" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1031"><net_src comp="578" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1036"><net_src comp="584" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1041"><net_src comp="604" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="730" pin=17"/></net>

<net id="1047"><net_src comp="616" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1053"><net_src comp="630" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1058"><net_src comp="638" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1064"><net_src comp="650" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1069"><net_src comp="192" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1074"><net_src comp="675" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="680" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1083"><net_src comp="199" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1088"><net_src comp="730" pin="18"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1093"><net_src comp="770" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1098"><net_src comp="800" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="299" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
 - Input state : 
	Port: pointwise_conv2d_fix.2 : input_r | {8 9 }
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_2_b_s | {2 3 }
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_2_w_s | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		zext_ln25 : 1
		SeparableConv2D_2_b_2 : 2
		SeparableConv2D_2_b_3 : 3
		trunc_ln28 : 1
	State 3
		sext_ln34 : 1
	State 4
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28 : 1
		add_ln28 : 2
		zext_ln28_2 : 3
		SeparableConv2D_2_w_2 : 4
		SeparableConv2D_2_w_3 : 5
		switch_ln28 : 1
	State 5
		kernel_buffer_0 : 1
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		empty_24 : 1
	State 6
	State 7
		zext_ln39 : 1
		shl_ln2 : 1
		zext_ln39_11 : 2
		sub_ln39 : 3
		zext_ln36 : 1
		add_ln39 : 4
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln32 : 2
		zext_ln39_13 : 2
		shl_ln39_mid1 : 2
		zext_ln39_14 : 3
		sub_ln39_3 : 4
		select_ln32_7 : 5
		select_ln32_8 : 5
		xor_ln32 : 2
		icmp_ln36 : 1
		and_ln32 : 2
		select_ln31 : 2
		out_w : 3
		or_ln36 : 2
		select_ln36_7 : 2
		zext_ln36_3 : 4
		select_ln36_8 : 2
		add_ln39_6 : 6
		select_ln36_9 : 7
		in_d : 3
		add_ln33 : 1
		select_ln33 : 2
	State 8
		mul_ln39_2 : 1
		add_ln39_1 : 2
		sext_ln39 : 3
		zext_ln39_5 : 4
		input_addr : 5
		input_load : 6
		br_ln36 : 1
		add_ln47 : 1
	State 9
		tmp_3 : 1
	State 10
		mul_ln39 : 1
	State 11
		select_ln36 : 1
		sext_ln39_4 : 1
		buffer : 2
		empty_26 : 1
		tmp_4 : 3
		trunc_ln46 : 3
		xor_ln46 : 4
		select_ln46 : 4
		and_ln47 : 5
		add_ln47_1 : 1
		sext_ln47_2 : 2
		zext_ln47 : 3
		output_addr : 4
		store_ln47 : 5
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln24_fu_321    |    0    |    0    |    15   |
|          |      out_d_fu_333      |    0    |    0    |    13   |
|          |        i_fu_365        |    0    |    0    |    13   |
|          |     add_ln28_fu_375    |    0    |    0    |    15   |
|          |     add_ln39_fu_490    |    0    |    0    |    15   |
|          |     add_ln31_fu_502    |    0    |    0    |    15   |
|    add   |      out_h_fu_508      |    0    |    0    |    12   |
|          |      out_w_fu_592      |    0    |    0    |    12   |
|          |    add_ln39_6_fu_624   |    0    |    0    |    15   |
|          |       in_d_fu_638      |    0    |    0    |    13   |
|          |     add_ln33_fu_644    |    0    |    0    |    15   |
|          |     add_ln47_fu_680    |    0    |    0    |    15   |
|          |      buffer_fu_800     |    0    |    0    |    29   |
|          |    add_ln47_1_fu_842   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln32_fu_520   |    0    |    0    |    3    |
|          |  select_ln32_7_fu_550  |    0    |    0    |    7    |
|          |  select_ln32_8_fu_558  |    0    |    0    |    7    |
|          |   select_ln31_fu_584   |    0    |    0    |    3    |
|          |  select_ln36_7_fu_604  |    0    |    0    |    4    |
|  select  |  select_ln36_8_fu_616  |    0    |    0    |    3    |
|          |  select_ln36_9_fu_630  |    0    |    0    |    7    |
|          |   select_ln33_fu_650   |    0    |    0    |    7    |
|          |  select_ln32_6_fu_775  |    0    |    0    |    22   |
|          |   select_ln36_fu_781   |    0    |    0    |    22   |
|          |   select_ln46_fu_824   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_3_fu_730      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln24_fu_327    |    0    |    0    |    9    |
|          |    icmp_ln26_fu_359    |    0    |    0    |    9    |
|   icmp   |    icmp_ln31_fu_496    |    0    |    0    |    13   |
|          |    icmp_ln33_fu_514    |    0    |    0    |    11   |
|          |    icmp_ln36_fu_572    |    0    |    0    |    9    |
|          |   icmp_ln36_3_fu_675   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_480    |    0    |    0    |    15   |
|          |    sub_ln39_3_fu_544   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln39_fu_770    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_578    |    0    |    0    |    2    |
|          |     and_ln47_fu_832    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_566    |    0    |    0    |    2    |
|          |     xor_ln46_fu_818    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln36_fu_598     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_856       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln24_fu_317    |    0    |    0    |    0    |
|          |    zext_ln25_fu_339    |    0    |    0    |    0    |
|          |    zext_ln28_fu_371    |    0    |    0    |    0    |
|          |   zext_ln28_2_fu_380   |    0    |    0    |    0    |
|          |    zext_ln39_fu_464    |    0    |    0    |    0    |
|          |   zext_ln39_11_fu_476  |    0    |    0    |    0    |
|   zext   |    zext_ln36_fu_486    |    0    |    0    |    0    |
|          |   zext_ln39_13_fu_528  |    0    |    0    |    0    |
|          |   zext_ln39_14_fu_540  |    0    |    0    |    0    |
|          |   zext_ln36_3_fu_612   |    0    |    0    |    0    |
|          |   zext_ln36_4_fu_658   |    0    |    0    |    0    |
|          |   zext_ln39_12_fu_664  |    0    |    0    |    0    |
|          |   zext_ln39_5_fu_670   |    0    |    0    |    0    |
|          |    zext_ln47_fu_851    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln28_fu_344   |    0    |    0    |    0    |
|          |    trunc_ln46_fu_814   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln34_fu_348    |    0    |    0    |    0    |
|          | kernel_buffer_0_fu_385 |    0    |    0    |    0    |
|          |    sext_ln36_fu_661    |    0    |    0    |    0    |
|   sext   |    sext_ln39_fu_667    |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_767   |    0    |    0    |    0    |
|          |   sext_ln39_4_fu_796   |    0    |    0    |    0    |
|          |    sext_ln47_fu_839    |    0    |    0    |    0    |
|          |   sext_ln47_2_fu_847   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_352     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln2_fu_468     |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_532  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_787    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_4_fu_806      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   498   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| SeparableConv2D_2_b_2_reg_973|    3   |
|SeparableConv2D_2_w_2_reg_1004|    6   |
|       add_ln24_reg_960       |    9   |
|       add_ln31_reg_1013      |    9   |
|       add_ln47_reg_1075      |    7   |
|       and_ln32_reg_1028      |    1   |
|       buffer_0_reg_296       |   22   |
|        buffer_reg_1095       |   22   |
|          i_0_reg_240         |    4   |
|           i_reg_999          |    4   |
|       icmp_ln26_reg_995      |    1   |
|      icmp_ln31_reg_1009      |    1   |
|      icmp_ln33_reg_1018      |    1   |
|     icmp_ln36_3_reg_1071     |    1   |
|        in_d_0_reg_306        |    4   |
|         in_d_reg_1055        |    4   |
|   indvar_flatten18_reg_252   |    9   |
|    indvar_flatten_reg_274    |    7   |
|      input_addr_reg_1066     |   14   |
|      input_load_reg_1080     |   16   |
| kernel_buffer_15_016_reg_949 |   32   |
|  kernel_buffer_15_31_reg_871 |   32   |
|  kernel_buffer_15_32_reg_877 |   32   |
|  kernel_buffer_15_33_reg_883 |   32   |
|  kernel_buffer_15_34_reg_889 |   32   |
|  kernel_buffer_15_35_reg_895 |   32   |
|  kernel_buffer_15_36_reg_901 |   32   |
|  kernel_buffer_15_37_reg_907 |   32   |
|  kernel_buffer_15_38_reg_913 |   32   |
|  kernel_buffer_15_39_reg_919 |   32   |
|  kernel_buffer_15_40_reg_925 |   32   |
|  kernel_buffer_15_41_reg_931 |   32   |
|  kernel_buffer_15_42_reg_937 |   32   |
|  kernel_buffer_15_43_reg_943 |   32   |
|   kernel_buffer_15_reg_865   |   32   |
|       mul_ln39_reg_1090      |   32   |
|        out_d_0_reg_218       |    4   |
|         out_d_reg_968        |    4   |
|        out_h_0_reg_263       |    3   |
|        out_w_0_reg_285       |    3   |
|        phi_mul_reg_229       |    9   |
|     select_ln31_reg_1033     |    3   |
|    select_ln32_7_reg_1023    |    7   |
|     select_ln33_reg_1061     |    7   |
|    select_ln36_7_reg_1038    |    4   |
|    select_ln36_8_reg_1044    |    3   |
|    select_ln36_9_reg_1050    |    7   |
|       sext_ln34_reg_983      |   22   |
|        shl_ln_reg_990        |    6   |
|        tmp_3_reg_1085        |   32   |
|      trunc_ln28_reg_978      |    3   |
|       zext_ln24_reg_955      |   10   |
+------------------------------+--------+
|             Total            |   784  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_173 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_199 |  p0  |   2  |  14  |   28   ||    9    |
|    i_0_reg_240    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   498  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   784  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   784  |   534  |
+-----------+--------+--------+--------+--------+
