transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/src/clash/verilog/Test/avalon_master_writer {/home/peter/FPGA/DE10-Standard/packet-fifo/src/clash/verilog/Test/avalon_master_writer/avalon_master_writer.v}
vlog -vlog01compat -work work +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/DE10_Standard_GHRD.v}
vlog -vlog01compat -work work +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/ip/debounce {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/ip/debounce/debounce.v}
vlog -vlog01compat -work work +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/ip/altsource_probe {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/ip/altsource_probe/hps_reset.v}
vlog -vlog01compat -work work +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/ip/edge_detect {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/ip/edge_detect/altera_edge_detector.v}
vlib soc_system
vmap soc_system soc_system
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/soc_system.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_reset_controller.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_reset_synchronizer.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_avalon_st_adapter.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_sysid_qsys.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_led_pio.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_jtag_uart.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_hps_0.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_fifo_h2f_out_mm.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_fifo_f2h_out.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_fifo_f2h_in_mm.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_fifo_f2h_in.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_jtag_sld_node.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_jtag_streaming.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_dipsw_pio.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_button_pio.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/interrupt_latency_counter.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/irq_detector.v}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/state_machine_counter.v}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_irq_mapper.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_avalon_st_adapter_error_adapter_0.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_demux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_master_agent.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_master_translator.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_demux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv}
vlog -vlog01compat -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_001.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_003.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_003.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux_001.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_005.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv}
vlog -sv -work soc_system +incdir+/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules {/home/peter/FPGA/DE10-Standard/packet-fifo/quartus/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv}

