# IUST-CAD-Assignments
My solutions to IUST's Computer-Aided Digital System Design assignments, Spring 2021, [Dr. Fazeli](http://scholar.google.com/citations?user=XeHQnLMAAAAJ&hl=en)

Group members: Ali Sedaghi, Omid Mirzajani, Sajjad Naghizade

Technology: Verilog, Xilinx

## Outline

- A1
	- 32-bit Multiplexer 4x1 
	- Priority Encoder
	- RS-Latch, D-Latch, D-FF design
	- FIFO RAM
- A2
	- Full Adder
	- Structural, Dataflow, Behavioral design
	- 4-bit Ripple Adder
	- 16-bit Carry-Lookahead Adder
	- 8-bit Signed Multiplier
	- Divider design
- P1
	- 32-bit ALU design
    - Single-cycle CPU
		- Control unit
		- Datapath
		- Register file
- P2
	- Single-cycle CPU Interrupt/Exception
	- Control unit of multi-cycle CPU
