#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 15:49:31 2020
# Process ID: 13580
# Current directory: C:/eFPGA/7_6_VERDER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1960 C:\eFPGA\7_6_VERDER\7_6_VERDER.xpr
# Log file: C:/eFPGA/7_6_VERDER/vivado.log
# Journal file: C:/eFPGA/7_6_VERDER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/7_6_VERDER/7_6_VERDER.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {3}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
set_property name GPIO [get_bd_intf_ports GPIO_0_0]
make_wrapper -files [get_files C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -jobs 24
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_tri_io[2]} {GPIO_tri_io[1]} {GPIO_tri_io[0]}]]
place_ports {GPIO_tri_io[0]} L15
place_ports {GPIO_tri_io[1]} E12
place_ports {GPIO_tri_io[2]} E13
file mkdir C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/constrs_1/new
close [ open C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa
