
Filament_cutter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086b0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08008850  08008850  00018850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089cc  080089cc  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080089cc  080089cc  000189cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080089d4  080089d4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089d4  080089d4  000189d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080089d8  080089d8  000189d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080089dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000778  20000074  08008a50  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007ec  08008a50  000207ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e18d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038be  00000000  00000000  0003e231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  00041af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c0  00000000  00000000  00042e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025462  00000000  00000000  00043fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c24  00000000  00000000  00069432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd816  00000000  00000000  00080056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015d86c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053b8  00000000  00000000  0015d8c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008838 	.word	0x08008838

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08008838 	.word	0x08008838

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c20:	f000 b96e 	b.w	8000f00 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f806 	bl	8000c3c <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__udivmoddi4>:
 8000c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c40:	9d08      	ldr	r5, [sp, #32]
 8000c42:	4604      	mov	r4, r0
 8000c44:	468c      	mov	ip, r1
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f040 8083 	bne.w	8000d52 <__udivmoddi4+0x116>
 8000c4c:	428a      	cmp	r2, r1
 8000c4e:	4617      	mov	r7, r2
 8000c50:	d947      	bls.n	8000ce2 <__udivmoddi4+0xa6>
 8000c52:	fab2 f282 	clz	r2, r2
 8000c56:	b142      	cbz	r2, 8000c6a <__udivmoddi4+0x2e>
 8000c58:	f1c2 0020 	rsb	r0, r2, #32
 8000c5c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c60:	4091      	lsls	r1, r2
 8000c62:	4097      	lsls	r7, r2
 8000c64:	ea40 0c01 	orr.w	ip, r0, r1
 8000c68:	4094      	lsls	r4, r2
 8000c6a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c6e:	0c23      	lsrs	r3, r4, #16
 8000c70:	fbbc f6f8 	udiv	r6, ip, r8
 8000c74:	fa1f fe87 	uxth.w	lr, r7
 8000c78:	fb08 c116 	mls	r1, r8, r6, ip
 8000c7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c80:	fb06 f10e 	mul.w	r1, r6, lr
 8000c84:	4299      	cmp	r1, r3
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x60>
 8000c88:	18fb      	adds	r3, r7, r3
 8000c8a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c8e:	f080 8119 	bcs.w	8000ec4 <__udivmoddi4+0x288>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 8116 	bls.w	8000ec4 <__udivmoddi4+0x288>
 8000c98:	3e02      	subs	r6, #2
 8000c9a:	443b      	add	r3, r7
 8000c9c:	1a5b      	subs	r3, r3, r1
 8000c9e:	b2a4      	uxth	r4, r4
 8000ca0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cac:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x8c>
 8000cb4:	193c      	adds	r4, r7, r4
 8000cb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cba:	f080 8105 	bcs.w	8000ec8 <__udivmoddi4+0x28c>
 8000cbe:	45a6      	cmp	lr, r4
 8000cc0:	f240 8102 	bls.w	8000ec8 <__udivmoddi4+0x28c>
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	443c      	add	r4, r7
 8000cc8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ccc:	eba4 040e 	sub.w	r4, r4, lr
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	b11d      	cbz	r5, 8000cdc <__udivmoddi4+0xa0>
 8000cd4:	40d4      	lsrs	r4, r2
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cdc:	4631      	mov	r1, r6
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	b902      	cbnz	r2, 8000ce6 <__udivmoddi4+0xaa>
 8000ce4:	deff      	udf	#255	; 0xff
 8000ce6:	fab2 f282 	clz	r2, r2
 8000cea:	2a00      	cmp	r2, #0
 8000cec:	d150      	bne.n	8000d90 <__udivmoddi4+0x154>
 8000cee:	1bcb      	subs	r3, r1, r7
 8000cf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf4:	fa1f f887 	uxth.w	r8, r7
 8000cf8:	2601      	movs	r6, #1
 8000cfa:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cfe:	0c21      	lsrs	r1, r4, #16
 8000d00:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d08:	fb08 f30c 	mul.w	r3, r8, ip
 8000d0c:	428b      	cmp	r3, r1
 8000d0e:	d907      	bls.n	8000d20 <__udivmoddi4+0xe4>
 8000d10:	1879      	adds	r1, r7, r1
 8000d12:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0xe2>
 8000d18:	428b      	cmp	r3, r1
 8000d1a:	f200 80e9 	bhi.w	8000ef0 <__udivmoddi4+0x2b4>
 8000d1e:	4684      	mov	ip, r0
 8000d20:	1ac9      	subs	r1, r1, r3
 8000d22:	b2a3      	uxth	r3, r4
 8000d24:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d28:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d2c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d30:	fb08 f800 	mul.w	r8, r8, r0
 8000d34:	45a0      	cmp	r8, r4
 8000d36:	d907      	bls.n	8000d48 <__udivmoddi4+0x10c>
 8000d38:	193c      	adds	r4, r7, r4
 8000d3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x10a>
 8000d40:	45a0      	cmp	r8, r4
 8000d42:	f200 80d9 	bhi.w	8000ef8 <__udivmoddi4+0x2bc>
 8000d46:	4618      	mov	r0, r3
 8000d48:	eba4 0408 	sub.w	r4, r4, r8
 8000d4c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d50:	e7bf      	b.n	8000cd2 <__udivmoddi4+0x96>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0x12e>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80b1 	beq.w	8000ebe <__udivmoddi4+0x282>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x1cc>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0x140>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80b8 	bhi.w	8000eec <__udivmoddi4+0x2b0>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0103 	sbc.w	r1, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	468c      	mov	ip, r1
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0a8      	beq.n	8000cdc <__udivmoddi4+0xa0>
 8000d8a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d8e:	e7a5      	b.n	8000cdc <__udivmoddi4+0xa0>
 8000d90:	f1c2 0320 	rsb	r3, r2, #32
 8000d94:	fa20 f603 	lsr.w	r6, r0, r3
 8000d98:	4097      	lsls	r7, r2
 8000d9a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d9e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da2:	40d9      	lsrs	r1, r3
 8000da4:	4330      	orrs	r0, r6
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dac:	fa1f f887 	uxth.w	r8, r7
 8000db0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000db4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db8:	fb06 f108 	mul.w	r1, r6, r8
 8000dbc:	4299      	cmp	r1, r3
 8000dbe:	fa04 f402 	lsl.w	r4, r4, r2
 8000dc2:	d909      	bls.n	8000dd8 <__udivmoddi4+0x19c>
 8000dc4:	18fb      	adds	r3, r7, r3
 8000dc6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000dca:	f080 808d 	bcs.w	8000ee8 <__udivmoddi4+0x2ac>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 808a 	bls.w	8000ee8 <__udivmoddi4+0x2ac>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	443b      	add	r3, r7
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b281      	uxth	r1, r0
 8000ddc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000de0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000de4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de8:	fb00 f308 	mul.w	r3, r0, r8
 8000dec:	428b      	cmp	r3, r1
 8000dee:	d907      	bls.n	8000e00 <__udivmoddi4+0x1c4>
 8000df0:	1879      	adds	r1, r7, r1
 8000df2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000df6:	d273      	bcs.n	8000ee0 <__udivmoddi4+0x2a4>
 8000df8:	428b      	cmp	r3, r1
 8000dfa:	d971      	bls.n	8000ee0 <__udivmoddi4+0x2a4>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	4439      	add	r1, r7
 8000e00:	1acb      	subs	r3, r1, r3
 8000e02:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e06:	e778      	b.n	8000cfa <__udivmoddi4+0xbe>
 8000e08:	f1c6 0c20 	rsb	ip, r6, #32
 8000e0c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e10:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e14:	431c      	orrs	r4, r3
 8000e16:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e22:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e26:	431f      	orrs	r7, r3
 8000e28:	0c3b      	lsrs	r3, r7, #16
 8000e2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e2e:	fa1f f884 	uxth.w	r8, r4
 8000e32:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e36:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e3a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	fa02 f206 	lsl.w	r2, r2, r6
 8000e44:	fa00 f306 	lsl.w	r3, r0, r6
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x220>
 8000e4a:	1861      	adds	r1, r4, r1
 8000e4c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e50:	d248      	bcs.n	8000ee4 <__udivmoddi4+0x2a8>
 8000e52:	458a      	cmp	sl, r1
 8000e54:	d946      	bls.n	8000ee4 <__udivmoddi4+0x2a8>
 8000e56:	f1a9 0902 	sub.w	r9, r9, #2
 8000e5a:	4421      	add	r1, r4
 8000e5c:	eba1 010a 	sub.w	r1, r1, sl
 8000e60:	b2bf      	uxth	r7, r7
 8000e62:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e66:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e6a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e6e:	fb00 f808 	mul.w	r8, r0, r8
 8000e72:	45b8      	cmp	r8, r7
 8000e74:	d907      	bls.n	8000e86 <__udivmoddi4+0x24a>
 8000e76:	19e7      	adds	r7, r4, r7
 8000e78:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e7c:	d22e      	bcs.n	8000edc <__udivmoddi4+0x2a0>
 8000e7e:	45b8      	cmp	r8, r7
 8000e80:	d92c      	bls.n	8000edc <__udivmoddi4+0x2a0>
 8000e82:	3802      	subs	r0, #2
 8000e84:	4427      	add	r7, r4
 8000e86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e8a:	eba7 0708 	sub.w	r7, r7, r8
 8000e8e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e92:	454f      	cmp	r7, r9
 8000e94:	46c6      	mov	lr, r8
 8000e96:	4649      	mov	r1, r9
 8000e98:	d31a      	bcc.n	8000ed0 <__udivmoddi4+0x294>
 8000e9a:	d017      	beq.n	8000ecc <__udivmoddi4+0x290>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x27a>
 8000e9e:	ebb3 020e 	subs.w	r2, r3, lr
 8000ea2:	eb67 0701 	sbc.w	r7, r7, r1
 8000ea6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000eaa:	40f2      	lsrs	r2, r6
 8000eac:	ea4c 0202 	orr.w	r2, ip, r2
 8000eb0:	40f7      	lsrs	r7, r6
 8000eb2:	e9c5 2700 	strd	r2, r7, [r5]
 8000eb6:	2600      	movs	r6, #0
 8000eb8:	4631      	mov	r1, r6
 8000eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ebe:	462e      	mov	r6, r5
 8000ec0:	4628      	mov	r0, r5
 8000ec2:	e70b      	b.n	8000cdc <__udivmoddi4+0xa0>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	e6e9      	b.n	8000c9c <__udivmoddi4+0x60>
 8000ec8:	4618      	mov	r0, r3
 8000eca:	e6fd      	b.n	8000cc8 <__udivmoddi4+0x8c>
 8000ecc:	4543      	cmp	r3, r8
 8000ece:	d2e5      	bcs.n	8000e9c <__udivmoddi4+0x260>
 8000ed0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ed4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ed8:	3801      	subs	r0, #1
 8000eda:	e7df      	b.n	8000e9c <__udivmoddi4+0x260>
 8000edc:	4608      	mov	r0, r1
 8000ede:	e7d2      	b.n	8000e86 <__udivmoddi4+0x24a>
 8000ee0:	4660      	mov	r0, ip
 8000ee2:	e78d      	b.n	8000e00 <__udivmoddi4+0x1c4>
 8000ee4:	4681      	mov	r9, r0
 8000ee6:	e7b9      	b.n	8000e5c <__udivmoddi4+0x220>
 8000ee8:	4666      	mov	r6, ip
 8000eea:	e775      	b.n	8000dd8 <__udivmoddi4+0x19c>
 8000eec:	4630      	mov	r0, r6
 8000eee:	e74a      	b.n	8000d86 <__udivmoddi4+0x14a>
 8000ef0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef4:	4439      	add	r1, r7
 8000ef6:	e713      	b.n	8000d20 <__udivmoddi4+0xe4>
 8000ef8:	3802      	subs	r0, #2
 8000efa:	443c      	add	r4, r7
 8000efc:	e724      	b.n	8000d48 <__udivmoddi4+0x10c>
 8000efe:	bf00      	nop

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <DC_motor_encoder_Init>:
 */

#include "L298_dc.h"


void DC_motor_encoder_Init(dc_motor *motor) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_SET_AUTORELOAD(motor->encoder_timer, FULL_ROTATION_PULSE);
	//HAL_TIM_Encoder_Start(motor->encoder_timer, TIM_CHANNEL_ALL);
	HAL_LPTIM_Encoder_Start_IT(motor->encoder_timer, FULL_ROTATION_PULSE);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	f241 1192 	movw	r1, #4498	; 0x1192
 8000f14:	4618      	mov	r0, r3
 8000f16:	f003 facd 	bl	80044b4 <HAL_LPTIM_Encoder_Start_IT>
	/* Enable Autoreload match interrupt */
	__HAL_LPTIM_ENABLE_IT(motor->encoder_timer, LPTIM_IT_ARRM);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	689a      	ldr	r2, [r3, #8]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f042 0202 	orr.w	r2, r2, #2
 8000f2c:	609a      	str	r2, [r3, #8]
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <DC_motor_Init>:

void DC_motor_Init(dc_motor *motor, TIM_HandleTypeDef *Timer,
		uint32_t PWM_Channel, GPIO_TypeDef *Port_IN1, uint16_t IN1_Pin,
		GPIO_TypeDef *Port_IN2, uint16_t IN2_Pin,
		LPTIM_HandleTypeDef *Encoder_timer) {
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b084      	sub	sp, #16
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	60f8      	str	r0, [r7, #12]
 8000f3e:	60b9      	str	r1, [r7, #8]
 8000f40:	607a      	str	r2, [r7, #4]
 8000f42:	603b      	str	r3, [r7, #0]
	motor->pwm_timer.htim = Timer;
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	68ba      	ldr	r2, [r7, #8]
 8000f48:	601a      	str	r2, [r3, #0]
	motor->pwm_timer.channel = PWM_Channel;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	605a      	str	r2, [r3, #4]

	motor->Port_IN1 = Port_IN1;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	683a      	ldr	r2, [r7, #0]
 8000f54:	609a      	str	r2, [r3, #8]
	motor->Port_IN2 = Port_IN2;
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	69fa      	ldr	r2, [r7, #28]
 8000f5a:	60da      	str	r2, [r3, #12]
	motor->Pin_IN1 = IN1_Pin;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	8b3a      	ldrh	r2, [r7, #24]
 8000f60:	821a      	strh	r2, [r3, #16]
	motor->Pin_IN2 = IN2_Pin;
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	8c3a      	ldrh	r2, [r7, #32]
 8000f66:	825a      	strh	r2, [r3, #18]
	motor->encoder_timer = Encoder_timer;
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f6c:	619a      	str	r2, [r3, #24]

	DC_motor_encoder_Init(motor);
 8000f6e:	68f8      	ldr	r0, [r7, #12]
 8000f70:	f7ff ffc8 	bl	8000f04 <DC_motor_encoder_Init>
}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <DC_set_speed>:

void DC_set_speed(dc_motor *motor, uint8_t speed) {
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	70fb      	strb	r3, [r7, #3]
	if (speed > 100) speed = 100;
 8000f88:	78fb      	ldrb	r3, [r7, #3]
 8000f8a:	2b64      	cmp	r3, #100	; 0x64
 8000f8c:	d901      	bls.n	8000f92 <DC_set_speed+0x16>
 8000f8e:	2364      	movs	r3, #100	; 0x64
 8000f90:	70fb      	strb	r3, [r7, #3]

	__HAL_TIM_SET_COUNTER(motor->pwm_timer.htim, 0);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, speed);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d105      	bne.n	8000fb0 <DC_set_speed+0x34>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	78fa      	ldrb	r2, [r7, #3]
 8000fac:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000fae:	e02c      	b.n	800100a <DC_set_speed+0x8e>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, speed);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	2b04      	cmp	r3, #4
 8000fb6:	d105      	bne.n	8000fc4 <DC_set_speed+0x48>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	78fb      	ldrb	r3, [r7, #3]
 8000fc0:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000fc2:	e022      	b.n	800100a <DC_set_speed+0x8e>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, speed);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	2b08      	cmp	r3, #8
 8000fca:	d105      	bne.n	8000fd8 <DC_set_speed+0x5c>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	78fb      	ldrb	r3, [r7, #3]
 8000fd4:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8000fd6:	e018      	b.n	800100a <DC_set_speed+0x8e>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, speed);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2b0c      	cmp	r3, #12
 8000fde:	d105      	bne.n	8000fec <DC_set_speed+0x70>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	78fb      	ldrb	r3, [r7, #3]
 8000fe8:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000fea:	e00e      	b.n	800100a <DC_set_speed+0x8e>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, speed);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	2b10      	cmp	r3, #16
 8000ff2:	d105      	bne.n	8001000 <DC_set_speed+0x84>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	78fb      	ldrb	r3, [r7, #3]
 8000ffc:	6593      	str	r3, [r2, #88]	; 0x58
}
 8000ffe:	e004      	b.n	800100a <DC_set_speed+0x8e>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, speed);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <DC_set_direction>:

void DC_set_direction(dc_motor *motor, DC_direction DIR) {
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	460b      	mov	r3, r1
 8001020:	70fb      	strb	r3, [r7, #3]
	motor->DIR = DIR;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	78fa      	ldrb	r2, [r7, #3]
 8001026:	751a      	strb	r2, [r3, #20]

	if (motor->DIR == LEFT) {
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	7d1b      	ldrb	r3, [r3, #20]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d110      	bne.n	8001052 <DC_set_direction+0x3c>
		HAL_GPIO_WritePin(motor->Port_IN1, motor->Pin_IN1, GPIO_PIN_RESET);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6898      	ldr	r0, [r3, #8]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	8a1b      	ldrh	r3, [r3, #16]
 8001038:	2200      	movs	r2, #0
 800103a:	4619      	mov	r1, r3
 800103c:	f003 f980 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(motor->Port_IN2, motor->Pin_IN2, GPIO_PIN_SET);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	68d8      	ldr	r0, [r3, #12]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	8a5b      	ldrh	r3, [r3, #18]
 8001048:	2201      	movs	r2, #1
 800104a:	4619      	mov	r1, r3
 800104c:	f003 f978 	bl	8004340 <HAL_GPIO_WritePin>

	else {
		HAL_GPIO_WritePin(motor->Port_IN1, motor->Pin_IN1, GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Port_IN2, motor->Pin_IN2, GPIO_PIN_RESET);
	}
}
 8001050:	e00f      	b.n	8001072 <DC_set_direction+0x5c>
		HAL_GPIO_WritePin(motor->Port_IN1, motor->Pin_IN1, GPIO_PIN_SET);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6898      	ldr	r0, [r3, #8]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	8a1b      	ldrh	r3, [r3, #16]
 800105a:	2201      	movs	r2, #1
 800105c:	4619      	mov	r1, r3
 800105e:	f003 f96f 	bl	8004340 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(motor->Port_IN2, motor->Pin_IN2, GPIO_PIN_RESET);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68d8      	ldr	r0, [r3, #12]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	8a5b      	ldrh	r3, [r3, #18]
 800106a:	2200      	movs	r2, #0
 800106c:	4619      	mov	r1, r3
 800106e:	f003 f967 	bl	8004340 <HAL_GPIO_WritePin>
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <DC_rotate>:

void DC_rotate(dc_motor *motor, DC_direction DIR, uint8_t speed) {
 800107a:	b580      	push	{r7, lr}
 800107c:	b082      	sub	sp, #8
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
 8001082:	460b      	mov	r3, r1
 8001084:	70fb      	strb	r3, [r7, #3]
 8001086:	4613      	mov	r3, r2
 8001088:	70bb      	strb	r3, [r7, #2]
	DC_set_direction(motor, DIR);
 800108a:	78fb      	ldrb	r3, [r7, #3]
 800108c:	4619      	mov	r1, r3
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f7ff ffc1 	bl	8001016 <DC_set_direction>
	DC_set_speed(motor, speed);
 8001094:	78bb      	ldrb	r3, [r7, #2]
 8001096:	4619      	mov	r1, r3
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff6f 	bl	8000f7c <DC_set_speed>

	HAL_TIM_PWM_Start(motor->pwm_timer.htim, motor->pwm_timer.channel);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	4619      	mov	r1, r3
 80010a8:	4610      	mov	r0, r2
 80010aa:	f004 fffb 	bl	80060a4 <HAL_TIM_PWM_Start>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <DC_stop>:

void DC_stop(dc_motor *motor) {
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->Port_IN1, motor->Pin_IN1, GPIO_PIN_SET);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6898      	ldr	r0, [r3, #8]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	8a1b      	ldrh	r3, [r3, #16]
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	f003 f939 	bl	8004340 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor->Port_IN2, motor->Pin_IN2, GPIO_PIN_SET);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	68d8      	ldr	r0, [r3, #12]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	8a5b      	ldrh	r3, [r3, #18]
 80010d6:	2201      	movs	r2, #1
 80010d8:	4619      	mov	r1, r3
 80010da:	f003 f931 	bl	8004340 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, 100);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d105      	bne.n	80010f2 <DC_stop+0x3c>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2264      	movs	r2, #100	; 0x64
 80010ee:	635a      	str	r2, [r3, #52]	; 0x34
}
 80010f0:	e02c      	b.n	800114c <DC_stop+0x96>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, 100);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2b04      	cmp	r3, #4
 80010f8:	d105      	bne.n	8001106 <DC_stop+0x50>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	2364      	movs	r3, #100	; 0x64
 8001102:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001104:	e022      	b.n	800114c <DC_stop+0x96>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, 100);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	2b08      	cmp	r3, #8
 800110c:	d105      	bne.n	800111a <DC_stop+0x64>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	2364      	movs	r3, #100	; 0x64
 8001116:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001118:	e018      	b.n	800114c <DC_stop+0x96>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, 100);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b0c      	cmp	r3, #12
 8001120:	d105      	bne.n	800112e <DC_stop+0x78>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	2364      	movs	r3, #100	; 0x64
 800112a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800112c:	e00e      	b.n	800114c <DC_stop+0x96>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, 100);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b10      	cmp	r3, #16
 8001134:	d105      	bne.n	8001142 <DC_stop+0x8c>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	2364      	movs	r3, #100	; 0x64
 800113e:	6593      	str	r3, [r2, #88]	; 0x58
}
 8001140:	e004      	b.n	800114c <DC_stop+0x96>
	__HAL_TIM_SET_COMPARE(motor->pwm_timer.htim, motor->pwm_timer.channel, 100);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	2364      	movs	r3, #100	; 0x64
 800114a:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <DC_set_angle>:
}

uint16_t pulses_to_count;

void DC_set_angle(dc_motor *motor, uint16_t angle, uint8_t speed, DC_direction DIR)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	4608      	mov	r0, r1
 800115e:	4611      	mov	r1, r2
 8001160:	461a      	mov	r2, r3
 8001162:	4603      	mov	r3, r0
 8001164:	807b      	strh	r3, [r7, #2]
 8001166:	460b      	mov	r3, r1
 8001168:	707b      	strb	r3, [r7, #1]
 800116a:	4613      	mov	r3, r2
 800116c:	703b      	strb	r3, [r7, #0]
	if(CUTTING_PROCESS_FLAG == 0)
 800116e:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <DC_set_angle+0x70>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	b2db      	uxtb	r3, r3
 8001174:	2b00      	cmp	r3, #0
 8001176:	d120      	bne.n	80011ba <DC_set_angle+0x66>
	{
		CUTTING_PROCESS_FLAG = 1;
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <DC_set_angle+0x70>)
 800117a:	2201      	movs	r2, #1
 800117c:	701a      	strb	r2, [r3, #0]
		EXTRUDE_PROCESS_FLAG = 0;
 800117e:	4b12      	ldr	r3, [pc, #72]	; (80011c8 <DC_set_angle+0x74>)
 8001180:	2200      	movs	r2, #0
 8001182:	701a      	strb	r2, [r3, #0]
		pulses_to_count = (angle * FULL_ROTATION_PULSE * 2) / 360;
 8001184:	887b      	ldrh	r3, [r7, #2]
 8001186:	f242 3224 	movw	r2, #8996	; 0x2324
 800118a:	fb02 f303 	mul.w	r3, r2, r3
 800118e:	4a0f      	ldr	r2, [pc, #60]	; (80011cc <DC_set_angle+0x78>)
 8001190:	fb82 1203 	smull	r1, r2, r2, r3
 8001194:	441a      	add	r2, r3
 8001196:	1212      	asrs	r2, r2, #8
 8001198:	17db      	asrs	r3, r3, #31
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	b29a      	uxth	r2, r3
 800119e:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <DC_set_angle+0x7c>)
 80011a0:	801a      	strh	r2, [r3, #0]
		__HAL_LPTIM_AUTORELOAD_SET(motor->encoder_timer, pulses_to_count);
 80011a2:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <DC_set_angle+0x7c>)
 80011a4:	881a      	ldrh	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	619a      	str	r2, [r3, #24]
		DC_rotate(motor, DIR, speed);
 80011ae:	787a      	ldrb	r2, [r7, #1]
 80011b0:	783b      	ldrb	r3, [r7, #0]
 80011b2:	4619      	mov	r1, r3
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ff60 	bl	800107a <DC_rotate>
	}

}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200000e6 	.word	0x200000e6
 80011c8:	2000050c 	.word	0x2000050c
 80011cc:	b60b60b7 	.word	0xb60b60b7
 80011d0:	200000e4 	.word	0x200000e4

080011d4 <SendByteSPI>:


// A replacement for SPI_TRANSMIT

void SendByteSPI(uint8_t byte)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
	for(int i=0;i<8;i++)
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	e01f      	b.n	8001224 <SendByteSPI+0x50>
	{
		if((byte<<i)&0x80)
 80011e4:	79fa      	ldrb	r2, [r7, #7]
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d005      	beq.n	8001200 <SendByteSPI+0x2c>
			{
				HAL_GPIO_WritePin(SID_PORT, SID_PIN, GPIO_PIN_SET);  // SID=1  OR MOSI
 80011f4:	2201      	movs	r2, #1
 80011f6:	2102      	movs	r1, #2
 80011f8:	480e      	ldr	r0, [pc, #56]	; (8001234 <SendByteSPI+0x60>)
 80011fa:	f003 f8a1 	bl	8004340 <HAL_GPIO_WritePin>
 80011fe:	e004      	b.n	800120a <SendByteSPI+0x36>
			}

		else HAL_GPIO_WritePin(SID_PORT, SID_PIN, GPIO_PIN_RESET);  // SID=0
 8001200:	2200      	movs	r2, #0
 8001202:	2102      	movs	r1, #2
 8001204:	480b      	ldr	r0, [pc, #44]	; (8001234 <SendByteSPI+0x60>)
 8001206:	f003 f89b 	bl	8004340 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SCLK_PORT, SCLK_PIN, GPIO_PIN_RESET);  // SCLK =0  OR SCK
 800120a:	2200      	movs	r2, #0
 800120c:	2108      	movs	r1, #8
 800120e:	4809      	ldr	r0, [pc, #36]	; (8001234 <SendByteSPI+0x60>)
 8001210:	f003 f896 	bl	8004340 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SCLK_PORT, SCLK_PIN, GPIO_PIN_SET);  // SCLK=1
 8001214:	2201      	movs	r2, #1
 8001216:	2108      	movs	r1, #8
 8001218:	4806      	ldr	r0, [pc, #24]	; (8001234 <SendByteSPI+0x60>)
 800121a:	f003 f891 	bl	8004340 <HAL_GPIO_WritePin>
	for(int i=0;i<8;i++)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	3301      	adds	r3, #1
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2b07      	cmp	r3, #7
 8001228:	dddc      	ble.n	80011e4 <SendByteSPI+0x10>

	}
}
 800122a:	bf00      	nop
 800122c:	bf00      	nop
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	48000800 	.word	0x48000800

08001238 <ST7920_SendCmd>:




void ST7920_SendCmd (uint8_t cmd)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);  // PUll the CS high
 8001242:	2201      	movs	r2, #1
 8001244:	2104      	movs	r1, #4
 8001246:	480f      	ldr	r0, [pc, #60]	; (8001284 <ST7920_SendCmd+0x4c>)
 8001248:	f003 f87a 	bl	8004340 <HAL_GPIO_WritePin>

	SendByteSPI(0xf8+(0<<1));  // send the SYNC + RS(0)
 800124c:	20f8      	movs	r0, #248	; 0xf8
 800124e:	f7ff ffc1 	bl	80011d4 <SendByteSPI>
	SendByteSPI(cmd&0xf0);  // send the higher nibble first
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	f023 030f 	bic.w	r3, r3, #15
 8001258:	b2db      	uxtb	r3, r3
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff ffba 	bl	80011d4 <SendByteSPI>
	SendByteSPI((cmd<<4)&0xf0);  // send the lower nibble
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	b2db      	uxtb	r3, r3
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff ffb4 	bl	80011d4 <SendByteSPI>
	delay_us(50);
 800126c:	2032      	movs	r0, #50	; 0x32
 800126e:	f000 fb87 	bl	8001980 <delay_us>

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);  // PUll the CS LOW
 8001272:	2200      	movs	r2, #0
 8001274:	2104      	movs	r1, #4
 8001276:	4803      	ldr	r0, [pc, #12]	; (8001284 <ST7920_SendCmd+0x4c>)
 8001278:	f003 f862 	bl	8004340 <HAL_GPIO_WritePin>

}
 800127c:	bf00      	nop
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	48000800 	.word	0x48000800

08001288 <ST7920_SendData>:

void ST7920_SendData (uint8_t data)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);  // PUll the CS high
 8001292:	2201      	movs	r2, #1
 8001294:	2104      	movs	r1, #4
 8001296:	480f      	ldr	r0, [pc, #60]	; (80012d4 <ST7920_SendData+0x4c>)
 8001298:	f003 f852 	bl	8004340 <HAL_GPIO_WritePin>

	SendByteSPI(0xf8+(1<<1));  // send the SYNC + RS(1)
 800129c:	20fa      	movs	r0, #250	; 0xfa
 800129e:	f7ff ff99 	bl	80011d4 <SendByteSPI>
	SendByteSPI(data&0xf0);  // send the higher nibble first
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	f023 030f 	bic.w	r3, r3, #15
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff ff92 	bl	80011d4 <SendByteSPI>
	SendByteSPI((data<<4)&0xf0);  // send the lower nibble
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	011b      	lsls	r3, r3, #4
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff ff8c 	bl	80011d4 <SendByteSPI>
	delay_us(50);
 80012bc:	2032      	movs	r0, #50	; 0x32
 80012be:	f000 fb5f 	bl	8001980 <delay_us>
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);  // PUll the CS LOW
 80012c2:	2200      	movs	r2, #0
 80012c4:	2104      	movs	r1, #4
 80012c6:	4803      	ldr	r0, [pc, #12]	; (80012d4 <ST7920_SendData+0x4c>)
 80012c8:	f003 f83a 	bl	8004340 <HAL_GPIO_WritePin>
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	48000800 	.word	0x48000800

080012d8 <ST7920_SendString>:

void ST7920_SendString(int row, int col, char* string)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2b03      	cmp	r3, #3
 80012e8:	d81e      	bhi.n	8001328 <ST7920_SendString+0x50>
 80012ea:	a201      	add	r2, pc, #4	; (adr r2, 80012f0 <ST7920_SendString+0x18>)
 80012ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f0:	08001301 	.word	0x08001301
 80012f4:	0800130b 	.word	0x0800130b
 80012f8:	08001315 	.word	0x08001315
 80012fc:	0800131f 	.word	0x0800131f
    switch (row)
    {
        case 0:
            col |= 0x80;
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001306:	60bb      	str	r3, [r7, #8]
            break;
 8001308:	e013      	b.n	8001332 <ST7920_SendString+0x5a>
        case 1:
            col |= 0x90;
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001310:	60bb      	str	r3, [r7, #8]
            break;
 8001312:	e00e      	b.n	8001332 <ST7920_SendString+0x5a>
        case 2:
            col |= 0x88;
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 800131a:	60bb      	str	r3, [r7, #8]
            break;
 800131c:	e009      	b.n	8001332 <ST7920_SendString+0x5a>
        case 3:
            col |= 0x98;
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	f043 0398 	orr.w	r3, r3, #152	; 0x98
 8001324:	60bb      	str	r3, [r7, #8]
            break;
 8001326:	e004      	b.n	8001332 <ST7920_SendString+0x5a>
        default:
            col |= 0x80;
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800132e:	60bb      	str	r3, [r7, #8]
            break;
 8001330:	bf00      	nop
    }

    ST7920_SendCmd(col);
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff ff7e 	bl	8001238 <ST7920_SendCmd>

    while (*string)
 800133c:	e006      	b.n	800134c <ST7920_SendString+0x74>
    	{
    		ST7920_SendData(*string++);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	1c5a      	adds	r2, r3, #1
 8001342:	607a      	str	r2, [r7, #4]
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ff9e 	bl	8001288 <ST7920_SendData>
    while (*string)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d1f4      	bne.n	800133e <ST7920_SendString+0x66>
    	}
}
 8001354:	bf00      	nop
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop

08001360 <ST7920_GraphicMode>:


// switch to graphic mode or normal mode::: enable = 1 -> graphic mode enable = 0 -> normal mode

void ST7920_GraphicMode (int enable)   // 1-enable, 0-disable
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	if (enable == 1)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d115      	bne.n	800139a <ST7920_GraphicMode+0x3a>
	{
		ST7920_SendCmd(0x30);  // 8 bit mode
 800136e:	2030      	movs	r0, #48	; 0x30
 8001370:	f7ff ff62 	bl	8001238 <ST7920_SendCmd>
		HAL_Delay (1);
 8001374:	2001      	movs	r0, #1
 8001376:	f002 fd1b 	bl	8003db0 <HAL_Delay>
		ST7920_SendCmd(0x34);  // switch to Extended instructions
 800137a:	2034      	movs	r0, #52	; 0x34
 800137c:	f7ff ff5c 	bl	8001238 <ST7920_SendCmd>
		HAL_Delay (1);
 8001380:	2001      	movs	r0, #1
 8001382:	f002 fd15 	bl	8003db0 <HAL_Delay>
		ST7920_SendCmd(0x36);  // enable graphics
 8001386:	2036      	movs	r0, #54	; 0x36
 8001388:	f7ff ff56 	bl	8001238 <ST7920_SendCmd>
		HAL_Delay (1);
 800138c:	2001      	movs	r0, #1
 800138e:	f002 fd0f 	bl	8003db0 <HAL_Delay>
		Graphic_Check = 1;  // update the variable
 8001392:	4b0a      	ldr	r3, [pc, #40]	; (80013bc <ST7920_GraphicMode+0x5c>)
 8001394:	2201      	movs	r2, #1
 8001396:	701a      	strb	r2, [r3, #0]
	{
		ST7920_SendCmd(0x30);  // 8 bit mode
		HAL_Delay (1);
		Graphic_Check = 0;  // update the variable
	}
}
 8001398:	e00b      	b.n	80013b2 <ST7920_GraphicMode+0x52>
	else if (enable == 0)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d108      	bne.n	80013b2 <ST7920_GraphicMode+0x52>
		ST7920_SendCmd(0x30);  // 8 bit mode
 80013a0:	2030      	movs	r0, #48	; 0x30
 80013a2:	f7ff ff49 	bl	8001238 <ST7920_SendCmd>
		HAL_Delay (1);
 80013a6:	2001      	movs	r0, #1
 80013a8:	f002 fd02 	bl	8003db0 <HAL_Delay>
		Graphic_Check = 0;  // update the variable
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <ST7920_GraphicMode+0x5c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000090 	.word	0x20000090

080013c0 <ST7920_DrawBitmap>:

void ST7920_DrawBitmap(const unsigned char* graphic)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	uint8_t x, y;
	for(y = 0; y < 64; y++)
 80013c8:	2300      	movs	r3, #0
 80013ca:	73bb      	strb	r3, [r7, #14]
 80013cc:	e06a      	b.n	80014a4 <ST7920_DrawBitmap+0xe4>
	{
		if(y < 32)
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	2b1f      	cmp	r3, #31
 80013d2:	d830      	bhi.n	8001436 <ST7920_DrawBitmap+0x76>
		{
			for(x = 0; x < 8; x++)							// Draws top half of the screen.
 80013d4:	2300      	movs	r3, #0
 80013d6:	73fb      	strb	r3, [r7, #15]
 80013d8:	e029      	b.n	800142e <ST7920_DrawBitmap+0x6e>
			{												// In extended instruction mode, vertical and horizontal coordinates must be specified before sending data in.
				ST7920_SendCmd(0x80 | y);				// Vertical coordinate of the screen is specified first. (0-31)
 80013da:	7bbb      	ldrb	r3, [r7, #14]
 80013dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff ff28 	bl	8001238 <ST7920_SendCmd>
				ST7920_SendCmd(0x80 | x);				// Then horizontal coordinate of the screen is specified. (0-8)
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
 80013ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff21 	bl	8001238 <ST7920_SendCmd>
				ST7920_SendData(graphic[2*x + 16*y]);		// Data to the upper byte is sent to the coordinate.
 80013f6:	7bfa      	ldrb	r2, [r7, #15]
 80013f8:	7bbb      	ldrb	r3, [r7, #14]
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	4413      	add	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	461a      	mov	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4413      	add	r3, r2
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff ff3d 	bl	8001288 <ST7920_SendData>
				ST7920_SendData(graphic[2*x+1 + 16*y]);	// Data to the lower byte is sent to the coordinate.
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	1c5a      	adds	r2, r3, #1
 8001414:	7bbb      	ldrb	r3, [r7, #14]
 8001416:	011b      	lsls	r3, r3, #4
 8001418:	4413      	add	r3, r2
 800141a:	461a      	mov	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4413      	add	r3, r2
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff ff30 	bl	8001288 <ST7920_SendData>
			for(x = 0; x < 8; x++)							// Draws top half of the screen.
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	3301      	adds	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	2b07      	cmp	r3, #7
 8001432:	d9d2      	bls.n	80013da <ST7920_DrawBitmap+0x1a>
 8001434:	e033      	b.n	800149e <ST7920_DrawBitmap+0xde>
			}
		}
		else
		{
			for(x = 0; x < 8; x++)							// Draws bottom half of the screen.
 8001436:	2300      	movs	r3, #0
 8001438:	73fb      	strb	r3, [r7, #15]
 800143a:	e02d      	b.n	8001498 <ST7920_DrawBitmap+0xd8>
			{												// Actions performed as same as the upper half screen.
				ST7920_SendCmd(0x80 | (y-32));			// Vertical coordinate must be scaled back to 0-31 as it is dealing with another half of the screen.
 800143c:	7bbb      	ldrb	r3, [r7, #14]
 800143e:	3b20      	subs	r3, #32
 8001440:	b2db      	uxtb	r3, r3
 8001442:	b25b      	sxtb	r3, r3
 8001444:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001448:	b25b      	sxtb	r3, r3
 800144a:	b2db      	uxtb	r3, r3
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff fef3 	bl	8001238 <ST7920_SendCmd>
				ST7920_SendCmd(0x88 | x);
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	f063 0377 	orn	r3, r3, #119	; 0x77
 8001458:	b2db      	uxtb	r3, r3
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff feec 	bl	8001238 <ST7920_SendCmd>
				ST7920_SendData(graphic[2*x + 16*y]);
 8001460:	7bfa      	ldrb	r2, [r7, #15]
 8001462:	7bbb      	ldrb	r3, [r7, #14]
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	4413      	add	r3, r2
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	461a      	mov	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4413      	add	r3, r2
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ff08 	bl	8001288 <ST7920_SendData>
				ST7920_SendData(graphic[2*x+1 + 16*y]);
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	1c5a      	adds	r2, r3, #1
 800147e:	7bbb      	ldrb	r3, [r7, #14]
 8001480:	011b      	lsls	r3, r3, #4
 8001482:	4413      	add	r3, r2
 8001484:	461a      	mov	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4413      	add	r3, r2
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fefb 	bl	8001288 <ST7920_SendData>
			for(x = 0; x < 8; x++)							// Draws bottom half of the screen.
 8001492:	7bfb      	ldrb	r3, [r7, #15]
 8001494:	3301      	adds	r3, #1
 8001496:	73fb      	strb	r3, [r7, #15]
 8001498:	7bfb      	ldrb	r3, [r7, #15]
 800149a:	2b07      	cmp	r3, #7
 800149c:	d9ce      	bls.n	800143c <ST7920_DrawBitmap+0x7c>
	for(y = 0; y < 64; y++)
 800149e:	7bbb      	ldrb	r3, [r7, #14]
 80014a0:	3301      	adds	r3, #1
 80014a2:	73bb      	strb	r3, [r7, #14]
 80014a4:	7bbb      	ldrb	r3, [r7, #14]
 80014a6:	2b3f      	cmp	r3, #63	; 0x3f
 80014a8:	d991      	bls.n	80013ce <ST7920_DrawBitmap+0xe>
			}
		}

	}
}
 80014aa:	bf00      	nop
 80014ac:	bf00      	nop
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <ST7920_Update>:


// Update the display with the selected graphics
void ST7920_Update(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	ST7920_DrawBitmap(image);
 80014b8:	4802      	ldr	r0, [pc, #8]	; (80014c4 <ST7920_Update+0x10>)
 80014ba:	f7ff ff81 	bl	80013c0 <ST7920_DrawBitmap>
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	200000ec 	.word	0x200000ec

080014c8 <ST7920_Clear>:



void ST7920_Clear()
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
	if (Graphic_Check == 1)  // if the graphic mode is set
 80014ce:	4b24      	ldr	r3, [pc, #144]	; (8001560 <ST7920_Clear+0x98>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d13a      	bne.n	800154c <ST7920_Clear+0x84>
	{
		uint8_t x, y;
		memset(image, 0, sizeof(image));
 80014d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014da:	2100      	movs	r1, #0
 80014dc:	4821      	ldr	r0, [pc, #132]	; (8001564 <ST7920_Clear+0x9c>)
 80014de:	f006 fd5f 	bl	8007fa0 <memset>
		for(y = 0; y < 64; y++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	71bb      	strb	r3, [r7, #6]
 80014e6:	e02d      	b.n	8001544 <ST7920_Clear+0x7c>
		{
			if(y < 32)
 80014e8:	79bb      	ldrb	r3, [r7, #6]
 80014ea:	2b1f      	cmp	r3, #31
 80014ec:	d80a      	bhi.n	8001504 <ST7920_Clear+0x3c>
			{
				ST7920_SendCmd(0x80 | y);
 80014ee:	79bb      	ldrb	r3, [r7, #6]
 80014f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff fe9e 	bl	8001238 <ST7920_SendCmd>
				ST7920_SendCmd(0x80);
 80014fc:	2080      	movs	r0, #128	; 0x80
 80014fe:	f7ff fe9b 	bl	8001238 <ST7920_SendCmd>
 8001502:	e00d      	b.n	8001520 <ST7920_Clear+0x58>
			}
			else
			{
				ST7920_SendCmd(0x80 | (y-32));
 8001504:	79bb      	ldrb	r3, [r7, #6]
 8001506:	3b20      	subs	r3, #32
 8001508:	b2db      	uxtb	r3, r3
 800150a:	b25b      	sxtb	r3, r3
 800150c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001510:	b25b      	sxtb	r3, r3
 8001512:	b2db      	uxtb	r3, r3
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff fe8f 	bl	8001238 <ST7920_SendCmd>
				ST7920_SendCmd(0x88);
 800151a:	2088      	movs	r0, #136	; 0x88
 800151c:	f7ff fe8c 	bl	8001238 <ST7920_SendCmd>
			}
			for(x = 0; x < 8; x++)
 8001520:	2300      	movs	r3, #0
 8001522:	71fb      	strb	r3, [r7, #7]
 8001524:	e008      	b.n	8001538 <ST7920_Clear+0x70>
			{
				ST7920_SendData(0);
 8001526:	2000      	movs	r0, #0
 8001528:	f7ff feae 	bl	8001288 <ST7920_SendData>
				ST7920_SendData(0);
 800152c:	2000      	movs	r0, #0
 800152e:	f7ff feab 	bl	8001288 <ST7920_SendData>
			for(x = 0; x < 8; x++)
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	3301      	adds	r3, #1
 8001536:	71fb      	strb	r3, [r7, #7]
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	2b07      	cmp	r3, #7
 800153c:	d9f3      	bls.n	8001526 <ST7920_Clear+0x5e>
		for(y = 0; y < 64; y++)
 800153e:	79bb      	ldrb	r3, [r7, #6]
 8001540:	3301      	adds	r3, #1
 8001542:	71bb      	strb	r3, [r7, #6]
 8001544:	79bb      	ldrb	r3, [r7, #6]
 8001546:	2b3f      	cmp	r3, #63	; 0x3f
 8001548:	d9ce      	bls.n	80014e8 <ST7920_Clear+0x20>
	else
	{
		ST7920_SendCmd(0x01);   // clear the display using command
		HAL_Delay(2); // delay >1.6 ms
	}
}
 800154a:	e005      	b.n	8001558 <ST7920_Clear+0x90>
		ST7920_SendCmd(0x01);   // clear the display using command
 800154c:	2001      	movs	r0, #1
 800154e:	f7ff fe73 	bl	8001238 <ST7920_SendCmd>
		HAL_Delay(2); // delay >1.6 ms
 8001552:	2002      	movs	r0, #2
 8001554:	f002 fc2c 	bl	8003db0 <HAL_Delay>
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000090 	.word	0x20000090
 8001564:	200000ec 	.word	0x200000ec

08001568 <ST7920_Init>:


void ST7920_Init (void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);  // RESET=0
 800156c:	2200      	movs	r2, #0
 800156e:	2101      	movs	r1, #1
 8001570:	481c      	ldr	r0, [pc, #112]	; (80015e4 <ST7920_Init+0x7c>)
 8001572:	f002 fee5 	bl	8004340 <HAL_GPIO_WritePin>
	HAL_Delay(10);   // wait for 10ms
 8001576:	200a      	movs	r0, #10
 8001578:	f002 fc1a 	bl	8003db0 <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);  // RESET=1
 800157c:	2201      	movs	r2, #1
 800157e:	2101      	movs	r1, #1
 8001580:	4818      	ldr	r0, [pc, #96]	; (80015e4 <ST7920_Init+0x7c>)
 8001582:	f002 fedd 	bl	8004340 <HAL_GPIO_WritePin>

	HAL_Delay(50);   //wait for >40 ms
 8001586:	2032      	movs	r0, #50	; 0x32
 8001588:	f002 fc12 	bl	8003db0 <HAL_Delay>


	ST7920_SendCmd(0x30);  // 8bit mode
 800158c:	2030      	movs	r0, #48	; 0x30
 800158e:	f7ff fe53 	bl	8001238 <ST7920_SendCmd>
	delay_us(110);  //  >100us delay
 8001592:	206e      	movs	r0, #110	; 0x6e
 8001594:	f000 f9f4 	bl	8001980 <delay_us>

	ST7920_SendCmd(0x30);  // 8bit mode
 8001598:	2030      	movs	r0, #48	; 0x30
 800159a:	f7ff fe4d 	bl	8001238 <ST7920_SendCmd>
	delay_us(40);  // >37us delay
 800159e:	2028      	movs	r0, #40	; 0x28
 80015a0:	f000 f9ee 	bl	8001980 <delay_us>

	ST7920_SendCmd(0x08);  // D=0, C=0, B=0
 80015a4:	2008      	movs	r0, #8
 80015a6:	f7ff fe47 	bl	8001238 <ST7920_SendCmd>
	delay_us(110);  // >100us delay
 80015aa:	206e      	movs	r0, #110	; 0x6e
 80015ac:	f000 f9e8 	bl	8001980 <delay_us>

	ST7920_SendCmd(0x01);  // clear screen
 80015b0:	2001      	movs	r0, #1
 80015b2:	f7ff fe41 	bl	8001238 <ST7920_SendCmd>
	HAL_Delay(12);  // >10 ms delay
 80015b6:	200c      	movs	r0, #12
 80015b8:	f002 fbfa 	bl	8003db0 <HAL_Delay>


	ST7920_SendCmd(0x06);  // cursor increment right no shift
 80015bc:	2006      	movs	r0, #6
 80015be:	f7ff fe3b 	bl	8001238 <ST7920_SendCmd>
	HAL_Delay(1);  // 1ms delay
 80015c2:	2001      	movs	r0, #1
 80015c4:	f002 fbf4 	bl	8003db0 <HAL_Delay>

	ST7920_SendCmd(0x0C);  // D=1, C=0, B=0
 80015c8:	200c      	movs	r0, #12
 80015ca:	f7ff fe35 	bl	8001238 <ST7920_SendCmd>
    HAL_Delay(1);  // 1ms delay
 80015ce:	2001      	movs	r0, #1
 80015d0:	f002 fbee 	bl	8003db0 <HAL_Delay>

	ST7920_SendCmd(0x02);  // return to home
 80015d4:	2002      	movs	r0, #2
 80015d6:	f7ff fe2f 	bl	8001238 <ST7920_SendCmd>
	HAL_Delay(1);  // 1ms delay
 80015da:	2001      	movs	r0, #1
 80015dc:	f002 fbe8 	bl	8003db0 <HAL_Delay>

}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	48000800 	.word	0x48000800

080015e8 <SetPixel>:


// set Pixel

void SetPixel(uint8_t x, uint8_t y)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	460a      	mov	r2, r1
 80015f2:	71fb      	strb	r3, [r7, #7]
 80015f4:	4613      	mov	r3, r2
 80015f6:	71bb      	strb	r3, [r7, #6]
  if (y < numRows && x < numCols)
 80015f8:	4b29      	ldr	r3, [pc, #164]	; (80016a0 <SetPixel+0xb8>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	79ba      	ldrb	r2, [r7, #6]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d248      	bcs.n	8001694 <SetPixel+0xac>
 8001602:	4b28      	ldr	r3, [pc, #160]	; (80016a4 <SetPixel+0xbc>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	79fa      	ldrb	r2, [r7, #7]
 8001608:	429a      	cmp	r2, r3
 800160a:	d243      	bcs.n	8001694 <SetPixel+0xac>
  {
    uint8_t *p = image + ((y * (numCols/8)) + (x/8));
 800160c:	79bb      	ldrb	r3, [r7, #6]
 800160e:	4a25      	ldr	r2, [pc, #148]	; (80016a4 <SetPixel+0xbc>)
 8001610:	7812      	ldrb	r2, [r2, #0]
 8001612:	08d2      	lsrs	r2, r2, #3
 8001614:	b2d2      	uxtb	r2, r2
 8001616:	fb02 f303 	mul.w	r3, r2, r3
 800161a:	79fa      	ldrb	r2, [r7, #7]
 800161c:	08d2      	lsrs	r2, r2, #3
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	4413      	add	r3, r2
 8001622:	461a      	mov	r2, r3
 8001624:	4b20      	ldr	r3, [pc, #128]	; (80016a8 <SetPixel+0xc0>)
 8001626:	4413      	add	r3, r2
 8001628:	60fb      	str	r3, [r7, #12]
    *p |= 0x80u >> (x%8);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	781a      	ldrb	r2, [r3, #0]
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	f003 0307 	and.w	r3, r3, #7
 8001634:	2180      	movs	r1, #128	; 0x80
 8001636:	fa21 f303 	lsr.w	r3, r1, r3
 800163a:	b2db      	uxtb	r3, r3
 800163c:	4313      	orrs	r3, r2
 800163e:	b2da      	uxtb	r2, r3
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	701a      	strb	r2, [r3, #0]

    *image = *p;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	781a      	ldrb	r2, [r3, #0]
 8001648:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <SetPixel+0xc0>)
 800164a:	701a      	strb	r2, [r3, #0]

    // Change the dirty rectangle to account for a pixel being dirty (we assume it was changed)
    if (startRow > y) { startRow = y; }
 800164c:	4b17      	ldr	r3, [pc, #92]	; (80016ac <SetPixel+0xc4>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	79ba      	ldrb	r2, [r7, #6]
 8001652:	429a      	cmp	r2, r3
 8001654:	d202      	bcs.n	800165c <SetPixel+0x74>
 8001656:	4a15      	ldr	r2, [pc, #84]	; (80016ac <SetPixel+0xc4>)
 8001658:	79bb      	ldrb	r3, [r7, #6]
 800165a:	7013      	strb	r3, [r2, #0]
    if (endRow <= y)  { endRow = y + 1; }
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <SetPixel+0xc8>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	79ba      	ldrb	r2, [r7, #6]
 8001662:	429a      	cmp	r2, r3
 8001664:	d304      	bcc.n	8001670 <SetPixel+0x88>
 8001666:	79bb      	ldrb	r3, [r7, #6]
 8001668:	3301      	adds	r3, #1
 800166a:	b2da      	uxtb	r2, r3
 800166c:	4b10      	ldr	r3, [pc, #64]	; (80016b0 <SetPixel+0xc8>)
 800166e:	701a      	strb	r2, [r3, #0]
    if (startCol > x) { startCol = x; }
 8001670:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <SetPixel+0xcc>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	79fa      	ldrb	r2, [r7, #7]
 8001676:	429a      	cmp	r2, r3
 8001678:	d202      	bcs.n	8001680 <SetPixel+0x98>
 800167a:	4a0e      	ldr	r2, [pc, #56]	; (80016b4 <SetPixel+0xcc>)
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	7013      	strb	r3, [r2, #0]
    if (endCol <= x)  { endCol = x + 1; }
 8001680:	4b0d      	ldr	r3, [pc, #52]	; (80016b8 <SetPixel+0xd0>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	79fa      	ldrb	r2, [r7, #7]
 8001686:	429a      	cmp	r2, r3
 8001688:	d304      	bcc.n	8001694 <SetPixel+0xac>
 800168a:	79fb      	ldrb	r3, [r7, #7]
 800168c:	3301      	adds	r3, #1
 800168e:	b2da      	uxtb	r2, r3
 8001690:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <SetPixel+0xd0>)
 8001692:	701a      	strb	r2, [r3, #0]


  }

}
 8001694:	bf00      	nop
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	20000000 	.word	0x20000000
 80016a4:	20000001 	.word	0x20000001
 80016a8:	200000ec 	.word	0x200000ec
 80016ac:	200004ec 	.word	0x200004ec
 80016b0:	200004ee 	.word	0x200004ee
 80016b4:	200000e8 	.word	0x200000e8
 80016b8:	200004ed 	.word	0x200004ed

080016bc <DrawLine>:
/* draw a line
 * start point (X0, Y0)
 * end point (X1, Y1)
 */
void DrawLine(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80016bc:	b590      	push	{r4, r7, lr}
 80016be:	b089      	sub	sp, #36	; 0x24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4604      	mov	r4, r0
 80016c4:	4608      	mov	r0, r1
 80016c6:	4611      	mov	r1, r2
 80016c8:	461a      	mov	r2, r3
 80016ca:	4623      	mov	r3, r4
 80016cc:	71fb      	strb	r3, [r7, #7]
 80016ce:	4603      	mov	r3, r0
 80016d0:	71bb      	strb	r3, [r7, #6]
 80016d2:	460b      	mov	r3, r1
 80016d4:	717b      	strb	r3, [r7, #5]
 80016d6:	4613      	mov	r3, r2
 80016d8:	713b      	strb	r3, [r7, #4]
  int dx = (x1 >= x0) ? x1 - x0 : x0 - x1;
 80016da:	797a      	ldrb	r2, [r7, #5]
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d303      	bcc.n	80016ea <DrawLine+0x2e>
 80016e2:	797a      	ldrb	r2, [r7, #5]
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	e002      	b.n	80016f0 <DrawLine+0x34>
 80016ea:	79fa      	ldrb	r2, [r7, #7]
 80016ec:	797b      	ldrb	r3, [r7, #5]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	61bb      	str	r3, [r7, #24]
  int dy = (y1 >= y0) ? y1 - y0 : y0 - y1;
 80016f2:	793a      	ldrb	r2, [r7, #4]
 80016f4:	79bb      	ldrb	r3, [r7, #6]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d303      	bcc.n	8001702 <DrawLine+0x46>
 80016fa:	793a      	ldrb	r2, [r7, #4]
 80016fc:	79bb      	ldrb	r3, [r7, #6]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	e002      	b.n	8001708 <DrawLine+0x4c>
 8001702:	79ba      	ldrb	r2, [r7, #6]
 8001704:	793b      	ldrb	r3, [r7, #4]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	617b      	str	r3, [r7, #20]
  int sx = (x0 < x1) ? 1 : -1;
 800170a:	79fa      	ldrb	r2, [r7, #7]
 800170c:	797b      	ldrb	r3, [r7, #5]
 800170e:	429a      	cmp	r2, r3
 8001710:	d201      	bcs.n	8001716 <DrawLine+0x5a>
 8001712:	2301      	movs	r3, #1
 8001714:	e001      	b.n	800171a <DrawLine+0x5e>
 8001716:	f04f 33ff 	mov.w	r3, #4294967295
 800171a:	613b      	str	r3, [r7, #16]
  int sy = (y0 < y1) ? 1 : -1;
 800171c:	79ba      	ldrb	r2, [r7, #6]
 800171e:	793b      	ldrb	r3, [r7, #4]
 8001720:	429a      	cmp	r2, r3
 8001722:	d201      	bcs.n	8001728 <DrawLine+0x6c>
 8001724:	2301      	movs	r3, #1
 8001726:	e001      	b.n	800172c <DrawLine+0x70>
 8001728:	f04f 33ff 	mov.w	r3, #4294967295
 800172c:	60fb      	str	r3, [r7, #12]
  int err = dx - dy;
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	61fb      	str	r3, [r7, #28]

  for (;;)
  {
    SetPixel(x0, y0);
 8001736:	79ba      	ldrb	r2, [r7, #6]
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ff53 	bl	80015e8 <SetPixel>
    if (x0 == x1 && y0 == y1) break;
 8001742:	79fa      	ldrb	r2, [r7, #7]
 8001744:	797b      	ldrb	r3, [r7, #5]
 8001746:	429a      	cmp	r2, r3
 8001748:	d103      	bne.n	8001752 <DrawLine+0x96>
 800174a:	79ba      	ldrb	r2, [r7, #6]
 800174c:	793b      	ldrb	r3, [r7, #4]
 800174e:	429a      	cmp	r2, r3
 8001750:	d01e      	beq.n	8001790 <DrawLine+0xd4>
    int e2 = err + err;
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	60bb      	str	r3, [r7, #8]
    if (e2 > -dy)
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	425b      	negs	r3, r3
 800175c:	68ba      	ldr	r2, [r7, #8]
 800175e:	429a      	cmp	r2, r3
 8001760:	dd08      	ble.n	8001774 <DrawLine+0xb8>
    {
      err -= dy;
 8001762:	69fa      	ldr	r2, [r7, #28]
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	61fb      	str	r3, [r7, #28]
      x0 += sx;
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	b2da      	uxtb	r2, r3
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	4413      	add	r3, r2
 8001772:	71fb      	strb	r3, [r7, #7]
    }
    if (e2 < dx)
 8001774:	68ba      	ldr	r2, [r7, #8]
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	429a      	cmp	r2, r3
 800177a:	dadc      	bge.n	8001736 <DrawLine+0x7a>
    {
      err += dx;
 800177c:	69fa      	ldr	r2, [r7, #28]
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	4413      	add	r3, r2
 8001782:	61fb      	str	r3, [r7, #28]
      y0 += sy;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	b2da      	uxtb	r2, r3
 8001788:	79bb      	ldrb	r3, [r7, #6]
 800178a:	4413      	add	r3, r2
 800178c:	71bb      	strb	r3, [r7, #6]
  {
 800178e:	e7d2      	b.n	8001736 <DrawLine+0x7a>
    if (x0 == x1 && y0 == y1) break;
 8001790:	bf00      	nop
    }
  }
}
 8001792:	bf00      	nop
 8001794:	3724      	adds	r7, #36	; 0x24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd90      	pop	{r4, r7, pc}
	...

0800179c <DrawRectangle>:
 * start point (x,y)
 * w -> width
 * h -> height
 */
void DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h)
{
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4604      	mov	r4, r0
 80017a4:	4608      	mov	r0, r1
 80017a6:	4611      	mov	r1, r2
 80017a8:	461a      	mov	r2, r3
 80017aa:	4623      	mov	r3, r4
 80017ac:	80fb      	strh	r3, [r7, #6]
 80017ae:	4603      	mov	r3, r0
 80017b0:	80bb      	strh	r3, [r7, #4]
 80017b2:	460b      	mov	r3, r1
 80017b4:	807b      	strh	r3, [r7, #2]
 80017b6:	4613      	mov	r3, r2
 80017b8:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
		x >= numCols ||
 80017ba:	4b3b      	ldr	r3, [pc, #236]	; (80018a8 <DrawRectangle+0x10c>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	b29b      	uxth	r3, r3
	if (
 80017c0:	88fa      	ldrh	r2, [r7, #6]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d26b      	bcs.n	800189e <DrawRectangle+0x102>
		y >= numRows
 80017c6:	4b39      	ldr	r3, [pc, #228]	; (80018ac <DrawRectangle+0x110>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	b29b      	uxth	r3, r3
		x >= numCols ||
 80017cc:	88ba      	ldrh	r2, [r7, #4]
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d265      	bcs.n	800189e <DrawRectangle+0x102>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= numCols) {
 80017d2:	88fa      	ldrh	r2, [r7, #6]
 80017d4:	887b      	ldrh	r3, [r7, #2]
 80017d6:	4413      	add	r3, r2
 80017d8:	4a33      	ldr	r2, [pc, #204]	; (80018a8 <DrawRectangle+0x10c>)
 80017da:	7812      	ldrb	r2, [r2, #0]
 80017dc:	4293      	cmp	r3, r2
 80017de:	db05      	blt.n	80017ec <DrawRectangle+0x50>
		w = numCols - x;
 80017e0:	4b31      	ldr	r3, [pc, #196]	; (80018a8 <DrawRectangle+0x10c>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	88fb      	ldrh	r3, [r7, #6]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= numRows) {
 80017ec:	88ba      	ldrh	r2, [r7, #4]
 80017ee:	883b      	ldrh	r3, [r7, #0]
 80017f0:	4413      	add	r3, r2
 80017f2:	4a2e      	ldr	r2, [pc, #184]	; (80018ac <DrawRectangle+0x110>)
 80017f4:	7812      	ldrb	r2, [r2, #0]
 80017f6:	4293      	cmp	r3, r2
 80017f8:	db05      	blt.n	8001806 <DrawRectangle+0x6a>
		h = numRows - y;
 80017fa:	4b2c      	ldr	r3, [pc, #176]	; (80018ac <DrawRectangle+0x110>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	b29a      	uxth	r2, r3
 8001800:	88bb      	ldrh	r3, [r7, #4]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	803b      	strh	r3, [r7, #0]
	}

	/* Draw 4 lines */
	DrawLine(x, y, x + w, y);         /* Top line */
 8001806:	88fb      	ldrh	r3, [r7, #6]
 8001808:	b2d8      	uxtb	r0, r3
 800180a:	88bb      	ldrh	r3, [r7, #4]
 800180c:	b2d9      	uxtb	r1, r3
 800180e:	88fb      	ldrh	r3, [r7, #6]
 8001810:	b2da      	uxtb	r2, r3
 8001812:	887b      	ldrh	r3, [r7, #2]
 8001814:	b2db      	uxtb	r3, r3
 8001816:	4413      	add	r3, r2
 8001818:	b2da      	uxtb	r2, r3
 800181a:	88bb      	ldrh	r3, [r7, #4]
 800181c:	b2db      	uxtb	r3, r3
 800181e:	f7ff ff4d 	bl	80016bc <DrawLine>
	DrawLine(x, y + h, x + w, y + h); /* Bottom line */
 8001822:	88fb      	ldrh	r3, [r7, #6]
 8001824:	b2d8      	uxtb	r0, r3
 8001826:	88bb      	ldrh	r3, [r7, #4]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	883b      	ldrh	r3, [r7, #0]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	4413      	add	r3, r2
 8001830:	b2d9      	uxtb	r1, r3
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	b2da      	uxtb	r2, r3
 8001836:	887b      	ldrh	r3, [r7, #2]
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4413      	add	r3, r2
 800183c:	b2dc      	uxtb	r4, r3
 800183e:	88bb      	ldrh	r3, [r7, #4]
 8001840:	b2da      	uxtb	r2, r3
 8001842:	883b      	ldrh	r3, [r7, #0]
 8001844:	b2db      	uxtb	r3, r3
 8001846:	4413      	add	r3, r2
 8001848:	b2db      	uxtb	r3, r3
 800184a:	4622      	mov	r2, r4
 800184c:	f7ff ff36 	bl	80016bc <DrawLine>
	DrawLine(x, y, x, y + h);         /* Left line */
 8001850:	88fb      	ldrh	r3, [r7, #6]
 8001852:	b2d8      	uxtb	r0, r3
 8001854:	88bb      	ldrh	r3, [r7, #4]
 8001856:	b2d9      	uxtb	r1, r3
 8001858:	88fb      	ldrh	r3, [r7, #6]
 800185a:	b2dc      	uxtb	r4, r3
 800185c:	88bb      	ldrh	r3, [r7, #4]
 800185e:	b2da      	uxtb	r2, r3
 8001860:	883b      	ldrh	r3, [r7, #0]
 8001862:	b2db      	uxtb	r3, r3
 8001864:	4413      	add	r3, r2
 8001866:	b2db      	uxtb	r3, r3
 8001868:	4622      	mov	r2, r4
 800186a:	f7ff ff27 	bl	80016bc <DrawLine>
	DrawLine(x + w, y, x + w, y + h); /* Right line */
 800186e:	88fb      	ldrh	r3, [r7, #6]
 8001870:	b2da      	uxtb	r2, r3
 8001872:	887b      	ldrh	r3, [r7, #2]
 8001874:	b2db      	uxtb	r3, r3
 8001876:	4413      	add	r3, r2
 8001878:	b2d8      	uxtb	r0, r3
 800187a:	88bb      	ldrh	r3, [r7, #4]
 800187c:	b2d9      	uxtb	r1, r3
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	b2da      	uxtb	r2, r3
 8001882:	887b      	ldrh	r3, [r7, #2]
 8001884:	b2db      	uxtb	r3, r3
 8001886:	4413      	add	r3, r2
 8001888:	b2dc      	uxtb	r4, r3
 800188a:	88bb      	ldrh	r3, [r7, #4]
 800188c:	b2da      	uxtb	r2, r3
 800188e:	883b      	ldrh	r3, [r7, #0]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	4413      	add	r3, r2
 8001894:	b2db      	uxtb	r3, r3
 8001896:	4622      	mov	r2, r4
 8001898:	f7ff ff10 	bl	80016bc <DrawLine>
 800189c:	e000      	b.n	80018a0 <DrawRectangle+0x104>
		return;
 800189e:	bf00      	nop
}
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd90      	pop	{r4, r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000001 	.word	0x20000001
 80018ac:	20000000 	.word	0x20000000

080018b0 <DrawFilledRectangle>:
 * Start point (x,y)
 * w -> width
 * h -> height
 */
void DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h)
{
 80018b0:	b590      	push	{r4, r7, lr}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4604      	mov	r4, r0
 80018b8:	4608      	mov	r0, r1
 80018ba:	4611      	mov	r1, r2
 80018bc:	461a      	mov	r2, r3
 80018be:	4623      	mov	r3, r4
 80018c0:	80fb      	strh	r3, [r7, #6]
 80018c2:	4603      	mov	r3, r0
 80018c4:	80bb      	strh	r3, [r7, #4]
 80018c6:	460b      	mov	r3, r1
 80018c8:	807b      	strh	r3, [r7, #2]
 80018ca:	4613      	mov	r3, r2
 80018cc:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
		x >= numCols ||
 80018ce:	4b25      	ldr	r3, [pc, #148]	; (8001964 <DrawFilledRectangle+0xb4>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b29b      	uxth	r3, r3
	if (
 80018d4:	88fa      	ldrh	r2, [r7, #6]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d240      	bcs.n	800195c <DrawFilledRectangle+0xac>
		y >= numRows
 80018da:	4b23      	ldr	r3, [pc, #140]	; (8001968 <DrawFilledRectangle+0xb8>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	b29b      	uxth	r3, r3
		x >= numCols ||
 80018e0:	88ba      	ldrh	r2, [r7, #4]
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d23a      	bcs.n	800195c <DrawFilledRectangle+0xac>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= numCols) {
 80018e6:	88fa      	ldrh	r2, [r7, #6]
 80018e8:	887b      	ldrh	r3, [r7, #2]
 80018ea:	4413      	add	r3, r2
 80018ec:	4a1d      	ldr	r2, [pc, #116]	; (8001964 <DrawFilledRectangle+0xb4>)
 80018ee:	7812      	ldrb	r2, [r2, #0]
 80018f0:	4293      	cmp	r3, r2
 80018f2:	db05      	blt.n	8001900 <DrawFilledRectangle+0x50>
		w = numCols - x;
 80018f4:	4b1b      	ldr	r3, [pc, #108]	; (8001964 <DrawFilledRectangle+0xb4>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	88fb      	ldrh	r3, [r7, #6]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= numRows) {
 8001900:	88ba      	ldrh	r2, [r7, #4]
 8001902:	883b      	ldrh	r3, [r7, #0]
 8001904:	4413      	add	r3, r2
 8001906:	4a18      	ldr	r2, [pc, #96]	; (8001968 <DrawFilledRectangle+0xb8>)
 8001908:	7812      	ldrb	r2, [r2, #0]
 800190a:	4293      	cmp	r3, r2
 800190c:	db05      	blt.n	800191a <DrawFilledRectangle+0x6a>
		h = numRows - y;
 800190e:	4b16      	ldr	r3, [pc, #88]	; (8001968 <DrawFilledRectangle+0xb8>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	b29a      	uxth	r2, r3
 8001914:	88bb      	ldrh	r3, [r7, #4]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 800191a:	2300      	movs	r3, #0
 800191c:	73fb      	strb	r3, [r7, #15]
 800191e:	e017      	b.n	8001950 <DrawFilledRectangle+0xa0>
		/* Draw lines */
		DrawLine(x, y + i, x + w, y + i);
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	b2d8      	uxtb	r0, r3
 8001924:	88bb      	ldrh	r3, [r7, #4]
 8001926:	b2da      	uxtb	r2, r3
 8001928:	7bfb      	ldrb	r3, [r7, #15]
 800192a:	4413      	add	r3, r2
 800192c:	b2d9      	uxtb	r1, r3
 800192e:	88fb      	ldrh	r3, [r7, #6]
 8001930:	b2da      	uxtb	r2, r3
 8001932:	887b      	ldrh	r3, [r7, #2]
 8001934:	b2db      	uxtb	r3, r3
 8001936:	4413      	add	r3, r2
 8001938:	b2dc      	uxtb	r4, r3
 800193a:	88bb      	ldrh	r3, [r7, #4]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	4413      	add	r3, r2
 8001942:	b2db      	uxtb	r3, r3
 8001944:	4622      	mov	r2, r4
 8001946:	f7ff feb9 	bl	80016bc <DrawLine>
	for (i = 0; i <= h; i++) {
 800194a:	7bfb      	ldrb	r3, [r7, #15]
 800194c:	3301      	adds	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	7bfb      	ldrb	r3, [r7, #15]
 8001952:	b29b      	uxth	r3, r3
 8001954:	883a      	ldrh	r2, [r7, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	d2e2      	bcs.n	8001920 <DrawFilledRectangle+0x70>
 800195a:	e000      	b.n	800195e <DrawFilledRectangle+0xae>
		return;
 800195c:	bf00      	nop
	}
}
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	bd90      	pop	{r4, r7, pc}
 8001964:	20000001 	.word	0x20000001
 8001968:	20000000 	.word	0x20000000

0800196c <delay_init>:
//#include "stm32f1xx.h"



void delay_init ()
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(_TIMER);
 8001970:	4802      	ldr	r0, [pc, #8]	; (800197c <delay_init+0x10>)
 8001972:	f004 fa57 	bl	8005e24 <HAL_TIM_Base_Start>
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000624 	.word	0x20000624

08001980 <delay_us>:

void delay_us (uint16_t delay)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(_TIMER, 0);  // reset the counter
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <delay_us+0x30>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2200      	movs	r2, #0
 8001990:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(_TIMER))<delay);  // wait for the delay to complete
 8001992:	bf00      	nop
 8001994:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <delay_us+0x30>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800199a:	88fb      	ldrh	r3, [r7, #6]
 800199c:	429a      	cmp	r2, r3
 800199e:	d3f9      	bcc.n	8001994 <delay_us+0x14>
}
 80019a0:	bf00      	nop
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	20000624 	.word	0x20000624

080019b4 <encoder_init>:
extern dc_motor DC_motor;
extern filament_cutter FC_struct;
extern cursor_position cursor_pos;

void encoder_init(GPIO_TypeDef* GPIO_BTN_PORT, uint16_t Button_Pin, uint32_t debounce_time)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	460b      	mov	r3, r1
 80019be:	607a      	str	r2, [r7, #4]
 80019c0:	817b      	strh	r3, [r7, #10]
	enc_btn.PORT = GPIO_BTN_PORT;
 80019c2:	4a13      	ldr	r2, [pc, #76]	; (8001a10 <encoder_init+0x5c>)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6013      	str	r3, [r2, #0]
	enc_btn.PIN = Button_Pin;
 80019c8:	4a11      	ldr	r2, [pc, #68]	; (8001a10 <encoder_init+0x5c>)
 80019ca:	897b      	ldrh	r3, [r7, #10]
 80019cc:	8093      	strh	r3, [r2, #4]
	enc_btn.debounce_time = debounce_time;
 80019ce:	4a10      	ldr	r2, [pc, #64]	; (8001a10 <encoder_init+0x5c>)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	60d3      	str	r3, [r2, #12]
	enc_btn.BTN_state = DEFA;
 80019d4:	4b0e      	ldr	r3, [pc, #56]	; (8001a10 <encoder_init+0x5c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	741a      	strb	r2, [r3, #16]
	enc_btn.last_tick = 0;
 80019da:	4b0d      	ldr	r3, [pc, #52]	; (8001a10 <encoder_init+0x5c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	609a      	str	r2, [r3, #8]
	enc_btn.prev_enc_value = 0;
 80019e0:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <encoder_init+0x5c>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	745a      	strb	r2, [r3, #17]

	ENC_Button_RegisterPressCallback(&ENC_Button_PressedTask);
 80019e6:	480b      	ldr	r0, [pc, #44]	; (8001a14 <encoder_init+0x60>)
 80019e8:	f000 f824 	bl	8001a34 <ENC_Button_RegisterPressCallback>

	__HAL_TIM_SET_AUTORELOAD(_ENC_TIMER, 601);
 80019ec:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <encoder_init+0x64>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f240 2259 	movw	r2, #601	; 0x259
 80019f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80019f6:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <encoder_init+0x64>)
 80019f8:	f240 2259 	movw	r2, #601	; 0x259
 80019fc:	60da      	str	r2, [r3, #12]
	HAL_TIM_Encoder_Start(_ENC_TIMER, TIM_CHANNEL_ALL);
 80019fe:	213c      	movs	r1, #60	; 0x3c
 8001a00:	4805      	ldr	r0, [pc, #20]	; (8001a18 <encoder_init+0x64>)
 8001a02:	f004 fd63 	bl	80064cc <HAL_TIM_Encoder_Start>
}
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	200004f4 	.word	0x200004f4
 8001a14:	08001b41 	.word	0x08001b41
 8001a18:	200005d8 	.word	0x200005d8

08001a1c <enc_get_counter>:


uint32_t enc_get_counter()
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(_ENC_TIMER);
 8001a20:	4b03      	ldr	r3, [pc, #12]	; (8001a30 <enc_get_counter+0x14>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	200005d8 	.word	0x200005d8

08001a34 <ENC_Button_RegisterPressCallback>:


void ENC_Button_RegisterPressCallback(void *callback)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
	enc_btn.ButtonPressed = callback;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4a04      	ldr	r2, [pc, #16]	; (8001a50 <ENC_Button_RegisterPressCallback+0x1c>)
 8001a40:	6153      	str	r3, [r2, #20]

}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	200004f4 	.word	0x200004f4

08001a54 <ENC_Button_DebounceRoutine>:


void ENC_Button_DebounceRoutine(cursor_position* cur_postion)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	if((HAL_GetTick() - enc_btn.last_tick) > enc_btn.debounce_time)
 8001a5c:	f002 f99c 	bl	8003d98 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <ENC_Button_DebounceRoutine+0x50>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	1ad2      	subs	r2, r2, r3
 8001a68:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <ENC_Button_DebounceRoutine+0x50>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d915      	bls.n	8001a9c <ENC_Button_DebounceRoutine+0x48>
	{
		if(HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin) == GPIO_PIN_RESET)
 8001a70:	2140      	movs	r1, #64	; 0x40
 8001a72:	480d      	ldr	r0, [pc, #52]	; (8001aa8 <ENC_Button_DebounceRoutine+0x54>)
 8001a74:	f002 fc4c 	bl	8004310 <HAL_GPIO_ReadPin>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10b      	bne.n	8001a96 <ENC_Button_DebounceRoutine+0x42>
		{
			enc_btn.BTN_state = PRESSED;
 8001a7e:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <ENC_Button_DebounceRoutine+0x50>)
 8001a80:	2202      	movs	r2, #2
 8001a82:	741a      	strb	r2, [r3, #16]
			if(enc_btn.ButtonPressed != NULL)
 8001a84:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <ENC_Button_DebounceRoutine+0x50>)
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d007      	beq.n	8001a9c <ENC_Button_DebounceRoutine+0x48>
			{
				enc_btn.ButtonPressed(cur_postion);
 8001a8c:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <ENC_Button_DebounceRoutine+0x50>)
 8001a8e:	695b      	ldr	r3, [r3, #20]
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	4798      	blx	r3
			enc_btn.BTN_state = DEFA;
		}

	}

}
 8001a94:	e002      	b.n	8001a9c <ENC_Button_DebounceRoutine+0x48>
			enc_btn.BTN_state = DEFA;
 8001a96:	4b03      	ldr	r3, [pc, #12]	; (8001aa4 <ENC_Button_DebounceRoutine+0x50>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	741a      	strb	r2, [r3, #16]
}
 8001a9c:	bf00      	nop
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	200004f4 	.word	0x200004f4
 8001aa8:	48000400 	.word	0x48000400

08001aac <ENC_Button_IdleRoutine>:


void ENC_Button_IdleRoutine()
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin) == GPIO_PIN_RESET)
 8001ab0:	2140      	movs	r1, #64	; 0x40
 8001ab2:	4808      	ldr	r0, [pc, #32]	; (8001ad4 <ENC_Button_IdleRoutine+0x28>)
 8001ab4:	f002 fc2c 	bl	8004310 <HAL_GPIO_ReadPin>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d107      	bne.n	8001ace <ENC_Button_IdleRoutine+0x22>
	{
		enc_btn.last_tick = HAL_GetTick();
 8001abe:	f002 f96b 	bl	8003d98 <HAL_GetTick>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	4a04      	ldr	r2, [pc, #16]	; (8001ad8 <ENC_Button_IdleRoutine+0x2c>)
 8001ac6:	6093      	str	r3, [r2, #8]
		enc_btn.BTN_state = DEBOUNCE;
 8001ac8:	4b03      	ldr	r3, [pc, #12]	; (8001ad8 <ENC_Button_IdleRoutine+0x2c>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	741a      	strb	r2, [r3, #16]
	}
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	48000400 	.word	0x48000400
 8001ad8:	200004f4 	.word	0x200004f4

08001adc <ENC_Button_PressedRoutine>:


void ENC_Button_PressedRoutine()
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin) == GPIO_PIN_SET)
 8001ae0:	2140      	movs	r1, #64	; 0x40
 8001ae2:	4805      	ldr	r0, [pc, #20]	; (8001af8 <ENC_Button_PressedRoutine+0x1c>)
 8001ae4:	f002 fc14 	bl	8004310 <HAL_GPIO_ReadPin>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d102      	bne.n	8001af4 <ENC_Button_PressedRoutine+0x18>
	{
		enc_btn.BTN_state = DEFA;
 8001aee:	4b03      	ldr	r3, [pc, #12]	; (8001afc <ENC_Button_PressedRoutine+0x20>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	741a      	strb	r2, [r3, #16]
	}
}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	48000400 	.word	0x48000400
 8001afc:	200004f4 	.word	0x200004f4

08001b00 <ENC_Button_Action>:


void ENC_Button_Action(cursor_position* cur_postion)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	switch(enc_btn.BTN_state)
 8001b08:	4b0c      	ldr	r3, [pc, #48]	; (8001b3c <ENC_Button_Action+0x3c>)
 8001b0a:	7c1b      	ldrb	r3, [r3, #16]
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d00d      	beq.n	8001b2c <ENC_Button_Action+0x2c>
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	dc0e      	bgt.n	8001b32 <ENC_Button_Action+0x32>
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d002      	beq.n	8001b1e <ENC_Button_Action+0x1e>
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d003      	beq.n	8001b24 <ENC_Button_Action+0x24>
		break;
	case PRESSED:
		ENC_Button_PressedRoutine();
		break;
	}
}
 8001b1c:	e009      	b.n	8001b32 <ENC_Button_Action+0x32>
		ENC_Button_IdleRoutine();
 8001b1e:	f7ff ffc5 	bl	8001aac <ENC_Button_IdleRoutine>
		break;
 8001b22:	e006      	b.n	8001b32 <ENC_Button_Action+0x32>
		ENC_Button_DebounceRoutine(cur_postion);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f7ff ff95 	bl	8001a54 <ENC_Button_DebounceRoutine>
		break;
 8001b2a:	e002      	b.n	8001b32 <ENC_Button_Action+0x32>
		ENC_Button_PressedRoutine();
 8001b2c:	f7ff ffd6 	bl	8001adc <ENC_Button_PressedRoutine>
		break;
 8001b30:	bf00      	nop
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	200004f4 	.word	0x200004f4

08001b40 <ENC_Button_PressedTask>:



//void ENC_Button_PressedTask(encoder_button* enc_btn, cursor_position* cursor_pos)
void ENC_Button_PressedTask(cursor_position* cursor_pos)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	if(cursor_pos->current_layer == FIRST_LAYER)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	799b      	ldrb	r3, [r3, #6]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d148      	bne.n	8001be2 <ENC_Button_PressedTask+0xa2>
	{
		if(cursor_pos->FL_position == SETTINGS)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b04      	cmp	r3, #4
 8001b56:	d10b      	bne.n	8001b70 <ENC_Button_PressedTask+0x30>
		{
			clear_screen();
 8001b58:	f000 ff00 	bl	800295c <clear_screen>
			settings_screen();
 8001b5c:	f000 ff36 	bl	80029cc <settings_screen>
			cursor_pos->current_layer = SECOND_LAYER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	719a      	strb	r2, [r3, #6]
			__HAL_TIM_SET_COUNTER(_ENC_TIMER, 0);
 8001b66:	4b92      	ldr	r3, [pc, #584]	; (8001db0 <ENC_Button_PressedTask+0x270>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	625a      	str	r2, [r3, #36]	; 0x24


	}


}
 8001b6e:	e11a      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->FL_position == START)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d110      	bne.n	8001b9a <ENC_Button_PressedTask+0x5a>
			FC_struct.parameters.ACTIVE_START_FLAG = 1;
 8001b78:	4b8e      	ldr	r3, [pc, #568]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	779a      	strb	r2, [r3, #30]
			FC_struct.mode = EXTRUDE;
 8001b7e:	4b8d      	ldr	r3, [pc, #564]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001b80:	2201      	movs	r2, #1
 8001b82:	701a      	strb	r2, [r3, #0]
			cursor_pos->FL_position = ACTIVE_START;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2202      	movs	r2, #2
 8001b88:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(_ENC_TIMER, 0);
 8001b8a:	4b89      	ldr	r3, [pc, #548]	; (8001db0 <ENC_Button_PressedTask+0x270>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	625a      	str	r2, [r3, #36]	; 0x24
			FC_struct.parameters.current_qty = 0;
 8001b92:	4b88      	ldr	r3, [pc, #544]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	769a      	strb	r2, [r3, #26]
}
 8001b98:	e105      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->FL_position == STOP)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b03      	cmp	r3, #3
 8001ba0:	f040 8101 	bne.w	8001da6 <ENC_Button_PressedTask+0x266>
			stepper_stop(&extruder);
 8001ba4:	4884      	ldr	r0, [pc, #528]	; (8001db8 <ENC_Button_PressedTask+0x278>)
 8001ba6:	f001 f9b1 	bl	8002f0c <stepper_stop>
			DC_stop(&DC_motor);
 8001baa:	4884      	ldr	r0, [pc, #528]	; (8001dbc <ENC_Button_PressedTask+0x27c>)
 8001bac:	f7ff fa83 	bl	80010b6 <DC_stop>
			EXTRUDE_PROCESS_FLAG = 0;
 8001bb0:	4b83      	ldr	r3, [pc, #524]	; (8001dc0 <ENC_Button_PressedTask+0x280>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	701a      	strb	r2, [r3, #0]
			CUTTING_PROCESS_FLAG = 0;
 8001bb6:	4b83      	ldr	r3, [pc, #524]	; (8001dc4 <ENC_Button_PressedTask+0x284>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]
			FC_struct.parameters.ACTIVE_START_FLAG = 0;
 8001bbc:	4b7d      	ldr	r3, [pc, #500]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	779a      	strb	r2, [r3, #30]
			FC_struct.parameters.target_qty = FC_struct.parameters.current_qty;
 8001bc2:	4b7c      	ldr	r3, [pc, #496]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001bc4:	7e9b      	ldrb	r3, [r3, #26]
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	4b7a      	ldr	r3, [pc, #488]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001bca:	76da      	strb	r2, [r3, #27]
			FC_struct.mode = STANDBY;
 8001bcc:	4b79      	ldr	r3, [pc, #484]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(_ENC_TIMER, 0);
 8001bd2:	4b77      	ldr	r3, [pc, #476]	; (8001db0 <ENC_Button_PressedTask+0x270>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	625a      	str	r2, [r3, #36]	; 0x24
			cursor_pos->FL_position = DEFAULT;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	701a      	strb	r2, [r3, #0]
}
 8001be0:	e0e1      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
	else if(cursor_pos->current_layer == SECOND_LAYER)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	799b      	ldrb	r3, [r3, #6]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d151      	bne.n	8001c8e <ENC_Button_PressedTask+0x14e>
		if(cursor_pos->SL_position == BACK)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	789b      	ldrb	r3, [r3, #2]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d106      	bne.n	8001c00 <ENC_Button_PressedTask+0xc0>
			cursor_pos->current_layer = FIRST_LAYER;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	719a      	strb	r2, [r3, #6]
			cursor_pos->FL_position = DEFAULT;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	701a      	strb	r2, [r3, #0]
}
 8001bfe:	e0d2      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->SL_position == FIL_DIA)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	789b      	ldrb	r3, [r3, #2]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d10a      	bne.n	8001c1e <ENC_Button_PressedTask+0xde>
			cursor_pos->current_layer = THIRD_LAYER;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	719a      	strb	r2, [r3, #6]
			cursor_pos->TL_position = DIAMETER_175;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	711a      	strb	r2, [r3, #4]
			clear_screen();
 8001c14:	f000 fea2 	bl	800295c <clear_screen>
			diameter_screen();
 8001c18:	f000 ff00 	bl	8002a1c <diameter_screen>
}
 8001c1c:	e0c3      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->SL_position == FIL_DEN)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	789b      	ldrb	r3, [r3, #2]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d10a      	bne.n	8001c3c <ENC_Button_PressedTask+0xfc>
			cursor_pos->current_layer = THIRD_LAYER;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2202      	movs	r2, #2
 8001c2a:	719a      	strb	r2, [r3, #6]
			cursor_pos->TL_position = DENSITY_PLA;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2202      	movs	r2, #2
 8001c30:	711a      	strb	r2, [r3, #4]
			clear_screen();
 8001c32:	f000 fe93 	bl	800295c <clear_screen>
			density_screen();
 8001c36:	f000 ff1f 	bl	8002a78 <density_screen>
}
 8001c3a:	e0b4      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->SL_position == SAMPLE_WEIGHT)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	789b      	ldrb	r3, [r3, #2]
 8001c40:	2b03      	cmp	r3, #3
 8001c42:	d10f      	bne.n	8001c64 <ENC_Button_PressedTask+0x124>
			__HAL_TIM_SET_COUNTER(_ENC_TIMER, FC_struct.parameters.target_weight);
 8001c44:	4b5b      	ldr	r3, [pc, #364]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001c46:	899a      	ldrh	r2, [r3, #12]
 8001c48:	4b59      	ldr	r3, [pc, #356]	; (8001db0 <ENC_Button_PressedTask+0x270>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	625a      	str	r2, [r3, #36]	; 0x24
			cursor_pos->current_layer = THIRD_LAYER;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2202      	movs	r2, #2
 8001c52:	719a      	strb	r2, [r3, #6]
			cursor_pos->TL_position = WEIGHT;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2205      	movs	r2, #5
 8001c58:	711a      	strb	r2, [r3, #4]
			clear_screen();
 8001c5a:	f000 fe7f 	bl	800295c <clear_screen>
			weight_screen();
 8001c5e:	f000 ffb5 	bl	8002bcc <weight_screen>
}
 8001c62:	e0a0      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->SL_position == QUANTITY)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	789b      	ldrb	r3, [r3, #2]
 8001c68:	2b04      	cmp	r3, #4
 8001c6a:	f040 809c 	bne.w	8001da6 <ENC_Button_PressedTask+0x266>
			__HAL_TIM_SET_COUNTER(_ENC_TIMER, FC_struct.parameters.target_qty);
 8001c6e:	4b51      	ldr	r3, [pc, #324]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001c70:	7eda      	ldrb	r2, [r3, #27]
 8001c72:	4b4f      	ldr	r3, [pc, #316]	; (8001db0 <ENC_Button_PressedTask+0x270>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	625a      	str	r2, [r3, #36]	; 0x24
			cursor_pos->current_layer = THIRD_LAYER;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2202      	movs	r2, #2
 8001c7c:	719a      	strb	r2, [r3, #6]
			cursor_pos->TL_position = QTY;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2206      	movs	r2, #6
 8001c82:	711a      	strb	r2, [r3, #4]
			clear_screen();
 8001c84:	f000 fe6a 	bl	800295c <clear_screen>
			quantity_screen();
 8001c88:	f001 f8ee 	bl	8002e68 <quantity_screen>
}
 8001c8c:	e08b      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
	else if(cursor_pos->current_layer == THIRD_LAYER)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	799b      	ldrb	r3, [r3, #6]
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	f040 8087 	bne.w	8001da6 <ENC_Button_PressedTask+0x266>
		if(cursor_pos->TL_position == DIAMETER_175)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	791b      	ldrb	r3, [r3, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d10d      	bne.n	8001cbc <ENC_Button_PressedTask+0x17c>
			cursor_pos->current_layer = SECOND_LAYER;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	719a      	strb	r2, [r3, #6]
			cursor_pos->SL_position = FIL_DIA;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	709a      	strb	r2, [r3, #2]
			FC_struct.parameters.filament_diameter = Filament_diameter_175;
 8001cac:	4b41      	ldr	r3, [pc, #260]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001cae:	4a46      	ldr	r2, [pc, #280]	; (8001dc8 <ENC_Button_PressedTask+0x288>)
 8001cb0:	609a      	str	r2, [r3, #8]
			clear_screen();
 8001cb2:	f000 fe53 	bl	800295c <clear_screen>
			settings_screen();
 8001cb6:	f000 fe89 	bl	80029cc <settings_screen>
}
 8001cba:	e074      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->TL_position == DIAMETER_285)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	791b      	ldrb	r3, [r3, #4]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d10d      	bne.n	8001ce0 <ENC_Button_PressedTask+0x1a0>
			cursor_pos->current_layer = SECOND_LAYER;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	719a      	strb	r2, [r3, #6]
			cursor_pos->SL_position = FIL_DIA;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	709a      	strb	r2, [r3, #2]
			FC_struct.parameters.filament_diameter = Filament_diameter_285;
 8001cd0:	4b38      	ldr	r3, [pc, #224]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001cd2:	4a3e      	ldr	r2, [pc, #248]	; (8001dcc <ENC_Button_PressedTask+0x28c>)
 8001cd4:	609a      	str	r2, [r3, #8]
			clear_screen();
 8001cd6:	f000 fe41 	bl	800295c <clear_screen>
			settings_screen();
 8001cda:	f000 fe77 	bl	80029cc <settings_screen>
}
 8001cde:	e062      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->TL_position == DENSITY_PLA)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	791b      	ldrb	r3, [r3, #4]
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d10d      	bne.n	8001d04 <ENC_Button_PressedTask+0x1c4>
			cursor_pos->current_layer = SECOND_LAYER;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	719a      	strb	r2, [r3, #6]
			cursor_pos->SL_position = FIL_DEN;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	709a      	strb	r2, [r3, #2]
			FC_struct.parameters.filament_density = Filament_density_PLA;
 8001cf4:	4b2f      	ldr	r3, [pc, #188]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001cf6:	4a36      	ldr	r2, [pc, #216]	; (8001dd0 <ENC_Button_PressedTask+0x290>)
 8001cf8:	605a      	str	r2, [r3, #4]
			clear_screen();
 8001cfa:	f000 fe2f 	bl	800295c <clear_screen>
			settings_screen();
 8001cfe:	f000 fe65 	bl	80029cc <settings_screen>
}
 8001d02:	e050      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->TL_position == DENSITY_ABS)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	791b      	ldrb	r3, [r3, #4]
 8001d08:	2b03      	cmp	r3, #3
 8001d0a:	d10d      	bne.n	8001d28 <ENC_Button_PressedTask+0x1e8>
			cursor_pos->current_layer = SECOND_LAYER;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	719a      	strb	r2, [r3, #6]
			cursor_pos->SL_position = FIL_DEN;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2202      	movs	r2, #2
 8001d16:	709a      	strb	r2, [r3, #2]
			FC_struct.parameters.filament_density = Filament_density_ABS;
 8001d18:	4b26      	ldr	r3, [pc, #152]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001d1a:	4a2e      	ldr	r2, [pc, #184]	; (8001dd4 <ENC_Button_PressedTask+0x294>)
 8001d1c:	605a      	str	r2, [r3, #4]
			clear_screen();
 8001d1e:	f000 fe1d 	bl	800295c <clear_screen>
			settings_screen();
 8001d22:	f000 fe53 	bl	80029cc <settings_screen>
}
 8001d26:	e03e      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->TL_position == DENSITY_PETG)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	791b      	ldrb	r3, [r3, #4]
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	d10d      	bne.n	8001d4c <ENC_Button_PressedTask+0x20c>
			cursor_pos->current_layer = SECOND_LAYER;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	719a      	strb	r2, [r3, #6]
			cursor_pos->TL_position = FIL_DEN;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2202      	movs	r2, #2
 8001d3a:	711a      	strb	r2, [r3, #4]
			FC_struct.parameters.filament_density = Filament_density_PETG;
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001d3e:	4a26      	ldr	r2, [pc, #152]	; (8001dd8 <ENC_Button_PressedTask+0x298>)
 8001d40:	605a      	str	r2, [r3, #4]
			clear_screen();
 8001d42:	f000 fe0b 	bl	800295c <clear_screen>
			settings_screen();
 8001d46:	f000 fe41 	bl	80029cc <settings_screen>
}
 8001d4a:	e02c      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->TL_position == WEIGHT)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	791b      	ldrb	r3, [r3, #4]
 8001d50:	2b05      	cmp	r3, #5
 8001d52:	d10e      	bne.n	8001d72 <ENC_Button_PressedTask+0x232>
			cursor_pos->current_layer = SECOND_LAYER;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	719a      	strb	r2, [r3, #6]
			cursor_pos->TL_position = SAMPLE_WEIGHT;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2203      	movs	r2, #3
 8001d5e:	711a      	strb	r2, [r3, #4]
			FC_struct.parameters.target_weight = FC_struct.parameters.temp_weight;
 8001d60:	4b14      	ldr	r3, [pc, #80]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001d62:	89da      	ldrh	r2, [r3, #14]
 8001d64:	4b13      	ldr	r3, [pc, #76]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001d66:	819a      	strh	r2, [r3, #12]
			clear_screen();
 8001d68:	f000 fdf8 	bl	800295c <clear_screen>
			settings_screen();
 8001d6c:	f000 fe2e 	bl	80029cc <settings_screen>
}
 8001d70:	e019      	b.n	8001da6 <ENC_Button_PressedTask+0x266>
		else if(cursor_pos->TL_position == QTY)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	791b      	ldrb	r3, [r3, #4]
 8001d76:	2b06      	cmp	r3, #6
 8001d78:	d115      	bne.n	8001da6 <ENC_Button_PressedTask+0x266>
			FC_struct.parameters.target_qty = FC_struct.parameters.temp_qty - 1;
 8001d7a:	4b0e      	ldr	r3, [pc, #56]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001d7c:	7f1b      	ldrb	r3, [r3, #28]
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001d84:	76da      	strb	r2, [r3, #27]
			FC_struct.parameters.current_qty = FC_struct.parameters.temp_qty - 1;
 8001d86:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001d88:	7f1b      	ldrb	r3, [r3, #28]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <ENC_Button_PressedTask+0x274>)
 8001d90:	769a      	strb	r2, [r3, #26]
			cursor_pos->current_layer = SECOND_LAYER;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2201      	movs	r2, #1
 8001d96:	719a      	strb	r2, [r3, #6]
			cursor_pos->TL_position = QUANTITY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2204      	movs	r2, #4
 8001d9c:	711a      	strb	r2, [r3, #4]
			clear_screen();
 8001d9e:	f000 fddd 	bl	800295c <clear_screen>
			settings_screen();
 8001da2:	f000 fe13 	bl	80029cc <settings_screen>
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	200005d8 	.word	0x200005d8
 8001db4:	2000052c 	.word	0x2000052c
 8001db8:	20000094 	.word	0x20000094
 8001dbc:	200000b8 	.word	0x200000b8
 8001dc0:	2000050c 	.word	0x2000050c
 8001dc4:	200000e6 	.word	0x200000e6
 8001dc8:	3fe00000 	.word	0x3fe00000
 8001dcc:	40366666 	.word	0x40366666
 8001dd0:	3f9eb852 	.word	0x3f9eb852
 8001dd4:	3f851eb8 	.word	0x3f851eb8
 8001dd8:	3f9d70a4 	.word	0x3f9d70a4

08001ddc <Filament_Cutter_Init>:
extern stepper_motor extruder;
extern dc_motor DC_motor;
extern cursor_position cursor_pos;

void Filament_Cutter_Init(stepper_motor *motor, dc_motor* dc_motor)
{
 8001ddc:	b4b0      	push	{r4, r5, r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
	FC_params.filament_density = Filament_density_PLA;
 8001de6:	4b1b      	ldr	r3, [pc, #108]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001de8:	4a1b      	ldr	r2, [pc, #108]	; (8001e58 <Filament_Cutter_Init+0x7c>)
 8001dea:	601a      	str	r2, [r3, #0]
	FC_params.filament_diameter = Filament_diameter_175;
 8001dec:	4b19      	ldr	r3, [pc, #100]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001dee:	4a1b      	ldr	r2, [pc, #108]	; (8001e5c <Filament_Cutter_Init+0x80>)
 8001df0:	605a      	str	r2, [r3, #4]
	FC_params.sample_quantities = 1;
 8001df2:	4b18      	ldr	r3, [pc, #96]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	731a      	strb	r2, [r3, #12]
	FC_params.target_weight = Sample_weight_5g;
 8001df8:	4b16      	ldr	r3, [pc, #88]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001dfa:	2205      	movs	r2, #5
 8001dfc:	811a      	strh	r2, [r3, #8]
	FC_params.current_length_cm = 0;
 8001dfe:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	611a      	str	r2, [r3, #16]
	FC_params.target_qty = 0;
 8001e06:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	75da      	strb	r2, [r3, #23]
	FC_params.current_qty = 0;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	759a      	strb	r2, [r3, #22]
	FC_params.ACTIVE_START_FLAG = 0;
 8001e12:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	769a      	strb	r2, [r3, #26]
	FC_params.temp_qty_increment = 1;
 8001e18:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	765a      	strb	r2, [r3, #25]
	FC_params.temp_qty = 1;
 8001e1e:	4b0d      	ldr	r3, [pc, #52]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	761a      	strb	r2, [r3, #24]


	FC_struct.motor = motor;
 8001e24:	4a0e      	ldr	r2, [pc, #56]	; (8001e60 <Filament_Cutter_Init+0x84>)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6253      	str	r3, [r2, #36]	; 0x24
	FC_struct.dc_motor = dc_motor;
 8001e2a:	4a0d      	ldr	r2, [pc, #52]	; (8001e60 <Filament_Cutter_Init+0x84>)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	6213      	str	r3, [r2, #32]
	FC_struct.mode = STANDBY;
 8001e30:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <Filament_Cutter_Init+0x84>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	701a      	strb	r2, [r3, #0]
	FC_struct.parameters = FC_params;
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <Filament_Cutter_Init+0x84>)
 8001e38:	4a06      	ldr	r2, [pc, #24]	; (8001e54 <Filament_Cutter_Init+0x78>)
 8001e3a:	1d1c      	adds	r4, r3, #4
 8001e3c:	4615      	mov	r5, r2
 8001e3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e42:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bcb0      	pop	{r4, r5, r7}
 8001e52:	4770      	bx	lr
 8001e54:	20000510 	.word	0x20000510
 8001e58:	3f9eb852 	.word	0x3f9eb852
 8001e5c:	3fe00000 	.word	0x3fe00000
 8001e60:	2000052c 	.word	0x2000052c

08001e64 <motors_update>:



void motors_update(stepper_motor *motor, dc_motor* dc_motor)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
	switch(FC_struct.mode)
 8001e6e:	4b1f      	ldr	r3, [pc, #124]	; (8001eec <motors_update+0x88>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d029      	beq.n	8001ecc <motors_update+0x68>
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	dc32      	bgt.n	8001ee2 <motors_update+0x7e>
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d002      	beq.n	8001e86 <motors_update+0x22>
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d01a      	beq.n	8001eba <motors_update+0x56>
		stepper_stop(&extruder);
		DC_set_angle(dc_motor, 360, 60, RIGHT);

		break;
	}
}
 8001e84:	e02d      	b.n	8001ee2 <motors_update+0x7e>
		DC_stop(&DC_motor);
 8001e86:	481a      	ldr	r0, [pc, #104]	; (8001ef0 <motors_update+0x8c>)
 8001e88:	f7ff f915 	bl	80010b6 <DC_stop>
		if(FC_struct.parameters.current_qty != FC_struct.parameters.target_qty)
 8001e8c:	4b17      	ldr	r3, [pc, #92]	; (8001eec <motors_update+0x88>)
 8001e8e:	7e9b      	ldrb	r3, [r3, #26]
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	4b16      	ldr	r3, [pc, #88]	; (8001eec <motors_update+0x88>)
 8001e94:	7edb      	ldrb	r3, [r3, #27]
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d00a      	beq.n	8001eb2 <motors_update+0x4e>
			FC_struct.mode = EXTRUDE;
 8001e9c:	4b13      	ldr	r3, [pc, #76]	; (8001eec <motors_update+0x88>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]
			FC_struct.parameters.current_qty++;
 8001ea2:	4b12      	ldr	r3, [pc, #72]	; (8001eec <motors_update+0x88>)
 8001ea4:	7e9b      	ldrb	r3, [r3, #26]
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	b2da      	uxtb	r2, r3
 8001eac:	4b0f      	ldr	r3, [pc, #60]	; (8001eec <motors_update+0x88>)
 8001eae:	769a      	strb	r2, [r3, #26]
		break;
 8001eb0:	e017      	b.n	8001ee2 <motors_update+0x7e>
			FC_struct.parameters.ACTIVE_START_FLAG = 0;
 8001eb2:	4b0e      	ldr	r3, [pc, #56]	; (8001eec <motors_update+0x88>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	779a      	strb	r2, [r3, #30]
		break;
 8001eb8:	e013      	b.n	8001ee2 <motors_update+0x7e>
		HAL_GPIO_WritePin(EXTRD_SLEEP_GPIO_Port, EXTRD_SLEEP_Pin, GPIO_PIN_SET);
 8001eba:	2201      	movs	r2, #1
 8001ebc:	2104      	movs	r1, #4
 8001ebe:	480d      	ldr	r0, [pc, #52]	; (8001ef4 <motors_update+0x90>)
 8001ec0:	f002 fa3e 	bl	8004340 <HAL_GPIO_WritePin>
		stepper_extrude_weight(motor);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f001 f9ff 	bl	80032c8 <stepper_extrude_weight>
		break;
 8001eca:	e00a      	b.n	8001ee2 <motors_update+0x7e>
		stepper_stop(&extruder);
 8001ecc:	480a      	ldr	r0, [pc, #40]	; (8001ef8 <motors_update+0x94>)
 8001ece:	f001 f81d 	bl	8002f0c <stepper_stop>
		DC_set_angle(dc_motor, 360, 60, RIGHT);
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	223c      	movs	r2, #60	; 0x3c
 8001ed6:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001eda:	6838      	ldr	r0, [r7, #0]
 8001edc:	f7ff f93a 	bl	8001154 <DC_set_angle>
		break;
 8001ee0:	bf00      	nop
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	2000052c 	.word	0x2000052c
 8001ef0:	200000b8 	.word	0x200000b8
 8001ef4:	48000c00 	.word	0x48000c00
 8001ef8:	20000094 	.word	0x20000094

08001efc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08a      	sub	sp, #40	; 0x28
 8001f00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
 8001f0c:	609a      	str	r2, [r3, #8]
 8001f0e:	60da      	str	r2, [r3, #12]
 8001f10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f12:	4b4b      	ldr	r3, [pc, #300]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f16:	4a4a      	ldr	r2, [pc, #296]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f18:	f043 0304 	orr.w	r3, r3, #4
 8001f1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f1e:	4b48      	ldr	r3, [pc, #288]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f22:	f003 0304 	and.w	r3, r3, #4
 8001f26:	613b      	str	r3, [r7, #16]
 8001f28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f2a:	4b45      	ldr	r3, [pc, #276]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2e:	4a44      	ldr	r2, [pc, #272]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f36:	4b42      	ldr	r3, [pc, #264]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f42:	4b3f      	ldr	r3, [pc, #252]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f46:	4a3e      	ldr	r2, [pc, #248]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f4e:	4b3c      	ldr	r3, [pc, #240]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	60bb      	str	r3, [r7, #8]
 8001f58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f5a:	4b39      	ldr	r3, [pc, #228]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f5e:	4a38      	ldr	r2, [pc, #224]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f60:	f043 0308 	orr.w	r3, r3, #8
 8001f64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f66:	4b36      	ldr	r3, [pc, #216]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	607b      	str	r3, [r7, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f72:	4b33      	ldr	r3, [pc, #204]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f76:	4a32      	ldr	r2, [pc, #200]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f78:	f043 0302 	orr.w	r3, r3, #2
 8001f7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f7e:	4b30      	ldr	r3, [pc, #192]	; (8002040 <MX_GPIO_Init+0x144>)
 8001f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f641 410f 	movw	r1, #7183	; 0x1c0f
 8001f90:	482c      	ldr	r0, [pc, #176]	; (8002044 <MX_GPIO_Init+0x148>)
 8001f92:	f002 f9d5 	bl	8004340 <HAL_GPIO_WritePin>
                          |EXT_DIR_Pin|CUT_DIR_IN2_Pin|CUT_DIR_IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8001f96:	2200      	movs	r2, #0
 8001f98:	2120      	movs	r1, #32
 8001f9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f9e:	f002 f9cf 	bl	8004340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXTRD_SLEEP_GPIO_Port, EXTRD_SLEEP_Pin, GPIO_PIN_RESET);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2104      	movs	r1, #4
 8001fa6:	4828      	ldr	r0, [pc, #160]	; (8002048 <MX_GPIO_Init+0x14c>)
 8001fa8:	f002 f9ca 	bl	8004340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001fac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fb2:	4b26      	ldr	r3, [pc, #152]	; (800204c <MX_GPIO_Init+0x150>)
 8001fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4820      	ldr	r0, [pc, #128]	; (8002044 <MX_GPIO_Init+0x148>)
 8001fc2:	f002 f82b 	bl	800401c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001fc6:	f641 430f 	movw	r3, #7183	; 0x1c0f
 8001fca:	617b      	str	r3, [r7, #20]
                          |EXT_DIR_Pin|CUT_DIR_IN2_Pin|CUT_DIR_IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4819      	ldr	r0, [pc, #100]	; (8002044 <MX_GPIO_Init+0x148>)
 8001fe0:	f002 f81c 	bl	800401c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8001fe4:	2320      	movs	r3, #32
 8001fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ffe:	f002 f80d 	bl	800401c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXTRD_SLEEP_Pin;
 8002002:	2304      	movs	r3, #4
 8002004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002006:	2301      	movs	r3, #1
 8002008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200e:	2300      	movs	r3, #0
 8002010:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EXTRD_SLEEP_GPIO_Port, &GPIO_InitStruct);
 8002012:	f107 0314 	add.w	r3, r7, #20
 8002016:	4619      	mov	r1, r3
 8002018:	480b      	ldr	r0, [pc, #44]	; (8002048 <MX_GPIO_Init+0x14c>)
 800201a:	f001 ffff 	bl	800401c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 800201e:	2340      	movs	r3, #64	; 0x40
 8002020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002022:	2300      	movs	r3, #0
 8002024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002026:	2300      	movs	r3, #0
 8002028:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 800202a:	f107 0314 	add.w	r3, r7, #20
 800202e:	4619      	mov	r1, r3
 8002030:	4807      	ldr	r0, [pc, #28]	; (8002050 <MX_GPIO_Init+0x154>)
 8002032:	f001 fff3 	bl	800401c <HAL_GPIO_Init>

}
 8002036:	bf00      	nop
 8002038:	3728      	adds	r7, #40	; 0x28
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40021000 	.word	0x40021000
 8002044:	48000800 	.word	0x48000800
 8002048:	48000c00 	.word	0x48000c00
 800204c:	10210000 	.word	0x10210000
 8002050:	48000400 	.word	0x48000400

08002054 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8002058:	4b16      	ldr	r3, [pc, #88]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 800205a:	4a17      	ldr	r2, [pc, #92]	; (80020b8 <MX_LPTIM1_Init+0x64>)
 800205c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800205e:	4b15      	ldr	r3, [pc, #84]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 8002060:	2200      	movs	r2, #0
 8002062:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002064:	4b13      	ldr	r3, [pc, #76]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 8002066:	2200      	movs	r2, #0
 8002068:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 800206a:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 800206c:	2200      	movs	r2, #0
 800206e:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8002070:	4b10      	ldr	r3, [pc, #64]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 8002072:	2200      	movs	r2, #0
 8002074:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002076:	4b0f      	ldr	r3, [pc, #60]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 8002078:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800207c:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800207e:	4b0d      	ldr	r3, [pc, #52]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 8002080:	2200      	movs	r2, #0
 8002082:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002084:	4b0b      	ldr	r3, [pc, #44]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 8002086:	2200      	movs	r2, #0
 8002088:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800208a:	4b0a      	ldr	r3, [pc, #40]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 800208c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002090:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8002092:	4b08      	ldr	r3, [pc, #32]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 8002094:	2200      	movs	r2, #0
 8002096:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 800209a:	2200      	movs	r2, #0
 800209c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800209e:	4805      	ldr	r0, [pc, #20]	; (80020b4 <MX_LPTIM1_Init+0x60>)
 80020a0:	f002 f966 	bl	8004370 <HAL_LPTIM_Init>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 80020aa:	f000 f957 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000554 	.word	0x20000554
 80020b8:	40007c00 	.word	0x40007c00

080020bc <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b0a4      	sub	sp, #144	; 0x90
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
 80020d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	2268      	movs	r2, #104	; 0x68
 80020da:	2100      	movs	r1, #0
 80020dc:	4618      	mov	r0, r3
 80020de:	f005 ff5f 	bl	8007fa0 <memset>
  if(lptimHandle->Instance==LPTIM1)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a25      	ldr	r2, [pc, #148]	; (800217c <HAL_LPTIM_MspInit+0xc0>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d142      	bne.n	8002172 <HAL_LPTIM_MspInit+0xb6>
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80020ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020f0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80020f2:	2300      	movs	r3, #0
 80020f4:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020f6:	f107 0314 	add.w	r3, r7, #20
 80020fa:	4618      	mov	r0, r3
 80020fc:	f003 fadc 	bl	80056b8 <HAL_RCCEx_PeriphCLKConfig>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8002106:	f000 f929 	bl	800235c <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800210a:	4b1d      	ldr	r3, [pc, #116]	; (8002180 <HAL_LPTIM_MspInit+0xc4>)
 800210c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800210e:	4a1c      	ldr	r2, [pc, #112]	; (8002180 <HAL_LPTIM_MspInit+0xc4>)
 8002110:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002114:	6593      	str	r3, [r2, #88]	; 0x58
 8002116:	4b1a      	ldr	r3, [pc, #104]	; (8002180 <HAL_LPTIM_MspInit+0xc4>)
 8002118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800211a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002122:	4b17      	ldr	r3, [pc, #92]	; (8002180 <HAL_LPTIM_MspInit+0xc4>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002126:	4a16      	ldr	r2, [pc, #88]	; (8002180 <HAL_LPTIM_MspInit+0xc4>)
 8002128:	f043 0302 	orr.w	r3, r3, #2
 800212c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800212e:	4b14      	ldr	r3, [pc, #80]	; (8002180 <HAL_LPTIM_MspInit+0xc4>)
 8002130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PB5     ------> LPTIM1_IN1
    PB7     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = DC_ENC_B_Pin|DC_ENC_A_Pin;
 800213a:	23a0      	movs	r3, #160	; 0xa0
 800213c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213e:	2302      	movs	r3, #2
 8002140:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214a:	2300      	movs	r3, #0
 800214c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8002150:	2301      	movs	r3, #1
 8002152:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002156:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800215a:	4619      	mov	r1, r3
 800215c:	4809      	ldr	r0, [pc, #36]	; (8002184 <HAL_LPTIM_MspInit+0xc8>)
 800215e:	f001 ff5d 	bl	800401c <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8002162:	2200      	movs	r2, #0
 8002164:	2100      	movs	r1, #0
 8002166:	2041      	movs	r0, #65	; 0x41
 8002168:	f001 ff21 	bl	8003fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 800216c:	2041      	movs	r0, #65	; 0x41
 800216e:	f001 ff3a 	bl	8003fe6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8002172:	bf00      	nop
 8002174:	3790      	adds	r7, #144	; 0x90
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40007c00 	.word	0x40007c00
 8002180:	40021000 	.word	0x40021000
 8002184:	48000400 	.word	0x48000400

08002188 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800218e:	f001 fd93 	bl	8003cb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002192:	f000 f859 	bl	8002248 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002196:	f7ff feb1 	bl	8001efc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800219a:	f001 fcd7 	bl	8003b4c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800219e:	f001 f9b3 	bl	8003508 <MX_TIM1_Init>
  MX_TIM2_Init();
 80021a2:	f001 fa5f 	bl	8003664 <MX_TIM2_Init>
  MX_TIM3_Init();
 80021a6:	f001 faad 	bl	8003704 <MX_TIM3_Init>
  MX_TIM6_Init();
 80021aa:	f001 fb01 	bl	80037b0 <MX_TIM6_Init>
  MX_TIM16_Init();
 80021ae:	f001 fb35 	bl	800381c <MX_TIM16_Init>
  MX_LPTIM1_Init();
 80021b2:	f7ff ff4f 	bl	8002054 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
  encoder_init(ENC_BTN_GPIO_Port, ENC_BTN_Pin, 20);
 80021b6:	2214      	movs	r2, #20
 80021b8:	2140      	movs	r1, #64	; 0x40
 80021ba:	481a      	ldr	r0, [pc, #104]	; (8002224 <main+0x9c>)
 80021bc:	f7ff fbfa 	bl	80019b4 <encoder_init>
  delay_init();
 80021c0:	f7ff fbd4 	bl	800196c <delay_init>
  ST7920_Init();
 80021c4:	f7ff f9d0 	bl	8001568 <ST7920_Init>
  stepper_init(&extruder, &htim1, TIM_CHANNEL_1, &htim2, EXT_DIR_GPIO_Port,
 80021c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021cc:	9301      	str	r3, [sp, #4]
 80021ce:	4b16      	ldr	r3, [pc, #88]	; (8002228 <main+0xa0>)
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	4b16      	ldr	r3, [pc, #88]	; (800222c <main+0xa4>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	4916      	ldr	r1, [pc, #88]	; (8002230 <main+0xa8>)
 80021d8:	4816      	ldr	r0, [pc, #88]	; (8002234 <main+0xac>)
 80021da:	f000 fe7b 	bl	8002ed4 <stepper_init>
  EXT_DIR_Pin);
  DC_motor_Init(&DC_motor, &htim16, TIM_CHANNEL_1, CUT_DIR_IN1_GPIO_Port,
 80021de:	4b16      	ldr	r3, [pc, #88]	; (8002238 <main+0xb0>)
 80021e0:	9303      	str	r3, [sp, #12]
 80021e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021e6:	9302      	str	r3, [sp, #8]
 80021e8:	4b0f      	ldr	r3, [pc, #60]	; (8002228 <main+0xa0>)
 80021ea:	9301      	str	r3, [sp, #4]
 80021ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	4b0d      	ldr	r3, [pc, #52]	; (8002228 <main+0xa0>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	4911      	ldr	r1, [pc, #68]	; (800223c <main+0xb4>)
 80021f8:	4811      	ldr	r0, [pc, #68]	; (8002240 <main+0xb8>)
 80021fa:	f7fe fe9c 	bl	8000f36 <DC_motor_Init>
  CUT_DIR_IN1_Pin, CUT_DIR_IN2_GPIO_Port, CUT_DIR_IN2_Pin, &hlptim1);
  Init_menu(&cursor_pos);
 80021fe:	4811      	ldr	r0, [pc, #68]	; (8002244 <main+0xbc>)
 8002200:	f000 fa72 	bl	80026e8 <Init_menu>
  Filament_Cutter_Init(&extruder, &DC_motor);
 8002204:	490e      	ldr	r1, [pc, #56]	; (8002240 <main+0xb8>)
 8002206:	480b      	ldr	r0, [pc, #44]	; (8002234 <main+0xac>)
 8002208:	f7ff fde8 	bl	8001ddc <Filament_Cutter_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1)
	{
		motors_update(&extruder, &DC_motor);
 800220c:	490c      	ldr	r1, [pc, #48]	; (8002240 <main+0xb8>)
 800220e:	4809      	ldr	r0, [pc, #36]	; (8002234 <main+0xac>)
 8002210:	f7ff fe28 	bl	8001e64 <motors_update>
		ENC_Button_Action(&cursor_pos);
 8002214:	480b      	ldr	r0, [pc, #44]	; (8002244 <main+0xbc>)
 8002216:	f7ff fc73 	bl	8001b00 <ENC_Button_Action>
		menu_update(&cursor_pos);
 800221a:	480a      	ldr	r0, [pc, #40]	; (8002244 <main+0xbc>)
 800221c:	f000 fa24 	bl	8002668 <menu_update>
		motors_update(&extruder, &DC_motor);
 8002220:	e7f4      	b.n	800220c <main+0x84>
 8002222:	bf00      	nop
 8002224:	48000400 	.word	0x48000400
 8002228:	48000800 	.word	0x48000800
 800222c:	200006bc 	.word	0x200006bc
 8002230:	20000670 	.word	0x20000670
 8002234:	20000094 	.word	0x20000094
 8002238:	20000554 	.word	0x20000554
 800223c:	20000708 	.word	0x20000708
 8002240:	200000b8 	.word	0x200000b8
 8002244:	200005d0 	.word	0x200005d0

08002248 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b096      	sub	sp, #88	; 0x58
 800224c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800224e:	f107 0314 	add.w	r3, r7, #20
 8002252:	2244      	movs	r2, #68	; 0x44
 8002254:	2100      	movs	r1, #0
 8002256:	4618      	mov	r0, r3
 8002258:	f005 fea2 	bl	8007fa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800225c:	463b      	mov	r3, r7
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	609a      	str	r2, [r3, #8]
 8002266:	60da      	str	r2, [r3, #12]
 8002268:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800226a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800226e:	f002 fba7 	bl	80049c0 <HAL_PWREx_ControlVoltageScaling>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002278:	f000 f870 	bl	800235c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800227c:	2302      	movs	r3, #2
 800227e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002280:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002284:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002286:	2340      	movs	r3, #64	; 0x40
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800228a:	2302      	movs	r3, #2
 800228c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800228e:	2302      	movs	r3, #2
 8002290:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002292:	2301      	movs	r3, #1
 8002294:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002296:	230a      	movs	r3, #10
 8002298:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800229a:	2307      	movs	r3, #7
 800229c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800229e:	2302      	movs	r3, #2
 80022a0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80022a2:	2302      	movs	r3, #2
 80022a4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022a6:	f107 0314 	add.w	r3, r7, #20
 80022aa:	4618      	mov	r0, r3
 80022ac:	f002 fbde 	bl	8004a6c <HAL_RCC_OscConfig>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <SystemClock_Config+0x72>
  {
    Error_Handler();
 80022b6:	f000 f851 	bl	800235c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ba:	230f      	movs	r3, #15
 80022bc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022be:	2303      	movs	r3, #3
 80022c0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022c2:	2300      	movs	r3, #0
 80022c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022c6:	2300      	movs	r3, #0
 80022c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80022ce:	463b      	mov	r3, r7
 80022d0:	2104      	movs	r1, #4
 80022d2:	4618      	mov	r0, r3
 80022d4:	f002 ffea 	bl	80052ac <HAL_RCC_ClockConfig>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80022de:	f000 f83d 	bl	800235c <Error_Handler>
  }
}
 80022e2:	bf00      	nop
 80022e4:	3758      	adds	r7, #88	; 0x58
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
	...

080022ec <HAL_LPTIM_AutoReloadMatchCallback>:

/* USER CODE BEGIN 4 */
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
	FC_struct.mode = STANDBY;
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <HAL_LPTIM_AutoReloadMatchCallback+0x20>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	701a      	strb	r2, [r3, #0]
	CUTTING_PROCESS_FLAG = 0;
 80022fa:	4b05      	ldr	r3, [pc, #20]	; (8002310 <HAL_LPTIM_AutoReloadMatchCallback+0x24>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	701a      	strb	r2, [r3, #0]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	2000052c 	.word	0x2000052c
 8002310:	200000e6 	.word	0x200000e6

08002314 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
	if(FIRST_MISS_FLAG == 1)
 800231c:	4b0b      	ldr	r3, [pc, #44]	; (800234c <HAL_TIM_PeriodElapsedCallback+0x38>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b01      	cmp	r3, #1
 8002324:	d10c      	bne.n	8002340 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		if (htim->Instance == extruder.slave_timer.htim->Instance)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	4b09      	ldr	r3, [pc, #36]	; (8002350 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d105      	bne.n	8002340 <HAL_TIM_PeriodElapsedCallback+0x2c>
		{
			EXTRUDE_PROCESS_FLAG = 0;
 8002334:	4b07      	ldr	r3, [pc, #28]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002336:	2200      	movs	r2, #0
 8002338:	701a      	strb	r2, [r3, #0]
			FC_struct.mode = CUTTING;
 800233a:	4b07      	ldr	r3, [pc, #28]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800233c:	2202      	movs	r2, #2
 800233e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	200004f0 	.word	0x200004f0
 8002350:	20000094 	.word	0x20000094
 8002354:	2000050c 	.word	0x2000050c
 8002358:	2000052c 	.word	0x2000052c

0800235c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
}
 8002362:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002364:	e7fe      	b.n	8002364 <Error_Handler+0x8>
	...

08002368 <update_first_layer>:
extern filament_cutter FC_struct;
extern dc_motor DC_motor;
extern encoder_button enc_btn;

void update_first_layer(cursor_position* curr_position)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
	if(curr_position->FL_position != curr_position->FL_prev_position)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	781a      	ldrb	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	785b      	ldrb	r3, [r3, #1]
 8002378:	429a      	cmp	r2, r3
 800237a:	d058      	beq.n	800242e <update_first_layer+0xc6>
	{
		switch(curr_position->FL_position)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b04      	cmp	r3, #4
 8002382:	d84f      	bhi.n	8002424 <update_first_layer+0xbc>
 8002384:	a201      	add	r2, pc, #4	; (adr r2, 800238c <update_first_layer+0x24>)
 8002386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800238a:	bf00      	nop
 800238c:	080023a1 	.word	0x080023a1
 8002390:	080023b1 	.word	0x080023b1
 8002394:	080023d3 	.word	0x080023d3
 8002398:	080023dd 	.word	0x080023dd
 800239c:	08002403 	.word	0x08002403
		{
			case DEFAULT:
			DC_stop(&DC_motor);
 80023a0:	4825      	ldr	r0, [pc, #148]	; (8002438 <update_first_layer+0xd0>)
 80023a2:	f7fe fe88 	bl	80010b6 <DC_stop>
			clear_screen();
 80023a6:	f000 fad9 	bl	800295c <clear_screen>
			default_screen();
 80023aa:	f000 fae5 	bl	8002978 <default_screen>
			break;
 80023ae:	e03a      	b.n	8002426 <update_first_layer+0xbe>

			case START:
			default_screen();
 80023b0:	f000 fae2 	bl	8002978 <default_screen>

			// highlighting "START"
			ST7920_GraphicMode(1);
 80023b4:	2001      	movs	r0, #1
 80023b6:	f7fe ffd3 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(88, 48, 80, 16);
 80023ba:	2310      	movs	r3, #16
 80023bc:	2250      	movs	r2, #80	; 0x50
 80023be:	2130      	movs	r1, #48	; 0x30
 80023c0:	2058      	movs	r0, #88	; 0x58
 80023c2:	f7ff fa75 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 80023c6:	f7ff f875 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 80023ca:	2000      	movs	r0, #0
 80023cc:	f7fe ffc8 	bl	8001360 <ST7920_GraphicMode>
			break;
 80023d0:	e029      	b.n	8002426 <update_first_layer+0xbe>

			case ACTIVE_START:
			clear_screen();
 80023d2:	f000 fac3 	bl	800295c <clear_screen>
			active_start_screen();
 80023d6:	f000 fc31 	bl	8002c3c <active_start_screen>
			break;
 80023da:	e024      	b.n	8002426 <update_first_layer+0xbe>

			case STOP:
			clear_screen();
 80023dc:	f000 fabe 	bl	800295c <clear_screen>
			active_start_screen();
 80023e0:	f000 fc2c 	bl	8002c3c <active_start_screen>
			//start_screen_update(FC_struct.parameters.target_weight, FC_struct.parameters.current_qty, FC_struct.parameters.target_qty);
			// highlighting
			ST7920_GraphicMode(1);
 80023e4:	2001      	movs	r0, #1
 80023e6:	f7fe ffbb 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(48, 50, 35, 16);
 80023ea:	2310      	movs	r3, #16
 80023ec:	2223      	movs	r2, #35	; 0x23
 80023ee:	2132      	movs	r1, #50	; 0x32
 80023f0:	2030      	movs	r0, #48	; 0x30
 80023f2:	f7ff fa5d 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 80023f6:	f7ff f85d 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 80023fa:	2000      	movs	r0, #0
 80023fc:	f7fe ffb0 	bl	8001360 <ST7920_GraphicMode>
			break;
 8002400:	e011      	b.n	8002426 <update_first_layer+0xbe>

			case SETTINGS:
			default_screen();
 8002402:	f000 fab9 	bl	8002978 <default_screen>
			// highlighting "SETTINGS"
			ST7920_GraphicMode(1);
 8002406:	2001      	movs	r0, #1
 8002408:	f7fe ffaa 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 16, 80, 16);
 800240c:	2310      	movs	r3, #16
 800240e:	2250      	movs	r2, #80	; 0x50
 8002410:	2110      	movs	r1, #16
 8002412:	2000      	movs	r0, #0
 8002414:	f7ff fa4c 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 8002418:	f7ff f84c 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 800241c:	2000      	movs	r0, #0
 800241e:	f7fe ff9f 	bl	8001360 <ST7920_GraphicMode>
			break;
 8002422:	e000      	b.n	8002426 <update_first_layer+0xbe>

			default:

			break;
 8002424:	bf00      	nop

		}

		curr_position->FL_prev_position = curr_position->FL_position;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	781a      	ldrb	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	705a      	strb	r2, [r3, #1]
	}
}
 800242e:	bf00      	nop
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	200000b8 	.word	0x200000b8

0800243c <update_second_layer>:


void update_second_layer(cursor_position* curr_position)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
	if(curr_position->SL_position != curr_position->SL_prev_position)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	789a      	ldrb	r2, [r3, #2]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	78db      	ldrb	r3, [r3, #3]
 800244c:	429a      	cmp	r2, r3
 800244e:	d074      	beq.n	800253a <update_second_layer+0xfe>
	{

		switch(curr_position->SL_position)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	789b      	ldrb	r3, [r3, #2]
 8002454:	2b04      	cmp	r3, #4
 8002456:	d86b      	bhi.n	8002530 <update_second_layer+0xf4>
 8002458:	a201      	add	r2, pc, #4	; (adr r2, 8002460 <update_second_layer+0x24>)
 800245a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800245e:	bf00      	nop
 8002460:	0800250d 	.word	0x0800250d
 8002464:	08002475 	.word	0x08002475
 8002468:	0800249b 	.word	0x0800249b
 800246c:	080024c1 	.word	0x080024c1
 8002470:	080024e7 	.word	0x080024e7
		{
		case FIL_DIA:
			clear_screen();
 8002474:	f000 fa72 	bl	800295c <clear_screen>
			settings_screen();
 8002478:	f000 faa8 	bl	80029cc <settings_screen>

			// highlighting
			ST7920_GraphicMode(1);
 800247c:	2001      	movs	r0, #1
 800247e:	f7fe ff6f 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 0, 79, 14);
 8002482:	230e      	movs	r3, #14
 8002484:	224f      	movs	r2, #79	; 0x4f
 8002486:	2100      	movs	r1, #0
 8002488:	2000      	movs	r0, #0
 800248a:	f7ff fa11 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 800248e:	f7ff f811 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 8002492:	2000      	movs	r0, #0
 8002494:	f7fe ff64 	bl	8001360 <ST7920_GraphicMode>

			break;
 8002498:	e04b      	b.n	8002532 <update_second_layer+0xf6>

		case FIL_DEN:
			clear_screen();
 800249a:	f000 fa5f 	bl	800295c <clear_screen>
			settings_screen();
 800249e:	f000 fa95 	bl	80029cc <settings_screen>

			// highlighting
			ST7920_GraphicMode(1);
 80024a2:	2001      	movs	r0, #1
 80024a4:	f7fe ff5c 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 15, 79, 15);
 80024a8:	230f      	movs	r3, #15
 80024aa:	224f      	movs	r2, #79	; 0x4f
 80024ac:	210f      	movs	r1, #15
 80024ae:	2000      	movs	r0, #0
 80024b0:	f7ff f9fe 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 80024b4:	f7fe fffe 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 80024b8:	2000      	movs	r0, #0
 80024ba:	f7fe ff51 	bl	8001360 <ST7920_GraphicMode>
			break;
 80024be:	e038      	b.n	8002532 <update_second_layer+0xf6>

		case SAMPLE_WEIGHT:
			clear_screen();
 80024c0:	f000 fa4c 	bl	800295c <clear_screen>
			settings_screen();
 80024c4:	f000 fa82 	bl	80029cc <settings_screen>

			ST7920_GraphicMode(1);
 80024c8:	2001      	movs	r0, #1
 80024ca:	f7fe ff49 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 30, 79, 15);
 80024ce:	230f      	movs	r3, #15
 80024d0:	224f      	movs	r2, #79	; 0x4f
 80024d2:	211e      	movs	r1, #30
 80024d4:	2000      	movs	r0, #0
 80024d6:	f7ff f9eb 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 80024da:	f7fe ffeb 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 80024de:	2000      	movs	r0, #0
 80024e0:	f7fe ff3e 	bl	8001360 <ST7920_GraphicMode>
			break;
 80024e4:	e025      	b.n	8002532 <update_second_layer+0xf6>

		case QUANTITY:
			clear_screen();
 80024e6:	f000 fa39 	bl	800295c <clear_screen>
			settings_screen();
 80024ea:	f000 fa6f 	bl	80029cc <settings_screen>

			ST7920_GraphicMode(1);
 80024ee:	2001      	movs	r0, #1
 80024f0:	f7fe ff36 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 48, 79, 15);
 80024f4:	230f      	movs	r3, #15
 80024f6:	224f      	movs	r2, #79	; 0x4f
 80024f8:	2130      	movs	r1, #48	; 0x30
 80024fa:	2000      	movs	r0, #0
 80024fc:	f7ff f9d8 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 8002500:	f7fe ffd8 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 8002504:	2000      	movs	r0, #0
 8002506:	f7fe ff2b 	bl	8001360 <ST7920_GraphicMode>
			break;
 800250a:	e012      	b.n	8002532 <update_second_layer+0xf6>

		case BACK:
			clear_screen();
 800250c:	f000 fa26 	bl	800295c <clear_screen>
			settings_screen();
 8002510:	f000 fa5c 	bl	80029cc <settings_screen>

			ST7920_GraphicMode(1);
 8002514:	2001      	movs	r0, #1
 8002516:	f7fe ff23 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(80, 48, 79, 15);
 800251a:	230f      	movs	r3, #15
 800251c:	224f      	movs	r2, #79	; 0x4f
 800251e:	2130      	movs	r1, #48	; 0x30
 8002520:	2050      	movs	r0, #80	; 0x50
 8002522:	f7ff f9c5 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 8002526:	f7fe ffc5 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 800252a:	2000      	movs	r0, #0
 800252c:	f7fe ff18 	bl	8001360 <ST7920_GraphicMode>

		default:
			break;
 8002530:	bf00      	nop
		}

		curr_position->SL_prev_position = curr_position->SL_position;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	789a      	ldrb	r2, [r3, #2]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	70da      	strb	r2, [r3, #3]
	}

}
 800253a:	bf00      	nop
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop

08002544 <update_third_layer>:


void update_third_layer(cursor_position* curr_position)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
	if(curr_position->TL_position != curr_position->TL_prev_position)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	791a      	ldrb	r2, [r3, #4]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	795b      	ldrb	r3, [r3, #5]
 8002554:	429a      	cmp	r2, r3
 8002556:	f000 8083 	beq.w	8002660 <update_third_layer+0x11c>
	{
		switch(curr_position->TL_position)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	791b      	ldrb	r3, [r3, #4]
 800255e:	2b06      	cmp	r3, #6
 8002560:	d879      	bhi.n	8002656 <update_third_layer+0x112>
 8002562:	a201      	add	r2, pc, #4	; (adr r2, 8002568 <update_third_layer+0x24>)
 8002564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002568:	08002585 	.word	0x08002585
 800256c:	080025ab 	.word	0x080025ab
 8002570:	080025d1 	.word	0x080025d1
 8002574:	080025f7 	.word	0x080025f7
 8002578:	0800261d 	.word	0x0800261d
 800257c:	08002643 	.word	0x08002643
 8002580:	0800264d 	.word	0x0800264d
		{
		case DIAMETER_175:
			clear_screen();
 8002584:	f000 f9ea 	bl	800295c <clear_screen>
			diameter_screen();
 8002588:	f000 fa48 	bl	8002a1c <diameter_screen>

			ST7920_GraphicMode(1);
 800258c:	2001      	movs	r0, #1
 800258e:	f7fe fee7 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 0, 79, 14);
 8002592:	230e      	movs	r3, #14
 8002594:	224f      	movs	r2, #79	; 0x4f
 8002596:	2100      	movs	r1, #0
 8002598:	2000      	movs	r0, #0
 800259a:	f7ff f989 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 800259e:	f7fe ff89 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 80025a2:	2000      	movs	r0, #0
 80025a4:	f7fe fedc 	bl	8001360 <ST7920_GraphicMode>
			break;
 80025a8:	e056      	b.n	8002658 <update_third_layer+0x114>

		case DIAMETER_285:
			clear_screen();
 80025aa:	f000 f9d7 	bl	800295c <clear_screen>
			diameter_screen();
 80025ae:	f000 fa35 	bl	8002a1c <diameter_screen>

			ST7920_GraphicMode(1);
 80025b2:	2001      	movs	r0, #1
 80025b4:	f7fe fed4 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 15, 79, 15);
 80025b8:	230f      	movs	r3, #15
 80025ba:	224f      	movs	r2, #79	; 0x4f
 80025bc:	210f      	movs	r1, #15
 80025be:	2000      	movs	r0, #0
 80025c0:	f7ff f976 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 80025c4:	f7fe ff76 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 80025c8:	2000      	movs	r0, #0
 80025ca:	f7fe fec9 	bl	8001360 <ST7920_GraphicMode>
			break;
 80025ce:	e043      	b.n	8002658 <update_third_layer+0x114>

		case DENSITY_PLA:
			clear_screen();
 80025d0:	f000 f9c4 	bl	800295c <clear_screen>
			density_screen();
 80025d4:	f000 fa50 	bl	8002a78 <density_screen>

			ST7920_GraphicMode(1);
 80025d8:	2001      	movs	r0, #1
 80025da:	f7fe fec1 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 0, 79, 14);
 80025de:	230e      	movs	r3, #14
 80025e0:	224f      	movs	r2, #79	; 0x4f
 80025e2:	2100      	movs	r1, #0
 80025e4:	2000      	movs	r0, #0
 80025e6:	f7ff f963 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 80025ea:	f7fe ff63 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 80025ee:	2000      	movs	r0, #0
 80025f0:	f7fe feb6 	bl	8001360 <ST7920_GraphicMode>
			break;
 80025f4:	e030      	b.n	8002658 <update_third_layer+0x114>

		case DENSITY_ABS:
			clear_screen();
 80025f6:	f000 f9b1 	bl	800295c <clear_screen>
			density_screen();
 80025fa:	f000 fa3d 	bl	8002a78 <density_screen>

			ST7920_GraphicMode(1);
 80025fe:	2001      	movs	r0, #1
 8002600:	f7fe feae 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 15, 79, 14);
 8002604:	230e      	movs	r3, #14
 8002606:	224f      	movs	r2, #79	; 0x4f
 8002608:	210f      	movs	r1, #15
 800260a:	2000      	movs	r0, #0
 800260c:	f7ff f950 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 8002610:	f7fe ff50 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 8002614:	2000      	movs	r0, #0
 8002616:	f7fe fea3 	bl	8001360 <ST7920_GraphicMode>
			break;
 800261a:	e01d      	b.n	8002658 <update_third_layer+0x114>

		case DENSITY_PETG:
			clear_screen();
 800261c:	f000 f99e 	bl	800295c <clear_screen>
			density_screen();
 8002620:	f000 fa2a 	bl	8002a78 <density_screen>

			ST7920_GraphicMode(1);
 8002624:	2001      	movs	r0, #1
 8002626:	f7fe fe9b 	bl	8001360 <ST7920_GraphicMode>
			DrawFilledRectangle(0, 30, 79, 14);
 800262a:	230e      	movs	r3, #14
 800262c:	224f      	movs	r2, #79	; 0x4f
 800262e:	211e      	movs	r1, #30
 8002630:	2000      	movs	r0, #0
 8002632:	f7ff f93d 	bl	80018b0 <DrawFilledRectangle>
			ST7920_Update();
 8002636:	f7fe ff3d 	bl	80014b4 <ST7920_Update>
			ST7920_GraphicMode(0);
 800263a:	2000      	movs	r0, #0
 800263c:	f7fe fe90 	bl	8001360 <ST7920_GraphicMode>
			break;
 8002640:	e00a      	b.n	8002658 <update_third_layer+0x114>

		case WEIGHT:
			clear_screen();
 8002642:	f000 f98b 	bl	800295c <clear_screen>
			weight_screen();
 8002646:	f000 fac1 	bl	8002bcc <weight_screen>
			break;
 800264a:	e005      	b.n	8002658 <update_third_layer+0x114>

		case QTY:
			clear_screen();
 800264c:	f000 f986 	bl	800295c <clear_screen>
			quantity_screen();
 8002650:	f000 fc0a 	bl	8002e68 <quantity_screen>
			break;
 8002654:	e000      	b.n	8002658 <update_third_layer+0x114>

		default:
			break;
 8002656:	bf00      	nop

		}

		curr_position->TL_prev_position = curr_position->TL_position;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	791a      	ldrb	r2, [r3, #4]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	715a      	strb	r2, [r3, #5]

	}

}
 8002660:	bf00      	nop
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <menu_update>:



void menu_update(cursor_position* curr_position)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

	update_enc(curr_position);
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f000 f859 	bl	8002728 <update_enc>

	if(curr_position->current_layer == FIRST_LAYER)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	799b      	ldrb	r3, [r3, #6]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d112      	bne.n	80026a4 <menu_update+0x3c>
	{

		update_first_layer(curr_position);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7ff fe72 	bl	8002368 <update_first_layer>

		if(curr_position->FL_position == ACTIVE_START)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	2b02      	cmp	r3, #2
 800268a:	d127      	bne.n	80026dc <menu_update+0x74>
		{
			start_screen_update(FC_struct.parameters.target_weight, FC_struct.parameters.current_qty, FC_struct.parameters.target_qty);
 800268c:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <menu_update+0x7c>)
 800268e:	899b      	ldrh	r3, [r3, #12]
 8002690:	b2db      	uxtb	r3, r3
 8002692:	4a14      	ldr	r2, [pc, #80]	; (80026e4 <menu_update+0x7c>)
 8002694:	7e92      	ldrb	r2, [r2, #26]
 8002696:	b2d1      	uxtb	r1, r2
 8002698:	4a12      	ldr	r2, [pc, #72]	; (80026e4 <menu_update+0x7c>)
 800269a:	7ed2      	ldrb	r2, [r2, #27]
 800269c:	4618      	mov	r0, r3
 800269e:	f000 fb2b 	bl	8002cf8 <start_screen_update>
		else if(curr_position->TL_position == WEIGHT)
		{
			weight_screen_update();
		}
	}
}
 80026a2:	e01b      	b.n	80026dc <menu_update+0x74>
	else if(curr_position->current_layer == SECOND_LAYER)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	799b      	ldrb	r3, [r3, #6]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d103      	bne.n	80026b4 <menu_update+0x4c>
		update_second_layer(curr_position);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7ff fec5 	bl	800243c <update_second_layer>
}
 80026b2:	e013      	b.n	80026dc <menu_update+0x74>
	else if(curr_position->current_layer == THIRD_LAYER)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	799b      	ldrb	r3, [r3, #6]
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d10f      	bne.n	80026dc <menu_update+0x74>
		update_third_layer(curr_position);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff ff41 	bl	8002544 <update_third_layer>
		if(curr_position->TL_position == QTY)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	791b      	ldrb	r3, [r3, #4]
 80026c6:	2b06      	cmp	r3, #6
 80026c8:	d102      	bne.n	80026d0 <menu_update+0x68>
			quantity_screen_update();
 80026ca:	f000 fbd9 	bl	8002e80 <quantity_screen_update>
}
 80026ce:	e005      	b.n	80026dc <menu_update+0x74>
		else if(curr_position->TL_position == WEIGHT)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	791b      	ldrb	r3, [r3, #4]
 80026d4:	2b05      	cmp	r3, #5
 80026d6:	d101      	bne.n	80026dc <menu_update+0x74>
			weight_screen_update();
 80026d8:	f000 fa84 	bl	8002be4 <weight_screen_update>
}
 80026dc:	bf00      	nop
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	2000052c 	.word	0x2000052c

080026e8 <Init_menu>:


void Init_menu(cursor_position* curr_position)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
	curr_position->FL_position = DEFAULT;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	701a      	strb	r2, [r3, #0]
	curr_position->SL_position = FIL_DIA;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2201      	movs	r2, #1
 80026fa:	709a      	strb	r2, [r3, #2]
	curr_position->TL_position = DIAMETER_175;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	711a      	strb	r2, [r3, #4]
	curr_position->FL_prev_position = START;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2201      	movs	r2, #1
 8002706:	705a      	strb	r2, [r3, #1]
	curr_position->SL_prev_position = NONE;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2205      	movs	r2, #5
 800270c:	70da      	strb	r2, [r3, #3]
	curr_position->TL_prev_position = NONE;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2205      	movs	r2, #5
 8002712:	715a      	strb	r2, [r3, #5]
	curr_position->current_layer = FIRST_LAYER;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	719a      	strb	r2, [r3, #6]
	menu_update(curr_position);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff ffa4 	bl	8002668 <menu_update>
}
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <update_enc>:



void update_enc(cursor_position* curr_position)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

	uint16_t enc_value;
	enc_value = enc_get_counter();
 8002730:	f7ff f974 	bl	8001a1c <enc_get_counter>
 8002734:	4603      	mov	r3, r0
 8002736:	81fb      	strh	r3, [r7, #14]
	enc_value /= 4;
 8002738:	89fb      	ldrh	r3, [r7, #14]
 800273a:	089b      	lsrs	r3, r3, #2
 800273c:	81fb      	strh	r3, [r7, #14]

	if(curr_position->current_layer == FIRST_LAYER)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	799b      	ldrb	r3, [r3, #6]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d138      	bne.n	80027b8 <update_enc+0x90>
	{
		__HAL_TIM_SET_AUTORELOAD(_ENC_TIMER, 11);
 8002746:	4b83      	ldr	r3, [pc, #524]	; (8002954 <update_enc+0x22c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	220b      	movs	r2, #11
 800274c:	62da      	str	r2, [r3, #44]	; 0x2c
 800274e:	4b81      	ldr	r3, [pc, #516]	; (8002954 <update_enc+0x22c>)
 8002750:	220b      	movs	r2, #11
 8002752:	60da      	str	r2, [r3, #12]
		if(enc_get_counter() > 11)
 8002754:	f7ff f962 	bl	8001a1c <enc_get_counter>
 8002758:	4603      	mov	r3, r0
 800275a:	2b0b      	cmp	r3, #11
 800275c:	d90a      	bls.n	8002774 <update_enc+0x4c>
		{
			__HAL_TIM_SET_COUNTER(_ENC_TIMER, 0);
 800275e:	4b7d      	ldr	r3, [pc, #500]	; (8002954 <update_enc+0x22c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2200      	movs	r2, #0
 8002764:	625a      	str	r2, [r3, #36]	; 0x24
			enc_value = enc_get_counter();
 8002766:	f7ff f959 	bl	8001a1c <enc_get_counter>
 800276a:	4603      	mov	r3, r0
 800276c:	81fb      	strh	r3, [r7, #14]
			enc_value /= 4;
 800276e:	89fb      	ldrh	r3, [r7, #14]
 8002770:	089b      	lsrs	r3, r3, #2
 8002772:	81fb      	strh	r3, [r7, #14]
		}

		if(!FC_struct.parameters.ACTIVE_START_FLAG)
 8002774:	4b78      	ldr	r3, [pc, #480]	; (8002958 <update_enc+0x230>)
 8002776:	7f9b      	ldrb	r3, [r3, #30]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d115      	bne.n	80027a8 <update_enc+0x80>
		{
			if(enc_value == 0)
 800277c:	89fb      	ldrh	r3, [r7, #14]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d103      	bne.n	800278a <update_enc+0x62>
			{
				curr_position->FL_position = DEFAULT;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	701a      	strb	r2, [r3, #0]
			}
		}
	}


}
 8002788:	e0df      	b.n	800294a <update_enc+0x222>
			else if(enc_value == 1)
 800278a:	89fb      	ldrh	r3, [r7, #14]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d103      	bne.n	8002798 <update_enc+0x70>
				curr_position->FL_position = SETTINGS;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2204      	movs	r2, #4
 8002794:	701a      	strb	r2, [r3, #0]
}
 8002796:	e0d8      	b.n	800294a <update_enc+0x222>
			else if(enc_value == 2)
 8002798:	89fb      	ldrh	r3, [r7, #14]
 800279a:	2b02      	cmp	r3, #2
 800279c:	f040 80d5 	bne.w	800294a <update_enc+0x222>
				curr_position->FL_position = START;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	701a      	strb	r2, [r3, #0]
}
 80027a6:	e0d0      	b.n	800294a <update_enc+0x222>
		else if (enc_value > 1)
 80027a8:	89fb      	ldrh	r3, [r7, #14]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	f240 80cd 	bls.w	800294a <update_enc+0x222>
			curr_position->FL_position = STOP;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2203      	movs	r2, #3
 80027b4:	701a      	strb	r2, [r3, #0]
}
 80027b6:	e0c8      	b.n	800294a <update_enc+0x222>
	else if(curr_position->current_layer == SECOND_LAYER)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	799b      	ldrb	r3, [r3, #6]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d136      	bne.n	800282e <update_enc+0x106>
		__HAL_TIM_SET_AUTORELOAD(_ENC_TIMER, 19);
 80027c0:	4b64      	ldr	r3, [pc, #400]	; (8002954 <update_enc+0x22c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2213      	movs	r2, #19
 80027c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80027c8:	4b62      	ldr	r3, [pc, #392]	; (8002954 <update_enc+0x22c>)
 80027ca:	2213      	movs	r2, #19
 80027cc:	60da      	str	r2, [r3, #12]
		if(enc_get_counter() > 19)
 80027ce:	f7ff f925 	bl	8001a1c <enc_get_counter>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b13      	cmp	r3, #19
 80027d6:	d90a      	bls.n	80027ee <update_enc+0xc6>
			__HAL_TIM_SET_COUNTER(_ENC_TIMER, 0);
 80027d8:	4b5e      	ldr	r3, [pc, #376]	; (8002954 <update_enc+0x22c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2200      	movs	r2, #0
 80027de:	625a      	str	r2, [r3, #36]	; 0x24
			enc_value = enc_get_counter();
 80027e0:	f7ff f91c 	bl	8001a1c <enc_get_counter>
 80027e4:	4603      	mov	r3, r0
 80027e6:	81fb      	strh	r3, [r7, #14]
			enc_value /= 4;
 80027e8:	89fb      	ldrh	r3, [r7, #14]
 80027ea:	089b      	lsrs	r3, r3, #2
 80027ec:	81fb      	strh	r3, [r7, #14]
		if(enc_value == 0)
 80027ee:	89fb      	ldrh	r3, [r7, #14]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d102      	bne.n	80027fa <update_enc+0xd2>
			curr_position->SL_position = BACK;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	709a      	strb	r2, [r3, #2]
		if(enc_value == 1)
 80027fa:	89fb      	ldrh	r3, [r7, #14]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d102      	bne.n	8002806 <update_enc+0xde>
			curr_position->SL_position = FIL_DIA;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	709a      	strb	r2, [r3, #2]
		if(enc_value == 2)
 8002806:	89fb      	ldrh	r3, [r7, #14]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d102      	bne.n	8002812 <update_enc+0xea>
			curr_position->SL_position = FIL_DEN;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2202      	movs	r2, #2
 8002810:	709a      	strb	r2, [r3, #2]
		if(enc_value == 3)
 8002812:	89fb      	ldrh	r3, [r7, #14]
 8002814:	2b03      	cmp	r3, #3
 8002816:	d102      	bne.n	800281e <update_enc+0xf6>
			curr_position->SL_position = SAMPLE_WEIGHT;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2203      	movs	r2, #3
 800281c:	709a      	strb	r2, [r3, #2]
		if(enc_value == 4)
 800281e:	89fb      	ldrh	r3, [r7, #14]
 8002820:	2b04      	cmp	r3, #4
 8002822:	f040 8092 	bne.w	800294a <update_enc+0x222>
			curr_position->SL_position = QUANTITY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2204      	movs	r2, #4
 800282a:	709a      	strb	r2, [r3, #2]
}
 800282c:	e08d      	b.n	800294a <update_enc+0x222>
	else if(curr_position->current_layer == THIRD_LAYER)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	799b      	ldrb	r3, [r3, #6]
 8002832:	2b02      	cmp	r3, #2
 8002834:	f040 8089 	bne.w	800294a <update_enc+0x222>
		if(curr_position->SL_position == FIL_DIA)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	789b      	ldrb	r3, [r3, #2]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d123      	bne.n	8002888 <update_enc+0x160>
			if(enc_get_counter() > 7)
 8002840:	f7ff f8ec 	bl	8001a1c <enc_get_counter>
 8002844:	4603      	mov	r3, r0
 8002846:	2b07      	cmp	r3, #7
 8002848:	d911      	bls.n	800286e <update_enc+0x146>
				__HAL_TIM_SET_COUNTER(_ENC_TIMER, 0);
 800284a:	4b42      	ldr	r3, [pc, #264]	; (8002954 <update_enc+0x22c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2200      	movs	r2, #0
 8002850:	625a      	str	r2, [r3, #36]	; 0x24
				__HAL_TIM_SET_AUTORELOAD(_ENC_TIMER, 7);
 8002852:	4b40      	ldr	r3, [pc, #256]	; (8002954 <update_enc+0x22c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2207      	movs	r2, #7
 8002858:	62da      	str	r2, [r3, #44]	; 0x2c
 800285a:	4b3e      	ldr	r3, [pc, #248]	; (8002954 <update_enc+0x22c>)
 800285c:	2207      	movs	r2, #7
 800285e:	60da      	str	r2, [r3, #12]
				enc_value = enc_get_counter();
 8002860:	f7ff f8dc 	bl	8001a1c <enc_get_counter>
 8002864:	4603      	mov	r3, r0
 8002866:	81fb      	strh	r3, [r7, #14]
				enc_value /= 4;
 8002868:	89fb      	ldrh	r3, [r7, #14]
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	81fb      	strh	r3, [r7, #14]
			if(enc_value == 0)
 800286e:	89fb      	ldrh	r3, [r7, #14]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d102      	bne.n	800287a <update_enc+0x152>
				curr_position->TL_position = DIAMETER_175;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	711a      	strb	r2, [r3, #4]
			if(enc_value == 1)
 800287a:	89fb      	ldrh	r3, [r7, #14]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d164      	bne.n	800294a <update_enc+0x222>
				curr_position->TL_position = DIAMETER_285;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	711a      	strb	r2, [r3, #4]
}
 8002886:	e060      	b.n	800294a <update_enc+0x222>
		else if(curr_position->SL_position == FIL_DEN)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	789b      	ldrb	r3, [r3, #2]
 800288c:	2b02      	cmp	r3, #2
 800288e:	d129      	bne.n	80028e4 <update_enc+0x1bc>
			__HAL_TIM_SET_AUTORELOAD(_ENC_TIMER, 11);
 8002890:	4b30      	ldr	r3, [pc, #192]	; (8002954 <update_enc+0x22c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	220b      	movs	r2, #11
 8002896:	62da      	str	r2, [r3, #44]	; 0x2c
 8002898:	4b2e      	ldr	r3, [pc, #184]	; (8002954 <update_enc+0x22c>)
 800289a:	220b      	movs	r2, #11
 800289c:	60da      	str	r2, [r3, #12]
			if(enc_get_counter() > 12)
 800289e:	f7ff f8bd 	bl	8001a1c <enc_get_counter>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b0c      	cmp	r3, #12
 80028a6:	d90a      	bls.n	80028be <update_enc+0x196>
				__HAL_TIM_SET_COUNTER(_ENC_TIMER, 0);
 80028a8:	4b2a      	ldr	r3, [pc, #168]	; (8002954 <update_enc+0x22c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2200      	movs	r2, #0
 80028ae:	625a      	str	r2, [r3, #36]	; 0x24
				enc_value = enc_get_counter();
 80028b0:	f7ff f8b4 	bl	8001a1c <enc_get_counter>
 80028b4:	4603      	mov	r3, r0
 80028b6:	81fb      	strh	r3, [r7, #14]
				enc_value /= 4;
 80028b8:	89fb      	ldrh	r3, [r7, #14]
 80028ba:	089b      	lsrs	r3, r3, #2
 80028bc:	81fb      	strh	r3, [r7, #14]
			if(enc_value == 0)
 80028be:	89fb      	ldrh	r3, [r7, #14]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d102      	bne.n	80028ca <update_enc+0x1a2>
				curr_position->TL_position = DENSITY_PLA;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2202      	movs	r2, #2
 80028c8:	711a      	strb	r2, [r3, #4]
			if(enc_value == 1)
 80028ca:	89fb      	ldrh	r3, [r7, #14]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d102      	bne.n	80028d6 <update_enc+0x1ae>
				curr_position->TL_position = DENSITY_ABS;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2203      	movs	r2, #3
 80028d4:	711a      	strb	r2, [r3, #4]
			if(enc_value == 2)
 80028d6:	89fb      	ldrh	r3, [r7, #14]
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d136      	bne.n	800294a <update_enc+0x222>
				curr_position->TL_position = DENSITY_PETG;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2204      	movs	r2, #4
 80028e0:	711a      	strb	r2, [r3, #4]
}
 80028e2:	e032      	b.n	800294a <update_enc+0x222>
		else if(curr_position->SL_position == SAMPLE_WEIGHT)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	789b      	ldrb	r3, [r3, #2]
 80028e8:	2b03      	cmp	r3, #3
 80028ea:	d115      	bne.n	8002918 <update_enc+0x1f0>
			__HAL_TIM_SET_AUTORELOAD(_ENC_TIMER, 600);
 80028ec:	4b19      	ldr	r3, [pc, #100]	; (8002954 <update_enc+0x22c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f44f 7216 	mov.w	r2, #600	; 0x258
 80028f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80028f6:	4b17      	ldr	r3, [pc, #92]	; (8002954 <update_enc+0x22c>)
 80028f8:	f44f 7216 	mov.w	r2, #600	; 0x258
 80028fc:	60da      	str	r2, [r3, #12]
			if(enc_value == 0)
 80028fe:	89fb      	ldrh	r3, [r7, #14]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d105      	bne.n	8002910 <update_enc+0x1e8>
				enc_value = 1;
 8002904:	2301      	movs	r3, #1
 8002906:	81fb      	strh	r3, [r7, #14]
				FC_struct.parameters.temp_weight = enc_value;
 8002908:	4a13      	ldr	r2, [pc, #76]	; (8002958 <update_enc+0x230>)
 800290a:	89fb      	ldrh	r3, [r7, #14]
 800290c:	81d3      	strh	r3, [r2, #14]
}
 800290e:	e01c      	b.n	800294a <update_enc+0x222>
				FC_struct.parameters.temp_weight = enc_value;
 8002910:	4a11      	ldr	r2, [pc, #68]	; (8002958 <update_enc+0x230>)
 8002912:	89fb      	ldrh	r3, [r7, #14]
 8002914:	81d3      	strh	r3, [r2, #14]
}
 8002916:	e018      	b.n	800294a <update_enc+0x222>
		else if(curr_position->SL_position == QUANTITY)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	789b      	ldrb	r3, [r3, #2]
 800291c:	2b04      	cmp	r3, #4
 800291e:	d114      	bne.n	800294a <update_enc+0x222>
			__HAL_TIM_SET_AUTORELOAD(_ENC_TIMER, 101);
 8002920:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <update_enc+0x22c>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2265      	movs	r2, #101	; 0x65
 8002926:	62da      	str	r2, [r3, #44]	; 0x2c
 8002928:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <update_enc+0x22c>)
 800292a:	2265      	movs	r2, #101	; 0x65
 800292c:	60da      	str	r2, [r3, #12]
			if(enc_value == 0)
 800292e:	89fb      	ldrh	r3, [r7, #14]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d106      	bne.n	8002942 <update_enc+0x21a>
				enc_value = 1;
 8002934:	2301      	movs	r3, #1
 8002936:	81fb      	strh	r3, [r7, #14]
				FC_struct.parameters.temp_qty = enc_value;
 8002938:	89fb      	ldrh	r3, [r7, #14]
 800293a:	b2da      	uxtb	r2, r3
 800293c:	4b06      	ldr	r3, [pc, #24]	; (8002958 <update_enc+0x230>)
 800293e:	771a      	strb	r2, [r3, #28]
}
 8002940:	e003      	b.n	800294a <update_enc+0x222>
				FC_struct.parameters.temp_qty = enc_value;
 8002942:	89fb      	ldrh	r3, [r7, #14]
 8002944:	b2da      	uxtb	r2, r3
 8002946:	4b04      	ldr	r3, [pc, #16]	; (8002958 <update_enc+0x230>)
 8002948:	771a      	strb	r2, [r3, #28]
}
 800294a:	bf00      	nop
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	200005d8 	.word	0x200005d8
 8002958:	2000052c 	.word	0x2000052c

0800295c <clear_screen>:

void clear_screen()
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
	ST7920_GraphicMode(1);
 8002960:	2001      	movs	r0, #1
 8002962:	f7fe fcfd 	bl	8001360 <ST7920_GraphicMode>
	ST7920_Clear();
 8002966:	f7fe fdaf 	bl	80014c8 <ST7920_Clear>
	ST7920_GraphicMode(0);
 800296a:	2000      	movs	r0, #0
 800296c:	f7fe fcf8 	bl	8001360 <ST7920_GraphicMode>
	ST7920_Clear();
 8002970:	f7fe fdaa 	bl	80014c8 <ST7920_Clear>
}
 8002974:	bf00      	nop
 8002976:	bd80      	pop	{r7, pc}

08002978 <default_screen>:

void default_screen()
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
	ST7920_SendString(0,0,"FILAMENT CUTTER");
 800297c:	4a10      	ldr	r2, [pc, #64]	; (80029c0 <default_screen+0x48>)
 800297e:	2100      	movs	r1, #0
 8002980:	2000      	movs	r0, #0
 8002982:	f7fe fca9 	bl	80012d8 <ST7920_SendString>
	ST7920_GraphicMode(1);
 8002986:	2001      	movs	r0, #1
 8002988:	f7fe fcea 	bl	8001360 <ST7920_GraphicMode>
	ST7920_Clear();
 800298c:	f7fe fd9c 	bl	80014c8 <ST7920_Clear>
	DrawRectangle(0, 0, 127, 14);
 8002990:	230e      	movs	r3, #14
 8002992:	227f      	movs	r2, #127	; 0x7f
 8002994:	2100      	movs	r1, #0
 8002996:	2000      	movs	r0, #0
 8002998:	f7fe ff00 	bl	800179c <DrawRectangle>
	ST7920_Update();
 800299c:	f7fe fd8a 	bl	80014b4 <ST7920_Update>
	ST7920_GraphicMode(0);
 80029a0:	2000      	movs	r0, #0
 80029a2:	f7fe fcdd 	bl	8001360 <ST7920_GraphicMode>
	ST7920_SendString(1,0,"1.Settings");
 80029a6:	4a07      	ldr	r2, [pc, #28]	; (80029c4 <default_screen+0x4c>)
 80029a8:	2100      	movs	r1, #0
 80029aa:	2001      	movs	r0, #1
 80029ac:	f7fe fc94 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(3,5," START");
 80029b0:	4a05      	ldr	r2, [pc, #20]	; (80029c8 <default_screen+0x50>)
 80029b2:	2105      	movs	r1, #5
 80029b4:	2003      	movs	r0, #3
 80029b6:	f7fe fc8f 	bl	80012d8 <ST7920_SendString>
}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	08008850 	.word	0x08008850
 80029c4:	08008860 	.word	0x08008860
 80029c8:	0800886c 	.word	0x0800886c

080029cc <settings_screen>:



void settings_screen()
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
	ST7920_SendString(0,0,"1.Diameter");
 80029d0:	4a0d      	ldr	r2, [pc, #52]	; (8002a08 <settings_screen+0x3c>)
 80029d2:	2100      	movs	r1, #0
 80029d4:	2000      	movs	r0, #0
 80029d6:	f7fe fc7f 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(1,0,"2.Density");
 80029da:	4a0c      	ldr	r2, [pc, #48]	; (8002a0c <settings_screen+0x40>)
 80029dc:	2100      	movs	r1, #0
 80029de:	2001      	movs	r0, #1
 80029e0:	f7fe fc7a 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(2,0,"3.Weight");
 80029e4:	4a0a      	ldr	r2, [pc, #40]	; (8002a10 <settings_screen+0x44>)
 80029e6:	2100      	movs	r1, #0
 80029e8:	2002      	movs	r0, #2
 80029ea:	f7fe fc75 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(3,0,"4.QTY");
 80029ee:	4a09      	ldr	r2, [pc, #36]	; (8002a14 <settings_screen+0x48>)
 80029f0:	2100      	movs	r1, #0
 80029f2:	2003      	movs	r0, #3
 80029f4:	f7fe fc70 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(3,5,"5.BACK");
 80029f8:	4a07      	ldr	r2, [pc, #28]	; (8002a18 <settings_screen+0x4c>)
 80029fa:	2105      	movs	r1, #5
 80029fc:	2003      	movs	r0, #3
 80029fe:	f7fe fc6b 	bl	80012d8 <ST7920_SendString>

}
 8002a02:	bf00      	nop
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	08008874 	.word	0x08008874
 8002a0c:	08008880 	.word	0x08008880
 8002a10:	0800888c 	.word	0x0800888c
 8002a14:	08008898 	.word	0x08008898
 8002a18:	080088a0 	.word	0x080088a0

08002a1c <diameter_screen>:


void diameter_screen()
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
	if(FC_struct.parameters.filament_diameter == Filament_diameter_175)
 8002a20:	4b10      	ldr	r3, [pc, #64]	; (8002a64 <diameter_screen+0x48>)
 8002a22:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a26:	eeb7 7a0c 	vmov.f32	s14, #124	; 0x3fe00000  1.750
 8002a2a:	eef4 7a47 	vcmp.f32	s15, s14
 8002a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a32:	d10a      	bne.n	8002a4a <diameter_screen+0x2e>
	{
		ST7920_SendString(0, 0, "1.75 mm <<");
 8002a34:	4a0c      	ldr	r2, [pc, #48]	; (8002a68 <diameter_screen+0x4c>)
 8002a36:	2100      	movs	r1, #0
 8002a38:	2000      	movs	r0, #0
 8002a3a:	f7fe fc4d 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(1, 0, "2.85 mm");
 8002a3e:	4a0b      	ldr	r2, [pc, #44]	; (8002a6c <diameter_screen+0x50>)
 8002a40:	2100      	movs	r1, #0
 8002a42:	2001      	movs	r0, #1
 8002a44:	f7fe fc48 	bl	80012d8 <ST7920_SendString>
	else
	{
		ST7920_SendString(0, 0, "1.75 mm");
		ST7920_SendString(1, 0, "2.85 mm <<");
	}
}
 8002a48:	e009      	b.n	8002a5e <diameter_screen+0x42>
		ST7920_SendString(0, 0, "1.75 mm");
 8002a4a:	4a09      	ldr	r2, [pc, #36]	; (8002a70 <diameter_screen+0x54>)
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	2000      	movs	r0, #0
 8002a50:	f7fe fc42 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(1, 0, "2.85 mm <<");
 8002a54:	4a07      	ldr	r2, [pc, #28]	; (8002a74 <diameter_screen+0x58>)
 8002a56:	2100      	movs	r1, #0
 8002a58:	2001      	movs	r0, #1
 8002a5a:	f7fe fc3d 	bl	80012d8 <ST7920_SendString>
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	2000052c 	.word	0x2000052c
 8002a68:	080088a8 	.word	0x080088a8
 8002a6c:	080088b4 	.word	0x080088b4
 8002a70:	080088bc 	.word	0x080088bc
 8002a74:	080088c4 	.word	0x080088c4

08002a78 <density_screen>:


void density_screen()
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
	if(FC_struct.parameters.filament_density >= (Filament_density_PLA-0.001) && (FC_struct.parameters.filament_density <= Filament_density_PLA+0.001))
 8002a7c:	4b4c      	ldr	r3, [pc, #304]	; (8002bb0 <density_screen+0x138>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7fd fd61 	bl	8000548 <__aeabi_f2d>
 8002a86:	a33e      	add	r3, pc, #248	; (adr r3, 8002b80 <density_screen+0x108>)
 8002a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8c:	f7fe f83a 	bl	8000b04 <__aeabi_dcmpge>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d01b      	beq.n	8002ace <density_screen+0x56>
 8002a96:	4b46      	ldr	r3, [pc, #280]	; (8002bb0 <density_screen+0x138>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fd fd54 	bl	8000548 <__aeabi_f2d>
 8002aa0:	a339      	add	r3, pc, #228	; (adr r3, 8002b88 <density_screen+0x110>)
 8002aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa6:	f7fe f823 	bl	8000af0 <__aeabi_dcmple>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00e      	beq.n	8002ace <density_screen+0x56>
	{
		ST7920_SendString(0, 0, "1. PLA <<");
 8002ab0:	4a40      	ldr	r2, [pc, #256]	; (8002bb4 <density_screen+0x13c>)
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	f7fe fc0f 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(1, 0, "2. ABS");
 8002aba:	4a3f      	ldr	r2, [pc, #252]	; (8002bb8 <density_screen+0x140>)
 8002abc:	2100      	movs	r1, #0
 8002abe:	2001      	movs	r0, #1
 8002ac0:	f7fe fc0a 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(2, 0, "3. PETG");
 8002ac4:	4a3d      	ldr	r2, [pc, #244]	; (8002bbc <density_screen+0x144>)
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	2002      	movs	r0, #2
 8002aca:	f7fe fc05 	bl	80012d8 <ST7920_SendString>
	}

	if(FC_struct.parameters.filament_density >= (Filament_density_ABS-0.001) && (FC_struct.parameters.filament_density <= Filament_density_ABS+0.001))
 8002ace:	4b38      	ldr	r3, [pc, #224]	; (8002bb0 <density_screen+0x138>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7fd fd38 	bl	8000548 <__aeabi_f2d>
 8002ad8:	a32d      	add	r3, pc, #180	; (adr r3, 8002b90 <density_screen+0x118>)
 8002ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ade:	f7fe f811 	bl	8000b04 <__aeabi_dcmpge>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d01b      	beq.n	8002b20 <density_screen+0xa8>
 8002ae8:	4b31      	ldr	r3, [pc, #196]	; (8002bb0 <density_screen+0x138>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fd fd2b 	bl	8000548 <__aeabi_f2d>
 8002af2:	a329      	add	r3, pc, #164	; (adr r3, 8002b98 <density_screen+0x120>)
 8002af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af8:	f7fd fffa 	bl	8000af0 <__aeabi_dcmple>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00e      	beq.n	8002b20 <density_screen+0xa8>
	{
		ST7920_SendString(0, 0, "1. PLA");
 8002b02:	4a2f      	ldr	r2, [pc, #188]	; (8002bc0 <density_screen+0x148>)
 8002b04:	2100      	movs	r1, #0
 8002b06:	2000      	movs	r0, #0
 8002b08:	f7fe fbe6 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(1, 0, "2. ABS <<");
 8002b0c:	4a2d      	ldr	r2, [pc, #180]	; (8002bc4 <density_screen+0x14c>)
 8002b0e:	2100      	movs	r1, #0
 8002b10:	2001      	movs	r0, #1
 8002b12:	f7fe fbe1 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(2, 0, "3. PETG");
 8002b16:	4a29      	ldr	r2, [pc, #164]	; (8002bbc <density_screen+0x144>)
 8002b18:	2100      	movs	r1, #0
 8002b1a:	2002      	movs	r0, #2
 8002b1c:	f7fe fbdc 	bl	80012d8 <ST7920_SendString>
	}

	if(FC_struct.parameters.filament_density >= (Filament_density_PETG-0.001) && (FC_struct.parameters.filament_density <= Filament_density_PETG+0.001))
 8002b20:	4b23      	ldr	r3, [pc, #140]	; (8002bb0 <density_screen+0x138>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7fd fd0f 	bl	8000548 <__aeabi_f2d>
 8002b2a:	a31d      	add	r3, pc, #116	; (adr r3, 8002ba0 <density_screen+0x128>)
 8002b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b30:	f7fd ffe8 	bl	8000b04 <__aeabi_dcmpge>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d100      	bne.n	8002b3c <density_screen+0xc4>
	{
		ST7920_SendString(0, 0, "1. PLA");
		ST7920_SendString(1, 0, "2. ABS");
		ST7920_SendString(2, 0, "3. PETG <<");
	}
}
 8002b3a:	e01c      	b.n	8002b76 <density_screen+0xfe>
	if(FC_struct.parameters.filament_density >= (Filament_density_PETG-0.001) && (FC_struct.parameters.filament_density <= Filament_density_PETG+0.001))
 8002b3c:	4b1c      	ldr	r3, [pc, #112]	; (8002bb0 <density_screen+0x138>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7fd fd01 	bl	8000548 <__aeabi_f2d>
 8002b46:	a318      	add	r3, pc, #96	; (adr r3, 8002ba8 <density_screen+0x130>)
 8002b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b4c:	f7fd ffd0 	bl	8000af0 <__aeabi_dcmple>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d100      	bne.n	8002b58 <density_screen+0xe0>
}
 8002b56:	e00e      	b.n	8002b76 <density_screen+0xfe>
		ST7920_SendString(0, 0, "1. PLA");
 8002b58:	4a19      	ldr	r2, [pc, #100]	; (8002bc0 <density_screen+0x148>)
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	2000      	movs	r0, #0
 8002b5e:	f7fe fbbb 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(1, 0, "2. ABS");
 8002b62:	4a15      	ldr	r2, [pc, #84]	; (8002bb8 <density_screen+0x140>)
 8002b64:	2100      	movs	r1, #0
 8002b66:	2001      	movs	r0, #1
 8002b68:	f7fe fbb6 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(2, 0, "3. PETG <<");
 8002b6c:	4a16      	ldr	r2, [pc, #88]	; (8002bc8 <density_screen+0x150>)
 8002b6e:	2100      	movs	r1, #0
 8002b70:	2002      	movs	r0, #2
 8002b72:	f7fe fbb1 	bl	80012d8 <ST7920_SendString>
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	f3af 8000 	nop.w
 8002b80:	a9fbe76d 	.word	0xa9fbe76d
 8002b84:	3ff3d2f1 	.word	0x3ff3d2f1
 8002b88:	d0e56041 	.word	0xd0e56041
 8002b8c:	3ff3db22 	.word	0x3ff3db22
 8002b90:	76c8b43a 	.word	0x76c8b43a
 8002b94:	3ff09fbe 	.word	0x3ff09fbe
 8002b98:	9db22d0e 	.word	0x9db22d0e
 8002b9c:	3ff0a7ef 	.word	0x3ff0a7ef
 8002ba0:	e76c8b44 	.word	0xe76c8b44
 8002ba4:	3ff3a9fb 	.word	0x3ff3a9fb
 8002ba8:	0e560418 	.word	0x0e560418
 8002bac:	3ff3b22d 	.word	0x3ff3b22d
 8002bb0:	2000052c 	.word	0x2000052c
 8002bb4:	080088d0 	.word	0x080088d0
 8002bb8:	080088dc 	.word	0x080088dc
 8002bbc:	080088e4 	.word	0x080088e4
 8002bc0:	080088ec 	.word	0x080088ec
 8002bc4:	080088f4 	.word	0x080088f4
 8002bc8:	08008900 	.word	0x08008900

08002bcc <weight_screen>:


void weight_screen()
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
	ST7920_SendString(0, 0, "Weight[g]: ");
 8002bd0:	4a03      	ldr	r2, [pc, #12]	; (8002be0 <weight_screen+0x14>)
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	2000      	movs	r0, #0
 8002bd6:	f7fe fb7f 	bl	80012d8 <ST7920_SendString>
}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	0800890c 	.word	0x0800890c

08002be4 <weight_screen_update>:


void weight_screen_update()
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
	static uint8_t weight_prev_value;
	char weight_value[4];

	if(weight_prev_value != FC_struct.parameters.temp_weight)
 8002bea:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <weight_screen_update+0x4c>)
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <weight_screen_update+0x50>)
 8002bf2:	89db      	ldrh	r3, [r3, #14]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d016      	beq.n	8002c26 <weight_screen_update+0x42>
	{
		clear_screen();
 8002bf8:	f7ff feb0 	bl	800295c <clear_screen>
		weight_screen();
 8002bfc:	f7ff ffe6 	bl	8002bcc <weight_screen>

		weight_prev_value = FC_struct.parameters.temp_weight;
 8002c00:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <weight_screen_update+0x50>)
 8002c02:	89db      	ldrh	r3, [r3, #14]
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	4b0a      	ldr	r3, [pc, #40]	; (8002c30 <weight_screen_update+0x4c>)
 8002c08:	701a      	strb	r2, [r3, #0]
		sprintf(weight_value, "%d", FC_struct.parameters.temp_weight);
 8002c0a:	4b0a      	ldr	r3, [pc, #40]	; (8002c34 <weight_screen_update+0x50>)
 8002c0c:	89db      	ldrh	r3, [r3, #14]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	1d3b      	adds	r3, r7, #4
 8002c12:	4909      	ldr	r1, [pc, #36]	; (8002c38 <weight_screen_update+0x54>)
 8002c14:	4618      	mov	r0, r3
 8002c16:	f005 f9cb 	bl	8007fb0 <siprintf>
		ST7920_SendString(0, 5, weight_value);
 8002c1a:	1d3b      	adds	r3, r7, #4
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	2105      	movs	r1, #5
 8002c20:	2000      	movs	r0, #0
 8002c22:	f7fe fb59 	bl	80012d8 <ST7920_SendString>
	}

}
 8002c26:	bf00      	nop
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	200000d4 	.word	0x200000d4
 8002c34:	2000052c 	.word	0x2000052c
 8002c38:	08008918 	.word	0x08008918

08002c3c <active_start_screen>:

void active_start_screen()
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
	char qty_target_value[4];
	char qty_current_value[4];
	char weight_target_value[5];

	sprintf(qty_target_value, "%d", FC_struct.parameters.target_qty + 1);
 8002c42:	4b26      	ldr	r3, [pc, #152]	; (8002cdc <active_start_screen+0xa0>)
 8002c44:	7edb      	ldrb	r3, [r3, #27]
 8002c46:	1c5a      	adds	r2, r3, #1
 8002c48:	f107 030c 	add.w	r3, r7, #12
 8002c4c:	4924      	ldr	r1, [pc, #144]	; (8002ce0 <active_start_screen+0xa4>)
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f005 f9ae 	bl	8007fb0 <siprintf>
	sprintf(qty_current_value, "%d", (FC_struct.parameters.current_qty + 1));
 8002c54:	4b21      	ldr	r3, [pc, #132]	; (8002cdc <active_start_screen+0xa0>)
 8002c56:	7e9b      	ldrb	r3, [r3, #26]
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	1c5a      	adds	r2, r3, #1
 8002c5c:	f107 0308 	add.w	r3, r7, #8
 8002c60:	491f      	ldr	r1, [pc, #124]	; (8002ce0 <active_start_screen+0xa4>)
 8002c62:	4618      	mov	r0, r3
 8002c64:	f005 f9a4 	bl	8007fb0 <siprintf>
	sprintf(weight_target_value, "%d", FC_struct.parameters.target_weight);
 8002c68:	4b1c      	ldr	r3, [pc, #112]	; (8002cdc <active_start_screen+0xa0>)
 8002c6a:	899b      	ldrh	r3, [r3, #12]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	463b      	mov	r3, r7
 8002c70:	491b      	ldr	r1, [pc, #108]	; (8002ce0 <active_start_screen+0xa4>)
 8002c72:	4618      	mov	r0, r3
 8002c74:	f005 f99c 	bl	8007fb0 <siprintf>


	ST7920_SendString(0, 0, "Working...");
 8002c78:	4a1a      	ldr	r2, [pc, #104]	; (8002ce4 <active_start_screen+0xa8>)
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f7fe fb2b 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(1, 0, "   %");
 8002c82:	4a19      	ldr	r2, [pc, #100]	; (8002ce8 <active_start_screen+0xac>)
 8002c84:	2100      	movs	r1, #0
 8002c86:	2001      	movs	r0, #1
 8002c88:	f7fe fb26 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(2, 0, "W: ");
 8002c8c:	4a17      	ldr	r2, [pc, #92]	; (8002cec <active_start_screen+0xb0>)
 8002c8e:	2100      	movs	r1, #0
 8002c90:	2002      	movs	r0, #2
 8002c92:	f7fe fb21 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(2, 3, "QTY:  / ");
 8002c96:	4a16      	ldr	r2, [pc, #88]	; (8002cf0 <active_start_screen+0xb4>)
 8002c98:	2103      	movs	r1, #3
 8002c9a:	2002      	movs	r0, #2
 8002c9c:	f7fe fb1c 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(3, 3, "STOP");
 8002ca0:	4a14      	ldr	r2, [pc, #80]	; (8002cf4 <active_start_screen+0xb8>)
 8002ca2:	2103      	movs	r1, #3
 8002ca4:	2003      	movs	r0, #3
 8002ca6:	f7fe fb17 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(2, 7, qty_target_value);
 8002caa:	f107 030c 	add.w	r3, r7, #12
 8002cae:	461a      	mov	r2, r3
 8002cb0:	2107      	movs	r1, #7
 8002cb2:	2002      	movs	r0, #2
 8002cb4:	f7fe fb10 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(2, 5, qty_current_value);
 8002cb8:	f107 0308 	add.w	r3, r7, #8
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	2105      	movs	r1, #5
 8002cc0:	2002      	movs	r0, #2
 8002cc2:	f7fe fb09 	bl	80012d8 <ST7920_SendString>
	ST7920_SendString(2, 1, weight_target_value);
 8002cc6:	463b      	mov	r3, r7
 8002cc8:	461a      	mov	r2, r3
 8002cca:	2101      	movs	r1, #1
 8002ccc:	2002      	movs	r0, #2
 8002cce:	f7fe fb03 	bl	80012d8 <ST7920_SendString>
}
 8002cd2:	bf00      	nop
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	2000052c 	.word	0x2000052c
 8002ce0:	08008918 	.word	0x08008918
 8002ce4:	0800891c 	.word	0x0800891c
 8002ce8:	08008928 	.word	0x08008928
 8002cec:	08008930 	.word	0x08008930
 8002cf0:	08008934 	.word	0x08008934
 8002cf4:	08008940 	.word	0x08008940

08002cf8 <start_screen_update>:

void start_screen_update(uint8_t target_weight, uint8_t current_qty, uint8_t target_qty)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b08a      	sub	sp, #40	; 0x28
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	71fb      	strb	r3, [r7, #7]
 8002d02:	460b      	mov	r3, r1
 8002d04:	71bb      	strb	r3, [r7, #6]
 8002d06:	4613      	mov	r3, r2
 8002d08:	717b      	strb	r3, [r7, #5]
	uint8_t percent_prev_value = 1;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	char qty_target_value[4];
	char qty_current_value[4];
	char weight_target_value[5];
	char cm_current_percent[6];

	FC_struct.parameters.current_length_cm = (float)(FC_struct.motor->slave_timer.htim->Instance->CNT) / (FC_struct.motor->slave_timer.htim->Instance->ARR);
 8002d10:	4b51      	ldr	r3, [pc, #324]	; (8002e58 <start_screen_update+0x160>)
 8002d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1a:	ee07 3a90 	vmov	s15, r3
 8002d1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d22:	4b4d      	ldr	r3, [pc, #308]	; (8002e58 <start_screen_update+0x160>)
 8002d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2c:	ee07 3a90 	vmov	s15, r3
 8002d30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d38:	4b47      	ldr	r3, [pc, #284]	; (8002e58 <start_screen_update+0x160>)
 8002d3a:	edc3 7a05 	vstr	s15, [r3, #20]
	FC_struct.parameters.current_length_cm = truncf(FC_struct.parameters.current_length_cm * 100);
 8002d3e:	4b46      	ldr	r3, [pc, #280]	; (8002e58 <start_screen_update+0x160>)
 8002d40:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d44:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8002e5c <start_screen_update+0x164>
 8002d48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d50:	f005 fd5c 	bl	800880c <truncf>
 8002d54:	eef0 7a40 	vmov.f32	s15, s0
 8002d58:	4b3f      	ldr	r3, [pc, #252]	; (8002e58 <start_screen_update+0x160>)
 8002d5a:	edc3 7a05 	vstr	s15, [r3, #20]

	if((((uint8_t)FC_struct.parameters.current_length_cm % 5) == 0) && (percent_prev_value != FC_struct.parameters.current_length_cm))
 8002d5e:	4b3e      	ldr	r3, [pc, #248]	; (8002e58 <start_screen_update+0x160>)
 8002d60:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d68:	edc7 7a00 	vstr	s15, [r7]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	4b3b      	ldr	r3, [pc, #236]	; (8002e60 <start_screen_update+0x168>)
 8002d72:	fba3 1302 	umull	r1, r3, r3, r2
 8002d76:	0899      	lsrs	r1, r3, #2
 8002d78:	460b      	mov	r3, r1
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d163      	bne.n	8002e4e <start_screen_update+0x156>
 8002d86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d8a:	ee07 3a90 	vmov	s15, r3
 8002d8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d92:	4b31      	ldr	r3, [pc, #196]	; (8002e58 <start_screen_update+0x160>)
 8002d94:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d98:	eeb4 7a67 	vcmp.f32	s14, s15
 8002d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da0:	d055      	beq.n	8002e4e <start_screen_update+0x156>
	{
		percent_prev_value = FC_struct.parameters.current_length_cm;
 8002da2:	4b2d      	ldr	r3, [pc, #180]	; (8002e58 <start_screen_update+0x160>)
 8002da4:	edd3 7a05 	vldr	s15, [r3, #20]
 8002da8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dac:	edc7 7a00 	vstr	s15, [r7]
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		clear_screen();
 8002db6:	f7ff fdd1 	bl	800295c <clear_screen>
		active_start_screen();
 8002dba:	f7ff ff3f 	bl	8002c3c <active_start_screen>

		sprintf(qty_target_value, "%d", FC_struct.parameters.target_qty + 1);
 8002dbe:	4b26      	ldr	r3, [pc, #152]	; (8002e58 <start_screen_update+0x160>)
 8002dc0:	7edb      	ldrb	r3, [r3, #27]
 8002dc2:	1c5a      	adds	r2, r3, #1
 8002dc4:	f107 0320 	add.w	r3, r7, #32
 8002dc8:	4926      	ldr	r1, [pc, #152]	; (8002e64 <start_screen_update+0x16c>)
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f005 f8f0 	bl	8007fb0 <siprintf>
		sprintf(qty_current_value, "%d", (FC_struct.parameters.current_qty + 1));
 8002dd0:	4b21      	ldr	r3, [pc, #132]	; (8002e58 <start_screen_update+0x160>)
 8002dd2:	7e9b      	ldrb	r3, [r3, #26]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	1c5a      	adds	r2, r3, #1
 8002dd8:	f107 031c 	add.w	r3, r7, #28
 8002ddc:	4921      	ldr	r1, [pc, #132]	; (8002e64 <start_screen_update+0x16c>)
 8002dde:	4618      	mov	r0, r3
 8002de0:	f005 f8e6 	bl	8007fb0 <siprintf>
		sprintf(weight_target_value, "%d", FC_struct.parameters.target_weight);
 8002de4:	4b1c      	ldr	r3, [pc, #112]	; (8002e58 <start_screen_update+0x160>)
 8002de6:	899b      	ldrh	r3, [r3, #12]
 8002de8:	461a      	mov	r2, r3
 8002dea:	f107 0314 	add.w	r3, r7, #20
 8002dee:	491d      	ldr	r1, [pc, #116]	; (8002e64 <start_screen_update+0x16c>)
 8002df0:	4618      	mov	r0, r3
 8002df2:	f005 f8dd 	bl	8007fb0 <siprintf>
		sprintf(cm_current_percent, "%d", (uint8_t)FC_struct.parameters.current_length_cm);
 8002df6:	4b18      	ldr	r3, [pc, #96]	; (8002e58 <start_screen_update+0x160>)
 8002df8:	edd3 7a05 	vldr	s15, [r3, #20]
 8002dfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e00:	edc7 7a00 	vstr	s15, [r7]
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	461a      	mov	r2, r3
 8002e0a:	f107 030c 	add.w	r3, r7, #12
 8002e0e:	4915      	ldr	r1, [pc, #84]	; (8002e64 <start_screen_update+0x16c>)
 8002e10:	4618      	mov	r0, r3
 8002e12:	f005 f8cd 	bl	8007fb0 <siprintf>

		ST7920_SendString(2, 7, qty_target_value);
 8002e16:	f107 0320 	add.w	r3, r7, #32
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	2107      	movs	r1, #7
 8002e1e:	2002      	movs	r0, #2
 8002e20:	f7fe fa5a 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(2, 5, qty_current_value);
 8002e24:	f107 031c 	add.w	r3, r7, #28
 8002e28:	461a      	mov	r2, r3
 8002e2a:	2105      	movs	r1, #5
 8002e2c:	2002      	movs	r0, #2
 8002e2e:	f7fe fa53 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(2, 1, weight_target_value);
 8002e32:	f107 0314 	add.w	r3, r7, #20
 8002e36:	461a      	mov	r2, r3
 8002e38:	2101      	movs	r1, #1
 8002e3a:	2002      	movs	r0, #2
 8002e3c:	f7fe fa4c 	bl	80012d8 <ST7920_SendString>
		ST7920_SendString(1, 0, cm_current_percent);
 8002e40:	f107 030c 	add.w	r3, r7, #12
 8002e44:	461a      	mov	r2, r3
 8002e46:	2100      	movs	r1, #0
 8002e48:	2001      	movs	r0, #1
 8002e4a:	f7fe fa45 	bl	80012d8 <ST7920_SendString>
	}
}
 8002e4e:	bf00      	nop
 8002e50:	3728      	adds	r7, #40	; 0x28
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	2000052c 	.word	0x2000052c
 8002e5c:	42c80000 	.word	0x42c80000
 8002e60:	cccccccd 	.word	0xcccccccd
 8002e64:	08008918 	.word	0x08008918

08002e68 <quantity_screen>:



void quantity_screen()
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
	ST7920_SendString(0, 0, "QTY: ");
 8002e6c:	4a03      	ldr	r2, [pc, #12]	; (8002e7c <quantity_screen+0x14>)
 8002e6e:	2100      	movs	r1, #0
 8002e70:	2000      	movs	r0, #0
 8002e72:	f7fe fa31 	bl	80012d8 <ST7920_SendString>

}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	08008948 	.word	0x08008948

08002e80 <quantity_screen_update>:

void quantity_screen_update()
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
	static uint8_t qty_prev_value;
	char qty_value[4];

	if(qty_prev_value != FC_struct.parameters.temp_qty)
 8002e86:	4b10      	ldr	r3, [pc, #64]	; (8002ec8 <quantity_screen_update+0x48>)
 8002e88:	7f1a      	ldrb	r2, [r3, #28]
 8002e8a:	4b10      	ldr	r3, [pc, #64]	; (8002ecc <quantity_screen_update+0x4c>)
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d015      	beq.n	8002ebe <quantity_screen_update+0x3e>
	{
		clear_screen();
 8002e92:	f7ff fd63 	bl	800295c <clear_screen>
		quantity_screen();
 8002e96:	f7ff ffe7 	bl	8002e68 <quantity_screen>

		qty_prev_value = FC_struct.parameters.temp_qty;
 8002e9a:	4b0b      	ldr	r3, [pc, #44]	; (8002ec8 <quantity_screen_update+0x48>)
 8002e9c:	7f1a      	ldrb	r2, [r3, #28]
 8002e9e:	4b0b      	ldr	r3, [pc, #44]	; (8002ecc <quantity_screen_update+0x4c>)
 8002ea0:	701a      	strb	r2, [r3, #0]
		sprintf(qty_value, "%d", FC_struct.parameters.temp_qty);
 8002ea2:	4b09      	ldr	r3, [pc, #36]	; (8002ec8 <quantity_screen_update+0x48>)
 8002ea4:	7f1b      	ldrb	r3, [r3, #28]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	1d3b      	adds	r3, r7, #4
 8002eaa:	4909      	ldr	r1, [pc, #36]	; (8002ed0 <quantity_screen_update+0x50>)
 8002eac:	4618      	mov	r0, r3
 8002eae:	f005 f87f 	bl	8007fb0 <siprintf>
		ST7920_SendString(0, 2, qty_value);
 8002eb2:	1d3b      	adds	r3, r7, #4
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	2102      	movs	r1, #2
 8002eb8:	2000      	movs	r0, #0
 8002eba:	f7fe fa0d 	bl	80012d8 <ST7920_SendString>
	}

}
 8002ebe:	bf00      	nop
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	2000052c 	.word	0x2000052c
 8002ecc:	200000d5 	.word	0x200000d5
 8002ed0:	08008918 	.word	0x08008918

08002ed4 <stepper_init>:

extern filament_cutter FC_struct;

void stepper_init(stepper_motor *motor, TIM_HandleTypeDef *htim, uint32_t channel,
		TIM_HandleTypeDef *slave_timer, GPIO_TypeDef* Dir_port, uint16_t Dir_pin)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
 8002ee0:	603b      	str	r3, [r7, #0]
	motor->timer.htim = htim;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	601a      	str	r2, [r3, #0]
	motor->timer.channel = channel;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	605a      	str	r2, [r3, #4]
	motor->slave_timer.htim = slave_timer;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	609a      	str	r2, [r3, #8]
	motor->DIR_port = Dir_port;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	615a      	str	r2, [r3, #20]
	motor->DIR_pin = Dir_pin;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8bba      	ldrh	r2, [r7, #28]
 8002efe:	831a      	strh	r2, [r3, #24]
}
 8002f00:	bf00      	nop
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <stepper_stop>:

// Basic stepper motor control functions

void stepper_stop(stepper_motor *motor)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
	motor->mode = IDLE;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	745a      	strb	r2, [r3, #17]
	HAL_GPIO_WritePin(EXTRD_SLEEP_GPIO_Port, EXTRD_SLEEP_Pin, GPIO_PIN_RESET);
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2104      	movs	r1, #4
 8002f1e:	4825      	ldr	r0, [pc, #148]	; (8002fb4 <stepper_stop+0xa8>)
 8002f20:	f001 fa0e 	bl	8004340 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(motor->timer.htim, motor->timer.channel, 0);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d105      	bne.n	8002f38 <stepper_stop+0x2c>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2200      	movs	r2, #0
 8002f34:	635a      	str	r2, [r3, #52]	; 0x34
 8002f36:	e02c      	b.n	8002f92 <stepper_stop+0x86>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b04      	cmp	r3, #4
 8002f3e:	d105      	bne.n	8002f4c <stepper_stop+0x40>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	2300      	movs	r3, #0
 8002f48:	6393      	str	r3, [r2, #56]	; 0x38
 8002f4a:	e022      	b.n	8002f92 <stepper_stop+0x86>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b08      	cmp	r3, #8
 8002f52:	d105      	bne.n	8002f60 <stepper_stop+0x54>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002f5e:	e018      	b.n	8002f92 <stepper_stop+0x86>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	2b0c      	cmp	r3, #12
 8002f66:	d105      	bne.n	8002f74 <stepper_stop+0x68>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	2300      	movs	r3, #0
 8002f70:	6413      	str	r3, [r2, #64]	; 0x40
 8002f72:	e00e      	b.n	8002f92 <stepper_stop+0x86>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b10      	cmp	r3, #16
 8002f7a:	d105      	bne.n	8002f88 <stepper_stop+0x7c>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	2300      	movs	r3, #0
 8002f84:	6593      	str	r3, [r2, #88]	; 0x58
 8002f86:	e004      	b.n	8002f92 <stepper_stop+0x86>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	2300      	movs	r3, #0
 8002f90:	65d3      	str	r3, [r2, #92]	; 0x5c
	HAL_TIM_PWM_Stop(motor->timer.htim, motor->timer.channel);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4610      	mov	r0, r2
 8002f9e:	f003 f967 	bl	8006270 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(motor->slave_timer.htim);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f002 ffec 	bl	8005f84 <HAL_TIM_Base_Stop_IT>

}
 8002fac:	bf00      	nop
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	48000c00 	.word	0x48000c00

08002fb8 <stepper_set_dir>:

void stepper_set_dir(stepper_motor *motor, stepper_dir direction)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	70fb      	strb	r3, [r7, #3]
	motor->dir = direction;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	78fa      	ldrb	r2, [r7, #3]
 8002fc8:	741a      	strb	r2, [r3, #16]
	if(motor->dir == CW)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	7c1b      	ldrb	r3, [r3, #16]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d108      	bne.n	8002fe4 <stepper_set_dir+0x2c>
	{
		HAL_GPIO_WritePin(motor->DIR_port, motor->DIR_pin , GPIO_PIN_RESET);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6958      	ldr	r0, [r3, #20]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	8b1b      	ldrh	r3, [r3, #24]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	4619      	mov	r1, r3
 8002fde:	f001 f9af 	bl	8004340 <HAL_GPIO_WritePin>

	else
	{
		HAL_GPIO_WritePin(motor->DIR_port, motor->DIR_pin , GPIO_PIN_SET);
	}
}
 8002fe2:	e007      	b.n	8002ff4 <stepper_set_dir+0x3c>
		HAL_GPIO_WritePin(motor->DIR_port, motor->DIR_pin , GPIO_PIN_SET);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6958      	ldr	r0, [r3, #20]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	8b1b      	ldrh	r3, [r3, #24]
 8002fec:	2201      	movs	r2, #1
 8002fee:	4619      	mov	r1, r3
 8002ff0:	f001 f9a6 	bl	8004340 <HAL_GPIO_WritePin>
}
 8002ff4:	bf00      	nop
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <stepper_set_speed>:

void stepper_set_speed(stepper_motor *motor, uint32_t speed)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
	uint32_t freq, counter;

	if(speed > 100)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b64      	cmp	r3, #100	; 0x64
 800300a:	d902      	bls.n	8003012 <stepper_set_speed+0x16>
	{
		speed = 100;
 800300c:	2364      	movs	r3, #100	; 0x64
 800300e:	603b      	str	r3, [r7, #0]
 8003010:	e006      	b.n	8003020 <stepper_set_speed+0x24>
	}

	else if(speed == 0)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d103      	bne.n	8003020 <stepper_set_speed+0x24>
	{
		stepper_stop(motor);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7ff ff77 	bl	8002f0c <stepper_stop>
		return;
 800301e:	e068      	b.n	80030f2 <stepper_set_speed+0xf6>
	}

	freq = (speed * (STEPEER_MOTOR_MAX_FREQ_HZ - STEPPER_MOTOR_MIN_FREQ_HZ)) / STEPPER_MOTOR_MAX_SPEED;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003026:	fb02 f303 	mul.w	r3, r2, r3
 800302a:	4a33      	ldr	r2, [pc, #204]	; (80030f8 <stepper_set_speed+0xfc>)
 800302c:	fba2 2303 	umull	r2, r3, r2, r3
 8003030:	095b      	lsrs	r3, r3, #5
 8003032:	60fb      	str	r3, [r7, #12]

	counter = HAL_RCC_GetPCLK1Freq() / (motor->timer.htim->Init.Prescaler * freq);
 8003034:	f002 fab4 	bl	80055a0 <HAL_RCC_GetPCLK1Freq>
 8003038:	4601      	mov	r1, r0
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	fb02 f303 	mul.w	r3, r2, r3
 8003046:	fbb1 f3f3 	udiv	r3, r1, r3
 800304a:	60bb      	str	r3, [r7, #8]

	__HAL_TIM_SET_COUNTER(motor->timer.htim, 0);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2200      	movs	r2, #0
 8003054:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(motor->timer.htim, counter - 1);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	3a01      	subs	r2, #1
 8003060:	62da      	str	r2, [r3, #44]	; 0x2c
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	3a01      	subs	r2, #1
 800306a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(motor->timer.htim, motor->timer.channel, (counter/2)-1);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d107      	bne.n	8003084 <stepper_set_speed+0x88>
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	085a      	lsrs	r2, r3, #1
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	3a01      	subs	r2, #1
 8003080:	635a      	str	r2, [r3, #52]	; 0x34
 8003082:	e036      	b.n	80030f2 <stepper_set_speed+0xf6>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	2b04      	cmp	r3, #4
 800308a:	d107      	bne.n	800309c <stepper_set_speed+0xa0>
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	085b      	lsrs	r3, r3, #1
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	6812      	ldr	r2, [r2, #0]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	3b01      	subs	r3, #1
 8003098:	6393      	str	r3, [r2, #56]	; 0x38
 800309a:	e02a      	b.n	80030f2 <stepper_set_speed+0xf6>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b08      	cmp	r3, #8
 80030a2:	d107      	bne.n	80030b4 <stepper_set_speed+0xb8>
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	085b      	lsrs	r3, r3, #1
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6812      	ldr	r2, [r2, #0]
 80030ac:	6812      	ldr	r2, [r2, #0]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	63d3      	str	r3, [r2, #60]	; 0x3c
 80030b2:	e01e      	b.n	80030f2 <stepper_set_speed+0xf6>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	2b0c      	cmp	r3, #12
 80030ba:	d107      	bne.n	80030cc <stepper_set_speed+0xd0>
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	085b      	lsrs	r3, r3, #1
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6812      	ldr	r2, [r2, #0]
 80030c4:	6812      	ldr	r2, [r2, #0]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	6413      	str	r3, [r2, #64]	; 0x40
 80030ca:	e012      	b.n	80030f2 <stepper_set_speed+0xf6>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	2b10      	cmp	r3, #16
 80030d2:	d107      	bne.n	80030e4 <stepper_set_speed+0xe8>
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	085b      	lsrs	r3, r3, #1
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	6812      	ldr	r2, [r2, #0]
 80030dc:	6812      	ldr	r2, [r2, #0]
 80030de:	3b01      	subs	r3, #1
 80030e0:	6593      	str	r3, [r2, #88]	; 0x58
 80030e2:	e006      	b.n	80030f2 <stepper_set_speed+0xf6>
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	085b      	lsrs	r3, r3, #1
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	6812      	ldr	r2, [r2, #0]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	65d3      	str	r3, [r2, #92]	; 0x5c

}
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	51eb851f 	.word	0x51eb851f

080030fc <stepper_set_angle>:


void stepper_set_angle(stepper_motor *motor, uint32_t angle, uint32_t speed, stepper_dir dir)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
 8003108:	70fb      	strb	r3, [r7, #3]
	motor->mode = ANGLE;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2201      	movs	r2, #1
 800310e:	745a      	strb	r2, [r3, #17]
	stepper_set_dir(motor, dir);
 8003110:	78fb      	ldrb	r3, [r7, #3]
 8003112:	4619      	mov	r1, r3
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f7ff ff4f 	bl	8002fb8 <stepper_set_dir>
	stepper_set_speed(motor, speed);
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f7ff ff6d 	bl	8002ffc <stepper_set_speed>


	// set angle
	motor->step_counter = 0;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	61da      	str	r2, [r3, #28]
	motor->steps_to_count = angle * (STEP_PER_REVOLUTION * MICRO_STEP) / 360;
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	22c8      	movs	r2, #200	; 0xc8
 800312c:	fb02 f303 	mul.w	r3, r2, r3
 8003130:	08db      	lsrs	r3, r3, #3
 8003132:	4a19      	ldr	r2, [pc, #100]	; (8003198 <stepper_set_angle+0x9c>)
 8003134:	fba2 2303 	umull	r2, r3, r2, r3
 8003138:	089a      	lsrs	r2, r3, #2
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	621a      	str	r2, [r3, #32]


	if(0 == motor->steps_to_count)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d102      	bne.n	800314c <stepper_set_angle+0x50>
	{
		stepper_stop(motor);
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f7ff fee0 	bl	8002f0c <stepper_stop>
	}
	__HAL_TIM_SET_COUNTER(motor->slave_timer.htim, 0);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2200      	movs	r2, #0
 8003154:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(motor->slave_timer.htim, motor->steps_to_count - 1);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a1a      	ldr	r2, [r3, #32]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	3a01      	subs	r2, #1
 8003162:	62da      	str	r2, [r3, #44]	; 0x2c
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a1a      	ldr	r2, [r3, #32]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	3a01      	subs	r2, #1
 800316e:	60da      	str	r2, [r3, #12]

	HAL_TIM_Base_Start_IT(motor->slave_timer.htim);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	4618      	mov	r0, r3
 8003176:	f002 fea9 	bl	8005ecc <HAL_TIM_Base_Start_IT>
	FIRST_MISS_FLAG = 1;
 800317a:	4b08      	ldr	r3, [pc, #32]	; (800319c <stepper_set_angle+0xa0>)
 800317c:	2201      	movs	r2, #1
 800317e:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Start(motor->timer.htim, motor->timer.channel);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	4619      	mov	r1, r3
 800318a:	4610      	mov	r0, r2
 800318c:	f002 ff8a 	bl	80060a4 <HAL_TIM_PWM_Start>

}
 8003190:	bf00      	nop
 8003192:	3710      	adds	r7, #16
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	16c16c17 	.word	0x16c16c17
 800319c:	200004f0 	.word	0x200004f0

080031a0 <stepper_centimeters_to_rotations>:


void stepper_centimeters_to_rotations(stepper_motor *motor, uint32_t centimeters, uint32_t speed, stepper_dir dir)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
 80031ac:	70fb      	strb	r3, [r7, #3]
	uint32_t target_angle;
	target_angle = (uint32_t)centimeters / (FULL_ROTATION_LENGTH_CM);
 80031ae:	68b8      	ldr	r0, [r7, #8]
 80031b0:	f7fd f9a8 	bl	8000504 <__aeabi_ui2d>
 80031b4:	a30e      	add	r3, pc, #56	; (adr r3, 80031f0 <stepper_centimeters_to_rotations+0x50>)
 80031b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ba:	f7fd fb47 	bl	800084c <__aeabi_ddiv>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	4610      	mov	r0, r2
 80031c4:	4619      	mov	r1, r3
 80031c6:	f7fd fcb1 	bl	8000b2c <__aeabi_d2uiz>
 80031ca:	4603      	mov	r3, r0
 80031cc:	617b      	str	r3, [r7, #20]
	target_angle *= 360;
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80031d4:	fb02 f303 	mul.w	r3, r2, r3
 80031d8:	617b      	str	r3, [r7, #20]
	stepper_set_angle(motor, target_angle, speed, dir);
 80031da:	78fb      	ldrb	r3, [r7, #3]
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	6979      	ldr	r1, [r7, #20]
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f7ff ff8b 	bl	80030fc <stepper_set_angle>
}
 80031e6:	bf00      	nop
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	c083126f 	.word	0xc083126f
 80031f4:	400ba1ca 	.word	0x400ba1ca

080031f8 <stepper_grams_to_centimeters>:


uint32_t stepper_grams_to_centimeters(stepper_motor *motor, uint16_t grams, float filament_diameter, float filament_density)
{
 80031f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80031fc:	b086      	sub	sp, #24
 80031fe:	af00      	add	r7, sp, #0
 8003200:	60f8      	str	r0, [r7, #12]
 8003202:	460b      	mov	r3, r1
 8003204:	ed87 0a01 	vstr	s0, [r7, #4]
 8003208:	edc7 0a00 	vstr	s1, [r7]
 800320c:	817b      	strh	r3, [r7, #10]
	// dlugosc[m] = 4*waga[g]/ (density[g/cm3] * PI * srednica_fil[mm] * srednica fil[mm])
	float length;
	length = (4*grams)/ (filament_density * 3.14 * filament_diameter * filament_diameter);
 800320e:	897b      	ldrh	r3, [r7, #10]
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4618      	mov	r0, r3
 8003214:	f7fd f986 	bl	8000524 <__aeabi_i2d>
 8003218:	4604      	mov	r4, r0
 800321a:	460d      	mov	r5, r1
 800321c:	6838      	ldr	r0, [r7, #0]
 800321e:	f7fd f993 	bl	8000548 <__aeabi_f2d>
 8003222:	a327      	add	r3, pc, #156	; (adr r3, 80032c0 <stepper_grams_to_centimeters+0xc8>)
 8003224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003228:	f7fd f9e6 	bl	80005f8 <__aeabi_dmul>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	4690      	mov	r8, r2
 8003232:	4699      	mov	r9, r3
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f7fd f987 	bl	8000548 <__aeabi_f2d>
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	4640      	mov	r0, r8
 8003240:	4649      	mov	r1, r9
 8003242:	f7fd f9d9 	bl	80005f8 <__aeabi_dmul>
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	4690      	mov	r8, r2
 800324c:	4699      	mov	r9, r3
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7fd f97a 	bl	8000548 <__aeabi_f2d>
 8003254:	4602      	mov	r2, r0
 8003256:	460b      	mov	r3, r1
 8003258:	4640      	mov	r0, r8
 800325a:	4649      	mov	r1, r9
 800325c:	f7fd f9cc 	bl	80005f8 <__aeabi_dmul>
 8003260:	4602      	mov	r2, r0
 8003262:	460b      	mov	r3, r1
 8003264:	4620      	mov	r0, r4
 8003266:	4629      	mov	r1, r5
 8003268:	f7fd faf0 	bl	800084c <__aeabi_ddiv>
 800326c:	4602      	mov	r2, r0
 800326e:	460b      	mov	r3, r1
 8003270:	4610      	mov	r0, r2
 8003272:	4619      	mov	r1, r3
 8003274:	f7fd fc7a 	bl	8000b6c <__aeabi_d2f>
 8003278:	4603      	mov	r3, r0
 800327a:	617b      	str	r3, [r7, #20]
	FC_struct.parameters.current_length_cm = length * 100;
 800327c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003280:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80032b8 <stepper_grams_to_centimeters+0xc0>
 8003284:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003288:	4b0c      	ldr	r3, [pc, #48]	; (80032bc <stepper_grams_to_centimeters+0xc4>)
 800328a:	edc3 7a05 	vstr	s15, [r3, #20]
	return truncf(length * 100);
 800328e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003292:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80032b8 <stepper_grams_to_centimeters+0xc0>
 8003296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800329a:	eeb0 0a67 	vmov.f32	s0, s15
 800329e:	f005 fab5 	bl	800880c <truncf>
 80032a2:	eef0 7a40 	vmov.f32	s15, s0
 80032a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032aa:	ee17 3a90 	vmov	r3, s15
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3718      	adds	r7, #24
 80032b2:	46bd      	mov	sp, r7
 80032b4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80032b8:	42c80000 	.word	0x42c80000
 80032bc:	2000052c 	.word	0x2000052c
 80032c0:	51eb851f 	.word	0x51eb851f
 80032c4:	40091eb8 	.word	0x40091eb8

080032c8 <stepper_extrude_weight>:

void stepper_extrude_weight(stepper_motor *motor)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
	if(EXTRUDE_PROCESS_FLAG == 0)
 80032d0:	4b14      	ldr	r3, [pc, #80]	; (8003324 <stepper_extrude_weight+0x5c>)
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d120      	bne.n	800331c <stepper_extrude_weight+0x54>
	{
		//printf("Start Extrude\n");
		CUTTING_PROCESS_FLAG = 0;
 80032da:	4b13      	ldr	r3, [pc, #76]	; (8003328 <stepper_extrude_weight+0x60>)
 80032dc:	2200      	movs	r2, #0
 80032de:	701a      	strb	r2, [r3, #0]
		EXTRUDE_PROCESS_FLAG = 1;
 80032e0:	4b10      	ldr	r3, [pc, #64]	; (8003324 <stepper_extrude_weight+0x5c>)
 80032e2:	2201      	movs	r2, #1
 80032e4:	701a      	strb	r2, [r3, #0]
		uint32_t centimeters;
		centimeters = stepper_grams_to_centimeters(motor, FC_struct.parameters.target_weight, FC_struct.parameters.filament_diameter, FC_struct.parameters.filament_density);
 80032e6:	4b11      	ldr	r3, [pc, #68]	; (800332c <stepper_extrude_weight+0x64>)
 80032e8:	899b      	ldrh	r3, [r3, #12]
 80032ea:	4a10      	ldr	r2, [pc, #64]	; (800332c <stepper_extrude_weight+0x64>)
 80032ec:	edd2 7a02 	vldr	s15, [r2, #8]
 80032f0:	4a0e      	ldr	r2, [pc, #56]	; (800332c <stepper_extrude_weight+0x64>)
 80032f2:	ed92 7a01 	vldr	s14, [r2, #4]
 80032f6:	eef0 0a47 	vmov.f32	s1, s14
 80032fa:	eeb0 0a67 	vmov.f32	s0, s15
 80032fe:	4619      	mov	r1, r3
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f7ff ff79 	bl	80031f8 <stepper_grams_to_centimeters>
 8003306:	60f8      	str	r0, [r7, #12]
		FC_struct.parameters.target_length_cm = centimeters;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	b29a      	uxth	r2, r3
 800330c:	4b07      	ldr	r3, [pc, #28]	; (800332c <stepper_extrude_weight+0x64>)
 800330e:	831a      	strh	r2, [r3, #24]
		stepper_centimeters_to_rotations(motor, centimeters, 80, CW);
 8003310:	2300      	movs	r3, #0
 8003312:	2250      	movs	r2, #80	; 0x50
 8003314:	68f9      	ldr	r1, [r7, #12]
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7ff ff42 	bl	80031a0 <stepper_centimeters_to_rotations>
	}

}
 800331c:	bf00      	nop
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	2000050c 	.word	0x2000050c
 8003328:	200000e6 	.word	0x200000e6
 800332c:	2000052c 	.word	0x2000052c

08003330 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003336:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <HAL_MspInit+0x44>)
 8003338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800333a:	4a0e      	ldr	r2, [pc, #56]	; (8003374 <HAL_MspInit+0x44>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6613      	str	r3, [r2, #96]	; 0x60
 8003342:	4b0c      	ldr	r3, [pc, #48]	; (8003374 <HAL_MspInit+0x44>)
 8003344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	607b      	str	r3, [r7, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800334e:	4b09      	ldr	r3, [pc, #36]	; (8003374 <HAL_MspInit+0x44>)
 8003350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003352:	4a08      	ldr	r2, [pc, #32]	; (8003374 <HAL_MspInit+0x44>)
 8003354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003358:	6593      	str	r3, [r2, #88]	; 0x58
 800335a:	4b06      	ldr	r3, [pc, #24]	; (8003374 <HAL_MspInit+0x44>)
 800335c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800335e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	40021000 	.word	0x40021000

08003378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800337c:	e7fe      	b.n	800337c <NMI_Handler+0x4>

0800337e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800337e:	b480      	push	{r7}
 8003380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003382:	e7fe      	b.n	8003382 <HardFault_Handler+0x4>

08003384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003388:	e7fe      	b.n	8003388 <MemManage_Handler+0x4>

0800338a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800338a:	b480      	push	{r7}
 800338c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800338e:	e7fe      	b.n	800338e <BusFault_Handler+0x4>

08003390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003394:	e7fe      	b.n	8003394 <UsageFault_Handler+0x4>

08003396 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003396:	b480      	push	{r7}
 8003398:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800339a:	bf00      	nop
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033a8:	bf00      	nop
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033b2:	b480      	push	{r7}
 80033b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033c4:	f000 fcd4 	bl	8003d70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033c8:	bf00      	nop
 80033ca:	bd80      	pop	{r7, pc}

080033cc <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033d0:	4802      	ldr	r0, [pc, #8]	; (80033dc <TIM1_BRK_TIM15_IRQHandler+0x10>)
 80033d2:	f003 f909 	bl	80065e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	20000670 	.word	0x20000670

080033e0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033e4:	4803      	ldr	r0, [pc, #12]	; (80033f4 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80033e6:	f003 f8ff 	bl	80065e8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80033ea:	4803      	ldr	r0, [pc, #12]	; (80033f8 <TIM1_UP_TIM16_IRQHandler+0x18>)
 80033ec:	f003 f8fc 	bl	80065e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80033f0:	bf00      	nop
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	20000670 	.word	0x20000670
 80033f8:	20000708 	.word	0x20000708

080033fc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003400:	4802      	ldr	r0, [pc, #8]	; (800340c <TIM1_CC_IRQHandler+0x10>)
 8003402:	f003 f8f1 	bl	80065e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	20000670 	.word	0x20000670

08003410 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003414:	4802      	ldr	r0, [pc, #8]	; (8003420 <TIM2_IRQHandler+0x10>)
 8003416:	f003 f8e7 	bl	80065e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800341a:	bf00      	nop
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	200006bc 	.word	0x200006bc

08003424 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8003428:	4802      	ldr	r0, [pc, #8]	; (8003434 <LPTIM1_IRQHandler+0x10>)
 800342a:	f001 f8b2 	bl	8004592 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	20000554 	.word	0x20000554

08003438 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003440:	4a14      	ldr	r2, [pc, #80]	; (8003494 <_sbrk+0x5c>)
 8003442:	4b15      	ldr	r3, [pc, #84]	; (8003498 <_sbrk+0x60>)
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800344c:	4b13      	ldr	r3, [pc, #76]	; (800349c <_sbrk+0x64>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d102      	bne.n	800345a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003454:	4b11      	ldr	r3, [pc, #68]	; (800349c <_sbrk+0x64>)
 8003456:	4a12      	ldr	r2, [pc, #72]	; (80034a0 <_sbrk+0x68>)
 8003458:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800345a:	4b10      	ldr	r3, [pc, #64]	; (800349c <_sbrk+0x64>)
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4413      	add	r3, r2
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	429a      	cmp	r2, r3
 8003466:	d207      	bcs.n	8003478 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003468:	f004 fd70 	bl	8007f4c <__errno>
 800346c:	4603      	mov	r3, r0
 800346e:	220c      	movs	r2, #12
 8003470:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003472:	f04f 33ff 	mov.w	r3, #4294967295
 8003476:	e009      	b.n	800348c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003478:	4b08      	ldr	r3, [pc, #32]	; (800349c <_sbrk+0x64>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800347e:	4b07      	ldr	r3, [pc, #28]	; (800349c <_sbrk+0x64>)
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4413      	add	r3, r2
 8003486:	4a05      	ldr	r2, [pc, #20]	; (800349c <_sbrk+0x64>)
 8003488:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800348a:	68fb      	ldr	r3, [r7, #12]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3718      	adds	r7, #24
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	20028000 	.word	0x20028000
 8003498:	00000400 	.word	0x00000400
 800349c:	200000d8 	.word	0x200000d8
 80034a0:	200007f0 	.word	0x200007f0

080034a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80034a8:	4b15      	ldr	r3, [pc, #84]	; (8003500 <SystemInit+0x5c>)
 80034aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ae:	4a14      	ldr	r2, [pc, #80]	; (8003500 <SystemInit+0x5c>)
 80034b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80034b8:	4b12      	ldr	r3, [pc, #72]	; (8003504 <SystemInit+0x60>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a11      	ldr	r2, [pc, #68]	; (8003504 <SystemInit+0x60>)
 80034be:	f043 0301 	orr.w	r3, r3, #1
 80034c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80034c4:	4b0f      	ldr	r3, [pc, #60]	; (8003504 <SystemInit+0x60>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80034ca:	4b0e      	ldr	r3, [pc, #56]	; (8003504 <SystemInit+0x60>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a0d      	ldr	r2, [pc, #52]	; (8003504 <SystemInit+0x60>)
 80034d0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80034d4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80034d8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80034da:	4b0a      	ldr	r3, [pc, #40]	; (8003504 <SystemInit+0x60>)
 80034dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034e0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80034e2:	4b08      	ldr	r3, [pc, #32]	; (8003504 <SystemInit+0x60>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a07      	ldr	r2, [pc, #28]	; (8003504 <SystemInit+0x60>)
 80034e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034ec:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80034ee:	4b05      	ldr	r3, [pc, #20]	; (8003504 <SystemInit+0x60>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	619a      	str	r2, [r3, #24]
}
 80034f4:	bf00      	nop
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	e000ed00 	.word	0xe000ed00
 8003504:	40021000 	.word	0x40021000

08003508 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b09a      	sub	sp, #104	; 0x68
 800350c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800350e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003512:	2200      	movs	r2, #0
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	605a      	str	r2, [r3, #4]
 8003518:	609a      	str	r2, [r3, #8]
 800351a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800351c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003528:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800352c:	2200      	movs	r2, #0
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	605a      	str	r2, [r3, #4]
 8003532:	609a      	str	r2, [r3, #8]
 8003534:	60da      	str	r2, [r3, #12]
 8003536:	611a      	str	r2, [r3, #16]
 8003538:	615a      	str	r2, [r3, #20]
 800353a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800353c:	1d3b      	adds	r3, r7, #4
 800353e:	222c      	movs	r2, #44	; 0x2c
 8003540:	2100      	movs	r1, #0
 8003542:	4618      	mov	r0, r3
 8003544:	f004 fd2c 	bl	8007fa0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003548:	4b44      	ldr	r3, [pc, #272]	; (800365c <MX_TIM1_Init+0x154>)
 800354a:	4a45      	ldr	r2, [pc, #276]	; (8003660 <MX_TIM1_Init+0x158>)
 800354c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80;
 800354e:	4b43      	ldr	r3, [pc, #268]	; (800365c <MX_TIM1_Init+0x154>)
 8003550:	2250      	movs	r2, #80	; 0x50
 8003552:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003554:	4b41      	ldr	r3, [pc, #260]	; (800365c <MX_TIM1_Init+0x154>)
 8003556:	2200      	movs	r2, #0
 8003558:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800355a:	4b40      	ldr	r3, [pc, #256]	; (800365c <MX_TIM1_Init+0x154>)
 800355c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003560:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003562:	4b3e      	ldr	r3, [pc, #248]	; (800365c <MX_TIM1_Init+0x154>)
 8003564:	2200      	movs	r2, #0
 8003566:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003568:	4b3c      	ldr	r3, [pc, #240]	; (800365c <MX_TIM1_Init+0x154>)
 800356a:	2200      	movs	r2, #0
 800356c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800356e:	4b3b      	ldr	r3, [pc, #236]	; (800365c <MX_TIM1_Init+0x154>)
 8003570:	2200      	movs	r2, #0
 8003572:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003574:	4839      	ldr	r0, [pc, #228]	; (800365c <MX_TIM1_Init+0x154>)
 8003576:	f002 fbfd 	bl	8005d74 <HAL_TIM_Base_Init>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003580:	f7fe feec 	bl	800235c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003584:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003588:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800358a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800358e:	4619      	mov	r1, r3
 8003590:	4832      	ldr	r0, [pc, #200]	; (800365c <MX_TIM1_Init+0x154>)
 8003592:	f003 fa59 	bl	8006a48 <HAL_TIM_ConfigClockSource>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800359c:	f7fe fede 	bl	800235c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80035a0:	482e      	ldr	r0, [pc, #184]	; (800365c <MX_TIM1_Init+0x154>)
 80035a2:	f002 fd1e 	bl	8005fe2 <HAL_TIM_PWM_Init>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80035ac:	f7fe fed6 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80035b0:	2340      	movs	r3, #64	; 0x40
 80035b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC1REF;
 80035b4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80035b8:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80035ba:	2380      	movs	r3, #128	; 0x80
 80035bc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80035be:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80035c2:	4619      	mov	r1, r3
 80035c4:	4825      	ldr	r0, [pc, #148]	; (800365c <MX_TIM1_Init+0x154>)
 80035c6:	f003 ffab 	bl	8007520 <HAL_TIMEx_MasterConfigSynchronization>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80035d0:	f7fe fec4 	bl	800235c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035d4:	2360      	movs	r3, #96	; 0x60
 80035d6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 500;
 80035d8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80035dc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035de:	2300      	movs	r3, #0
 80035e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80035e2:	2300      	movs	r3, #0
 80035e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035e6:	2300      	movs	r3, #0
 80035e8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80035ea:	2300      	movs	r3, #0
 80035ec:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80035ee:	2300      	movs	r3, #0
 80035f0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80035f6:	2200      	movs	r2, #0
 80035f8:	4619      	mov	r1, r3
 80035fa:	4818      	ldr	r0, [pc, #96]	; (800365c <MX_TIM1_Init+0x154>)
 80035fc:	f003 f914 	bl	8006828 <HAL_TIM_PWM_ConfigChannel>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8003606:	f7fe fea9 	bl	800235c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800360a:	2300      	movs	r3, #0
 800360c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800360e:	2300      	movs	r3, #0
 8003610:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003612:	2300      	movs	r3, #0
 8003614:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003616:	2300      	movs	r3, #0
 8003618:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800361a:	2300      	movs	r3, #0
 800361c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800361e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003622:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003624:	2300      	movs	r3, #0
 8003626:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003628:	2300      	movs	r3, #0
 800362a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800362c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003630:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003632:	2300      	movs	r3, #0
 8003634:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003636:	2300      	movs	r3, #0
 8003638:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800363a:	1d3b      	adds	r3, r7, #4
 800363c:	4619      	mov	r1, r3
 800363e:	4807      	ldr	r0, [pc, #28]	; (800365c <MX_TIM1_Init+0x154>)
 8003640:	f003 ffdc 	bl	80075fc <HAL_TIMEx_ConfigBreakDeadTime>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800364a:	f7fe fe87 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800364e:	4803      	ldr	r0, [pc, #12]	; (800365c <MX_TIM1_Init+0x154>)
 8003650:	f000 fa1e 	bl	8003a90 <HAL_TIM_MspPostInit>

}
 8003654:	bf00      	nop
 8003656:	3768      	adds	r7, #104	; 0x68
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	20000670 	.word	0x20000670
 8003660:	40012c00 	.word	0x40012c00

08003664 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b088      	sub	sp, #32
 8003668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800366a:	f107 030c 	add.w	r3, r7, #12
 800366e:	2200      	movs	r2, #0
 8003670:	601a      	str	r2, [r3, #0]
 8003672:	605a      	str	r2, [r3, #4]
 8003674:	609a      	str	r2, [r3, #8]
 8003676:	60da      	str	r2, [r3, #12]
 8003678:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800367a:	463b      	mov	r3, r7
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	605a      	str	r2, [r3, #4]
 8003682:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003684:	4b1e      	ldr	r3, [pc, #120]	; (8003700 <MX_TIM2_Init+0x9c>)
 8003686:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800368a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800368c:	4b1c      	ldr	r3, [pc, #112]	; (8003700 <MX_TIM2_Init+0x9c>)
 800368e:	2200      	movs	r2, #0
 8003690:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003692:	4b1b      	ldr	r3, [pc, #108]	; (8003700 <MX_TIM2_Init+0x9c>)
 8003694:	2200      	movs	r2, #0
 8003696:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003698:	4b19      	ldr	r3, [pc, #100]	; (8003700 <MX_TIM2_Init+0x9c>)
 800369a:	f04f 32ff 	mov.w	r2, #4294967295
 800369e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036a0:	4b17      	ldr	r3, [pc, #92]	; (8003700 <MX_TIM2_Init+0x9c>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036a6:	4b16      	ldr	r3, [pc, #88]	; (8003700 <MX_TIM2_Init+0x9c>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80036ac:	4814      	ldr	r0, [pc, #80]	; (8003700 <MX_TIM2_Init+0x9c>)
 80036ae:	f002 fb61 	bl	8005d74 <HAL_TIM_Base_Init>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d001      	beq.n	80036bc <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80036b8:	f7fe fe50 	bl	800235c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80036bc:	2307      	movs	r3, #7
 80036be:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80036c0:	2300      	movs	r3, #0
 80036c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80036c4:	f107 030c 	add.w	r3, r7, #12
 80036c8:	4619      	mov	r1, r3
 80036ca:	480d      	ldr	r0, [pc, #52]	; (8003700 <MX_TIM2_Init+0x9c>)
 80036cc:	f003 fa82 	bl	8006bd4 <HAL_TIM_SlaveConfigSynchro>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80036d6:	f7fe fe41 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036da:	2300      	movs	r3, #0
 80036dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036de:	2300      	movs	r3, #0
 80036e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036e2:	463b      	mov	r3, r7
 80036e4:	4619      	mov	r1, r3
 80036e6:	4806      	ldr	r0, [pc, #24]	; (8003700 <MX_TIM2_Init+0x9c>)
 80036e8:	f003 ff1a 	bl	8007520 <HAL_TIMEx_MasterConfigSynchronization>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80036f2:	f7fe fe33 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80036f6:	bf00      	nop
 80036f8:	3720      	adds	r7, #32
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	200006bc 	.word	0x200006bc

08003704 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b08c      	sub	sp, #48	; 0x30
 8003708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800370a:	f107 030c 	add.w	r3, r7, #12
 800370e:	2224      	movs	r2, #36	; 0x24
 8003710:	2100      	movs	r1, #0
 8003712:	4618      	mov	r0, r3
 8003714:	f004 fc44 	bl	8007fa0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003718:	463b      	mov	r3, r7
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	605a      	str	r2, [r3, #4]
 8003720:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003722:	4b21      	ldr	r3, [pc, #132]	; (80037a8 <MX_TIM3_Init+0xa4>)
 8003724:	4a21      	ldr	r2, [pc, #132]	; (80037ac <MX_TIM3_Init+0xa8>)
 8003726:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003728:	4b1f      	ldr	r3, [pc, #124]	; (80037a8 <MX_TIM3_Init+0xa4>)
 800372a:	2200      	movs	r2, #0
 800372c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800372e:	4b1e      	ldr	r3, [pc, #120]	; (80037a8 <MX_TIM3_Init+0xa4>)
 8003730:	2200      	movs	r2, #0
 8003732:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003734:	4b1c      	ldr	r3, [pc, #112]	; (80037a8 <MX_TIM3_Init+0xa4>)
 8003736:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800373a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800373c:	4b1a      	ldr	r3, [pc, #104]	; (80037a8 <MX_TIM3_Init+0xa4>)
 800373e:	2200      	movs	r2, #0
 8003740:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003742:	4b19      	ldr	r3, [pc, #100]	; (80037a8 <MX_TIM3_Init+0xa4>)
 8003744:	2200      	movs	r2, #0
 8003746:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003748:	2303      	movs	r3, #3
 800374a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800374c:	2300      	movs	r3, #0
 800374e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003750:	2301      	movs	r3, #1
 8003752:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003754:	2300      	movs	r3, #0
 8003756:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8003758:	230f      	movs	r3, #15
 800375a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800375c:	2302      	movs	r3, #2
 800375e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003760:	2301      	movs	r3, #1
 8003762:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003764:	2300      	movs	r3, #0
 8003766:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8003768:	230f      	movs	r3, #15
 800376a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800376c:	f107 030c 	add.w	r3, r7, #12
 8003770:	4619      	mov	r1, r3
 8003772:	480d      	ldr	r0, [pc, #52]	; (80037a8 <MX_TIM3_Init+0xa4>)
 8003774:	f002 fe04 	bl	8006380 <HAL_TIM_Encoder_Init>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800377e:	f7fe fded 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003782:	2300      	movs	r3, #0
 8003784:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003786:	2300      	movs	r3, #0
 8003788:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800378a:	463b      	mov	r3, r7
 800378c:	4619      	mov	r1, r3
 800378e:	4806      	ldr	r0, [pc, #24]	; (80037a8 <MX_TIM3_Init+0xa4>)
 8003790:	f003 fec6 	bl	8007520 <HAL_TIMEx_MasterConfigSynchronization>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800379a:	f7fe fddf 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800379e:	bf00      	nop
 80037a0:	3730      	adds	r7, #48	; 0x30
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	200005d8 	.word	0x200005d8
 80037ac:	40000400 	.word	0x40000400

080037b0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037b6:	1d3b      	adds	r3, r7, #4
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	605a      	str	r2, [r3, #4]
 80037be:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80037c0:	4b14      	ldr	r3, [pc, #80]	; (8003814 <MX_TIM6_Init+0x64>)
 80037c2:	4a15      	ldr	r2, [pc, #84]	; (8003818 <MX_TIM6_Init+0x68>)
 80037c4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80;
 80037c6:	4b13      	ldr	r3, [pc, #76]	; (8003814 <MX_TIM6_Init+0x64>)
 80037c8:	2250      	movs	r2, #80	; 0x50
 80037ca:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037cc:	4b11      	ldr	r3, [pc, #68]	; (8003814 <MX_TIM6_Init+0x64>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80037d2:	4b10      	ldr	r3, [pc, #64]	; (8003814 <MX_TIM6_Init+0x64>)
 80037d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037d8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037da:	4b0e      	ldr	r3, [pc, #56]	; (8003814 <MX_TIM6_Init+0x64>)
 80037dc:	2200      	movs	r2, #0
 80037de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80037e0:	480c      	ldr	r0, [pc, #48]	; (8003814 <MX_TIM6_Init+0x64>)
 80037e2:	f002 fac7 	bl	8005d74 <HAL_TIM_Base_Init>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80037ec:	f7fe fdb6 	bl	800235c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037f0:	2300      	movs	r3, #0
 80037f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037f4:	2300      	movs	r3, #0
 80037f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80037f8:	1d3b      	adds	r3, r7, #4
 80037fa:	4619      	mov	r1, r3
 80037fc:	4805      	ldr	r0, [pc, #20]	; (8003814 <MX_TIM6_Init+0x64>)
 80037fe:	f003 fe8f 	bl	8007520 <HAL_TIMEx_MasterConfigSynchronization>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003808:	f7fe fda8 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800380c:	bf00      	nop
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	20000624 	.word	0x20000624
 8003818:	40001000 	.word	0x40001000

0800381c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b092      	sub	sp, #72	; 0x48
 8003820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003822:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003826:	2200      	movs	r2, #0
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	605a      	str	r2, [r3, #4]
 800382c:	609a      	str	r2, [r3, #8]
 800382e:	60da      	str	r2, [r3, #12]
 8003830:	611a      	str	r2, [r3, #16]
 8003832:	615a      	str	r2, [r3, #20]
 8003834:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003836:	463b      	mov	r3, r7
 8003838:	222c      	movs	r2, #44	; 0x2c
 800383a:	2100      	movs	r1, #0
 800383c:	4618      	mov	r0, r3
 800383e:	f004 fbaf 	bl	8007fa0 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003842:	4b30      	ldr	r3, [pc, #192]	; (8003904 <MX_TIM16_Init+0xe8>)
 8003844:	4a30      	ldr	r2, [pc, #192]	; (8003908 <MX_TIM16_Init+0xec>)
 8003846:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 39999;
 8003848:	4b2e      	ldr	r3, [pc, #184]	; (8003904 <MX_TIM16_Init+0xe8>)
 800384a:	f649 423f 	movw	r2, #39999	; 0x9c3f
 800384e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003850:	4b2c      	ldr	r3, [pc, #176]	; (8003904 <MX_TIM16_Init+0xe8>)
 8003852:	2200      	movs	r2, #0
 8003854:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 99;
 8003856:	4b2b      	ldr	r3, [pc, #172]	; (8003904 <MX_TIM16_Init+0xe8>)
 8003858:	2263      	movs	r2, #99	; 0x63
 800385a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800385c:	4b29      	ldr	r3, [pc, #164]	; (8003904 <MX_TIM16_Init+0xe8>)
 800385e:	2200      	movs	r2, #0
 8003860:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003862:	4b28      	ldr	r3, [pc, #160]	; (8003904 <MX_TIM16_Init+0xe8>)
 8003864:	2200      	movs	r2, #0
 8003866:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003868:	4b26      	ldr	r3, [pc, #152]	; (8003904 <MX_TIM16_Init+0xe8>)
 800386a:	2200      	movs	r2, #0
 800386c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800386e:	4825      	ldr	r0, [pc, #148]	; (8003904 <MX_TIM16_Init+0xe8>)
 8003870:	f002 fa80 	bl	8005d74 <HAL_TIM_Base_Init>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 800387a:	f7fe fd6f 	bl	800235c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800387e:	4821      	ldr	r0, [pc, #132]	; (8003904 <MX_TIM16_Init+0xe8>)
 8003880:	f002 fbaf 	bl	8005fe2 <HAL_TIM_PWM_Init>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 800388a:	f7fe fd67 	bl	800235c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800388e:	2360      	movs	r3, #96	; 0x60
 8003890:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 99;
 8003892:	2363      	movs	r3, #99	; 0x63
 8003894:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003896:	2300      	movs	r3, #0
 8003898:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800389a:	2300      	movs	r3, #0
 800389c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800389e:	2300      	movs	r3, #0
 80038a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80038a2:	2300      	movs	r3, #0
 80038a4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80038a6:	2300      	movs	r3, #0
 80038a8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038ae:	2200      	movs	r2, #0
 80038b0:	4619      	mov	r1, r3
 80038b2:	4814      	ldr	r0, [pc, #80]	; (8003904 <MX_TIM16_Init+0xe8>)
 80038b4:	f002 ffb8 	bl	8006828 <HAL_TIM_PWM_ConfigChannel>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 80038be:	f7fe fd4d 	bl	800235c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80038c2:	2300      	movs	r3, #0
 80038c4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80038c6:	2300      	movs	r3, #0
 80038c8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80038ca:	2300      	movs	r3, #0
 80038cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80038d2:	2300      	movs	r3, #0
 80038d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80038d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80038dc:	2300      	movs	r3, #0
 80038de:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80038e0:	463b      	mov	r3, r7
 80038e2:	4619      	mov	r1, r3
 80038e4:	4807      	ldr	r0, [pc, #28]	; (8003904 <MX_TIM16_Init+0xe8>)
 80038e6:	f003 fe89 	bl	80075fc <HAL_TIMEx_ConfigBreakDeadTime>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <MX_TIM16_Init+0xd8>
  {
    Error_Handler();
 80038f0:	f7fe fd34 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 80038f4:	4803      	ldr	r0, [pc, #12]	; (8003904 <MX_TIM16_Init+0xe8>)
 80038f6:	f000 f8cb 	bl	8003a90 <HAL_TIM_MspPostInit>

}
 80038fa:	bf00      	nop
 80038fc:	3748      	adds	r7, #72	; 0x48
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	20000708 	.word	0x20000708
 8003908:	40014400 	.word	0x40014400

0800390c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a38      	ldr	r2, [pc, #224]	; (80039fc <HAL_TIM_Base_MspInit+0xf0>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d124      	bne.n	8003968 <HAL_TIM_Base_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800391e:	4b38      	ldr	r3, [pc, #224]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 8003920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003922:	4a37      	ldr	r2, [pc, #220]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 8003924:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003928:	6613      	str	r3, [r2, #96]	; 0x60
 800392a:	4b35      	ldr	r3, [pc, #212]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 800392c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800392e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003932:	617b      	str	r3, [r7, #20]
 8003934:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8003936:	2200      	movs	r2, #0
 8003938:	2100      	movs	r1, #0
 800393a:	2018      	movs	r0, #24
 800393c:	f000 fb37 	bl	8003fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003940:	2018      	movs	r0, #24
 8003942:	f000 fb50 	bl	8003fe6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003946:	2200      	movs	r2, #0
 8003948:	2100      	movs	r1, #0
 800394a:	2019      	movs	r0, #25
 800394c:	f000 fb2f 	bl	8003fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003950:	2019      	movs	r0, #25
 8003952:	f000 fb48 	bl	8003fe6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003956:	2200      	movs	r2, #0
 8003958:	2100      	movs	r1, #0
 800395a:	201b      	movs	r0, #27
 800395c:	f000 fb27 	bl	8003fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003960:	201b      	movs	r0, #27
 8003962:	f000 fb40 	bl	8003fe6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8003966:	e044      	b.n	80039f2 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM2)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003970:	d114      	bne.n	800399c <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003972:	4b23      	ldr	r3, [pc, #140]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 8003974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003976:	4a22      	ldr	r2, [pc, #136]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 8003978:	f043 0301 	orr.w	r3, r3, #1
 800397c:	6593      	str	r3, [r2, #88]	; 0x58
 800397e:	4b20      	ldr	r3, [pc, #128]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 8003980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800398a:	2200      	movs	r2, #0
 800398c:	2100      	movs	r1, #0
 800398e:	201c      	movs	r0, #28
 8003990:	f000 fb0d 	bl	8003fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003994:	201c      	movs	r0, #28
 8003996:	f000 fb26 	bl	8003fe6 <HAL_NVIC_EnableIRQ>
}
 800399a:	e02a      	b.n	80039f2 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM6)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a18      	ldr	r2, [pc, #96]	; (8003a04 <HAL_TIM_Base_MspInit+0xf8>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d10c      	bne.n	80039c0 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80039a6:	4b16      	ldr	r3, [pc, #88]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 80039a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039aa:	4a15      	ldr	r2, [pc, #84]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 80039ac:	f043 0310 	orr.w	r3, r3, #16
 80039b0:	6593      	str	r3, [r2, #88]	; 0x58
 80039b2:	4b13      	ldr	r3, [pc, #76]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 80039b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039b6:	f003 0310 	and.w	r3, r3, #16
 80039ba:	60fb      	str	r3, [r7, #12]
 80039bc:	68fb      	ldr	r3, [r7, #12]
}
 80039be:	e018      	b.n	80039f2 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM16)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a10      	ldr	r2, [pc, #64]	; (8003a08 <HAL_TIM_Base_MspInit+0xfc>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d113      	bne.n	80039f2 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80039ca:	4b0d      	ldr	r3, [pc, #52]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 80039cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ce:	4a0c      	ldr	r2, [pc, #48]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 80039d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039d4:	6613      	str	r3, [r2, #96]	; 0x60
 80039d6:	4b0a      	ldr	r3, [pc, #40]	; (8003a00 <HAL_TIM_Base_MspInit+0xf4>)
 80039d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039de:	60bb      	str	r3, [r7, #8]
 80039e0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80039e2:	2200      	movs	r2, #0
 80039e4:	2100      	movs	r1, #0
 80039e6:	2019      	movs	r0, #25
 80039e8:	f000 fae1 	bl	8003fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80039ec:	2019      	movs	r0, #25
 80039ee:	f000 fafa 	bl	8003fe6 <HAL_NVIC_EnableIRQ>
}
 80039f2:	bf00      	nop
 80039f4:	3718      	adds	r7, #24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	40012c00 	.word	0x40012c00
 8003a00:	40021000 	.word	0x40021000
 8003a04:	40001000 	.word	0x40001000
 8003a08:	40014400 	.word	0x40014400

08003a0c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b08a      	sub	sp, #40	; 0x28
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a14:	f107 0314 	add.w	r3, r7, #20
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]
 8003a1c:	605a      	str	r2, [r3, #4]
 8003a1e:	609a      	str	r2, [r3, #8]
 8003a20:	60da      	str	r2, [r3, #12]
 8003a22:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a17      	ldr	r2, [pc, #92]	; (8003a88 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d128      	bne.n	8003a80 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a2e:	4b17      	ldr	r3, [pc, #92]	; (8003a8c <HAL_TIM_Encoder_MspInit+0x80>)
 8003a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a32:	4a16      	ldr	r2, [pc, #88]	; (8003a8c <HAL_TIM_Encoder_MspInit+0x80>)
 8003a34:	f043 0302 	orr.w	r3, r3, #2
 8003a38:	6593      	str	r3, [r2, #88]	; 0x58
 8003a3a:	4b14      	ldr	r3, [pc, #80]	; (8003a8c <HAL_TIM_Encoder_MspInit+0x80>)
 8003a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	613b      	str	r3, [r7, #16]
 8003a44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a46:	4b11      	ldr	r3, [pc, #68]	; (8003a8c <HAL_TIM_Encoder_MspInit+0x80>)
 8003a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a4a:	4a10      	ldr	r2, [pc, #64]	; (8003a8c <HAL_TIM_Encoder_MspInit+0x80>)
 8003a4c:	f043 0301 	orr.w	r3, r3, #1
 8003a50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a52:	4b0e      	ldr	r3, [pc, #56]	; (8003a8c <HAL_TIM_Encoder_MspInit+0x80>)
 8003a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8003a5e:	23c0      	movs	r3, #192	; 0xc0
 8003a60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a62:	2302      	movs	r3, #2
 8003a64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a6e:	2302      	movs	r3, #2
 8003a70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a72:	f107 0314 	add.w	r3, r7, #20
 8003a76:	4619      	mov	r1, r3
 8003a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a7c:	f000 face 	bl	800401c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003a80:	bf00      	nop
 8003a82:	3728      	adds	r7, #40	; 0x28
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40000400 	.word	0x40000400
 8003a8c:	40021000 	.word	0x40021000

08003a90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08a      	sub	sp, #40	; 0x28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a98:	f107 0314 	add.w	r3, r7, #20
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	605a      	str	r2, [r3, #4]
 8003aa2:	609a      	str	r2, [r3, #8]
 8003aa4:	60da      	str	r2, [r3, #12]
 8003aa6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a23      	ldr	r2, [pc, #140]	; (8003b3c <HAL_TIM_MspPostInit+0xac>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d11e      	bne.n	8003af0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ab2:	4b23      	ldr	r3, [pc, #140]	; (8003b40 <HAL_TIM_MspPostInit+0xb0>)
 8003ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab6:	4a22      	ldr	r2, [pc, #136]	; (8003b40 <HAL_TIM_MspPostInit+0xb0>)
 8003ab8:	f043 0301 	orr.w	r3, r3, #1
 8003abc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003abe:	4b20      	ldr	r3, [pc, #128]	; (8003b40 <HAL_TIM_MspPostInit+0xb0>)
 8003ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	613b      	str	r3, [r7, #16]
 8003ac8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = EXT_STEP_Pin;
 8003aca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003adc:	2301      	movs	r3, #1
 8003ade:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(EXT_STEP_GPIO_Port, &GPIO_InitStruct);
 8003ae0:	f107 0314 	add.w	r3, r7, #20
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003aea:	f000 fa97 	bl	800401c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8003aee:	e021      	b.n	8003b34 <HAL_TIM_MspPostInit+0xa4>
  else if(timHandle->Instance==TIM16)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a13      	ldr	r2, [pc, #76]	; (8003b44 <HAL_TIM_MspPostInit+0xb4>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d11c      	bne.n	8003b34 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003afa:	4b11      	ldr	r3, [pc, #68]	; (8003b40 <HAL_TIM_MspPostInit+0xb0>)
 8003afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afe:	4a10      	ldr	r2, [pc, #64]	; (8003b40 <HAL_TIM_MspPostInit+0xb0>)
 8003b00:	f043 0302 	orr.w	r3, r3, #2
 8003b04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b06:	4b0e      	ldr	r3, [pc, #56]	; (8003b40 <HAL_TIM_MspPostInit+0xb0>)
 8003b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CUTT_PWM_Pin;
 8003b12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b18:	2302      	movs	r3, #2
 8003b1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b20:	2300      	movs	r3, #0
 8003b22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8003b24:	230e      	movs	r3, #14
 8003b26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CUTT_PWM_GPIO_Port, &GPIO_InitStruct);
 8003b28:	f107 0314 	add.w	r3, r7, #20
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	4806      	ldr	r0, [pc, #24]	; (8003b48 <HAL_TIM_MspPostInit+0xb8>)
 8003b30:	f000 fa74 	bl	800401c <HAL_GPIO_Init>
}
 8003b34:	bf00      	nop
 8003b36:	3728      	adds	r7, #40	; 0x28
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	40012c00 	.word	0x40012c00
 8003b40:	40021000 	.word	0x40021000
 8003b44:	40014400 	.word	0x40014400
 8003b48:	48000400 	.word	0x48000400

08003b4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b50:	4b14      	ldr	r3, [pc, #80]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b52:	4a15      	ldr	r2, [pc, #84]	; (8003ba8 <MX_USART2_UART_Init+0x5c>)
 8003b54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003b56:	4b13      	ldr	r3, [pc, #76]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003b5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003b5e:	4b11      	ldr	r3, [pc, #68]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003b64:	4b0f      	ldr	r3, [pc, #60]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003b6a:	4b0e      	ldr	r3, [pc, #56]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b70:	4b0c      	ldr	r3, [pc, #48]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b72:	220c      	movs	r2, #12
 8003b74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b76:	4b0b      	ldr	r3, [pc, #44]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b7c:	4b09      	ldr	r3, [pc, #36]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b82:	4b08      	ldr	r3, [pc, #32]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b88:	4b06      	ldr	r3, [pc, #24]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003b8e:	4805      	ldr	r0, [pc, #20]	; (8003ba4 <MX_USART2_UART_Init+0x58>)
 8003b90:	f003 fdca 	bl	8007728 <HAL_UART_Init>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003b9a:	f7fe fbdf 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003b9e:	bf00      	nop
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	20000754 	.word	0x20000754
 8003ba8:	40004400 	.word	0x40004400

08003bac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b0a4      	sub	sp, #144	; 0x90
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bb4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003bb8:	2200      	movs	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	605a      	str	r2, [r3, #4]
 8003bbe:	609a      	str	r2, [r3, #8]
 8003bc0:	60da      	str	r2, [r3, #12]
 8003bc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bc4:	f107 0314 	add.w	r3, r7, #20
 8003bc8:	2268      	movs	r2, #104	; 0x68
 8003bca:	2100      	movs	r1, #0
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f004 f9e7 	bl	8007fa0 <memset>
  if(uartHandle->Instance==USART2)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a21      	ldr	r2, [pc, #132]	; (8003c5c <HAL_UART_MspInit+0xb0>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d13a      	bne.n	8003c52 <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003bdc:	2302      	movs	r3, #2
 8003bde:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003be0:	2300      	movs	r3, #0
 8003be2:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003be4:	f107 0314 	add.w	r3, r7, #20
 8003be8:	4618      	mov	r0, r3
 8003bea:	f001 fd65 	bl	80056b8 <HAL_RCCEx_PeriphCLKConfig>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003bf4:	f7fe fbb2 	bl	800235c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003bf8:	4b19      	ldr	r3, [pc, #100]	; (8003c60 <HAL_UART_MspInit+0xb4>)
 8003bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bfc:	4a18      	ldr	r2, [pc, #96]	; (8003c60 <HAL_UART_MspInit+0xb4>)
 8003bfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c02:	6593      	str	r3, [r2, #88]	; 0x58
 8003c04:	4b16      	ldr	r3, [pc, #88]	; (8003c60 <HAL_UART_MspInit+0xb4>)
 8003c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c0c:	613b      	str	r3, [r7, #16]
 8003c0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c10:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <HAL_UART_MspInit+0xb4>)
 8003c12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c14:	4a12      	ldr	r2, [pc, #72]	; (8003c60 <HAL_UART_MspInit+0xb4>)
 8003c16:	f043 0301 	orr.w	r3, r3, #1
 8003c1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c1c:	4b10      	ldr	r3, [pc, #64]	; (8003c60 <HAL_UART_MspInit+0xb4>)
 8003c1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	60fb      	str	r3, [r7, #12]
 8003c26:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003c28:	230c      	movs	r3, #12
 8003c2a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c32:	2300      	movs	r3, #0
 8003c34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c3e:	2307      	movs	r3, #7
 8003c40:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c44:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003c48:	4619      	mov	r1, r3
 8003c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c4e:	f000 f9e5 	bl	800401c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003c52:	bf00      	nop
 8003c54:	3790      	adds	r7, #144	; 0x90
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40004400 	.word	0x40004400
 8003c60:	40021000 	.word	0x40021000

08003c64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003c64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003c68:	f7ff fc1c 	bl	80034a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003c6c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003c6e:	e003      	b.n	8003c78 <LoopCopyDataInit>

08003c70 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003c70:	4b0b      	ldr	r3, [pc, #44]	; (8003ca0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003c72:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003c74:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003c76:	3104      	adds	r1, #4

08003c78 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003c78:	480a      	ldr	r0, [pc, #40]	; (8003ca4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003c7a:	4b0b      	ldr	r3, [pc, #44]	; (8003ca8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003c7c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003c7e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003c80:	d3f6      	bcc.n	8003c70 <CopyDataInit>
	ldr	r2, =_sbss
 8003c82:	4a0a      	ldr	r2, [pc, #40]	; (8003cac <LoopForever+0x12>)
	b	LoopFillZerobss
 8003c84:	e002      	b.n	8003c8c <LoopFillZerobss>

08003c86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003c86:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003c88:	f842 3b04 	str.w	r3, [r2], #4

08003c8c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003c8c:	4b08      	ldr	r3, [pc, #32]	; (8003cb0 <LoopForever+0x16>)
	cmp	r2, r3
 8003c8e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003c90:	d3f9      	bcc.n	8003c86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c92:	f004 f961 	bl	8007f58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003c96:	f7fe fa77 	bl	8002188 <main>

08003c9a <LoopForever>:

LoopForever:
    b LoopForever
 8003c9a:	e7fe      	b.n	8003c9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003c9c:	20028000 	.word	0x20028000
	ldr	r3, =_sidata
 8003ca0:	080089dc 	.word	0x080089dc
	ldr	r0, =_sdata
 8003ca4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003ca8:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8003cac:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8003cb0:	200007ec 	.word	0x200007ec

08003cb4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003cb4:	e7fe      	b.n	8003cb4 <ADC1_IRQHandler>
	...

08003cb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003cc2:	4b0c      	ldr	r3, [pc, #48]	; (8003cf4 <HAL_Init+0x3c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a0b      	ldr	r2, [pc, #44]	; (8003cf4 <HAL_Init+0x3c>)
 8003cc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ccc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cce:	2003      	movs	r0, #3
 8003cd0:	f000 f962 	bl	8003f98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	f000 f80f 	bl	8003cf8 <HAL_InitTick>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d002      	beq.n	8003ce6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	71fb      	strb	r3, [r7, #7]
 8003ce4:	e001      	b.n	8003cea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ce6:	f7ff fb23 	bl	8003330 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003cea:	79fb      	ldrb	r3, [r7, #7]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40022000 	.word	0x40022000

08003cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003d00:	2300      	movs	r3, #0
 8003d02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003d04:	4b17      	ldr	r3, [pc, #92]	; (8003d64 <HAL_InitTick+0x6c>)
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d023      	beq.n	8003d54 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003d0c:	4b16      	ldr	r3, [pc, #88]	; (8003d68 <HAL_InitTick+0x70>)
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	4b14      	ldr	r3, [pc, #80]	; (8003d64 <HAL_InitTick+0x6c>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	4619      	mov	r1, r3
 8003d16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 f96d 	bl	8004002 <HAL_SYSTICK_Config>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10f      	bne.n	8003d4e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2b0f      	cmp	r3, #15
 8003d32:	d809      	bhi.n	8003d48 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d34:	2200      	movs	r2, #0
 8003d36:	6879      	ldr	r1, [r7, #4]
 8003d38:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3c:	f000 f937 	bl	8003fae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d40:	4a0a      	ldr	r2, [pc, #40]	; (8003d6c <HAL_InitTick+0x74>)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6013      	str	r3, [r2, #0]
 8003d46:	e007      	b.n	8003d58 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	73fb      	strb	r3, [r7, #15]
 8003d4c:	e004      	b.n	8003d58 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	73fb      	strb	r3, [r7, #15]
 8003d52:	e001      	b.n	8003d58 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3710      	adds	r7, #16
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	2000000c 	.word	0x2000000c
 8003d68:	20000004 	.word	0x20000004
 8003d6c:	20000008 	.word	0x20000008

08003d70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003d74:	4b06      	ldr	r3, [pc, #24]	; (8003d90 <HAL_IncTick+0x20>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	461a      	mov	r2, r3
 8003d7a:	4b06      	ldr	r3, [pc, #24]	; (8003d94 <HAL_IncTick+0x24>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4413      	add	r3, r2
 8003d80:	4a04      	ldr	r2, [pc, #16]	; (8003d94 <HAL_IncTick+0x24>)
 8003d82:	6013      	str	r3, [r2, #0]
}
 8003d84:	bf00      	nop
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	2000000c 	.word	0x2000000c
 8003d94:	200007d8 	.word	0x200007d8

08003d98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d9c:	4b03      	ldr	r3, [pc, #12]	; (8003dac <HAL_GetTick+0x14>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	200007d8 	.word	0x200007d8

08003db0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003db8:	f7ff ffee 	bl	8003d98 <HAL_GetTick>
 8003dbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc8:	d005      	beq.n	8003dd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003dca:	4b0a      	ldr	r3, [pc, #40]	; (8003df4 <HAL_Delay+0x44>)
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003dd6:	bf00      	nop
 8003dd8:	f7ff ffde 	bl	8003d98 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d8f7      	bhi.n	8003dd8 <HAL_Delay+0x28>
  {
  }
}
 8003de8:	bf00      	nop
 8003dea:	bf00      	nop
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	2000000c 	.word	0x2000000c

08003df8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f003 0307 	and.w	r3, r3, #7
 8003e06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e08:	4b0c      	ldr	r3, [pc, #48]	; (8003e3c <__NVIC_SetPriorityGrouping+0x44>)
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e0e:	68ba      	ldr	r2, [r7, #8]
 8003e10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e14:	4013      	ands	r3, r2
 8003e16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e2a:	4a04      	ldr	r2, [pc, #16]	; (8003e3c <__NVIC_SetPriorityGrouping+0x44>)
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	60d3      	str	r3, [r2, #12]
}
 8003e30:	bf00      	nop
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr
 8003e3c:	e000ed00 	.word	0xe000ed00

08003e40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e40:	b480      	push	{r7}
 8003e42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e44:	4b04      	ldr	r3, [pc, #16]	; (8003e58 <__NVIC_GetPriorityGrouping+0x18>)
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	0a1b      	lsrs	r3, r3, #8
 8003e4a:	f003 0307 	and.w	r3, r3, #7
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	e000ed00 	.word	0xe000ed00

08003e5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	4603      	mov	r3, r0
 8003e64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	db0b      	blt.n	8003e86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e6e:	79fb      	ldrb	r3, [r7, #7]
 8003e70:	f003 021f 	and.w	r2, r3, #31
 8003e74:	4907      	ldr	r1, [pc, #28]	; (8003e94 <__NVIC_EnableIRQ+0x38>)
 8003e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7a:	095b      	lsrs	r3, r3, #5
 8003e7c:	2001      	movs	r0, #1
 8003e7e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e86:	bf00      	nop
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	e000e100 	.word	0xe000e100

08003e98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	6039      	str	r1, [r7, #0]
 8003ea2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	db0a      	blt.n	8003ec2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	b2da      	uxtb	r2, r3
 8003eb0:	490c      	ldr	r1, [pc, #48]	; (8003ee4 <__NVIC_SetPriority+0x4c>)
 8003eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb6:	0112      	lsls	r2, r2, #4
 8003eb8:	b2d2      	uxtb	r2, r2
 8003eba:	440b      	add	r3, r1
 8003ebc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ec0:	e00a      	b.n	8003ed8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	b2da      	uxtb	r2, r3
 8003ec6:	4908      	ldr	r1, [pc, #32]	; (8003ee8 <__NVIC_SetPriority+0x50>)
 8003ec8:	79fb      	ldrb	r3, [r7, #7]
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	3b04      	subs	r3, #4
 8003ed0:	0112      	lsls	r2, r2, #4
 8003ed2:	b2d2      	uxtb	r2, r2
 8003ed4:	440b      	add	r3, r1
 8003ed6:	761a      	strb	r2, [r3, #24]
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	e000e100 	.word	0xe000e100
 8003ee8:	e000ed00 	.word	0xe000ed00

08003eec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b089      	sub	sp, #36	; 0x24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f003 0307 	and.w	r3, r3, #7
 8003efe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	f1c3 0307 	rsb	r3, r3, #7
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	bf28      	it	cs
 8003f0a:	2304      	movcs	r3, #4
 8003f0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	3304      	adds	r3, #4
 8003f12:	2b06      	cmp	r3, #6
 8003f14:	d902      	bls.n	8003f1c <NVIC_EncodePriority+0x30>
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	3b03      	subs	r3, #3
 8003f1a:	e000      	b.n	8003f1e <NVIC_EncodePriority+0x32>
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f20:	f04f 32ff 	mov.w	r2, #4294967295
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	43da      	mvns	r2, r3
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	401a      	ands	r2, r3
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f34:	f04f 31ff 	mov.w	r1, #4294967295
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f3e:	43d9      	mvns	r1, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f44:	4313      	orrs	r3, r2
         );
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3724      	adds	r7, #36	; 0x24
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
	...

08003f54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f64:	d301      	bcc.n	8003f6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f66:	2301      	movs	r3, #1
 8003f68:	e00f      	b.n	8003f8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f6a:	4a0a      	ldr	r2, [pc, #40]	; (8003f94 <SysTick_Config+0x40>)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f72:	210f      	movs	r1, #15
 8003f74:	f04f 30ff 	mov.w	r0, #4294967295
 8003f78:	f7ff ff8e 	bl	8003e98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f7c:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <SysTick_Config+0x40>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f82:	4b04      	ldr	r3, [pc, #16]	; (8003f94 <SysTick_Config+0x40>)
 8003f84:	2207      	movs	r2, #7
 8003f86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	e000e010 	.word	0xe000e010

08003f98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f7ff ff29 	bl	8003df8 <__NVIC_SetPriorityGrouping>
}
 8003fa6:	bf00      	nop
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b086      	sub	sp, #24
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	607a      	str	r2, [r7, #4]
 8003fba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fc0:	f7ff ff3e 	bl	8003e40 <__NVIC_GetPriorityGrouping>
 8003fc4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	68b9      	ldr	r1, [r7, #8]
 8003fca:	6978      	ldr	r0, [r7, #20]
 8003fcc:	f7ff ff8e 	bl	8003eec <NVIC_EncodePriority>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fd6:	4611      	mov	r1, r2
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff ff5d 	bl	8003e98 <__NVIC_SetPriority>
}
 8003fde:	bf00      	nop
 8003fe0:	3718      	adds	r7, #24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fe6:	b580      	push	{r7, lr}
 8003fe8:	b082      	sub	sp, #8
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	4603      	mov	r3, r0
 8003fee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7ff ff31 	bl	8003e5c <__NVIC_EnableIRQ>
}
 8003ffa:	bf00      	nop
 8003ffc:	3708      	adds	r7, #8
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b082      	sub	sp, #8
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7ff ffa2 	bl	8003f54 <SysTick_Config>
 8004010:	4603      	mov	r3, r0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800401c:	b480      	push	{r7}
 800401e:	b087      	sub	sp, #28
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004026:	2300      	movs	r3, #0
 8004028:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800402a:	e154      	b.n	80042d6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	2101      	movs	r1, #1
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	fa01 f303 	lsl.w	r3, r1, r3
 8004038:	4013      	ands	r3, r2
 800403a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 8146 	beq.w	80042d0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d00b      	beq.n	8004064 <HAL_GPIO_Init+0x48>
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b02      	cmp	r3, #2
 8004052:	d007      	beq.n	8004064 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004058:	2b11      	cmp	r3, #17
 800405a:	d003      	beq.n	8004064 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	2b12      	cmp	r3, #18
 8004062:	d130      	bne.n	80040c6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	2203      	movs	r2, #3
 8004070:	fa02 f303 	lsl.w	r3, r2, r3
 8004074:	43db      	mvns	r3, r3
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	4013      	ands	r3, r2
 800407a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	68da      	ldr	r2, [r3, #12]
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	005b      	lsls	r3, r3, #1
 8004084:	fa02 f303 	lsl.w	r3, r2, r3
 8004088:	693a      	ldr	r2, [r7, #16]
 800408a:	4313      	orrs	r3, r2
 800408c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800409a:	2201      	movs	r2, #1
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	fa02 f303 	lsl.w	r3, r2, r3
 80040a2:	43db      	mvns	r3, r3
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	4013      	ands	r3, r2
 80040a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	091b      	lsrs	r3, r3, #4
 80040b0:	f003 0201 	and.w	r2, r3, #1
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	4313      	orrs	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	2203      	movs	r2, #3
 80040d2:	fa02 f303 	lsl.w	r3, r2, r3
 80040d6:	43db      	mvns	r3, r3
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	4013      	ands	r3, r2
 80040dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	689a      	ldr	r2, [r3, #8]
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d003      	beq.n	8004106 <HAL_GPIO_Init+0xea>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	2b12      	cmp	r3, #18
 8004104:	d123      	bne.n	800414e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	08da      	lsrs	r2, r3, #3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	3208      	adds	r2, #8
 800410e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004112:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	220f      	movs	r2, #15
 800411e:	fa02 f303 	lsl.w	r3, r2, r3
 8004122:	43db      	mvns	r3, r3
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	4013      	ands	r3, r2
 8004128:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	691a      	ldr	r2, [r3, #16]
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f003 0307 	and.w	r3, r3, #7
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	fa02 f303 	lsl.w	r3, r2, r3
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	4313      	orrs	r3, r2
 800413e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	08da      	lsrs	r2, r3, #3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	3208      	adds	r2, #8
 8004148:	6939      	ldr	r1, [r7, #16]
 800414a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	005b      	lsls	r3, r3, #1
 8004158:	2203      	movs	r2, #3
 800415a:	fa02 f303 	lsl.w	r3, r2, r3
 800415e:	43db      	mvns	r3, r3
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	4013      	ands	r3, r2
 8004164:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f003 0203 	and.w	r2, r3, #3
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	005b      	lsls	r3, r3, #1
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	4313      	orrs	r3, r2
 800417a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800418a:	2b00      	cmp	r3, #0
 800418c:	f000 80a0 	beq.w	80042d0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004190:	4b58      	ldr	r3, [pc, #352]	; (80042f4 <HAL_GPIO_Init+0x2d8>)
 8004192:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004194:	4a57      	ldr	r2, [pc, #348]	; (80042f4 <HAL_GPIO_Init+0x2d8>)
 8004196:	f043 0301 	orr.w	r3, r3, #1
 800419a:	6613      	str	r3, [r2, #96]	; 0x60
 800419c:	4b55      	ldr	r3, [pc, #340]	; (80042f4 <HAL_GPIO_Init+0x2d8>)
 800419e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041a0:	f003 0301 	and.w	r3, r3, #1
 80041a4:	60bb      	str	r3, [r7, #8]
 80041a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80041a8:	4a53      	ldr	r2, [pc, #332]	; (80042f8 <HAL_GPIO_Init+0x2dc>)
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	089b      	lsrs	r3, r3, #2
 80041ae:	3302      	adds	r3, #2
 80041b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f003 0303 	and.w	r3, r3, #3
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	220f      	movs	r2, #15
 80041c0:	fa02 f303 	lsl.w	r3, r2, r3
 80041c4:	43db      	mvns	r3, r3
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4013      	ands	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80041d2:	d019      	beq.n	8004208 <HAL_GPIO_Init+0x1ec>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a49      	ldr	r2, [pc, #292]	; (80042fc <HAL_GPIO_Init+0x2e0>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d013      	beq.n	8004204 <HAL_GPIO_Init+0x1e8>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a48      	ldr	r2, [pc, #288]	; (8004300 <HAL_GPIO_Init+0x2e4>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d00d      	beq.n	8004200 <HAL_GPIO_Init+0x1e4>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a47      	ldr	r2, [pc, #284]	; (8004304 <HAL_GPIO_Init+0x2e8>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d007      	beq.n	80041fc <HAL_GPIO_Init+0x1e0>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a46      	ldr	r2, [pc, #280]	; (8004308 <HAL_GPIO_Init+0x2ec>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d101      	bne.n	80041f8 <HAL_GPIO_Init+0x1dc>
 80041f4:	2304      	movs	r3, #4
 80041f6:	e008      	b.n	800420a <HAL_GPIO_Init+0x1ee>
 80041f8:	2307      	movs	r3, #7
 80041fa:	e006      	b.n	800420a <HAL_GPIO_Init+0x1ee>
 80041fc:	2303      	movs	r3, #3
 80041fe:	e004      	b.n	800420a <HAL_GPIO_Init+0x1ee>
 8004200:	2302      	movs	r3, #2
 8004202:	e002      	b.n	800420a <HAL_GPIO_Init+0x1ee>
 8004204:	2301      	movs	r3, #1
 8004206:	e000      	b.n	800420a <HAL_GPIO_Init+0x1ee>
 8004208:	2300      	movs	r3, #0
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	f002 0203 	and.w	r2, r2, #3
 8004210:	0092      	lsls	r2, r2, #2
 8004212:	4093      	lsls	r3, r2
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	4313      	orrs	r3, r2
 8004218:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800421a:	4937      	ldr	r1, [pc, #220]	; (80042f8 <HAL_GPIO_Init+0x2dc>)
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	089b      	lsrs	r3, r3, #2
 8004220:	3302      	adds	r3, #2
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004228:	4b38      	ldr	r3, [pc, #224]	; (800430c <HAL_GPIO_Init+0x2f0>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	43db      	mvns	r3, r3
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	4013      	ands	r3, r2
 8004236:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d003      	beq.n	800424c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	4313      	orrs	r3, r2
 800424a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800424c:	4a2f      	ldr	r2, [pc, #188]	; (800430c <HAL_GPIO_Init+0x2f0>)
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004252:	4b2e      	ldr	r3, [pc, #184]	; (800430c <HAL_GPIO_Init+0x2f0>)
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	43db      	mvns	r3, r3
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	4013      	ands	r3, r2
 8004260:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d003      	beq.n	8004276 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004276:	4a25      	ldr	r2, [pc, #148]	; (800430c <HAL_GPIO_Init+0x2f0>)
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800427c:	4b23      	ldr	r3, [pc, #140]	; (800430c <HAL_GPIO_Init+0x2f0>)
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	43db      	mvns	r3, r3
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	4013      	ands	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d003      	beq.n	80042a0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	4313      	orrs	r3, r2
 800429e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042a0:	4a1a      	ldr	r2, [pc, #104]	; (800430c <HAL_GPIO_Init+0x2f0>)
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80042a6:	4b19      	ldr	r3, [pc, #100]	; (800430c <HAL_GPIO_Init+0x2f0>)
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	43db      	mvns	r3, r3
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4013      	ands	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80042ca:	4a10      	ldr	r2, [pc, #64]	; (800430c <HAL_GPIO_Init+0x2f0>)
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	3301      	adds	r3, #1
 80042d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	fa22 f303 	lsr.w	r3, r2, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f47f aea3 	bne.w	800402c <HAL_GPIO_Init+0x10>
  }
}
 80042e6:	bf00      	nop
 80042e8:	bf00      	nop
 80042ea:	371c      	adds	r7, #28
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr
 80042f4:	40021000 	.word	0x40021000
 80042f8:	40010000 	.word	0x40010000
 80042fc:	48000400 	.word	0x48000400
 8004300:	48000800 	.word	0x48000800
 8004304:	48000c00 	.word	0x48000c00
 8004308:	48001000 	.word	0x48001000
 800430c:	40010400 	.word	0x40010400

08004310 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691a      	ldr	r2, [r3, #16]
 8004320:	887b      	ldrh	r3, [r7, #2]
 8004322:	4013      	ands	r3, r2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d002      	beq.n	800432e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004328:	2301      	movs	r3, #1
 800432a:	73fb      	strb	r3, [r7, #15]
 800432c:	e001      	b.n	8004332 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800432e:	2300      	movs	r3, #0
 8004330:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004332:	7bfb      	ldrb	r3, [r7, #15]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	807b      	strh	r3, [r7, #2]
 800434c:	4613      	mov	r3, r2
 800434e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004350:	787b      	ldrb	r3, [r7, #1]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004356:	887a      	ldrh	r2, [r7, #2]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800435c:	e002      	b.n	8004364 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800435e:	887a      	ldrh	r2, [r7, #2]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e08f      	b.n	80044a2 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d106      	bne.n	80043a2 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f7fd fe8d 	bl	80020bc <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2202      	movs	r2, #2
 80043a6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d004      	beq.n	80043c4 <HAL_LPTIM_Init+0x54>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80043c2:	d103      	bne.n	80043cc <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f023 031e 	bic.w	r3, r3, #30
 80043ca:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d005      	beq.n	80043e4 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80043de:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80043e2:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	4b31      	ldr	r3, [pc, #196]	; (80044ac <HAL_LPTIM_Init+0x13c>)
 80043e8:	4013      	ands	r3, r2
 80043ea:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80043f4:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80043fa:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8004400:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8004406:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	4313      	orrs	r3, r2
 800440c:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d107      	bne.n	8004426 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800441e:	4313      	orrs	r3, r2
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	4313      	orrs	r3, r2
 8004424:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d004      	beq.n	8004438 <HAL_LPTIM_Init+0xc8>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004432:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004436:	d107      	bne.n	8004448 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004440:	4313      	orrs	r3, r2
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	4313      	orrs	r3, r2
 8004446:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004450:	4293      	cmp	r3, r2
 8004452:	d00a      	beq.n	800446a <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800445c:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8004462:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	4313      	orrs	r3, r2
 8004468:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a0e      	ldr	r2, [pc, #56]	; (80044b0 <HAL_LPTIM_Init+0x140>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d108      	bne.n	800448e <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	430a      	orrs	r2, r1
 800448a:	621a      	str	r2, [r3, #32]
 800448c:	e004      	b.n	8004498 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM2 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004496:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	ff19f1fe 	.word	0xff19f1fe
 80044b0:	40007c00 	.word	0x40007c00

080044b4 <HAL_LPTIM_Encoder_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2202      	movs	r2, #2
 80044c2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Configure edge sensitivity for encoder mode */
  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f023 0306 	bic.w	r3, r3, #6
 80044d4:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	4313      	orrs	r3, r2
 80044de:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68fa      	ldr	r2, [r7, #12]
 80044e6:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68da      	ldr	r2, [r3, #12]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80044f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	691a      	ldr	r2, [r3, #16]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0201 	orr.w	r2, r2, #1
 8004506:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2210      	movs	r2, #16
 800450e:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8004518:	2110      	movs	r1, #16
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f91e 	bl	800475c <LPTIM_WaitForFlag>
 8004520:	4603      	mov	r3, r0
 8004522:	2b03      	cmp	r3, #3
 8004524:	d101      	bne.n	800452a <HAL_LPTIM_Encoder_Start_IT+0x76>
  {
    return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e02f      	b.n	800458a <HAL_LPTIM_Encoder_Start_IT+0xd6>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f946 	bl	80047bc <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f905 	bl	8004740 <HAL_LPTIM_GetState>
 8004536:	4603      	mov	r3, r0
 8004538:	2b03      	cmp	r3, #3
 800453a:	d101      	bne.n	8004540 <HAL_LPTIM_Encoder_Start_IT+0x8c>
  {
    return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e024      	b.n	800458a <HAL_LPTIM_Encoder_Start_IT+0xd6>
  }

  /* Enable "switch to down direction" interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_DOWN);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	689a      	ldr	r2, [r3, #8]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800454e:	609a      	str	r2, [r3, #8]

  /* Enable "switch to up direction" interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UP);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	689a      	ldr	r2, [r3, #8]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f042 0220 	orr.w	r2, r2, #32
 800455e:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	691a      	ldr	r2, [r3, #16]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f042 0201 	orr.w	r2, r2, #1
 800456e:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	691a      	ldr	r2, [r3, #16]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f042 0204 	orr.w	r2, r2, #4
 800457e:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b082      	sub	sp, #8
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0301 	and.w	r3, r3, #1
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d10d      	bne.n	80045c4 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d106      	bne.n	80045c4 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2201      	movs	r2, #1
 80045bc:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f882 	bl	80046c8 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d10d      	bne.n	80045ee <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d106      	bne.n	80045ee <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2202      	movs	r2, #2
 80045e6:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f7fd fe7f 	bl	80022ec <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0304 	and.w	r3, r3, #4
 80045f8:	2b04      	cmp	r3, #4
 80045fa:	d10d      	bne.n	8004618 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 0304 	and.w	r3, r3, #4
 8004606:	2b04      	cmp	r3, #4
 8004608:	d106      	bne.n	8004618 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2204      	movs	r2, #4
 8004610:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 f862 	bl	80046dc <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0308 	and.w	r3, r3, #8
 8004622:	2b08      	cmp	r3, #8
 8004624:	d10d      	bne.n	8004642 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 0308 	and.w	r3, r3, #8
 8004630:	2b08      	cmp	r3, #8
 8004632:	d106      	bne.n	8004642 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2208      	movs	r2, #8
 800463a:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 f857 	bl	80046f0 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0310 	and.w	r3, r3, #16
 800464c:	2b10      	cmp	r3, #16
 800464e:	d10d      	bne.n	800466c <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f003 0310 	and.w	r3, r3, #16
 800465a:	2b10      	cmp	r3, #16
 800465c:	d106      	bne.n	800466c <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2210      	movs	r2, #16
 8004664:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f84c 	bl	8004704 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0320 	and.w	r3, r3, #32
 8004676:	2b20      	cmp	r3, #32
 8004678:	d10d      	bne.n	8004696 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f003 0320 	and.w	r3, r3, #32
 8004684:	2b20      	cmp	r3, #32
 8004686:	d106      	bne.n	8004696 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2220      	movs	r2, #32
 800468e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 f841 	bl	8004718 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a0:	2b40      	cmp	r3, #64	; 0x40
 80046a2:	d10d      	bne.n	80046c0 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ae:	2b40      	cmp	r3, #64	; 0x40
 80046b0:	d106      	bne.n	80046c0 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2240      	movs	r2, #64	; 0x40
 80046b8:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f836 	bl	800472c <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 80046c0:	bf00      	nop
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80046d0:	bf00      	nop
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80046f8:	bf00      	nop
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8004720:	bf00      	nop
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800474e:	b2db      	uxtb	r3, r3
}
 8004750:	4618      	mov	r0, r3
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8004766:	2300      	movs	r3, #0
 8004768:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800476a:	4b12      	ldr	r3, [pc, #72]	; (80047b4 <LPTIM_WaitForFlag+0x58>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a12      	ldr	r2, [pc, #72]	; (80047b8 <LPTIM_WaitForFlag+0x5c>)
 8004770:	fba2 2303 	umull	r2, r3, r2, r3
 8004774:	0b9b      	lsrs	r3, r3, #14
 8004776:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800477a:	fb02 f303 	mul.w	r3, r2, r3
 800477e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	3b01      	subs	r3, #1
 8004784:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d101      	bne.n	8004790 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	4013      	ands	r3, r2
 800479a:	683a      	ldr	r2, [r7, #0]
 800479c:	429a      	cmp	r2, r3
 800479e:	d002      	beq.n	80047a6 <LPTIM_WaitForFlag+0x4a>
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1ec      	bne.n	8004780 <LPTIM_WaitForFlag+0x24>

  return result;
 80047a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3714      	adds	r7, #20
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr
 80047b4:	20000004 	.word	0x20000004
 80047b8:	d1b71759 	.word	0xd1b71759

080047bc <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b088      	sub	sp, #32
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 80047c4:	2300      	movs	r3, #0
 80047c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80047c8:	b672      	cpsid	i
}
 80047ca:	bf00      	nop

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a71      	ldr	r2, [pc, #452]	; (8004998 <LPTIM_Disable+0x1dc>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d003      	beq.n	80047de <LPTIM_Disable+0x22>
 80047d6:	4a71      	ldr	r2, [pc, #452]	; (800499c <LPTIM_Disable+0x1e0>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d007      	beq.n	80047ec <LPTIM_Disable+0x30>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80047dc:	e00d      	b.n	80047fa <LPTIM_Disable+0x3e>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80047de:	4b70      	ldr	r3, [pc, #448]	; (80049a0 <LPTIM_Disable+0x1e4>)
 80047e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80047e8:	61fb      	str	r3, [r7, #28]
      break;
 80047ea:	e006      	b.n	80047fa <LPTIM_Disable+0x3e>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80047ec:	4b6c      	ldr	r3, [pc, #432]	; (80049a0 <LPTIM_Disable+0x1e4>)
 80047ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80047f6:	61fb      	str	r3, [r7, #28]
      break;
 80047f8:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	61bb      	str	r3, [r7, #24]
  tmpCFGR = hlptim->Instance->CFGR;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	617b      	str	r3, [r7, #20]
  tmpCMP = hlptim->Instance->CMP;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	695b      	ldr	r3, [r3, #20]
 8004810:	613b      	str	r3, [r7, #16]
  tmpARR = hlptim->Instance->ARR;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	60fb      	str	r3, [r7, #12]
  tmpOR = hlptim->Instance->OR;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	60bb      	str	r3, [r7, #8]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a5c      	ldr	r2, [pc, #368]	; (8004998 <LPTIM_Disable+0x1dc>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d003      	beq.n	8004834 <LPTIM_Disable+0x78>
 800482c:	4a5b      	ldr	r2, [pc, #364]	; (800499c <LPTIM_Disable+0x1e0>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d00d      	beq.n	800484e <LPTIM_Disable+0x92>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8004832:	e019      	b.n	8004868 <LPTIM_Disable+0xac>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8004834:	4b5a      	ldr	r3, [pc, #360]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004838:	4a59      	ldr	r2, [pc, #356]	; (80049a0 <LPTIM_Disable+0x1e4>)
 800483a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800483e:	6393      	str	r3, [r2, #56]	; 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8004840:	4b57      	ldr	r3, [pc, #348]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004844:	4a56      	ldr	r2, [pc, #344]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004846:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800484a:	6393      	str	r3, [r2, #56]	; 0x38
      break;
 800484c:	e00c      	b.n	8004868 <LPTIM_Disable+0xac>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 800484e:	4b54      	ldr	r3, [pc, #336]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004852:	4a53      	ldr	r2, [pc, #332]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004854:	f043 0320 	orr.w	r3, r3, #32
 8004858:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 800485a:	4b51      	ldr	r3, [pc, #324]	; (80049a0 <LPTIM_Disable+0x1e4>)
 800485c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485e:	4a50      	ldr	r2, [pc, #320]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004860:	f023 0320 	bic.w	r3, r3, #32
 8004864:	63d3      	str	r3, [r2, #60]	; 0x3c
      break;
 8004866:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d102      	bne.n	8004874 <LPTIM_Disable+0xb8>
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d075      	beq.n	8004960 <LPTIM_Disable+0x1a4>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a47      	ldr	r2, [pc, #284]	; (8004998 <LPTIM_Disable+0x1dc>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d003      	beq.n	8004886 <LPTIM_Disable+0xca>
 800487e:	4a47      	ldr	r2, [pc, #284]	; (800499c <LPTIM_Disable+0x1e0>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d009      	beq.n	8004898 <LPTIM_Disable+0xdc>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8004884:	e011      	b.n	80048aa <LPTIM_Disable+0xee>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8004886:	4b46      	ldr	r3, [pc, #280]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488c:	4a44      	ldr	r2, [pc, #272]	; (80049a0 <LPTIM_Disable+0x1e4>)
 800488e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8004892:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        break;
 8004896:	e008      	b.n	80048aa <LPTIM_Disable+0xee>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8004898:	4b41      	ldr	r3, [pc, #260]	; (80049a0 <LPTIM_Disable+0x1e4>)
 800489a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800489e:	4a40      	ldr	r2, [pc, #256]	; (80049a0 <LPTIM_Disable+0x1e4>)
 80048a0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80048a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        break;
 80048a8:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d01a      	beq.n	80048e6 <LPTIM_Disable+0x12a>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	691a      	ldr	r2, [r3, #16]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	693a      	ldr	r2, [r7, #16]
 80048c6:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 80048c8:	2108      	movs	r1, #8
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f7ff ff46 	bl	800475c <LPTIM_WaitForFlag>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b03      	cmp	r3, #3
 80048d4:	d103      	bne.n	80048de <LPTIM_Disable+0x122>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2203      	movs	r2, #3
 80048da:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	2208      	movs	r2, #8
 80048e4:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01a      	beq.n	8004922 <LPTIM_Disable+0x166>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	691a      	ldr	r2, [r3, #16]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0201 	orr.w	r2, r2, #1
 80048fa:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8004904:	2110      	movs	r1, #16
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7ff ff28 	bl	800475c <LPTIM_WaitForFlag>
 800490c:	4603      	mov	r3, r0
 800490e:	2b03      	cmp	r3, #3
 8004910:	d103      	bne.n	800491a <LPTIM_Disable+0x15e>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2203      	movs	r2, #3
 8004916:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2210      	movs	r2, #16
 8004920:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a1c      	ldr	r2, [pc, #112]	; (8004998 <LPTIM_Disable+0x1dc>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d003      	beq.n	8004934 <LPTIM_Disable+0x178>
 800492c:	4a1b      	ldr	r2, [pc, #108]	; (800499c <LPTIM_Disable+0x1e0>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d00b      	beq.n	800494a <LPTIM_Disable+0x18e>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8004932:	e016      	b.n	8004962 <LPTIM_Disable+0x1a6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8004934:	4b1a      	ldr	r3, [pc, #104]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800493a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800493e:	4918      	ldr	r1, [pc, #96]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	4313      	orrs	r3, r2
 8004944:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
        break;
 8004948:	e00b      	b.n	8004962 <LPTIM_Disable+0x1a6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 800494a:	4b15      	ldr	r3, [pc, #84]	; (80049a0 <LPTIM_Disable+0x1e4>)
 800494c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004950:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004954:	4912      	ldr	r1, [pc, #72]	; (80049a0 <LPTIM_Disable+0x1e4>)
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	4313      	orrs	r3, r2
 800495a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
        break;
 800495e:	e000      	b.n	8004962 <LPTIM_Disable+0x1a6>
    }
  }
 8004960:	bf00      	nop

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	691a      	ldr	r2, [r3, #16]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0201 	bic.w	r2, r2, #1
 8004970:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	69ba      	ldr	r2, [r7, #24]
 8004978:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68ba      	ldr	r2, [r7, #8]
 8004988:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 800498a:	b662      	cpsie	i
}
 800498c:	bf00      	nop

  __enable_irq();
}
 800498e:	bf00      	nop
 8004990:	3720      	adds	r7, #32
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	40007c00 	.word	0x40007c00
 800499c:	40009400 	.word	0x40009400
 80049a0:	40021000 	.word	0x40021000

080049a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80049a8:	4b04      	ldr	r3, [pc, #16]	; (80049bc <HAL_PWREx_GetVoltageRange+0x18>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40007000 	.word	0x40007000

080049c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049ce:	d130      	bne.n	8004a32 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80049d0:	4b23      	ldr	r3, [pc, #140]	; (8004a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80049d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049dc:	d038      	beq.n	8004a50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80049de:	4b20      	ldr	r3, [pc, #128]	; (8004a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80049e6:	4a1e      	ldr	r2, [pc, #120]	; (8004a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80049ee:	4b1d      	ldr	r3, [pc, #116]	; (8004a64 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2232      	movs	r2, #50	; 0x32
 80049f4:	fb02 f303 	mul.w	r3, r2, r3
 80049f8:	4a1b      	ldr	r2, [pc, #108]	; (8004a68 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80049fa:	fba2 2303 	umull	r2, r3, r2, r3
 80049fe:	0c9b      	lsrs	r3, r3, #18
 8004a00:	3301      	adds	r3, #1
 8004a02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a04:	e002      	b.n	8004a0c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a0c:	4b14      	ldr	r3, [pc, #80]	; (8004a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a18:	d102      	bne.n	8004a20 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1f2      	bne.n	8004a06 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a20:	4b0f      	ldr	r3, [pc, #60]	; (8004a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a2c:	d110      	bne.n	8004a50 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e00f      	b.n	8004a52 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a32:	4b0b      	ldr	r3, [pc, #44]	; (8004a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004a3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a3e:	d007      	beq.n	8004a50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004a40:	4b07      	ldr	r3, [pc, #28]	; (8004a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004a48:	4a05      	ldr	r2, [pc, #20]	; (8004a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a4e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3714      	adds	r7, #20
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	40007000 	.word	0x40007000
 8004a64:	20000004 	.word	0x20000004
 8004a68:	431bde83 	.word	0x431bde83

08004a6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b088      	sub	sp, #32
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d102      	bne.n	8004a80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	f000 bc11 	b.w	80052a2 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a80:	4ba0      	ldr	r3, [pc, #640]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f003 030c 	and.w	r3, r3, #12
 8004a88:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a8a:	4b9e      	ldr	r3, [pc, #632]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	f003 0303 	and.w	r3, r3, #3
 8004a92:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0310 	and.w	r3, r3, #16
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f000 80e4 	beq.w	8004c6a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d007      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x4c>
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	2b0c      	cmp	r3, #12
 8004aac:	f040 808b 	bne.w	8004bc6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	f040 8087 	bne.w	8004bc6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ab8:	4b92      	ldr	r3, [pc, #584]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0302 	and.w	r3, r3, #2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d005      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x64>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d101      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e3e8      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a1a      	ldr	r2, [r3, #32]
 8004ad4:	4b8b      	ldr	r3, [pc, #556]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0308 	and.w	r3, r3, #8
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d004      	beq.n	8004aea <HAL_RCC_OscConfig+0x7e>
 8004ae0:	4b88      	ldr	r3, [pc, #544]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ae8:	e005      	b.n	8004af6 <HAL_RCC_OscConfig+0x8a>
 8004aea:	4b86      	ldr	r3, [pc, #536]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004aec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004af0:	091b      	lsrs	r3, r3, #4
 8004af2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d223      	bcs.n	8004b42 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fd7a 	bl	80055f8 <RCC_SetFlashLatencyFromMSIRange>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d001      	beq.n	8004b0e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e3c9      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b0e:	4b7d      	ldr	r3, [pc, #500]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a7c      	ldr	r2, [pc, #496]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b14:	f043 0308 	orr.w	r3, r3, #8
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	4b7a      	ldr	r3, [pc, #488]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	4977      	ldr	r1, [pc, #476]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b2c:	4b75      	ldr	r3, [pc, #468]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	69db      	ldr	r3, [r3, #28]
 8004b38:	021b      	lsls	r3, r3, #8
 8004b3a:	4972      	ldr	r1, [pc, #456]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	604b      	str	r3, [r1, #4]
 8004b40:	e025      	b.n	8004b8e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b42:	4b70      	ldr	r3, [pc, #448]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a6f      	ldr	r2, [pc, #444]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b48:	f043 0308 	orr.w	r3, r3, #8
 8004b4c:	6013      	str	r3, [r2, #0]
 8004b4e:	4b6d      	ldr	r3, [pc, #436]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	496a      	ldr	r1, [pc, #424]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b60:	4b68      	ldr	r3, [pc, #416]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	69db      	ldr	r3, [r3, #28]
 8004b6c:	021b      	lsls	r3, r3, #8
 8004b6e:	4965      	ldr	r1, [pc, #404]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d109      	bne.n	8004b8e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f000 fd3a 	bl	80055f8 <RCC_SetFlashLatencyFromMSIRange>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d001      	beq.n	8004b8e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e389      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b8e:	f000 fc6f 	bl	8005470 <HAL_RCC_GetSysClockFreq>
 8004b92:	4602      	mov	r2, r0
 8004b94:	4b5b      	ldr	r3, [pc, #364]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	091b      	lsrs	r3, r3, #4
 8004b9a:	f003 030f 	and.w	r3, r3, #15
 8004b9e:	495a      	ldr	r1, [pc, #360]	; (8004d08 <HAL_RCC_OscConfig+0x29c>)
 8004ba0:	5ccb      	ldrb	r3, [r1, r3]
 8004ba2:	f003 031f 	and.w	r3, r3, #31
 8004ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8004baa:	4a58      	ldr	r2, [pc, #352]	; (8004d0c <HAL_RCC_OscConfig+0x2a0>)
 8004bac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004bae:	4b58      	ldr	r3, [pc, #352]	; (8004d10 <HAL_RCC_OscConfig+0x2a4>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7ff f8a0 	bl	8003cf8 <HAL_InitTick>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004bbc:	7bfb      	ldrb	r3, [r7, #15]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d052      	beq.n	8004c68 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004bc2:	7bfb      	ldrb	r3, [r7, #15]
 8004bc4:	e36d      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d032      	beq.n	8004c34 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004bce:	4b4d      	ldr	r3, [pc, #308]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a4c      	ldr	r2, [pc, #304]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004bd4:	f043 0301 	orr.w	r3, r3, #1
 8004bd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004bda:	f7ff f8dd 	bl	8003d98 <HAL_GetTick>
 8004bde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004be0:	e008      	b.n	8004bf4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004be2:	f7ff f8d9 	bl	8003d98 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e356      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004bf4:	4b43      	ldr	r3, [pc, #268]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d0f0      	beq.n	8004be2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c00:	4b40      	ldr	r3, [pc, #256]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a3f      	ldr	r2, [pc, #252]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c06:	f043 0308 	orr.w	r3, r3, #8
 8004c0a:	6013      	str	r3, [r2, #0]
 8004c0c:	4b3d      	ldr	r3, [pc, #244]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a1b      	ldr	r3, [r3, #32]
 8004c18:	493a      	ldr	r1, [pc, #232]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c1e:	4b39      	ldr	r3, [pc, #228]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	69db      	ldr	r3, [r3, #28]
 8004c2a:	021b      	lsls	r3, r3, #8
 8004c2c:	4935      	ldr	r1, [pc, #212]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	604b      	str	r3, [r1, #4]
 8004c32:	e01a      	b.n	8004c6a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004c34:	4b33      	ldr	r3, [pc, #204]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a32      	ldr	r2, [pc, #200]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c3a:	f023 0301 	bic.w	r3, r3, #1
 8004c3e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c40:	f7ff f8aa 	bl	8003d98 <HAL_GetTick>
 8004c44:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c46:	e008      	b.n	8004c5a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c48:	f7ff f8a6 	bl	8003d98 <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d901      	bls.n	8004c5a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e323      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c5a:	4b2a      	ldr	r3, [pc, #168]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1f0      	bne.n	8004c48 <HAL_RCC_OscConfig+0x1dc>
 8004c66:	e000      	b.n	8004c6a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d073      	beq.n	8004d5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d005      	beq.n	8004c88 <HAL_RCC_OscConfig+0x21c>
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	2b0c      	cmp	r3, #12
 8004c80:	d10e      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2b03      	cmp	r3, #3
 8004c86:	d10b      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c88:	4b1e      	ldr	r3, [pc, #120]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d063      	beq.n	8004d5c <HAL_RCC_OscConfig+0x2f0>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d15f      	bne.n	8004d5c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e300      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ca8:	d106      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x24c>
 8004caa:	4b16      	ldr	r3, [pc, #88]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a15      	ldr	r2, [pc, #84]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cb4:	6013      	str	r3, [r2, #0]
 8004cb6:	e01d      	b.n	8004cf4 <HAL_RCC_OscConfig+0x288>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cc0:	d10c      	bne.n	8004cdc <HAL_RCC_OscConfig+0x270>
 8004cc2:	4b10      	ldr	r3, [pc, #64]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a0f      	ldr	r2, [pc, #60]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ccc:	6013      	str	r3, [r2, #0]
 8004cce:	4b0d      	ldr	r3, [pc, #52]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a0c      	ldr	r2, [pc, #48]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cd8:	6013      	str	r3, [r2, #0]
 8004cda:	e00b      	b.n	8004cf4 <HAL_RCC_OscConfig+0x288>
 8004cdc:	4b09      	ldr	r3, [pc, #36]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a08      	ldr	r2, [pc, #32]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ce6:	6013      	str	r3, [r2, #0]
 8004ce8:	4b06      	ldr	r3, [pc, #24]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a05      	ldr	r2, [pc, #20]	; (8004d04 <HAL_RCC_OscConfig+0x298>)
 8004cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d01b      	beq.n	8004d34 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfc:	f7ff f84c 	bl	8003d98 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d02:	e010      	b.n	8004d26 <HAL_RCC_OscConfig+0x2ba>
 8004d04:	40021000 	.word	0x40021000
 8004d08:	08008950 	.word	0x08008950
 8004d0c:	20000004 	.word	0x20000004
 8004d10:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d14:	f7ff f840 	bl	8003d98 <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	2b64      	cmp	r3, #100	; 0x64
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e2bd      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d26:	4baf      	ldr	r3, [pc, #700]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d0f0      	beq.n	8004d14 <HAL_RCC_OscConfig+0x2a8>
 8004d32:	e014      	b.n	8004d5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d34:	f7ff f830 	bl	8003d98 <HAL_GetTick>
 8004d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d3a:	e008      	b.n	8004d4e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d3c:	f7ff f82c 	bl	8003d98 <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	2b64      	cmp	r3, #100	; 0x64
 8004d48:	d901      	bls.n	8004d4e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e2a9      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d4e:	4ba5      	ldr	r3, [pc, #660]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1f0      	bne.n	8004d3c <HAL_RCC_OscConfig+0x2d0>
 8004d5a:	e000      	b.n	8004d5e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0302 	and.w	r3, r3, #2
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d060      	beq.n	8004e2c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	2b04      	cmp	r3, #4
 8004d6e:	d005      	beq.n	8004d7c <HAL_RCC_OscConfig+0x310>
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	2b0c      	cmp	r3, #12
 8004d74:	d119      	bne.n	8004daa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d116      	bne.n	8004daa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d7c:	4b99      	ldr	r3, [pc, #612]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d005      	beq.n	8004d94 <HAL_RCC_OscConfig+0x328>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d101      	bne.n	8004d94 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e286      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d94:	4b93      	ldr	r3, [pc, #588]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	061b      	lsls	r3, r3, #24
 8004da2:	4990      	ldr	r1, [pc, #576]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004da8:	e040      	b.n	8004e2c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d023      	beq.n	8004dfa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004db2:	4b8c      	ldr	r3, [pc, #560]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a8b      	ldr	r2, [pc, #556]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004db8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dbe:	f7fe ffeb 	bl	8003d98 <HAL_GetTick>
 8004dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dc4:	e008      	b.n	8004dd8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dc6:	f7fe ffe7 	bl	8003d98 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d901      	bls.n	8004dd8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e264      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dd8:	4b82      	ldr	r3, [pc, #520]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d0f0      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004de4:	4b7f      	ldr	r3, [pc, #508]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	061b      	lsls	r3, r3, #24
 8004df2:	497c      	ldr	r1, [pc, #496]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	604b      	str	r3, [r1, #4]
 8004df8:	e018      	b.n	8004e2c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004dfa:	4b7a      	ldr	r3, [pc, #488]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a79      	ldr	r2, [pc, #484]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004e00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e06:	f7fe ffc7 	bl	8003d98 <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e0c:	e008      	b.n	8004e20 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e0e:	f7fe ffc3 	bl	8003d98 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e240      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e20:	4b70      	ldr	r3, [pc, #448]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1f0      	bne.n	8004e0e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0308 	and.w	r3, r3, #8
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d03c      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d01c      	beq.n	8004e7a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e40:	4b68      	ldr	r3, [pc, #416]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e46:	4a67      	ldr	r2, [pc, #412]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004e48:	f043 0301 	orr.w	r3, r3, #1
 8004e4c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e50:	f7fe ffa2 	bl	8003d98 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e58:	f7fe ff9e 	bl	8003d98 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e21b      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e6a:	4b5e      	ldr	r3, [pc, #376]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e70:	f003 0302 	and.w	r3, r3, #2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d0ef      	beq.n	8004e58 <HAL_RCC_OscConfig+0x3ec>
 8004e78:	e01b      	b.n	8004eb2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e7a:	4b5a      	ldr	r3, [pc, #360]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004e7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e80:	4a58      	ldr	r2, [pc, #352]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004e82:	f023 0301 	bic.w	r3, r3, #1
 8004e86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e8a:	f7fe ff85 	bl	8003d98 <HAL_GetTick>
 8004e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e90:	e008      	b.n	8004ea4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e92:	f7fe ff81 	bl	8003d98 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d901      	bls.n	8004ea4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e1fe      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ea4:	4b4f      	ldr	r3, [pc, #316]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004eaa:	f003 0302 	and.w	r3, r3, #2
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1ef      	bne.n	8004e92 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0304 	and.w	r3, r3, #4
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	f000 80a6 	beq.w	800500c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004ec4:	4b47      	ldr	r3, [pc, #284]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d10d      	bne.n	8004eec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ed0:	4b44      	ldr	r3, [pc, #272]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed4:	4a43      	ldr	r2, [pc, #268]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004ed6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eda:	6593      	str	r3, [r2, #88]	; 0x58
 8004edc:	4b41      	ldr	r3, [pc, #260]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ee4:	60bb      	str	r3, [r7, #8]
 8004ee6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004eec:	4b3e      	ldr	r3, [pc, #248]	; (8004fe8 <HAL_RCC_OscConfig+0x57c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d118      	bne.n	8004f2a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ef8:	4b3b      	ldr	r3, [pc, #236]	; (8004fe8 <HAL_RCC_OscConfig+0x57c>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a3a      	ldr	r2, [pc, #232]	; (8004fe8 <HAL_RCC_OscConfig+0x57c>)
 8004efe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f04:	f7fe ff48 	bl	8003d98 <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f0a:	e008      	b.n	8004f1e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f0c:	f7fe ff44 	bl	8003d98 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d901      	bls.n	8004f1e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e1c1      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f1e:	4b32      	ldr	r3, [pc, #200]	; (8004fe8 <HAL_RCC_OscConfig+0x57c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d0f0      	beq.n	8004f0c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d108      	bne.n	8004f44 <HAL_RCC_OscConfig+0x4d8>
 8004f32:	4b2c      	ldr	r3, [pc, #176]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f38:	4a2a      	ldr	r2, [pc, #168]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f3a:	f043 0301 	orr.w	r3, r3, #1
 8004f3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f42:	e024      	b.n	8004f8e <HAL_RCC_OscConfig+0x522>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	2b05      	cmp	r3, #5
 8004f4a:	d110      	bne.n	8004f6e <HAL_RCC_OscConfig+0x502>
 8004f4c:	4b25      	ldr	r3, [pc, #148]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f52:	4a24      	ldr	r2, [pc, #144]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f54:	f043 0304 	orr.w	r3, r3, #4
 8004f58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f5c:	4b21      	ldr	r3, [pc, #132]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f62:	4a20      	ldr	r2, [pc, #128]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f64:	f043 0301 	orr.w	r3, r3, #1
 8004f68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f6c:	e00f      	b.n	8004f8e <HAL_RCC_OscConfig+0x522>
 8004f6e:	4b1d      	ldr	r3, [pc, #116]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f74:	4a1b      	ldr	r2, [pc, #108]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f76:	f023 0301 	bic.w	r3, r3, #1
 8004f7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f7e:	4b19      	ldr	r3, [pc, #100]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f84:	4a17      	ldr	r2, [pc, #92]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004f86:	f023 0304 	bic.w	r3, r3, #4
 8004f8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d016      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f96:	f7fe feff 	bl	8003d98 <HAL_GetTick>
 8004f9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f9c:	e00a      	b.n	8004fb4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f9e:	f7fe fefb 	bl	8003d98 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d901      	bls.n	8004fb4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e176      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fb4:	4b0b      	ldr	r3, [pc, #44]	; (8004fe4 <HAL_RCC_OscConfig+0x578>)
 8004fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d0ed      	beq.n	8004f9e <HAL_RCC_OscConfig+0x532>
 8004fc2:	e01a      	b.n	8004ffa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fc4:	f7fe fee8 	bl	8003d98 <HAL_GetTick>
 8004fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fca:	e00f      	b.n	8004fec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fcc:	f7fe fee4 	bl	8003d98 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d906      	bls.n	8004fec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e15f      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
 8004fe2:	bf00      	nop
 8004fe4:	40021000 	.word	0x40021000
 8004fe8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fec:	4baa      	ldr	r3, [pc, #680]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8004fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff2:	f003 0302 	and.w	r3, r3, #2
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1e8      	bne.n	8004fcc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ffa:	7ffb      	ldrb	r3, [r7, #31]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d105      	bne.n	800500c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005000:	4ba5      	ldr	r3, [pc, #660]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005004:	4aa4      	ldr	r2, [pc, #656]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005006:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800500a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0320 	and.w	r3, r3, #32
 8005014:	2b00      	cmp	r3, #0
 8005016:	d03c      	beq.n	8005092 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501c:	2b00      	cmp	r3, #0
 800501e:	d01c      	beq.n	800505a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005020:	4b9d      	ldr	r3, [pc, #628]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005022:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005026:	4a9c      	ldr	r2, [pc, #624]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005028:	f043 0301 	orr.w	r3, r3, #1
 800502c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005030:	f7fe feb2 	bl	8003d98 <HAL_GetTick>
 8005034:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005036:	e008      	b.n	800504a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005038:	f7fe feae 	bl	8003d98 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b02      	cmp	r3, #2
 8005044:	d901      	bls.n	800504a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e12b      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800504a:	4b93      	ldr	r3, [pc, #588]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 800504c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005050:	f003 0302 	and.w	r3, r3, #2
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0ef      	beq.n	8005038 <HAL_RCC_OscConfig+0x5cc>
 8005058:	e01b      	b.n	8005092 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800505a:	4b8f      	ldr	r3, [pc, #572]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 800505c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005060:	4a8d      	ldr	r2, [pc, #564]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005062:	f023 0301 	bic.w	r3, r3, #1
 8005066:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800506a:	f7fe fe95 	bl	8003d98 <HAL_GetTick>
 800506e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005070:	e008      	b.n	8005084 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005072:	f7fe fe91 	bl	8003d98 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	2b02      	cmp	r3, #2
 800507e:	d901      	bls.n	8005084 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	e10e      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005084:	4b84      	ldr	r3, [pc, #528]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005086:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d1ef      	bne.n	8005072 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 8102 	beq.w	80052a0 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	f040 80c5 	bne.w	8005230 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80050a6:	4b7c      	ldr	r3, [pc, #496]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	f003 0203 	and.w	r2, r3, #3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d12c      	bne.n	8005114 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c4:	3b01      	subs	r3, #1
 80050c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d123      	bne.n	8005114 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050d8:	429a      	cmp	r2, r3
 80050da:	d11b      	bne.n	8005114 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d113      	bne.n	8005114 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f6:	085b      	lsrs	r3, r3, #1
 80050f8:	3b01      	subs	r3, #1
 80050fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d109      	bne.n	8005114 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510a:	085b      	lsrs	r3, r3, #1
 800510c:	3b01      	subs	r3, #1
 800510e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005110:	429a      	cmp	r2, r3
 8005112:	d067      	beq.n	80051e4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	2b0c      	cmp	r3, #12
 8005118:	d062      	beq.n	80051e0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800511a:	4b5f      	ldr	r3, [pc, #380]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e0bb      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800512a:	4b5b      	ldr	r3, [pc, #364]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a5a      	ldr	r2, [pc, #360]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005130:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005134:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005136:	f7fe fe2f 	bl	8003d98 <HAL_GetTick>
 800513a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800513c:	e008      	b.n	8005150 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800513e:	f7fe fe2b 	bl	8003d98 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d901      	bls.n	8005150 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e0a8      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005150:	4b51      	ldr	r3, [pc, #324]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d1f0      	bne.n	800513e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800515c:	4b4e      	ldr	r3, [pc, #312]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 800515e:	68da      	ldr	r2, [r3, #12]
 8005160:	4b4e      	ldr	r3, [pc, #312]	; (800529c <HAL_RCC_OscConfig+0x830>)
 8005162:	4013      	ands	r3, r2
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800516c:	3a01      	subs	r2, #1
 800516e:	0112      	lsls	r2, r2, #4
 8005170:	4311      	orrs	r1, r2
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005176:	0212      	lsls	r2, r2, #8
 8005178:	4311      	orrs	r1, r2
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800517e:	0852      	lsrs	r2, r2, #1
 8005180:	3a01      	subs	r2, #1
 8005182:	0552      	lsls	r2, r2, #21
 8005184:	4311      	orrs	r1, r2
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800518a:	0852      	lsrs	r2, r2, #1
 800518c:	3a01      	subs	r2, #1
 800518e:	0652      	lsls	r2, r2, #25
 8005190:	4311      	orrs	r1, r2
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005196:	06d2      	lsls	r2, r2, #27
 8005198:	430a      	orrs	r2, r1
 800519a:	493f      	ldr	r1, [pc, #252]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 800519c:	4313      	orrs	r3, r2
 800519e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80051a0:	4b3d      	ldr	r3, [pc, #244]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a3c      	ldr	r2, [pc, #240]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80051a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051ac:	4b3a      	ldr	r3, [pc, #232]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	4a39      	ldr	r2, [pc, #228]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80051b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80051b8:	f7fe fdee 	bl	8003d98 <HAL_GetTick>
 80051bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051be:	e008      	b.n	80051d2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c0:	f7fe fdea 	bl	8003d98 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e067      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051d2:	4b31      	ldr	r3, [pc, #196]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d0f0      	beq.n	80051c0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051de:	e05f      	b.n	80052a0 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e05e      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051e4:	4b2c      	ldr	r3, [pc, #176]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d157      	bne.n	80052a0 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80051f0:	4b29      	ldr	r3, [pc, #164]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a28      	ldr	r2, [pc, #160]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80051f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051fc:	4b26      	ldr	r3, [pc, #152]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	4a25      	ldr	r2, [pc, #148]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005206:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005208:	f7fe fdc6 	bl	8003d98 <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005210:	f7fe fdc2 	bl	8003d98 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e03f      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005222:	4b1d      	ldr	r3, [pc, #116]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d0f0      	beq.n	8005210 <HAL_RCC_OscConfig+0x7a4>
 800522e:	e037      	b.n	80052a0 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	2b0c      	cmp	r3, #12
 8005234:	d02d      	beq.n	8005292 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005236:	4b18      	ldr	r3, [pc, #96]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a17      	ldr	r2, [pc, #92]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 800523c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005240:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005242:	4b15      	ldr	r3, [pc, #84]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d105      	bne.n	800525a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800524e:	4b12      	ldr	r3, [pc, #72]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	4a11      	ldr	r2, [pc, #68]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005254:	f023 0303 	bic.w	r3, r3, #3
 8005258:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800525a:	4b0f      	ldr	r3, [pc, #60]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	4a0e      	ldr	r2, [pc, #56]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005260:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005264:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005268:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800526a:	f7fe fd95 	bl	8003d98 <HAL_GetTick>
 800526e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005270:	e008      	b.n	8005284 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005272:	f7fe fd91 	bl	8003d98 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	2b02      	cmp	r3, #2
 800527e:	d901      	bls.n	8005284 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e00e      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005284:	4b04      	ldr	r3, [pc, #16]	; (8005298 <HAL_RCC_OscConfig+0x82c>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1f0      	bne.n	8005272 <HAL_RCC_OscConfig+0x806>
 8005290:	e006      	b.n	80052a0 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e005      	b.n	80052a2 <HAL_RCC_OscConfig+0x836>
 8005296:	bf00      	nop
 8005298:	40021000 	.word	0x40021000
 800529c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3720      	adds	r7, #32
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop

080052ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e0c8      	b.n	8005452 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052c0:	4b66      	ldr	r3, [pc, #408]	; (800545c <HAL_RCC_ClockConfig+0x1b0>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0307 	and.w	r3, r3, #7
 80052c8:	683a      	ldr	r2, [r7, #0]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d910      	bls.n	80052f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ce:	4b63      	ldr	r3, [pc, #396]	; (800545c <HAL_RCC_ClockConfig+0x1b0>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f023 0207 	bic.w	r2, r3, #7
 80052d6:	4961      	ldr	r1, [pc, #388]	; (800545c <HAL_RCC_ClockConfig+0x1b0>)
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	4313      	orrs	r3, r2
 80052dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052de:	4b5f      	ldr	r3, [pc, #380]	; (800545c <HAL_RCC_ClockConfig+0x1b0>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 0307 	and.w	r3, r3, #7
 80052e6:	683a      	ldr	r2, [r7, #0]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d001      	beq.n	80052f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e0b0      	b.n	8005452 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d04c      	beq.n	8005396 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	2b03      	cmp	r3, #3
 8005302:	d107      	bne.n	8005314 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005304:	4b56      	ldr	r3, [pc, #344]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800530c:	2b00      	cmp	r3, #0
 800530e:	d121      	bne.n	8005354 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e09e      	b.n	8005452 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	2b02      	cmp	r3, #2
 800531a:	d107      	bne.n	800532c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800531c:	4b50      	ldr	r3, [pc, #320]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d115      	bne.n	8005354 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e092      	b.n	8005452 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d107      	bne.n	8005344 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005334:	4b4a      	ldr	r3, [pc, #296]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0302 	and.w	r3, r3, #2
 800533c:	2b00      	cmp	r3, #0
 800533e:	d109      	bne.n	8005354 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e086      	b.n	8005452 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005344:	4b46      	ldr	r3, [pc, #280]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e07e      	b.n	8005452 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005354:	4b42      	ldr	r3, [pc, #264]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	f023 0203 	bic.w	r2, r3, #3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	493f      	ldr	r1, [pc, #252]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 8005362:	4313      	orrs	r3, r2
 8005364:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005366:	f7fe fd17 	bl	8003d98 <HAL_GetTick>
 800536a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800536c:	e00a      	b.n	8005384 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800536e:	f7fe fd13 	bl	8003d98 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	f241 3288 	movw	r2, #5000	; 0x1388
 800537c:	4293      	cmp	r3, r2
 800537e:	d901      	bls.n	8005384 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e066      	b.n	8005452 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005384:	4b36      	ldr	r3, [pc, #216]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f003 020c 	and.w	r2, r3, #12
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	429a      	cmp	r2, r3
 8005394:	d1eb      	bne.n	800536e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0302 	and.w	r3, r3, #2
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d008      	beq.n	80053b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053a2:	4b2f      	ldr	r3, [pc, #188]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	492c      	ldr	r1, [pc, #176]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053b4:	4b29      	ldr	r3, [pc, #164]	; (800545c <HAL_RCC_ClockConfig+0x1b0>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0307 	and.w	r3, r3, #7
 80053bc:	683a      	ldr	r2, [r7, #0]
 80053be:	429a      	cmp	r2, r3
 80053c0:	d210      	bcs.n	80053e4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053c2:	4b26      	ldr	r3, [pc, #152]	; (800545c <HAL_RCC_ClockConfig+0x1b0>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f023 0207 	bic.w	r2, r3, #7
 80053ca:	4924      	ldr	r1, [pc, #144]	; (800545c <HAL_RCC_ClockConfig+0x1b0>)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053d2:	4b22      	ldr	r3, [pc, #136]	; (800545c <HAL_RCC_ClockConfig+0x1b0>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0307 	and.w	r3, r3, #7
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d001      	beq.n	80053e4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e036      	b.n	8005452 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0304 	and.w	r3, r3, #4
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d008      	beq.n	8005402 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053f0:	4b1b      	ldr	r3, [pc, #108]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	4918      	ldr	r1, [pc, #96]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0308 	and.w	r3, r3, #8
 800540a:	2b00      	cmp	r3, #0
 800540c:	d009      	beq.n	8005422 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800540e:	4b14      	ldr	r3, [pc, #80]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	00db      	lsls	r3, r3, #3
 800541c:	4910      	ldr	r1, [pc, #64]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 800541e:	4313      	orrs	r3, r2
 8005420:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005422:	f000 f825 	bl	8005470 <HAL_RCC_GetSysClockFreq>
 8005426:	4602      	mov	r2, r0
 8005428:	4b0d      	ldr	r3, [pc, #52]	; (8005460 <HAL_RCC_ClockConfig+0x1b4>)
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	091b      	lsrs	r3, r3, #4
 800542e:	f003 030f 	and.w	r3, r3, #15
 8005432:	490c      	ldr	r1, [pc, #48]	; (8005464 <HAL_RCC_ClockConfig+0x1b8>)
 8005434:	5ccb      	ldrb	r3, [r1, r3]
 8005436:	f003 031f 	and.w	r3, r3, #31
 800543a:	fa22 f303 	lsr.w	r3, r2, r3
 800543e:	4a0a      	ldr	r2, [pc, #40]	; (8005468 <HAL_RCC_ClockConfig+0x1bc>)
 8005440:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005442:	4b0a      	ldr	r3, [pc, #40]	; (800546c <HAL_RCC_ClockConfig+0x1c0>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4618      	mov	r0, r3
 8005448:	f7fe fc56 	bl	8003cf8 <HAL_InitTick>
 800544c:	4603      	mov	r3, r0
 800544e:	72fb      	strb	r3, [r7, #11]

  return status;
 8005450:	7afb      	ldrb	r3, [r7, #11]
}
 8005452:	4618      	mov	r0, r3
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	40022000 	.word	0x40022000
 8005460:	40021000 	.word	0x40021000
 8005464:	08008950 	.word	0x08008950
 8005468:	20000004 	.word	0x20000004
 800546c:	20000008 	.word	0x20000008

08005470 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005470:	b480      	push	{r7}
 8005472:	b089      	sub	sp, #36	; 0x24
 8005474:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005476:	2300      	movs	r3, #0
 8005478:	61fb      	str	r3, [r7, #28]
 800547a:	2300      	movs	r3, #0
 800547c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800547e:	4b3e      	ldr	r3, [pc, #248]	; (8005578 <HAL_RCC_GetSysClockFreq+0x108>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f003 030c 	and.w	r3, r3, #12
 8005486:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005488:	4b3b      	ldr	r3, [pc, #236]	; (8005578 <HAL_RCC_GetSysClockFreq+0x108>)
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	f003 0303 	and.w	r3, r3, #3
 8005490:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d005      	beq.n	80054a4 <HAL_RCC_GetSysClockFreq+0x34>
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	2b0c      	cmp	r3, #12
 800549c:	d121      	bne.n	80054e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d11e      	bne.n	80054e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80054a4:	4b34      	ldr	r3, [pc, #208]	; (8005578 <HAL_RCC_GetSysClockFreq+0x108>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0308 	and.w	r3, r3, #8
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d107      	bne.n	80054c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80054b0:	4b31      	ldr	r3, [pc, #196]	; (8005578 <HAL_RCC_GetSysClockFreq+0x108>)
 80054b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054b6:	0a1b      	lsrs	r3, r3, #8
 80054b8:	f003 030f 	and.w	r3, r3, #15
 80054bc:	61fb      	str	r3, [r7, #28]
 80054be:	e005      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80054c0:	4b2d      	ldr	r3, [pc, #180]	; (8005578 <HAL_RCC_GetSysClockFreq+0x108>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	091b      	lsrs	r3, r3, #4
 80054c6:	f003 030f 	and.w	r3, r3, #15
 80054ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80054cc:	4a2b      	ldr	r2, [pc, #172]	; (800557c <HAL_RCC_GetSysClockFreq+0x10c>)
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10d      	bne.n	80054f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054e0:	e00a      	b.n	80054f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	2b04      	cmp	r3, #4
 80054e6:	d102      	bne.n	80054ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80054e8:	4b25      	ldr	r3, [pc, #148]	; (8005580 <HAL_RCC_GetSysClockFreq+0x110>)
 80054ea:	61bb      	str	r3, [r7, #24]
 80054ec:	e004      	b.n	80054f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d101      	bne.n	80054f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80054f4:	4b23      	ldr	r3, [pc, #140]	; (8005584 <HAL_RCC_GetSysClockFreq+0x114>)
 80054f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	2b0c      	cmp	r3, #12
 80054fc:	d134      	bne.n	8005568 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054fe:	4b1e      	ldr	r3, [pc, #120]	; (8005578 <HAL_RCC_GetSysClockFreq+0x108>)
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f003 0303 	and.w	r3, r3, #3
 8005506:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	2b02      	cmp	r3, #2
 800550c:	d003      	beq.n	8005516 <HAL_RCC_GetSysClockFreq+0xa6>
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	2b03      	cmp	r3, #3
 8005512:	d003      	beq.n	800551c <HAL_RCC_GetSysClockFreq+0xac>
 8005514:	e005      	b.n	8005522 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005516:	4b1a      	ldr	r3, [pc, #104]	; (8005580 <HAL_RCC_GetSysClockFreq+0x110>)
 8005518:	617b      	str	r3, [r7, #20]
      break;
 800551a:	e005      	b.n	8005528 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800551c:	4b19      	ldr	r3, [pc, #100]	; (8005584 <HAL_RCC_GetSysClockFreq+0x114>)
 800551e:	617b      	str	r3, [r7, #20]
      break;
 8005520:	e002      	b.n	8005528 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	617b      	str	r3, [r7, #20]
      break;
 8005526:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005528:	4b13      	ldr	r3, [pc, #76]	; (8005578 <HAL_RCC_GetSysClockFreq+0x108>)
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	091b      	lsrs	r3, r3, #4
 800552e:	f003 0307 	and.w	r3, r3, #7
 8005532:	3301      	adds	r3, #1
 8005534:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005536:	4b10      	ldr	r3, [pc, #64]	; (8005578 <HAL_RCC_GetSysClockFreq+0x108>)
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	0a1b      	lsrs	r3, r3, #8
 800553c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005540:	697a      	ldr	r2, [r7, #20]
 8005542:	fb02 f203 	mul.w	r2, r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	fbb2 f3f3 	udiv	r3, r2, r3
 800554c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800554e:	4b0a      	ldr	r3, [pc, #40]	; (8005578 <HAL_RCC_GetSysClockFreq+0x108>)
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	0e5b      	lsrs	r3, r3, #25
 8005554:	f003 0303 	and.w	r3, r3, #3
 8005558:	3301      	adds	r3, #1
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	fbb2 f3f3 	udiv	r3, r2, r3
 8005566:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005568:	69bb      	ldr	r3, [r7, #24]
}
 800556a:	4618      	mov	r0, r3
 800556c:	3724      	adds	r7, #36	; 0x24
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	40021000 	.word	0x40021000
 800557c:	08008968 	.word	0x08008968
 8005580:	00f42400 	.word	0x00f42400
 8005584:	007a1200 	.word	0x007a1200

08005588 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005588:	b480      	push	{r7}
 800558a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800558c:	4b03      	ldr	r3, [pc, #12]	; (800559c <HAL_RCC_GetHCLKFreq+0x14>)
 800558e:	681b      	ldr	r3, [r3, #0]
}
 8005590:	4618      	mov	r0, r3
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	20000004 	.word	0x20000004

080055a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80055a4:	f7ff fff0 	bl	8005588 <HAL_RCC_GetHCLKFreq>
 80055a8:	4602      	mov	r2, r0
 80055aa:	4b06      	ldr	r3, [pc, #24]	; (80055c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	0a1b      	lsrs	r3, r3, #8
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	4904      	ldr	r1, [pc, #16]	; (80055c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80055b6:	5ccb      	ldrb	r3, [r1, r3]
 80055b8:	f003 031f 	and.w	r3, r3, #31
 80055bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	40021000 	.word	0x40021000
 80055c8:	08008960 	.word	0x08008960

080055cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80055d0:	f7ff ffda 	bl	8005588 <HAL_RCC_GetHCLKFreq>
 80055d4:	4602      	mov	r2, r0
 80055d6:	4b06      	ldr	r3, [pc, #24]	; (80055f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	0adb      	lsrs	r3, r3, #11
 80055dc:	f003 0307 	and.w	r3, r3, #7
 80055e0:	4904      	ldr	r1, [pc, #16]	; (80055f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80055e2:	5ccb      	ldrb	r3, [r1, r3]
 80055e4:	f003 031f 	and.w	r3, r3, #31
 80055e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	40021000 	.word	0x40021000
 80055f4:	08008960 	.word	0x08008960

080055f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005600:	2300      	movs	r3, #0
 8005602:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005604:	4b2a      	ldr	r3, [pc, #168]	; (80056b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d003      	beq.n	8005618 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005610:	f7ff f9c8 	bl	80049a4 <HAL_PWREx_GetVoltageRange>
 8005614:	6178      	str	r0, [r7, #20]
 8005616:	e014      	b.n	8005642 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005618:	4b25      	ldr	r3, [pc, #148]	; (80056b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800561a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800561c:	4a24      	ldr	r2, [pc, #144]	; (80056b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800561e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005622:	6593      	str	r3, [r2, #88]	; 0x58
 8005624:	4b22      	ldr	r3, [pc, #136]	; (80056b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800562c:	60fb      	str	r3, [r7, #12]
 800562e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005630:	f7ff f9b8 	bl	80049a4 <HAL_PWREx_GetVoltageRange>
 8005634:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005636:	4b1e      	ldr	r3, [pc, #120]	; (80056b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800563a:	4a1d      	ldr	r2, [pc, #116]	; (80056b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800563c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005640:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005648:	d10b      	bne.n	8005662 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2b80      	cmp	r3, #128	; 0x80
 800564e:	d919      	bls.n	8005684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2ba0      	cmp	r3, #160	; 0xa0
 8005654:	d902      	bls.n	800565c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005656:	2302      	movs	r3, #2
 8005658:	613b      	str	r3, [r7, #16]
 800565a:	e013      	b.n	8005684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800565c:	2301      	movs	r3, #1
 800565e:	613b      	str	r3, [r7, #16]
 8005660:	e010      	b.n	8005684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2b80      	cmp	r3, #128	; 0x80
 8005666:	d902      	bls.n	800566e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005668:	2303      	movs	r3, #3
 800566a:	613b      	str	r3, [r7, #16]
 800566c:	e00a      	b.n	8005684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2b80      	cmp	r3, #128	; 0x80
 8005672:	d102      	bne.n	800567a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005674:	2302      	movs	r3, #2
 8005676:	613b      	str	r3, [r7, #16]
 8005678:	e004      	b.n	8005684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b70      	cmp	r3, #112	; 0x70
 800567e:	d101      	bne.n	8005684 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005680:	2301      	movs	r3, #1
 8005682:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005684:	4b0b      	ldr	r3, [pc, #44]	; (80056b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f023 0207 	bic.w	r2, r3, #7
 800568c:	4909      	ldr	r1, [pc, #36]	; (80056b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	4313      	orrs	r3, r2
 8005692:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005694:	4b07      	ldr	r3, [pc, #28]	; (80056b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0307 	and.w	r3, r3, #7
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d001      	beq.n	80056a6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e000      	b.n	80056a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3718      	adds	r7, #24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	40021000 	.word	0x40021000
 80056b4:	40022000 	.word	0x40022000

080056b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b086      	sub	sp, #24
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80056c0:	2300      	movs	r3, #0
 80056c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80056c4:	2300      	movs	r3, #0
 80056c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d031      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056d8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80056dc:	d01a      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80056de:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80056e2:	d814      	bhi.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x56>
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d009      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80056e8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80056ec:	d10f      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80056ee:	4b5d      	ldr	r3, [pc, #372]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	4a5c      	ldr	r2, [pc, #368]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056f8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056fa:	e00c      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	3304      	adds	r3, #4
 8005700:	2100      	movs	r1, #0
 8005702:	4618      	mov	r0, r3
 8005704:	f000 fa44 	bl	8005b90 <RCCEx_PLLSAI1_Config>
 8005708:	4603      	mov	r3, r0
 800570a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800570c:	e003      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	74fb      	strb	r3, [r7, #19]
      break;
 8005712:	e000      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005714:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005716:	7cfb      	ldrb	r3, [r7, #19]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d10b      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800571c:	4b51      	ldr	r3, [pc, #324]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800571e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005722:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800572a:	494e      	ldr	r1, [pc, #312]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800572c:	4313      	orrs	r3, r2
 800572e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005732:	e001      	b.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005734:	7cfb      	ldrb	r3, [r7, #19]
 8005736:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 809e 	beq.w	8005882 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005746:	2300      	movs	r3, #0
 8005748:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800574a:	4b46      	ldr	r3, [pc, #280]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800574c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800574e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005756:	2301      	movs	r3, #1
 8005758:	e000      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800575a:	2300      	movs	r3, #0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00d      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005760:	4b40      	ldr	r3, [pc, #256]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005764:	4a3f      	ldr	r2, [pc, #252]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800576a:	6593      	str	r3, [r2, #88]	; 0x58
 800576c:	4b3d      	ldr	r3, [pc, #244]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800576e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005774:	60bb      	str	r3, [r7, #8]
 8005776:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005778:	2301      	movs	r3, #1
 800577a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800577c:	4b3a      	ldr	r3, [pc, #232]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a39      	ldr	r2, [pc, #228]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005786:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005788:	f7fe fb06 	bl	8003d98 <HAL_GetTick>
 800578c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800578e:	e009      	b.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005790:	f7fe fb02 	bl	8003d98 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d902      	bls.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	74fb      	strb	r3, [r7, #19]
        break;
 80057a2:	e005      	b.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057a4:	4b30      	ldr	r3, [pc, #192]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d0ef      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80057b0:	7cfb      	ldrb	r3, [r7, #19]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d15a      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057b6:	4b2b      	ldr	r3, [pc, #172]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057c0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d01e      	beq.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d019      	beq.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057d2:	4b24      	ldr	r3, [pc, #144]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057dc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80057de:	4b21      	ldr	r3, [pc, #132]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057e4:	4a1f      	ldr	r2, [pc, #124]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057ee:	4b1d      	ldr	r3, [pc, #116]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057f4:	4a1b      	ldr	r2, [pc, #108]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80057fe:	4a19      	ldr	r2, [pc, #100]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	d016      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005810:	f7fe fac2 	bl	8003d98 <HAL_GetTick>
 8005814:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005816:	e00b      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005818:	f7fe fabe 	bl	8003d98 <HAL_GetTick>
 800581c:	4602      	mov	r2, r0
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	f241 3288 	movw	r2, #5000	; 0x1388
 8005826:	4293      	cmp	r3, r2
 8005828:	d902      	bls.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	74fb      	strb	r3, [r7, #19]
            break;
 800582e:	e006      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005830:	4b0c      	ldr	r3, [pc, #48]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005836:	f003 0302 	and.w	r3, r3, #2
 800583a:	2b00      	cmp	r3, #0
 800583c:	d0ec      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800583e:	7cfb      	ldrb	r3, [r7, #19]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d10b      	bne.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005844:	4b07      	ldr	r3, [pc, #28]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800584a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005852:	4904      	ldr	r1, [pc, #16]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005854:	4313      	orrs	r3, r2
 8005856:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800585a:	e009      	b.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800585c:	7cfb      	ldrb	r3, [r7, #19]
 800585e:	74bb      	strb	r3, [r7, #18]
 8005860:	e006      	b.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005862:	bf00      	nop
 8005864:	40021000 	.word	0x40021000
 8005868:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800586c:	7cfb      	ldrb	r3, [r7, #19]
 800586e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005870:	7c7b      	ldrb	r3, [r7, #17]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d105      	bne.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005876:	4b9e      	ldr	r3, [pc, #632]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800587a:	4a9d      	ldr	r2, [pc, #628]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800587c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005880:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00a      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800588e:	4b98      	ldr	r3, [pc, #608]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005890:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005894:	f023 0203 	bic.w	r2, r3, #3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	4994      	ldr	r1, [pc, #592]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0302 	and.w	r3, r3, #2
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d00a      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058b0:	4b8f      	ldr	r3, [pc, #572]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80058b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058b6:	f023 020c 	bic.w	r2, r3, #12
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058be:	498c      	ldr	r1, [pc, #560]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0304 	and.w	r3, r3, #4
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00a      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058d2:	4b87      	ldr	r3, [pc, #540]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80058d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058d8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e0:	4983      	ldr	r1, [pc, #524]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0308 	and.w	r3, r3, #8
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00a      	beq.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80058f4:	4b7e      	ldr	r3, [pc, #504]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80058f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005902:	497b      	ldr	r1, [pc, #492]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005904:	4313      	orrs	r3, r2
 8005906:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0320 	and.w	r3, r3, #32
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00a      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005916:	4b76      	ldr	r3, [pc, #472]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800591c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005924:	4972      	ldr	r1, [pc, #456]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005926:	4313      	orrs	r3, r2
 8005928:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005934:	2b00      	cmp	r3, #0
 8005936:	d00a      	beq.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005938:	4b6d      	ldr	r3, [pc, #436]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800593a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800593e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005946:	496a      	ldr	r1, [pc, #424]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005948:	4313      	orrs	r3, r2
 800594a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00a      	beq.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800595a:	4b65      	ldr	r3, [pc, #404]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800595c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005960:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005968:	4961      	ldr	r1, [pc, #388]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800596a:	4313      	orrs	r3, r2
 800596c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005978:	2b00      	cmp	r3, #0
 800597a:	d00a      	beq.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800597c:	4b5c      	ldr	r3, [pc, #368]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800597e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005982:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800598a:	4959      	ldr	r1, [pc, #356]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800598c:	4313      	orrs	r3, r2
 800598e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00a      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800599e:	4b54      	ldr	r3, [pc, #336]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80059a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ac:	4950      	ldr	r1, [pc, #320]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80059ae:	4313      	orrs	r3, r2
 80059b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d00a      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059c0:	4b4b      	ldr	r3, [pc, #300]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80059c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059c6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ce:	4948      	ldr	r1, [pc, #288]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80059d0:	4313      	orrs	r3, r2
 80059d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00a      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80059e2:	4b43      	ldr	r3, [pc, #268]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80059e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80059e8:	f023 0203 	bic.w	r2, r3, #3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f0:	493f      	ldr	r1, [pc, #252]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80059f2:	4313      	orrs	r3, r2
 80059f4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d028      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a04:	4b3a      	ldr	r3, [pc, #232]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a0a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a12:	4937      	ldr	r1, [pc, #220]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005a14:	4313      	orrs	r3, r2
 8005a16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a22:	d106      	bne.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a24:	4b32      	ldr	r3, [pc, #200]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	4a31      	ldr	r2, [pc, #196]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005a2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a2e:	60d3      	str	r3, [r2, #12]
 8005a30:	e011      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a3a:	d10c      	bne.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	3304      	adds	r3, #4
 8005a40:	2101      	movs	r1, #1
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 f8a4 	bl	8005b90 <RCCEx_PLLSAI1_Config>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005a4c:	7cfb      	ldrb	r3, [r7, #19]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d001      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 8005a52:	7cfb      	ldrb	r3, [r7, #19]
 8005a54:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d028      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a62:	4b23      	ldr	r3, [pc, #140]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a68:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a70:	491f      	ldr	r1, [pc, #124]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a80:	d106      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a82:	4b1b      	ldr	r3, [pc, #108]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	4a1a      	ldr	r2, [pc, #104]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005a88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a8c:	60d3      	str	r3, [r2, #12]
 8005a8e:	e011      	b.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a98:	d10c      	bne.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f000 f875 	bl	8005b90 <RCCEx_PLLSAI1_Config>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005aaa:	7cfb      	ldrb	r3, [r7, #19]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8005ab0:	7cfb      	ldrb	r3, [r7, #19]
 8005ab2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d02b      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ac0:	4b0b      	ldr	r3, [pc, #44]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ac6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ace:	4908      	ldr	r1, [pc, #32]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ada:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ade:	d109      	bne.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ae0:	4b03      	ldr	r3, [pc, #12]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	4a02      	ldr	r2, [pc, #8]	; (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005ae6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005aea:	60d3      	str	r3, [r2, #12]
 8005aec:	e014      	b.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8005aee:	bf00      	nop
 8005af0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005af8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005afc:	d10c      	bne.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	3304      	adds	r3, #4
 8005b02:	2101      	movs	r1, #1
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 f843 	bl	8005b90 <RCCEx_PLLSAI1_Config>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b0e:	7cfb      	ldrb	r3, [r7, #19]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d001      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8005b14:	7cfb      	ldrb	r3, [r7, #19]
 8005b16:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d01c      	beq.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b24:	4b19      	ldr	r3, [pc, #100]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b2a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b32:	4916      	ldr	r1, [pc, #88]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005b34:	4313      	orrs	r3, r2
 8005b36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b42:	d10c      	bne.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	3304      	adds	r3, #4
 8005b48:	2102      	movs	r1, #2
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f000 f820 	bl	8005b90 <RCCEx_PLLSAI1_Config>
 8005b50:	4603      	mov	r3, r0
 8005b52:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b54:	7cfb      	ldrb	r3, [r7, #19]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d001      	beq.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 8005b5a:	7cfb      	ldrb	r3, [r7, #19]
 8005b5c:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00a      	beq.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b6a:	4b08      	ldr	r3, [pc, #32]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b78:	4904      	ldr	r1, [pc, #16]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005b80:	7cbb      	ldrb	r3, [r7, #18]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3718      	adds	r7, #24
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	40021000 	.word	0x40021000

08005b90 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b9e:	4b74      	ldr	r3, [pc, #464]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	f003 0303 	and.w	r3, r3, #3
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d018      	beq.n	8005bdc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005baa:	4b71      	ldr	r3, [pc, #452]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	f003 0203 	and.w	r2, r3, #3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d10d      	bne.n	8005bd6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
       ||
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d009      	beq.n	8005bd6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005bc2:	4b6b      	ldr	r3, [pc, #428]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	091b      	lsrs	r3, r3, #4
 8005bc8:	f003 0307 	and.w	r3, r3, #7
 8005bcc:	1c5a      	adds	r2, r3, #1
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	685b      	ldr	r3, [r3, #4]
       ||
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d047      	beq.n	8005c66 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	73fb      	strb	r3, [r7, #15]
 8005bda:	e044      	b.n	8005c66 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2b03      	cmp	r3, #3
 8005be2:	d018      	beq.n	8005c16 <RCCEx_PLLSAI1_Config+0x86>
 8005be4:	2b03      	cmp	r3, #3
 8005be6:	d825      	bhi.n	8005c34 <RCCEx_PLLSAI1_Config+0xa4>
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d002      	beq.n	8005bf2 <RCCEx_PLLSAI1_Config+0x62>
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d009      	beq.n	8005c04 <RCCEx_PLLSAI1_Config+0x74>
 8005bf0:	e020      	b.n	8005c34 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005bf2:	4b5f      	ldr	r3, [pc, #380]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0302 	and.w	r3, r3, #2
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d11d      	bne.n	8005c3a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c02:	e01a      	b.n	8005c3a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c04:	4b5a      	ldr	r3, [pc, #360]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d116      	bne.n	8005c3e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c14:	e013      	b.n	8005c3e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c16:	4b56      	ldr	r3, [pc, #344]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10f      	bne.n	8005c42 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c22:	4b53      	ldr	r3, [pc, #332]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d109      	bne.n	8005c42 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005c32:	e006      	b.n	8005c42 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	73fb      	strb	r3, [r7, #15]
      break;
 8005c38:	e004      	b.n	8005c44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c3a:	bf00      	nop
 8005c3c:	e002      	b.n	8005c44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c3e:	bf00      	nop
 8005c40:	e000      	b.n	8005c44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005c42:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c44:	7bfb      	ldrb	r3, [r7, #15]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d10d      	bne.n	8005c66 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005c4a:	4b49      	ldr	r3, [pc, #292]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6819      	ldr	r1, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	011b      	lsls	r3, r3, #4
 8005c5e:	430b      	orrs	r3, r1
 8005c60:	4943      	ldr	r1, [pc, #268]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c62:	4313      	orrs	r3, r2
 8005c64:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005c66:	7bfb      	ldrb	r3, [r7, #15]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d17c      	bne.n	8005d66 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005c6c:	4b40      	ldr	r3, [pc, #256]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a3f      	ldr	r2, [pc, #252]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c72:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005c76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c78:	f7fe f88e 	bl	8003d98 <HAL_GetTick>
 8005c7c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c7e:	e009      	b.n	8005c94 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c80:	f7fe f88a 	bl	8003d98 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d902      	bls.n	8005c94 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	73fb      	strb	r3, [r7, #15]
        break;
 8005c92:	e005      	b.n	8005ca0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c94:	4b36      	ldr	r3, [pc, #216]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1ef      	bne.n	8005c80 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ca0:	7bfb      	ldrb	r3, [r7, #15]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d15f      	bne.n	8005d66 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d110      	bne.n	8005cce <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005cac:	4b30      	ldr	r3, [pc, #192]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8005cb4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	6892      	ldr	r2, [r2, #8]
 8005cbc:	0211      	lsls	r1, r2, #8
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	68d2      	ldr	r2, [r2, #12]
 8005cc2:	06d2      	lsls	r2, r2, #27
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	492a      	ldr	r1, [pc, #168]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	610b      	str	r3, [r1, #16]
 8005ccc:	e027      	b.n	8005d1e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d112      	bne.n	8005cfa <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005cd4:	4b26      	ldr	r3, [pc, #152]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005cdc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	6892      	ldr	r2, [r2, #8]
 8005ce4:	0211      	lsls	r1, r2, #8
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	6912      	ldr	r2, [r2, #16]
 8005cea:	0852      	lsrs	r2, r2, #1
 8005cec:	3a01      	subs	r2, #1
 8005cee:	0552      	lsls	r2, r2, #21
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	491f      	ldr	r1, [pc, #124]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	610b      	str	r3, [r1, #16]
 8005cf8:	e011      	b.n	8005d1e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005cfa:	4b1d      	ldr	r3, [pc, #116]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005d02:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	6892      	ldr	r2, [r2, #8]
 8005d0a:	0211      	lsls	r1, r2, #8
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	6952      	ldr	r2, [r2, #20]
 8005d10:	0852      	lsrs	r2, r2, #1
 8005d12:	3a01      	subs	r2, #1
 8005d14:	0652      	lsls	r2, r2, #25
 8005d16:	430a      	orrs	r2, r1
 8005d18:	4915      	ldr	r1, [pc, #84]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005d1e:	4b14      	ldr	r3, [pc, #80]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a13      	ldr	r2, [pc, #76]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005d28:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d2a:	f7fe f835 	bl	8003d98 <HAL_GetTick>
 8005d2e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d30:	e009      	b.n	8005d46 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d32:	f7fe f831 	bl	8003d98 <HAL_GetTick>
 8005d36:	4602      	mov	r2, r0
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d902      	bls.n	8005d46 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	73fb      	strb	r3, [r7, #15]
          break;
 8005d44:	e005      	b.n	8005d52 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d46:	4b0a      	ldr	r3, [pc, #40]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d0ef      	beq.n	8005d32 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005d52:	7bfb      	ldrb	r3, [r7, #15]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d106      	bne.n	8005d66 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005d58:	4b05      	ldr	r3, [pc, #20]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d5a:	691a      	ldr	r2, [r3, #16]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	699b      	ldr	r3, [r3, #24]
 8005d60:	4903      	ldr	r1, [pc, #12]	; (8005d70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	40021000 	.word	0x40021000

08005d74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d101      	bne.n	8005d86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e049      	b.n	8005e1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d106      	bne.n	8005da0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f7fd fdb6 	bl	800390c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2202      	movs	r2, #2
 8005da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	3304      	adds	r3, #4
 8005db0:	4619      	mov	r1, r3
 8005db2:	4610      	mov	r0, r2
 8005db4:	f000 ff78 	bl	8006ca8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
	...

08005e24 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d001      	beq.n	8005e3c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e038      	b.n	8005eae <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a1c      	ldr	r2, [pc, #112]	; (8005ebc <HAL_TIM_Base_Start+0x98>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00e      	beq.n	8005e6c <HAL_TIM_Base_Start+0x48>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e56:	d009      	beq.n	8005e6c <HAL_TIM_Base_Start+0x48>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a18      	ldr	r2, [pc, #96]	; (8005ec0 <HAL_TIM_Base_Start+0x9c>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d004      	beq.n	8005e6c <HAL_TIM_Base_Start+0x48>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a17      	ldr	r2, [pc, #92]	; (8005ec4 <HAL_TIM_Base_Start+0xa0>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d115      	bne.n	8005e98 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	689a      	ldr	r2, [r3, #8]
 8005e72:	4b15      	ldr	r3, [pc, #84]	; (8005ec8 <HAL_TIM_Base_Start+0xa4>)
 8005e74:	4013      	ands	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2b06      	cmp	r3, #6
 8005e7c:	d015      	beq.n	8005eaa <HAL_TIM_Base_Start+0x86>
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e84:	d011      	beq.n	8005eaa <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f042 0201 	orr.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e96:	e008      	b.n	8005eaa <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0201 	orr.w	r2, r2, #1
 8005ea6:	601a      	str	r2, [r3, #0]
 8005ea8:	e000      	b.n	8005eac <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eaa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	40012c00 	.word	0x40012c00
 8005ec0:	40000400 	.word	0x40000400
 8005ec4:	40014000 	.word	0x40014000
 8005ec8:	00010007 	.word	0x00010007

08005ecc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d001      	beq.n	8005ee4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e040      	b.n	8005f66 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68da      	ldr	r2, [r3, #12]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f042 0201 	orr.w	r2, r2, #1
 8005efa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a1c      	ldr	r2, [pc, #112]	; (8005f74 <HAL_TIM_Base_Start_IT+0xa8>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d00e      	beq.n	8005f24 <HAL_TIM_Base_Start_IT+0x58>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f0e:	d009      	beq.n	8005f24 <HAL_TIM_Base_Start_IT+0x58>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a18      	ldr	r2, [pc, #96]	; (8005f78 <HAL_TIM_Base_Start_IT+0xac>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d004      	beq.n	8005f24 <HAL_TIM_Base_Start_IT+0x58>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a17      	ldr	r2, [pc, #92]	; (8005f7c <HAL_TIM_Base_Start_IT+0xb0>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d115      	bne.n	8005f50 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689a      	ldr	r2, [r3, #8]
 8005f2a:	4b15      	ldr	r3, [pc, #84]	; (8005f80 <HAL_TIM_Base_Start_IT+0xb4>)
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2b06      	cmp	r3, #6
 8005f34:	d015      	beq.n	8005f62 <HAL_TIM_Base_Start_IT+0x96>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f3c:	d011      	beq.n	8005f62 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f042 0201 	orr.w	r2, r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f4e:	e008      	b.n	8005f62 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f042 0201 	orr.w	r2, r2, #1
 8005f5e:	601a      	str	r2, [r3, #0]
 8005f60:	e000      	b.n	8005f64 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3714      	adds	r7, #20
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	40012c00 	.word	0x40012c00
 8005f78:	40000400 	.word	0x40000400
 8005f7c:	40014000 	.word	0x40014000
 8005f80:	00010007 	.word	0x00010007

08005f84 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68da      	ldr	r2, [r3, #12]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f022 0201 	bic.w	r2, r2, #1
 8005f9a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	6a1a      	ldr	r2, [r3, #32]
 8005fa2:	f241 1311 	movw	r3, #4369	; 0x1111
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10f      	bne.n	8005fcc <HAL_TIM_Base_Stop_IT+0x48>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	6a1a      	ldr	r2, [r3, #32]
 8005fb2:	f240 4344 	movw	r3, #1092	; 0x444
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d107      	bne.n	8005fcc <HAL_TIM_Base_Stop_IT+0x48>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f022 0201 	bic.w	r2, r2, #1
 8005fca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	370c      	adds	r7, #12
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr

08005fe2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fe2:	b580      	push	{r7, lr}
 8005fe4:	b082      	sub	sp, #8
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d101      	bne.n	8005ff4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e049      	b.n	8006088 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d106      	bne.n	800600e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 f841 	bl	8006090 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2202      	movs	r2, #2
 8006012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	3304      	adds	r3, #4
 800601e:	4619      	mov	r1, r3
 8006020:	4610      	mov	r0, r2
 8006022:	f000 fe41 	bl	8006ca8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2201      	movs	r2, #1
 800602a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2201      	movs	r2, #1
 800603a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2201      	movs	r2, #1
 8006042:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2201      	movs	r2, #1
 800604a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2201      	movs	r2, #1
 8006052:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2201      	movs	r2, #1
 8006082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	3708      	adds	r7, #8
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d109      	bne.n	80060c8 <HAL_TIM_PWM_Start+0x24>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b01      	cmp	r3, #1
 80060be:	bf14      	ite	ne
 80060c0:	2301      	movne	r3, #1
 80060c2:	2300      	moveq	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	e03c      	b.n	8006142 <HAL_TIM_PWM_Start+0x9e>
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	2b04      	cmp	r3, #4
 80060cc:	d109      	bne.n	80060e2 <HAL_TIM_PWM_Start+0x3e>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	bf14      	ite	ne
 80060da:	2301      	movne	r3, #1
 80060dc:	2300      	moveq	r3, #0
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	e02f      	b.n	8006142 <HAL_TIM_PWM_Start+0x9e>
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	2b08      	cmp	r3, #8
 80060e6:	d109      	bne.n	80060fc <HAL_TIM_PWM_Start+0x58>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	bf14      	ite	ne
 80060f4:	2301      	movne	r3, #1
 80060f6:	2300      	moveq	r3, #0
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	e022      	b.n	8006142 <HAL_TIM_PWM_Start+0x9e>
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2b0c      	cmp	r3, #12
 8006100:	d109      	bne.n	8006116 <HAL_TIM_PWM_Start+0x72>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006108:	b2db      	uxtb	r3, r3
 800610a:	2b01      	cmp	r3, #1
 800610c:	bf14      	ite	ne
 800610e:	2301      	movne	r3, #1
 8006110:	2300      	moveq	r3, #0
 8006112:	b2db      	uxtb	r3, r3
 8006114:	e015      	b.n	8006142 <HAL_TIM_PWM_Start+0x9e>
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	2b10      	cmp	r3, #16
 800611a:	d109      	bne.n	8006130 <HAL_TIM_PWM_Start+0x8c>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006122:	b2db      	uxtb	r3, r3
 8006124:	2b01      	cmp	r3, #1
 8006126:	bf14      	ite	ne
 8006128:	2301      	movne	r3, #1
 800612a:	2300      	moveq	r3, #0
 800612c:	b2db      	uxtb	r3, r3
 800612e:	e008      	b.n	8006142 <HAL_TIM_PWM_Start+0x9e>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006136:	b2db      	uxtb	r3, r3
 8006138:	2b01      	cmp	r3, #1
 800613a:	bf14      	ite	ne
 800613c:	2301      	movne	r3, #1
 800613e:	2300      	moveq	r3, #0
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d001      	beq.n	800614a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e083      	b.n	8006252 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d104      	bne.n	800615a <HAL_TIM_PWM_Start+0xb6>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2202      	movs	r2, #2
 8006154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006158:	e023      	b.n	80061a2 <HAL_TIM_PWM_Start+0xfe>
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	2b04      	cmp	r3, #4
 800615e:	d104      	bne.n	800616a <HAL_TIM_PWM_Start+0xc6>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2202      	movs	r2, #2
 8006164:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006168:	e01b      	b.n	80061a2 <HAL_TIM_PWM_Start+0xfe>
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	2b08      	cmp	r3, #8
 800616e:	d104      	bne.n	800617a <HAL_TIM_PWM_Start+0xd6>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2202      	movs	r2, #2
 8006174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006178:	e013      	b.n	80061a2 <HAL_TIM_PWM_Start+0xfe>
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	2b0c      	cmp	r3, #12
 800617e:	d104      	bne.n	800618a <HAL_TIM_PWM_Start+0xe6>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006188:	e00b      	b.n	80061a2 <HAL_TIM_PWM_Start+0xfe>
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b10      	cmp	r3, #16
 800618e:	d104      	bne.n	800619a <HAL_TIM_PWM_Start+0xf6>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2202      	movs	r2, #2
 8006194:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006198:	e003      	b.n	80061a2 <HAL_TIM_PWM_Start+0xfe>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2202      	movs	r2, #2
 800619e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2201      	movs	r2, #1
 80061a8:	6839      	ldr	r1, [r7, #0]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f001 f992 	bl	80074d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a29      	ldr	r2, [pc, #164]	; (800625c <HAL_TIM_PWM_Start+0x1b8>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d009      	beq.n	80061ce <HAL_TIM_PWM_Start+0x12a>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a28      	ldr	r2, [pc, #160]	; (8006260 <HAL_TIM_PWM_Start+0x1bc>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d004      	beq.n	80061ce <HAL_TIM_PWM_Start+0x12a>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a26      	ldr	r2, [pc, #152]	; (8006264 <HAL_TIM_PWM_Start+0x1c0>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d101      	bne.n	80061d2 <HAL_TIM_PWM_Start+0x12e>
 80061ce:	2301      	movs	r3, #1
 80061d0:	e000      	b.n	80061d4 <HAL_TIM_PWM_Start+0x130>
 80061d2:	2300      	movs	r3, #0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d007      	beq.n	80061e8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061e6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a1b      	ldr	r2, [pc, #108]	; (800625c <HAL_TIM_PWM_Start+0x1b8>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d00e      	beq.n	8006210 <HAL_TIM_PWM_Start+0x16c>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061fa:	d009      	beq.n	8006210 <HAL_TIM_PWM_Start+0x16c>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a19      	ldr	r2, [pc, #100]	; (8006268 <HAL_TIM_PWM_Start+0x1c4>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d004      	beq.n	8006210 <HAL_TIM_PWM_Start+0x16c>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a15      	ldr	r2, [pc, #84]	; (8006260 <HAL_TIM_PWM_Start+0x1bc>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d115      	bne.n	800623c <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689a      	ldr	r2, [r3, #8]
 8006216:	4b15      	ldr	r3, [pc, #84]	; (800626c <HAL_TIM_PWM_Start+0x1c8>)
 8006218:	4013      	ands	r3, r2
 800621a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2b06      	cmp	r3, #6
 8006220:	d015      	beq.n	800624e <HAL_TIM_PWM_Start+0x1aa>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006228:	d011      	beq.n	800624e <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f042 0201 	orr.w	r2, r2, #1
 8006238:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800623a:	e008      	b.n	800624e <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f042 0201 	orr.w	r2, r2, #1
 800624a:	601a      	str	r2, [r3, #0]
 800624c:	e000      	b.n	8006250 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800624e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	40012c00 	.word	0x40012c00
 8006260:	40014000 	.word	0x40014000
 8006264:	40014400 	.word	0x40014400
 8006268:	40000400 	.word	0x40000400
 800626c:	00010007 	.word	0x00010007

08006270 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b082      	sub	sp, #8
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2200      	movs	r2, #0
 8006280:	6839      	ldr	r1, [r7, #0]
 8006282:	4618      	mov	r0, r3
 8006284:	f001 f926 	bl	80074d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a39      	ldr	r2, [pc, #228]	; (8006374 <HAL_TIM_PWM_Stop+0x104>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d009      	beq.n	80062a6 <HAL_TIM_PWM_Stop+0x36>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a38      	ldr	r2, [pc, #224]	; (8006378 <HAL_TIM_PWM_Stop+0x108>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d004      	beq.n	80062a6 <HAL_TIM_PWM_Stop+0x36>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a36      	ldr	r2, [pc, #216]	; (800637c <HAL_TIM_PWM_Stop+0x10c>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d101      	bne.n	80062aa <HAL_TIM_PWM_Stop+0x3a>
 80062a6:	2301      	movs	r3, #1
 80062a8:	e000      	b.n	80062ac <HAL_TIM_PWM_Stop+0x3c>
 80062aa:	2300      	movs	r3, #0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d017      	beq.n	80062e0 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	6a1a      	ldr	r2, [r3, #32]
 80062b6:	f241 1311 	movw	r3, #4369	; 0x1111
 80062ba:	4013      	ands	r3, r2
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10f      	bne.n	80062e0 <HAL_TIM_PWM_Stop+0x70>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	6a1a      	ldr	r2, [r3, #32]
 80062c6:	f240 4344 	movw	r3, #1092	; 0x444
 80062ca:	4013      	ands	r3, r2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d107      	bne.n	80062e0 <HAL_TIM_PWM_Stop+0x70>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062de:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	6a1a      	ldr	r2, [r3, #32]
 80062e6:	f241 1311 	movw	r3, #4369	; 0x1111
 80062ea:	4013      	ands	r3, r2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10f      	bne.n	8006310 <HAL_TIM_PWM_Stop+0xa0>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	6a1a      	ldr	r2, [r3, #32]
 80062f6:	f240 4344 	movw	r3, #1092	; 0x444
 80062fa:	4013      	ands	r3, r2
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d107      	bne.n	8006310 <HAL_TIM_PWM_Stop+0xa0>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f022 0201 	bic.w	r2, r2, #1
 800630e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d104      	bne.n	8006320 <HAL_TIM_PWM_Stop+0xb0>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800631e:	e023      	b.n	8006368 <HAL_TIM_PWM_Stop+0xf8>
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	2b04      	cmp	r3, #4
 8006324:	d104      	bne.n	8006330 <HAL_TIM_PWM_Stop+0xc0>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800632e:	e01b      	b.n	8006368 <HAL_TIM_PWM_Stop+0xf8>
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	2b08      	cmp	r3, #8
 8006334:	d104      	bne.n	8006340 <HAL_TIM_PWM_Stop+0xd0>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800633e:	e013      	b.n	8006368 <HAL_TIM_PWM_Stop+0xf8>
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	2b0c      	cmp	r3, #12
 8006344:	d104      	bne.n	8006350 <HAL_TIM_PWM_Stop+0xe0>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800634e:	e00b      	b.n	8006368 <HAL_TIM_PWM_Stop+0xf8>
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	2b10      	cmp	r3, #16
 8006354:	d104      	bne.n	8006360 <HAL_TIM_PWM_Stop+0xf0>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800635e:	e003      	b.n	8006368 <HAL_TIM_PWM_Stop+0xf8>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3708      	adds	r7, #8
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	40012c00 	.word	0x40012c00
 8006378:	40014000 	.word	0x40014000
 800637c:	40014400 	.word	0x40014400

08006380 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b086      	sub	sp, #24
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d101      	bne.n	8006394 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e097      	b.n	80064c4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b00      	cmp	r3, #0
 800639e:	d106      	bne.n	80063ae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f7fd fb2f 	bl	8003a0c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2202      	movs	r2, #2
 80063b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	6812      	ldr	r2, [r2, #0]
 80063c0:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80063c4:	f023 0307 	bic.w	r3, r3, #7
 80063c8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	3304      	adds	r3, #4
 80063d2:	4619      	mov	r1, r3
 80063d4:	4610      	mov	r0, r2
 80063d6:	f000 fc67 	bl	8006ca8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6a1b      	ldr	r3, [r3, #32]
 80063f0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	697a      	ldr	r2, [r7, #20]
 80063f8:	4313      	orrs	r3, r2
 80063fa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006402:	f023 0303 	bic.w	r3, r3, #3
 8006406:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	689a      	ldr	r2, [r3, #8]
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	021b      	lsls	r3, r3, #8
 8006412:	4313      	orrs	r3, r2
 8006414:	693a      	ldr	r2, [r7, #16]
 8006416:	4313      	orrs	r3, r2
 8006418:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006420:	f023 030c 	bic.w	r3, r3, #12
 8006424:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800642c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006430:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	68da      	ldr	r2, [r3, #12]
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	69db      	ldr	r3, [r3, #28]
 800643a:	021b      	lsls	r3, r3, #8
 800643c:	4313      	orrs	r3, r2
 800643e:	693a      	ldr	r2, [r7, #16]
 8006440:	4313      	orrs	r3, r2
 8006442:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	011a      	lsls	r2, r3, #4
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	031b      	lsls	r3, r3, #12
 8006450:	4313      	orrs	r3, r2
 8006452:	693a      	ldr	r2, [r7, #16]
 8006454:	4313      	orrs	r3, r2
 8006456:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800645e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006466:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	685a      	ldr	r2, [r3, #4]
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	695b      	ldr	r3, [r3, #20]
 8006470:	011b      	lsls	r3, r3, #4
 8006472:	4313      	orrs	r3, r2
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	4313      	orrs	r3, r2
 8006478:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	697a      	ldr	r2, [r7, #20]
 8006480:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	693a      	ldr	r2, [r7, #16]
 8006488:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2201      	movs	r2, #1
 800649e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2201      	movs	r2, #1
 80064ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3718      	adds	r7, #24
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064dc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80064e4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064ec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064f4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d110      	bne.n	800651e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80064fc:	7bfb      	ldrb	r3, [r7, #15]
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d102      	bne.n	8006508 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006502:	7b7b      	ldrb	r3, [r7, #13]
 8006504:	2b01      	cmp	r3, #1
 8006506:	d001      	beq.n	800650c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e069      	b.n	80065e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2202      	movs	r2, #2
 8006510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2202      	movs	r2, #2
 8006518:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800651c:	e031      	b.n	8006582 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	2b04      	cmp	r3, #4
 8006522:	d110      	bne.n	8006546 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006524:	7bbb      	ldrb	r3, [r7, #14]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d102      	bne.n	8006530 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800652a:	7b3b      	ldrb	r3, [r7, #12]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d001      	beq.n	8006534 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e055      	b.n	80065e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2202      	movs	r2, #2
 8006538:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2202      	movs	r2, #2
 8006540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006544:	e01d      	b.n	8006582 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006546:	7bfb      	ldrb	r3, [r7, #15]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d108      	bne.n	800655e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800654c:	7bbb      	ldrb	r3, [r7, #14]
 800654e:	2b01      	cmp	r3, #1
 8006550:	d105      	bne.n	800655e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006552:	7b7b      	ldrb	r3, [r7, #13]
 8006554:	2b01      	cmp	r3, #1
 8006556:	d102      	bne.n	800655e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006558:	7b3b      	ldrb	r3, [r7, #12]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d001      	beq.n	8006562 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e03e      	b.n	80065e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2202      	movs	r2, #2
 8006566:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2202      	movs	r2, #2
 800656e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2202      	movs	r2, #2
 8006576:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2202      	movs	r2, #2
 800657e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d003      	beq.n	8006590 <HAL_TIM_Encoder_Start+0xc4>
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	2b04      	cmp	r3, #4
 800658c:	d008      	beq.n	80065a0 <HAL_TIM_Encoder_Start+0xd4>
 800658e:	e00f      	b.n	80065b0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2201      	movs	r2, #1
 8006596:	2100      	movs	r1, #0
 8006598:	4618      	mov	r0, r3
 800659a:	f000 ff9b 	bl	80074d4 <TIM_CCxChannelCmd>
      break;
 800659e:	e016      	b.n	80065ce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2201      	movs	r2, #1
 80065a6:	2104      	movs	r1, #4
 80065a8:	4618      	mov	r0, r3
 80065aa:	f000 ff93 	bl	80074d4 <TIM_CCxChannelCmd>
      break;
 80065ae:	e00e      	b.n	80065ce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2201      	movs	r2, #1
 80065b6:	2100      	movs	r1, #0
 80065b8:	4618      	mov	r0, r3
 80065ba:	f000 ff8b 	bl	80074d4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2201      	movs	r2, #1
 80065c4:	2104      	movs	r1, #4
 80065c6:	4618      	mov	r0, r3
 80065c8:	f000 ff84 	bl	80074d4 <TIM_CCxChannelCmd>
      break;
 80065cc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f042 0201 	orr.w	r2, r2, #1
 80065dc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3710      	adds	r7, #16
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b082      	sub	sp, #8
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b02      	cmp	r3, #2
 80065fc:	d122      	bne.n	8006644 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	f003 0302 	and.w	r3, r3, #2
 8006608:	2b02      	cmp	r3, #2
 800660a:	d11b      	bne.n	8006644 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f06f 0202 	mvn.w	r2, #2
 8006614:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2201      	movs	r2, #1
 800661a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	f003 0303 	and.w	r3, r3, #3
 8006626:	2b00      	cmp	r3, #0
 8006628:	d003      	beq.n	8006632 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f000 fb1e 	bl	8006c6c <HAL_TIM_IC_CaptureCallback>
 8006630:	e005      	b.n	800663e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 fb10 	bl	8006c58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 fb21 	bl	8006c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	691b      	ldr	r3, [r3, #16]
 800664a:	f003 0304 	and.w	r3, r3, #4
 800664e:	2b04      	cmp	r3, #4
 8006650:	d122      	bne.n	8006698 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	f003 0304 	and.w	r3, r3, #4
 800665c:	2b04      	cmp	r3, #4
 800665e:	d11b      	bne.n	8006698 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f06f 0204 	mvn.w	r2, #4
 8006668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2202      	movs	r2, #2
 800666e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	699b      	ldr	r3, [r3, #24]
 8006676:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800667a:	2b00      	cmp	r3, #0
 800667c:	d003      	beq.n	8006686 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 faf4 	bl	8006c6c <HAL_TIM_IC_CaptureCallback>
 8006684:	e005      	b.n	8006692 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 fae6 	bl	8006c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 faf7 	bl	8006c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	f003 0308 	and.w	r3, r3, #8
 80066a2:	2b08      	cmp	r3, #8
 80066a4:	d122      	bne.n	80066ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	f003 0308 	and.w	r3, r3, #8
 80066b0:	2b08      	cmp	r3, #8
 80066b2:	d11b      	bne.n	80066ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f06f 0208 	mvn.w	r2, #8
 80066bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2204      	movs	r2, #4
 80066c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	f003 0303 	and.w	r3, r3, #3
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d003      	beq.n	80066da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 faca 	bl	8006c6c <HAL_TIM_IC_CaptureCallback>
 80066d8:	e005      	b.n	80066e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fabc 	bl	8006c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 facd 	bl	8006c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	f003 0310 	and.w	r3, r3, #16
 80066f6:	2b10      	cmp	r3, #16
 80066f8:	d122      	bne.n	8006740 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	f003 0310 	and.w	r3, r3, #16
 8006704:	2b10      	cmp	r3, #16
 8006706:	d11b      	bne.n	8006740 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f06f 0210 	mvn.w	r2, #16
 8006710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2208      	movs	r2, #8
 8006716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	69db      	ldr	r3, [r3, #28]
 800671e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006722:	2b00      	cmp	r3, #0
 8006724:	d003      	beq.n	800672e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 faa0 	bl	8006c6c <HAL_TIM_IC_CaptureCallback>
 800672c:	e005      	b.n	800673a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 fa92 	bl	8006c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 faa3 	bl	8006c80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	2b01      	cmp	r3, #1
 800674c:	d10e      	bne.n	800676c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	f003 0301 	and.w	r3, r3, #1
 8006758:	2b01      	cmp	r3, #1
 800675a:	d107      	bne.n	800676c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f06f 0201 	mvn.w	r2, #1
 8006764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f7fb fdd4 	bl	8002314 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	691b      	ldr	r3, [r3, #16]
 8006772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006776:	2b80      	cmp	r3, #128	; 0x80
 8006778:	d10e      	bne.n	8006798 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006784:	2b80      	cmp	r3, #128	; 0x80
 8006786:	d107      	bne.n	8006798 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 ffb4 	bl	8007700 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	691b      	ldr	r3, [r3, #16]
 800679e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067a6:	d10e      	bne.n	80067c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067b2:	2b80      	cmp	r3, #128	; 0x80
 80067b4:	d107      	bne.n	80067c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80067be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 ffa7 	bl	8007714 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067d0:	2b40      	cmp	r3, #64	; 0x40
 80067d2:	d10e      	bne.n	80067f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067de:	2b40      	cmp	r3, #64	; 0x40
 80067e0:	d107      	bne.n	80067f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80067ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 fa51 	bl	8006c94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	f003 0320 	and.w	r3, r3, #32
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d10e      	bne.n	800681e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	f003 0320 	and.w	r3, r3, #32
 800680a:	2b20      	cmp	r3, #32
 800680c:	d107      	bne.n	800681e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f06f 0220 	mvn.w	r2, #32
 8006816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 ff67 	bl	80076ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800681e:	bf00      	nop
 8006820:	3708      	adds	r7, #8
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
	...

08006828 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800683a:	2b01      	cmp	r3, #1
 800683c:	d101      	bne.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800683e:	2302      	movs	r3, #2
 8006840:	e0fd      	b.n	8006a3e <HAL_TIM_PWM_ConfigChannel+0x216>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2b14      	cmp	r3, #20
 800684e:	f200 80f0 	bhi.w	8006a32 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006852:	a201      	add	r2, pc, #4	; (adr r2, 8006858 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006858:	080068ad 	.word	0x080068ad
 800685c:	08006a33 	.word	0x08006a33
 8006860:	08006a33 	.word	0x08006a33
 8006864:	08006a33 	.word	0x08006a33
 8006868:	080068ed 	.word	0x080068ed
 800686c:	08006a33 	.word	0x08006a33
 8006870:	08006a33 	.word	0x08006a33
 8006874:	08006a33 	.word	0x08006a33
 8006878:	0800692f 	.word	0x0800692f
 800687c:	08006a33 	.word	0x08006a33
 8006880:	08006a33 	.word	0x08006a33
 8006884:	08006a33 	.word	0x08006a33
 8006888:	0800696f 	.word	0x0800696f
 800688c:	08006a33 	.word	0x08006a33
 8006890:	08006a33 	.word	0x08006a33
 8006894:	08006a33 	.word	0x08006a33
 8006898:	080069b1 	.word	0x080069b1
 800689c:	08006a33 	.word	0x08006a33
 80068a0:	08006a33 	.word	0x08006a33
 80068a4:	08006a33 	.word	0x08006a33
 80068a8:	080069f1 	.word	0x080069f1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68b9      	ldr	r1, [r7, #8]
 80068b2:	4618      	mov	r0, r3
 80068b4:	f000 fa66 	bl	8006d84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	699a      	ldr	r2, [r3, #24]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f042 0208 	orr.w	r2, r2, #8
 80068c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	699a      	ldr	r2, [r3, #24]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f022 0204 	bic.w	r2, r2, #4
 80068d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	6999      	ldr	r1, [r3, #24]
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	691a      	ldr	r2, [r3, #16]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	430a      	orrs	r2, r1
 80068e8:	619a      	str	r2, [r3, #24]
      break;
 80068ea:	e0a3      	b.n	8006a34 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68b9      	ldr	r1, [r7, #8]
 80068f2:	4618      	mov	r0, r3
 80068f4:	f000 fac2 	bl	8006e7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	699a      	ldr	r2, [r3, #24]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006906:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	699a      	ldr	r2, [r3, #24]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006916:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	6999      	ldr	r1, [r3, #24]
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	021a      	lsls	r2, r3, #8
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	430a      	orrs	r2, r1
 800692a:	619a      	str	r2, [r3, #24]
      break;
 800692c:	e082      	b.n	8006a34 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68b9      	ldr	r1, [r7, #8]
 8006934:	4618      	mov	r0, r3
 8006936:	f000 fb1b 	bl	8006f70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	69da      	ldr	r2, [r3, #28]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f042 0208 	orr.w	r2, r2, #8
 8006948:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69da      	ldr	r2, [r3, #28]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f022 0204 	bic.w	r2, r2, #4
 8006958:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	69d9      	ldr	r1, [r3, #28]
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	691a      	ldr	r2, [r3, #16]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	430a      	orrs	r2, r1
 800696a:	61da      	str	r2, [r3, #28]
      break;
 800696c:	e062      	b.n	8006a34 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68b9      	ldr	r1, [r7, #8]
 8006974:	4618      	mov	r0, r3
 8006976:	f000 fb73 	bl	8007060 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69da      	ldr	r2, [r3, #28]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006988:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	69da      	ldr	r2, [r3, #28]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006998:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	69d9      	ldr	r1, [r3, #28]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	691b      	ldr	r3, [r3, #16]
 80069a4:	021a      	lsls	r2, r3, #8
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	430a      	orrs	r2, r1
 80069ac:	61da      	str	r2, [r3, #28]
      break;
 80069ae:	e041      	b.n	8006a34 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68b9      	ldr	r1, [r7, #8]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 fbb0 	bl	800711c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f042 0208 	orr.w	r2, r2, #8
 80069ca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0204 	bic.w	r2, r2, #4
 80069da:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	691a      	ldr	r2, [r3, #16]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80069ee:	e021      	b.n	8006a34 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 fbe8 	bl	80071cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a0a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a1a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	021a      	lsls	r2, r3, #8
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	430a      	orrs	r2, r1
 8006a2e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006a30:	e000      	b.n	8006a34 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006a32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3710      	adds	r7, #16
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop

08006a48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d101      	bne.n	8006a60 <HAL_TIM_ConfigClockSource+0x18>
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	e0b5      	b.n	8006bcc <HAL_TIM_ConfigClockSource+0x184>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006a82:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a8a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a9c:	d03e      	beq.n	8006b1c <HAL_TIM_ConfigClockSource+0xd4>
 8006a9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006aa2:	f200 8087 	bhi.w	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aaa:	f000 8085 	beq.w	8006bb8 <HAL_TIM_ConfigClockSource+0x170>
 8006aae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ab2:	d87f      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ab4:	2b70      	cmp	r3, #112	; 0x70
 8006ab6:	d01a      	beq.n	8006aee <HAL_TIM_ConfigClockSource+0xa6>
 8006ab8:	2b70      	cmp	r3, #112	; 0x70
 8006aba:	d87b      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006abc:	2b60      	cmp	r3, #96	; 0x60
 8006abe:	d050      	beq.n	8006b62 <HAL_TIM_ConfigClockSource+0x11a>
 8006ac0:	2b60      	cmp	r3, #96	; 0x60
 8006ac2:	d877      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ac4:	2b50      	cmp	r3, #80	; 0x50
 8006ac6:	d03c      	beq.n	8006b42 <HAL_TIM_ConfigClockSource+0xfa>
 8006ac8:	2b50      	cmp	r3, #80	; 0x50
 8006aca:	d873      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006acc:	2b40      	cmp	r3, #64	; 0x40
 8006ace:	d058      	beq.n	8006b82 <HAL_TIM_ConfigClockSource+0x13a>
 8006ad0:	2b40      	cmp	r3, #64	; 0x40
 8006ad2:	d86f      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ad4:	2b30      	cmp	r3, #48	; 0x30
 8006ad6:	d064      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0x15a>
 8006ad8:	2b30      	cmp	r3, #48	; 0x30
 8006ada:	d86b      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006adc:	2b20      	cmp	r3, #32
 8006ade:	d060      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0x15a>
 8006ae0:	2b20      	cmp	r3, #32
 8006ae2:	d867      	bhi.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d05c      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0x15a>
 8006ae8:	2b10      	cmp	r3, #16
 8006aea:	d05a      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006aec:	e062      	b.n	8006bb4 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6818      	ldr	r0, [r3, #0]
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	6899      	ldr	r1, [r3, #8]
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	685a      	ldr	r2, [r3, #4]
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	68db      	ldr	r3, [r3, #12]
 8006afe:	f000 fcc9 	bl	8007494 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006b10:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	609a      	str	r2, [r3, #8]
      break;
 8006b1a:	e04e      	b.n	8006bba <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6818      	ldr	r0, [r3, #0]
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	6899      	ldr	r1, [r3, #8]
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	685a      	ldr	r2, [r3, #4]
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	f000 fcb2 	bl	8007494 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689a      	ldr	r2, [r3, #8]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b3e:	609a      	str	r2, [r3, #8]
      break;
 8006b40:	e03b      	b.n	8006bba <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6818      	ldr	r0, [r3, #0]
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	6859      	ldr	r1, [r3, #4]
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	68db      	ldr	r3, [r3, #12]
 8006b4e:	461a      	mov	r2, r3
 8006b50:	f000 fc26 	bl	80073a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2150      	movs	r1, #80	; 0x50
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f000 fc7f 	bl	800745e <TIM_ITRx_SetConfig>
      break;
 8006b60:	e02b      	b.n	8006bba <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6818      	ldr	r0, [r3, #0]
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	6859      	ldr	r1, [r3, #4]
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	461a      	mov	r2, r3
 8006b70:	f000 fc45 	bl	80073fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2160      	movs	r1, #96	; 0x60
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f000 fc6f 	bl	800745e <TIM_ITRx_SetConfig>
      break;
 8006b80:	e01b      	b.n	8006bba <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6818      	ldr	r0, [r3, #0]
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	6859      	ldr	r1, [r3, #4]
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	461a      	mov	r2, r3
 8006b90:	f000 fc06 	bl	80073a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2140      	movs	r1, #64	; 0x40
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 fc5f 	bl	800745e <TIM_ITRx_SetConfig>
      break;
 8006ba0:	e00b      	b.n	8006bba <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4619      	mov	r1, r3
 8006bac:	4610      	mov	r0, r2
 8006bae:	f000 fc56 	bl	800745e <TIM_ITRx_SetConfig>
        break;
 8006bb2:	e002      	b.n	8006bba <HAL_TIM_ConfigClockSource+0x172>
      break;
 8006bb4:	bf00      	nop
 8006bb6:	e000      	b.n	8006bba <HAL_TIM_ConfigClockSource+0x172>
      break;
 8006bb8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3710      	adds	r7, #16
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d101      	bne.n	8006bec <HAL_TIM_SlaveConfigSynchro+0x18>
 8006be8:	2302      	movs	r3, #2
 8006bea:	e031      	b.n	8006c50 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2202      	movs	r2, #2
 8006bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006bfc:	6839      	ldr	r1, [r7, #0]
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 fb3e 	bl	8007280 <TIM_SlaveTimer_SetConfig>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d009      	beq.n	8006c1e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e018      	b.n	8006c50 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68da      	ldr	r2, [r3, #12]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c2c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68da      	ldr	r2, [r3, #12]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006c3c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2201      	movs	r2, #1
 8006c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3708      	adds	r7, #8
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c60:	bf00      	nop
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c9c:	bf00      	nop
 8006c9e:	370c      	adds	r7, #12
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b085      	sub	sp, #20
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a2e      	ldr	r2, [pc, #184]	; (8006d74 <TIM_Base_SetConfig+0xcc>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d007      	beq.n	8006cd0 <TIM_Base_SetConfig+0x28>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cc6:	d003      	beq.n	8006cd0 <TIM_Base_SetConfig+0x28>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4a2b      	ldr	r2, [pc, #172]	; (8006d78 <TIM_Base_SetConfig+0xd0>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d108      	bne.n	8006ce2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a23      	ldr	r2, [pc, #140]	; (8006d74 <TIM_Base_SetConfig+0xcc>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00f      	beq.n	8006d0a <TIM_Base_SetConfig+0x62>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cf0:	d00b      	beq.n	8006d0a <TIM_Base_SetConfig+0x62>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a20      	ldr	r2, [pc, #128]	; (8006d78 <TIM_Base_SetConfig+0xd0>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d007      	beq.n	8006d0a <TIM_Base_SetConfig+0x62>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a1f      	ldr	r2, [pc, #124]	; (8006d7c <TIM_Base_SetConfig+0xd4>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d003      	beq.n	8006d0a <TIM_Base_SetConfig+0x62>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	4a1e      	ldr	r2, [pc, #120]	; (8006d80 <TIM_Base_SetConfig+0xd8>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d108      	bne.n	8006d1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	68fa      	ldr	r2, [r7, #12]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	689a      	ldr	r2, [r3, #8]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a0c      	ldr	r2, [pc, #48]	; (8006d74 <TIM_Base_SetConfig+0xcc>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d007      	beq.n	8006d58 <TIM_Base_SetConfig+0xb0>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a0c      	ldr	r2, [pc, #48]	; (8006d7c <TIM_Base_SetConfig+0xd4>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d003      	beq.n	8006d58 <TIM_Base_SetConfig+0xb0>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a0b      	ldr	r2, [pc, #44]	; (8006d80 <TIM_Base_SetConfig+0xd8>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d103      	bne.n	8006d60 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	691a      	ldr	r2, [r3, #16]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	615a      	str	r2, [r3, #20]
}
 8006d66:	bf00      	nop
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	40012c00 	.word	0x40012c00
 8006d78:	40000400 	.word	0x40000400
 8006d7c:	40014000 	.word	0x40014000
 8006d80:	40014400 	.word	0x40014400

08006d84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b087      	sub	sp, #28
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a1b      	ldr	r3, [r3, #32]
 8006d92:	f023 0201 	bic.w	r2, r3, #1
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6a1b      	ldr	r3, [r3, #32]
 8006d9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f023 0303 	bic.w	r3, r3, #3
 8006dbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	f023 0302 	bic.w	r3, r3, #2
 8006dd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	697a      	ldr	r2, [r7, #20]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a24      	ldr	r2, [pc, #144]	; (8006e70 <TIM_OC1_SetConfig+0xec>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d007      	beq.n	8006df4 <TIM_OC1_SetConfig+0x70>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a23      	ldr	r2, [pc, #140]	; (8006e74 <TIM_OC1_SetConfig+0xf0>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d003      	beq.n	8006df4 <TIM_OC1_SetConfig+0x70>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4a22      	ldr	r2, [pc, #136]	; (8006e78 <TIM_OC1_SetConfig+0xf4>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d10c      	bne.n	8006e0e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	f023 0308 	bic.w	r3, r3, #8
 8006dfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	f023 0304 	bic.w	r3, r3, #4
 8006e0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a17      	ldr	r2, [pc, #92]	; (8006e70 <TIM_OC1_SetConfig+0xec>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d007      	beq.n	8006e26 <TIM_OC1_SetConfig+0xa2>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a16      	ldr	r2, [pc, #88]	; (8006e74 <TIM_OC1_SetConfig+0xf0>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d003      	beq.n	8006e26 <TIM_OC1_SetConfig+0xa2>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a15      	ldr	r2, [pc, #84]	; (8006e78 <TIM_OC1_SetConfig+0xf4>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d111      	bne.n	8006e4a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	695b      	ldr	r3, [r3, #20]
 8006e3a:	693a      	ldr	r2, [r7, #16]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	693a      	ldr	r2, [r7, #16]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	693a      	ldr	r2, [r7, #16]
 8006e4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	685a      	ldr	r2, [r3, #4]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	697a      	ldr	r2, [r7, #20]
 8006e62:	621a      	str	r2, [r3, #32]
}
 8006e64:	bf00      	nop
 8006e66:	371c      	adds	r7, #28
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr
 8006e70:	40012c00 	.word	0x40012c00
 8006e74:	40014000 	.word	0x40014000
 8006e78:	40014400 	.word	0x40014400

08006e7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b087      	sub	sp, #28
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	f023 0210 	bic.w	r2, r3, #16
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a1b      	ldr	r3, [r3, #32]
 8006e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006eaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	021b      	lsls	r3, r3, #8
 8006ebe:	68fa      	ldr	r2, [r7, #12]
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	f023 0320 	bic.w	r3, r3, #32
 8006eca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	011b      	lsls	r3, r3, #4
 8006ed2:	697a      	ldr	r2, [r7, #20]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	4a22      	ldr	r2, [pc, #136]	; (8006f64 <TIM_OC2_SetConfig+0xe8>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d10d      	bne.n	8006efc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ee6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	011b      	lsls	r3, r3, #4
 8006eee:	697a      	ldr	r2, [r7, #20]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006efa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	4a19      	ldr	r2, [pc, #100]	; (8006f64 <TIM_OC2_SetConfig+0xe8>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d007      	beq.n	8006f14 <TIM_OC2_SetConfig+0x98>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	4a18      	ldr	r2, [pc, #96]	; (8006f68 <TIM_OC2_SetConfig+0xec>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d003      	beq.n	8006f14 <TIM_OC2_SetConfig+0x98>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	4a17      	ldr	r2, [pc, #92]	; (8006f6c <TIM_OC2_SetConfig+0xf0>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d113      	bne.n	8006f3c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	695b      	ldr	r3, [r3, #20]
 8006f28:	009b      	lsls	r3, r3, #2
 8006f2a:	693a      	ldr	r2, [r7, #16]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	693a      	ldr	r2, [r7, #16]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	693a      	ldr	r2, [r7, #16]
 8006f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	685a      	ldr	r2, [r3, #4]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	697a      	ldr	r2, [r7, #20]
 8006f54:	621a      	str	r2, [r3, #32]
}
 8006f56:	bf00      	nop
 8006f58:	371c      	adds	r7, #28
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	40012c00 	.word	0x40012c00
 8006f68:	40014000 	.word	0x40014000
 8006f6c:	40014400 	.word	0x40014400

08006f70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b087      	sub	sp, #28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a1b      	ldr	r3, [r3, #32]
 8006f7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	69db      	ldr	r3, [r3, #28]
 8006f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f023 0303 	bic.w	r3, r3, #3
 8006faa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	68fa      	ldr	r2, [r7, #12]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006fbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	021b      	lsls	r3, r3, #8
 8006fc4:	697a      	ldr	r2, [r7, #20]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a21      	ldr	r2, [pc, #132]	; (8007054 <TIM_OC3_SetConfig+0xe4>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d10d      	bne.n	8006fee <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	021b      	lsls	r3, r3, #8
 8006fe0:	697a      	ldr	r2, [r7, #20]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006fec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	4a18      	ldr	r2, [pc, #96]	; (8007054 <TIM_OC3_SetConfig+0xe4>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d007      	beq.n	8007006 <TIM_OC3_SetConfig+0x96>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	4a17      	ldr	r2, [pc, #92]	; (8007058 <TIM_OC3_SetConfig+0xe8>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d003      	beq.n	8007006 <TIM_OC3_SetConfig+0x96>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4a16      	ldr	r2, [pc, #88]	; (800705c <TIM_OC3_SetConfig+0xec>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d113      	bne.n	800702e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800700c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007014:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	011b      	lsls	r3, r3, #4
 800701c:	693a      	ldr	r2, [r7, #16]
 800701e:	4313      	orrs	r3, r2
 8007020:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	011b      	lsls	r3, r3, #4
 8007028:	693a      	ldr	r2, [r7, #16]
 800702a:	4313      	orrs	r3, r2
 800702c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	693a      	ldr	r2, [r7, #16]
 8007032:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	685a      	ldr	r2, [r3, #4]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	697a      	ldr	r2, [r7, #20]
 8007046:	621a      	str	r2, [r3, #32]
}
 8007048:	bf00      	nop
 800704a:	371c      	adds	r7, #28
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr
 8007054:	40012c00 	.word	0x40012c00
 8007058:	40014000 	.word	0x40014000
 800705c:	40014400 	.word	0x40014400

08007060 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007060:	b480      	push	{r7}
 8007062:	b087      	sub	sp, #28
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a1b      	ldr	r3, [r3, #32]
 800707a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	69db      	ldr	r3, [r3, #28]
 8007086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800708e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007092:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800709a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	021b      	lsls	r3, r3, #8
 80070a2:	68fa      	ldr	r2, [r7, #12]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	031b      	lsls	r3, r3, #12
 80070b6:	693a      	ldr	r2, [r7, #16]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4a14      	ldr	r2, [pc, #80]	; (8007110 <TIM_OC4_SetConfig+0xb0>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d007      	beq.n	80070d4 <TIM_OC4_SetConfig+0x74>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	4a13      	ldr	r2, [pc, #76]	; (8007114 <TIM_OC4_SetConfig+0xb4>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d003      	beq.n	80070d4 <TIM_OC4_SetConfig+0x74>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4a12      	ldr	r2, [pc, #72]	; (8007118 <TIM_OC4_SetConfig+0xb8>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d109      	bne.n	80070e8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	695b      	ldr	r3, [r3, #20]
 80070e0:	019b      	lsls	r3, r3, #6
 80070e2:	697a      	ldr	r2, [r7, #20]
 80070e4:	4313      	orrs	r3, r2
 80070e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	697a      	ldr	r2, [r7, #20]
 80070ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	68fa      	ldr	r2, [r7, #12]
 80070f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	685a      	ldr	r2, [r3, #4]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	693a      	ldr	r2, [r7, #16]
 8007100:	621a      	str	r2, [r3, #32]
}
 8007102:	bf00      	nop
 8007104:	371c      	adds	r7, #28
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	40012c00 	.word	0x40012c00
 8007114:	40014000 	.word	0x40014000
 8007118:	40014400 	.word	0x40014400

0800711c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800711c:	b480      	push	{r7}
 800711e:	b087      	sub	sp, #28
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6a1b      	ldr	r3, [r3, #32]
 800712a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a1b      	ldr	r3, [r3, #32]
 8007136:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800714a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800714e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	4313      	orrs	r3, r2
 8007158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007160:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	041b      	lsls	r3, r3, #16
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	4313      	orrs	r3, r2
 800716c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a13      	ldr	r2, [pc, #76]	; (80071c0 <TIM_OC5_SetConfig+0xa4>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d007      	beq.n	8007186 <TIM_OC5_SetConfig+0x6a>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a12      	ldr	r2, [pc, #72]	; (80071c4 <TIM_OC5_SetConfig+0xa8>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d003      	beq.n	8007186 <TIM_OC5_SetConfig+0x6a>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a11      	ldr	r2, [pc, #68]	; (80071c8 <TIM_OC5_SetConfig+0xac>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d109      	bne.n	800719a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800718c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	695b      	ldr	r3, [r3, #20]
 8007192:	021b      	lsls	r3, r3, #8
 8007194:	697a      	ldr	r2, [r7, #20]
 8007196:	4313      	orrs	r3, r2
 8007198:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	697a      	ldr	r2, [r7, #20]
 800719e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	685a      	ldr	r2, [r3, #4]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	693a      	ldr	r2, [r7, #16]
 80071b2:	621a      	str	r2, [r3, #32]
}
 80071b4:	bf00      	nop
 80071b6:	371c      	adds	r7, #28
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr
 80071c0:	40012c00 	.word	0x40012c00
 80071c4:	40014000 	.word	0x40014000
 80071c8:	40014400 	.word	0x40014400

080071cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b087      	sub	sp, #28
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	021b      	lsls	r3, r3, #8
 8007206:	68fa      	ldr	r2, [r7, #12]
 8007208:	4313      	orrs	r3, r2
 800720a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007212:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	051b      	lsls	r3, r3, #20
 800721a:	693a      	ldr	r2, [r7, #16]
 800721c:	4313      	orrs	r3, r2
 800721e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a14      	ldr	r2, [pc, #80]	; (8007274 <TIM_OC6_SetConfig+0xa8>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d007      	beq.n	8007238 <TIM_OC6_SetConfig+0x6c>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a13      	ldr	r2, [pc, #76]	; (8007278 <TIM_OC6_SetConfig+0xac>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d003      	beq.n	8007238 <TIM_OC6_SetConfig+0x6c>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a12      	ldr	r2, [pc, #72]	; (800727c <TIM_OC6_SetConfig+0xb0>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d109      	bne.n	800724c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800723e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	695b      	ldr	r3, [r3, #20]
 8007244:	029b      	lsls	r3, r3, #10
 8007246:	697a      	ldr	r2, [r7, #20]
 8007248:	4313      	orrs	r3, r2
 800724a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	697a      	ldr	r2, [r7, #20]
 8007250:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	68fa      	ldr	r2, [r7, #12]
 8007256:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	693a      	ldr	r2, [r7, #16]
 8007264:	621a      	str	r2, [r3, #32]
}
 8007266:	bf00      	nop
 8007268:	371c      	adds	r7, #28
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	40012c00 	.word	0x40012c00
 8007278:	40014000 	.word	0x40014000
 800727c:	40014400 	.word	0x40014400

08007280 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007298:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072aa:	f023 0307 	bic.w	r3, r3, #7
 80072ae:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	697a      	ldr	r2, [r7, #20]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	697a      	ldr	r2, [r7, #20]
 80072c0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	2b70      	cmp	r3, #112	; 0x70
 80072c8:	d01a      	beq.n	8007300 <TIM_SlaveTimer_SetConfig+0x80>
 80072ca:	2b70      	cmp	r3, #112	; 0x70
 80072cc:	d860      	bhi.n	8007390 <TIM_SlaveTimer_SetConfig+0x110>
 80072ce:	2b60      	cmp	r3, #96	; 0x60
 80072d0:	d054      	beq.n	800737c <TIM_SlaveTimer_SetConfig+0xfc>
 80072d2:	2b60      	cmp	r3, #96	; 0x60
 80072d4:	d85c      	bhi.n	8007390 <TIM_SlaveTimer_SetConfig+0x110>
 80072d6:	2b50      	cmp	r3, #80	; 0x50
 80072d8:	d046      	beq.n	8007368 <TIM_SlaveTimer_SetConfig+0xe8>
 80072da:	2b50      	cmp	r3, #80	; 0x50
 80072dc:	d858      	bhi.n	8007390 <TIM_SlaveTimer_SetConfig+0x110>
 80072de:	2b40      	cmp	r3, #64	; 0x40
 80072e0:	d019      	beq.n	8007316 <TIM_SlaveTimer_SetConfig+0x96>
 80072e2:	2b40      	cmp	r3, #64	; 0x40
 80072e4:	d854      	bhi.n	8007390 <TIM_SlaveTimer_SetConfig+0x110>
 80072e6:	2b30      	cmp	r3, #48	; 0x30
 80072e8:	d054      	beq.n	8007394 <TIM_SlaveTimer_SetConfig+0x114>
 80072ea:	2b30      	cmp	r3, #48	; 0x30
 80072ec:	d850      	bhi.n	8007390 <TIM_SlaveTimer_SetConfig+0x110>
 80072ee:	2b20      	cmp	r3, #32
 80072f0:	d050      	beq.n	8007394 <TIM_SlaveTimer_SetConfig+0x114>
 80072f2:	2b20      	cmp	r3, #32
 80072f4:	d84c      	bhi.n	8007390 <TIM_SlaveTimer_SetConfig+0x110>
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d04c      	beq.n	8007394 <TIM_SlaveTimer_SetConfig+0x114>
 80072fa:	2b10      	cmp	r3, #16
 80072fc:	d04a      	beq.n	8007394 <TIM_SlaveTimer_SetConfig+0x114>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 80072fe:	e047      	b.n	8007390 <TIM_SlaveTimer_SetConfig+0x110>
      TIM_ETR_SetConfig(htim->Instance,
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6818      	ldr	r0, [r3, #0]
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	68d9      	ldr	r1, [r3, #12]
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	689a      	ldr	r2, [r3, #8]
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	f000 f8c0 	bl	8007494 <TIM_ETR_SetConfig>
      break;
 8007314:	e03f      	b.n	8007396 <TIM_SlaveTimer_SetConfig+0x116>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2b05      	cmp	r3, #5
 800731c:	d101      	bne.n	8007322 <TIM_SlaveTimer_SetConfig+0xa2>
        return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e03a      	b.n	8007398 <TIM_SlaveTimer_SetConfig+0x118>
      tmpccer = htim->Instance->CCER;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6a1b      	ldr	r3, [r3, #32]
 8007328:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	6a1a      	ldr	r2, [r3, #32]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f022 0201 	bic.w	r2, r2, #1
 8007338:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	699b      	ldr	r3, [r3, #24]
 8007340:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007348:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	691b      	ldr	r3, [r3, #16]
 800734e:	011b      	lsls	r3, r3, #4
 8007350:	68fa      	ldr	r2, [r7, #12]
 8007352:	4313      	orrs	r3, r2
 8007354:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68fa      	ldr	r2, [r7, #12]
 800735c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	621a      	str	r2, [r3, #32]
      break;
 8007366:	e016      	b.n	8007396 <TIM_SlaveTimer_SetConfig+0x116>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6818      	ldr	r0, [r3, #0]
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	6899      	ldr	r1, [r3, #8]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	691b      	ldr	r3, [r3, #16]
 8007374:	461a      	mov	r2, r3
 8007376:	f000 f813 	bl	80073a0 <TIM_TI1_ConfigInputStage>
      break;
 800737a:	e00c      	b.n	8007396 <TIM_SlaveTimer_SetConfig+0x116>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6818      	ldr	r0, [r3, #0]
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	6899      	ldr	r1, [r3, #8]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	461a      	mov	r2, r3
 800738a:	f000 f838 	bl	80073fe <TIM_TI2_ConfigInputStage>
      break;
 800738e:	e002      	b.n	8007396 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8007390:	bf00      	nop
 8007392:	e000      	b.n	8007396 <TIM_SlaveTimer_SetConfig+0x116>
        break;
 8007394:	bf00      	nop
  }
  return HAL_OK;
 8007396:	2300      	movs	r3, #0
}
 8007398:	4618      	mov	r0, r3
 800739a:	3718      	adds	r7, #24
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b087      	sub	sp, #28
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6a1b      	ldr	r3, [r3, #32]
 80073b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	6a1b      	ldr	r3, [r3, #32]
 80073b6:	f023 0201 	bic.w	r2, r3, #1
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	699b      	ldr	r3, [r3, #24]
 80073c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	011b      	lsls	r3, r3, #4
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	f023 030a 	bic.w	r3, r3, #10
 80073dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073de:	697a      	ldr	r2, [r7, #20]
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	693a      	ldr	r2, [r7, #16]
 80073ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	697a      	ldr	r2, [r7, #20]
 80073f0:	621a      	str	r2, [r3, #32]
}
 80073f2:	bf00      	nop
 80073f4:	371c      	adds	r7, #28
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr

080073fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073fe:	b480      	push	{r7}
 8007400:	b087      	sub	sp, #28
 8007402:	af00      	add	r7, sp, #0
 8007404:	60f8      	str	r0, [r7, #12]
 8007406:	60b9      	str	r1, [r7, #8]
 8007408:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	f023 0210 	bic.w	r2, r3, #16
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	699b      	ldr	r3, [r3, #24]
 800741a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6a1b      	ldr	r3, [r3, #32]
 8007420:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007428:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	031b      	lsls	r3, r3, #12
 800742e:	697a      	ldr	r2, [r7, #20]
 8007430:	4313      	orrs	r3, r2
 8007432:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800743a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	011b      	lsls	r3, r3, #4
 8007440:	693a      	ldr	r2, [r7, #16]
 8007442:	4313      	orrs	r3, r2
 8007444:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	697a      	ldr	r2, [r7, #20]
 800744a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	621a      	str	r2, [r3, #32]
}
 8007452:	bf00      	nop
 8007454:	371c      	adds	r7, #28
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800745e:	b480      	push	{r7}
 8007460:	b085      	sub	sp, #20
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
 8007466:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007474:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007476:	683a      	ldr	r2, [r7, #0]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	4313      	orrs	r3, r2
 800747c:	f043 0307 	orr.w	r3, r3, #7
 8007480:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	609a      	str	r2, [r3, #8]
}
 8007488:	bf00      	nop
 800748a:	3714      	adds	r7, #20
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007494:	b480      	push	{r7}
 8007496:	b087      	sub	sp, #28
 8007498:	af00      	add	r7, sp, #0
 800749a:	60f8      	str	r0, [r7, #12]
 800749c:	60b9      	str	r1, [r7, #8]
 800749e:	607a      	str	r2, [r7, #4]
 80074a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	021a      	lsls	r2, r3, #8
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	431a      	orrs	r2, r3
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	697a      	ldr	r2, [r7, #20]
 80074be:	4313      	orrs	r3, r2
 80074c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	609a      	str	r2, [r3, #8]
}
 80074c8:	bf00      	nop
 80074ca:	371c      	adds	r7, #28
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b087      	sub	sp, #28
 80074d8:	af00      	add	r7, sp, #0
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	f003 031f 	and.w	r3, r3, #31
 80074e6:	2201      	movs	r2, #1
 80074e8:	fa02 f303 	lsl.w	r3, r2, r3
 80074ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6a1a      	ldr	r2, [r3, #32]
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	43db      	mvns	r3, r3
 80074f6:	401a      	ands	r2, r3
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6a1a      	ldr	r2, [r3, #32]
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f003 031f 	and.w	r3, r3, #31
 8007506:	6879      	ldr	r1, [r7, #4]
 8007508:	fa01 f303 	lsl.w	r3, r1, r3
 800750c:	431a      	orrs	r2, r3
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	621a      	str	r2, [r3, #32]
}
 8007512:	bf00      	nop
 8007514:	371c      	adds	r7, #28
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr
	...

08007520 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007520:	b480      	push	{r7}
 8007522:	b085      	sub	sp, #20
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
 8007528:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007530:	2b01      	cmp	r3, #1
 8007532:	d101      	bne.n	8007538 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007534:	2302      	movs	r3, #2
 8007536:	e054      	b.n	80075e2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2202      	movs	r2, #2
 8007544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a24      	ldr	r2, [pc, #144]	; (80075f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d108      	bne.n	8007574 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007568:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	68fa      	ldr	r2, [r7, #12]
 8007570:	4313      	orrs	r3, r2
 8007572:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800757a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	4313      	orrs	r3, r2
 8007584:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	68fa      	ldr	r2, [r7, #12]
 800758c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a17      	ldr	r2, [pc, #92]	; (80075f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d00e      	beq.n	80075b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075a0:	d009      	beq.n	80075b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a13      	ldr	r2, [pc, #76]	; (80075f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d004      	beq.n	80075b6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a11      	ldr	r2, [pc, #68]	; (80075f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d10c      	bne.n	80075d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	68ba      	ldr	r2, [r7, #8]
 80075c4:	4313      	orrs	r3, r2
 80075c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68ba      	ldr	r2, [r7, #8]
 80075ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075e0:	2300      	movs	r3, #0
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3714      	adds	r7, #20
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr
 80075ee:	bf00      	nop
 80075f0:	40012c00 	.word	0x40012c00
 80075f4:	40000400 	.word	0x40000400
 80075f8:	40014000 	.word	0x40014000

080075fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007606:	2300      	movs	r3, #0
 8007608:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007610:	2b01      	cmp	r3, #1
 8007612:	d101      	bne.n	8007618 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007614:	2302      	movs	r3, #2
 8007616:	e060      	b.n	80076da <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	4313      	orrs	r3, r2
 800762c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	4313      	orrs	r3, r2
 800763a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	4313      	orrs	r3, r2
 8007648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4313      	orrs	r3, r2
 8007656:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	4313      	orrs	r3, r2
 8007664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	695b      	ldr	r3, [r3, #20]
 8007670:	4313      	orrs	r3, r2
 8007672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800767e:	4313      	orrs	r3, r2
 8007680:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	041b      	lsls	r3, r3, #16
 800768e:	4313      	orrs	r3, r2
 8007690:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a14      	ldr	r2, [pc, #80]	; (80076e8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d115      	bne.n	80076c8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a6:	051b      	lsls	r3, r3, #20
 80076a8:	4313      	orrs	r3, r2
 80076aa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	69db      	ldr	r3, [r3, #28]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	6a1b      	ldr	r3, [r3, #32]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076d8:	2300      	movs	r3, #0
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3714      	adds	r7, #20
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	40012c00 	.word	0x40012c00

080076ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076f4:	bf00      	nop
 80076f6:	370c      	adds	r7, #12
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007700:	b480      	push	{r7}
 8007702:	b083      	sub	sp, #12
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007708:	bf00      	nop
 800770a:	370c      	adds	r7, #12
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800771c:	bf00      	nop
 800771e:	370c      	adds	r7, #12
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b082      	sub	sp, #8
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d101      	bne.n	800773a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e040      	b.n	80077bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800773e:	2b00      	cmp	r3, #0
 8007740:	d106      	bne.n	8007750 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f7fc fa2e 	bl	8003bac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2224      	movs	r2, #36	; 0x24
 8007754:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f022 0201 	bic.w	r2, r2, #1
 8007764:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 f82c 	bl	80077c4 <UART_SetConfig>
 800776c:	4603      	mov	r3, r0
 800776e:	2b01      	cmp	r3, #1
 8007770:	d101      	bne.n	8007776 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	e022      	b.n	80077bc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800777a:	2b00      	cmp	r3, #0
 800777c:	d002      	beq.n	8007784 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 fa7c 	bl	8007c7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007792:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	689a      	ldr	r2, [r3, #8]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80077a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f042 0201 	orr.w	r2, r2, #1
 80077b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f000 fb03 	bl	8007dc0 <UART_CheckIdleState>
 80077ba:	4603      	mov	r3, r0
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3708      	adds	r7, #8
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077c4:	b5b0      	push	{r4, r5, r7, lr}
 80077c6:	b088      	sub	sp, #32
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077cc:	2300      	movs	r3, #0
 80077ce:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	689a      	ldr	r2, [r3, #8]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	691b      	ldr	r3, [r3, #16]
 80077d8:	431a      	orrs	r2, r3
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	695b      	ldr	r3, [r3, #20]
 80077de:	431a      	orrs	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	69db      	ldr	r3, [r3, #28]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	4ba4      	ldr	r3, [pc, #656]	; (8007a80 <UART_SetConfig+0x2bc>)
 80077f0:	4013      	ands	r3, r2
 80077f2:	687a      	ldr	r2, [r7, #4]
 80077f4:	6812      	ldr	r2, [r2, #0]
 80077f6:	69f9      	ldr	r1, [r7, #28]
 80077f8:	430b      	orrs	r3, r1
 80077fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	68da      	ldr	r2, [r3, #12]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	430a      	orrs	r2, r1
 8007810:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	699b      	ldr	r3, [r3, #24]
 8007816:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a99      	ldr	r2, [pc, #612]	; (8007a84 <UART_SetConfig+0x2c0>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d004      	beq.n	800782c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6a1b      	ldr	r3, [r3, #32]
 8007826:	69fa      	ldr	r2, [r7, #28]
 8007828:	4313      	orrs	r3, r2
 800782a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	69fa      	ldr	r2, [r7, #28]
 800783c:	430a      	orrs	r2, r1
 800783e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a90      	ldr	r2, [pc, #576]	; (8007a88 <UART_SetConfig+0x2c4>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d121      	bne.n	800788e <UART_SetConfig+0xca>
 800784a:	4b90      	ldr	r3, [pc, #576]	; (8007a8c <UART_SetConfig+0x2c8>)
 800784c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007850:	f003 0303 	and.w	r3, r3, #3
 8007854:	2b03      	cmp	r3, #3
 8007856:	d817      	bhi.n	8007888 <UART_SetConfig+0xc4>
 8007858:	a201      	add	r2, pc, #4	; (adr r2, 8007860 <UART_SetConfig+0x9c>)
 800785a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800785e:	bf00      	nop
 8007860:	08007871 	.word	0x08007871
 8007864:	0800787d 	.word	0x0800787d
 8007868:	08007877 	.word	0x08007877
 800786c:	08007883 	.word	0x08007883
 8007870:	2301      	movs	r3, #1
 8007872:	76fb      	strb	r3, [r7, #27]
 8007874:	e0bc      	b.n	80079f0 <UART_SetConfig+0x22c>
 8007876:	2302      	movs	r3, #2
 8007878:	76fb      	strb	r3, [r7, #27]
 800787a:	e0b9      	b.n	80079f0 <UART_SetConfig+0x22c>
 800787c:	2304      	movs	r3, #4
 800787e:	76fb      	strb	r3, [r7, #27]
 8007880:	e0b6      	b.n	80079f0 <UART_SetConfig+0x22c>
 8007882:	2308      	movs	r3, #8
 8007884:	76fb      	strb	r3, [r7, #27]
 8007886:	e0b3      	b.n	80079f0 <UART_SetConfig+0x22c>
 8007888:	2310      	movs	r3, #16
 800788a:	76fb      	strb	r3, [r7, #27]
 800788c:	e0b0      	b.n	80079f0 <UART_SetConfig+0x22c>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a7f      	ldr	r2, [pc, #508]	; (8007a90 <UART_SetConfig+0x2cc>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d132      	bne.n	80078fe <UART_SetConfig+0x13a>
 8007898:	4b7c      	ldr	r3, [pc, #496]	; (8007a8c <UART_SetConfig+0x2c8>)
 800789a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800789e:	f003 030c 	and.w	r3, r3, #12
 80078a2:	2b0c      	cmp	r3, #12
 80078a4:	d828      	bhi.n	80078f8 <UART_SetConfig+0x134>
 80078a6:	a201      	add	r2, pc, #4	; (adr r2, 80078ac <UART_SetConfig+0xe8>)
 80078a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ac:	080078e1 	.word	0x080078e1
 80078b0:	080078f9 	.word	0x080078f9
 80078b4:	080078f9 	.word	0x080078f9
 80078b8:	080078f9 	.word	0x080078f9
 80078bc:	080078ed 	.word	0x080078ed
 80078c0:	080078f9 	.word	0x080078f9
 80078c4:	080078f9 	.word	0x080078f9
 80078c8:	080078f9 	.word	0x080078f9
 80078cc:	080078e7 	.word	0x080078e7
 80078d0:	080078f9 	.word	0x080078f9
 80078d4:	080078f9 	.word	0x080078f9
 80078d8:	080078f9 	.word	0x080078f9
 80078dc:	080078f3 	.word	0x080078f3
 80078e0:	2300      	movs	r3, #0
 80078e2:	76fb      	strb	r3, [r7, #27]
 80078e4:	e084      	b.n	80079f0 <UART_SetConfig+0x22c>
 80078e6:	2302      	movs	r3, #2
 80078e8:	76fb      	strb	r3, [r7, #27]
 80078ea:	e081      	b.n	80079f0 <UART_SetConfig+0x22c>
 80078ec:	2304      	movs	r3, #4
 80078ee:	76fb      	strb	r3, [r7, #27]
 80078f0:	e07e      	b.n	80079f0 <UART_SetConfig+0x22c>
 80078f2:	2308      	movs	r3, #8
 80078f4:	76fb      	strb	r3, [r7, #27]
 80078f6:	e07b      	b.n	80079f0 <UART_SetConfig+0x22c>
 80078f8:	2310      	movs	r3, #16
 80078fa:	76fb      	strb	r3, [r7, #27]
 80078fc:	e078      	b.n	80079f0 <UART_SetConfig+0x22c>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a64      	ldr	r2, [pc, #400]	; (8007a94 <UART_SetConfig+0x2d0>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d120      	bne.n	800794a <UART_SetConfig+0x186>
 8007908:	4b60      	ldr	r3, [pc, #384]	; (8007a8c <UART_SetConfig+0x2c8>)
 800790a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800790e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007912:	2b30      	cmp	r3, #48	; 0x30
 8007914:	d013      	beq.n	800793e <UART_SetConfig+0x17a>
 8007916:	2b30      	cmp	r3, #48	; 0x30
 8007918:	d814      	bhi.n	8007944 <UART_SetConfig+0x180>
 800791a:	2b20      	cmp	r3, #32
 800791c:	d009      	beq.n	8007932 <UART_SetConfig+0x16e>
 800791e:	2b20      	cmp	r3, #32
 8007920:	d810      	bhi.n	8007944 <UART_SetConfig+0x180>
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <UART_SetConfig+0x168>
 8007926:	2b10      	cmp	r3, #16
 8007928:	d006      	beq.n	8007938 <UART_SetConfig+0x174>
 800792a:	e00b      	b.n	8007944 <UART_SetConfig+0x180>
 800792c:	2300      	movs	r3, #0
 800792e:	76fb      	strb	r3, [r7, #27]
 8007930:	e05e      	b.n	80079f0 <UART_SetConfig+0x22c>
 8007932:	2302      	movs	r3, #2
 8007934:	76fb      	strb	r3, [r7, #27]
 8007936:	e05b      	b.n	80079f0 <UART_SetConfig+0x22c>
 8007938:	2304      	movs	r3, #4
 800793a:	76fb      	strb	r3, [r7, #27]
 800793c:	e058      	b.n	80079f0 <UART_SetConfig+0x22c>
 800793e:	2308      	movs	r3, #8
 8007940:	76fb      	strb	r3, [r7, #27]
 8007942:	e055      	b.n	80079f0 <UART_SetConfig+0x22c>
 8007944:	2310      	movs	r3, #16
 8007946:	76fb      	strb	r3, [r7, #27]
 8007948:	e052      	b.n	80079f0 <UART_SetConfig+0x22c>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a52      	ldr	r2, [pc, #328]	; (8007a98 <UART_SetConfig+0x2d4>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d120      	bne.n	8007996 <UART_SetConfig+0x1d2>
 8007954:	4b4d      	ldr	r3, [pc, #308]	; (8007a8c <UART_SetConfig+0x2c8>)
 8007956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800795a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800795e:	2bc0      	cmp	r3, #192	; 0xc0
 8007960:	d013      	beq.n	800798a <UART_SetConfig+0x1c6>
 8007962:	2bc0      	cmp	r3, #192	; 0xc0
 8007964:	d814      	bhi.n	8007990 <UART_SetConfig+0x1cc>
 8007966:	2b80      	cmp	r3, #128	; 0x80
 8007968:	d009      	beq.n	800797e <UART_SetConfig+0x1ba>
 800796a:	2b80      	cmp	r3, #128	; 0x80
 800796c:	d810      	bhi.n	8007990 <UART_SetConfig+0x1cc>
 800796e:	2b00      	cmp	r3, #0
 8007970:	d002      	beq.n	8007978 <UART_SetConfig+0x1b4>
 8007972:	2b40      	cmp	r3, #64	; 0x40
 8007974:	d006      	beq.n	8007984 <UART_SetConfig+0x1c0>
 8007976:	e00b      	b.n	8007990 <UART_SetConfig+0x1cc>
 8007978:	2300      	movs	r3, #0
 800797a:	76fb      	strb	r3, [r7, #27]
 800797c:	e038      	b.n	80079f0 <UART_SetConfig+0x22c>
 800797e:	2302      	movs	r3, #2
 8007980:	76fb      	strb	r3, [r7, #27]
 8007982:	e035      	b.n	80079f0 <UART_SetConfig+0x22c>
 8007984:	2304      	movs	r3, #4
 8007986:	76fb      	strb	r3, [r7, #27]
 8007988:	e032      	b.n	80079f0 <UART_SetConfig+0x22c>
 800798a:	2308      	movs	r3, #8
 800798c:	76fb      	strb	r3, [r7, #27]
 800798e:	e02f      	b.n	80079f0 <UART_SetConfig+0x22c>
 8007990:	2310      	movs	r3, #16
 8007992:	76fb      	strb	r3, [r7, #27]
 8007994:	e02c      	b.n	80079f0 <UART_SetConfig+0x22c>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a3a      	ldr	r2, [pc, #232]	; (8007a84 <UART_SetConfig+0x2c0>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d125      	bne.n	80079ec <UART_SetConfig+0x228>
 80079a0:	4b3a      	ldr	r3, [pc, #232]	; (8007a8c <UART_SetConfig+0x2c8>)
 80079a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079a6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80079aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80079ae:	d017      	beq.n	80079e0 <UART_SetConfig+0x21c>
 80079b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80079b4:	d817      	bhi.n	80079e6 <UART_SetConfig+0x222>
 80079b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079ba:	d00b      	beq.n	80079d4 <UART_SetConfig+0x210>
 80079bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079c0:	d811      	bhi.n	80079e6 <UART_SetConfig+0x222>
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d003      	beq.n	80079ce <UART_SetConfig+0x20a>
 80079c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079ca:	d006      	beq.n	80079da <UART_SetConfig+0x216>
 80079cc:	e00b      	b.n	80079e6 <UART_SetConfig+0x222>
 80079ce:	2300      	movs	r3, #0
 80079d0:	76fb      	strb	r3, [r7, #27]
 80079d2:	e00d      	b.n	80079f0 <UART_SetConfig+0x22c>
 80079d4:	2302      	movs	r3, #2
 80079d6:	76fb      	strb	r3, [r7, #27]
 80079d8:	e00a      	b.n	80079f0 <UART_SetConfig+0x22c>
 80079da:	2304      	movs	r3, #4
 80079dc:	76fb      	strb	r3, [r7, #27]
 80079de:	e007      	b.n	80079f0 <UART_SetConfig+0x22c>
 80079e0:	2308      	movs	r3, #8
 80079e2:	76fb      	strb	r3, [r7, #27]
 80079e4:	e004      	b.n	80079f0 <UART_SetConfig+0x22c>
 80079e6:	2310      	movs	r3, #16
 80079e8:	76fb      	strb	r3, [r7, #27]
 80079ea:	e001      	b.n	80079f0 <UART_SetConfig+0x22c>
 80079ec:	2310      	movs	r3, #16
 80079ee:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a23      	ldr	r2, [pc, #140]	; (8007a84 <UART_SetConfig+0x2c0>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	f040 8084 	bne.w	8007b04 <UART_SetConfig+0x340>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80079fc:	7efb      	ldrb	r3, [r7, #27]
 80079fe:	2b08      	cmp	r3, #8
 8007a00:	d823      	bhi.n	8007a4a <UART_SetConfig+0x286>
 8007a02:	a201      	add	r2, pc, #4	; (adr r2, 8007a08 <UART_SetConfig+0x244>)
 8007a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a08:	08007a2d 	.word	0x08007a2d
 8007a0c:	08007a4b 	.word	0x08007a4b
 8007a10:	08007a35 	.word	0x08007a35
 8007a14:	08007a4b 	.word	0x08007a4b
 8007a18:	08007a3b 	.word	0x08007a3b
 8007a1c:	08007a4b 	.word	0x08007a4b
 8007a20:	08007a4b 	.word	0x08007a4b
 8007a24:	08007a4b 	.word	0x08007a4b
 8007a28:	08007a43 	.word	0x08007a43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a2c:	f7fd fdb8 	bl	80055a0 <HAL_RCC_GetPCLK1Freq>
 8007a30:	6178      	str	r0, [r7, #20]
        break;
 8007a32:	e00f      	b.n	8007a54 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a34:	4b19      	ldr	r3, [pc, #100]	; (8007a9c <UART_SetConfig+0x2d8>)
 8007a36:	617b      	str	r3, [r7, #20]
        break;
 8007a38:	e00c      	b.n	8007a54 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a3a:	f7fd fd19 	bl	8005470 <HAL_RCC_GetSysClockFreq>
 8007a3e:	6178      	str	r0, [r7, #20]
        break;
 8007a40:	e008      	b.n	8007a54 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a46:	617b      	str	r3, [r7, #20]
        break;
 8007a48:	e004      	b.n	8007a54 <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	76bb      	strb	r3, [r7, #26]
        break;
 8007a52:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	f000 8102 	beq.w	8007c60 <UART_SetConfig+0x49c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	685a      	ldr	r2, [r3, #4]
 8007a60:	4613      	mov	r3, r2
 8007a62:	005b      	lsls	r3, r3, #1
 8007a64:	4413      	add	r3, r2
 8007a66:	697a      	ldr	r2, [r7, #20]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d305      	bcc.n	8007a78 <UART_SetConfig+0x2b4>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a72:	697a      	ldr	r2, [r7, #20]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d913      	bls.n	8007aa0 <UART_SetConfig+0x2dc>
      {
        ret = HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	76bb      	strb	r3, [r7, #26]
 8007a7c:	e0f0      	b.n	8007c60 <UART_SetConfig+0x49c>
 8007a7e:	bf00      	nop
 8007a80:	efff69f3 	.word	0xefff69f3
 8007a84:	40008000 	.word	0x40008000
 8007a88:	40013800 	.word	0x40013800
 8007a8c:	40021000 	.word	0x40021000
 8007a90:	40004400 	.word	0x40004400
 8007a94:	40004800 	.word	0x40004800
 8007a98:	40004c00 	.word	0x40004c00
 8007a9c:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f04f 0100 	mov.w	r1, #0
 8007aa8:	f04f 0200 	mov.w	r2, #0
 8007aac:	f04f 0300 	mov.w	r3, #0
 8007ab0:	020b      	lsls	r3, r1, #8
 8007ab2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007ab6:	0202      	lsls	r2, r0, #8
 8007ab8:	6879      	ldr	r1, [r7, #4]
 8007aba:	6849      	ldr	r1, [r1, #4]
 8007abc:	0849      	lsrs	r1, r1, #1
 8007abe:	4608      	mov	r0, r1
 8007ac0:	f04f 0100 	mov.w	r1, #0
 8007ac4:	1814      	adds	r4, r2, r0
 8007ac6:	eb43 0501 	adc.w	r5, r3, r1
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	f04f 0300 	mov.w	r3, #0
 8007ad4:	4620      	mov	r0, r4
 8007ad6:	4629      	mov	r1, r5
 8007ad8:	f7f9 f898 	bl	8000c0c <__aeabi_uldivmod>
 8007adc:	4602      	mov	r2, r0
 8007ade:	460b      	mov	r3, r1
 8007ae0:	4613      	mov	r3, r2
 8007ae2:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007aea:	d308      	bcc.n	8007afe <UART_SetConfig+0x33a>
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007af2:	d204      	bcs.n	8007afe <UART_SetConfig+0x33a>
        {
          huart->Instance->BRR = usartdiv;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	693a      	ldr	r2, [r7, #16]
 8007afa:	60da      	str	r2, [r3, #12]
 8007afc:	e0b0      	b.n	8007c60 <UART_SetConfig+0x49c>
        }
        else
        {
          ret = HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	76bb      	strb	r3, [r7, #26]
 8007b02:	e0ad      	b.n	8007c60 <UART_SetConfig+0x49c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	69db      	ldr	r3, [r3, #28]
 8007b08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b0c:	d15c      	bne.n	8007bc8 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8007b0e:	7efb      	ldrb	r3, [r7, #27]
 8007b10:	2b08      	cmp	r3, #8
 8007b12:	d828      	bhi.n	8007b66 <UART_SetConfig+0x3a2>
 8007b14:	a201      	add	r2, pc, #4	; (adr r2, 8007b1c <UART_SetConfig+0x358>)
 8007b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b1a:	bf00      	nop
 8007b1c:	08007b41 	.word	0x08007b41
 8007b20:	08007b49 	.word	0x08007b49
 8007b24:	08007b51 	.word	0x08007b51
 8007b28:	08007b67 	.word	0x08007b67
 8007b2c:	08007b57 	.word	0x08007b57
 8007b30:	08007b67 	.word	0x08007b67
 8007b34:	08007b67 	.word	0x08007b67
 8007b38:	08007b67 	.word	0x08007b67
 8007b3c:	08007b5f 	.word	0x08007b5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b40:	f7fd fd2e 	bl	80055a0 <HAL_RCC_GetPCLK1Freq>
 8007b44:	6178      	str	r0, [r7, #20]
        break;
 8007b46:	e013      	b.n	8007b70 <UART_SetConfig+0x3ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b48:	f7fd fd40 	bl	80055cc <HAL_RCC_GetPCLK2Freq>
 8007b4c:	6178      	str	r0, [r7, #20]
        break;
 8007b4e:	e00f      	b.n	8007b70 <UART_SetConfig+0x3ac>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b50:	4b49      	ldr	r3, [pc, #292]	; (8007c78 <UART_SetConfig+0x4b4>)
 8007b52:	617b      	str	r3, [r7, #20]
        break;
 8007b54:	e00c      	b.n	8007b70 <UART_SetConfig+0x3ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b56:	f7fd fc8b 	bl	8005470 <HAL_RCC_GetSysClockFreq>
 8007b5a:	6178      	str	r0, [r7, #20]
        break;
 8007b5c:	e008      	b.n	8007b70 <UART_SetConfig+0x3ac>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b62:	617b      	str	r3, [r7, #20]
        break;
 8007b64:	e004      	b.n	8007b70 <UART_SetConfig+0x3ac>
      default:
        pclk = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	76bb      	strb	r3, [r7, #26]
        break;
 8007b6e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d074      	beq.n	8007c60 <UART_SetConfig+0x49c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	005a      	lsls	r2, r3, #1
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	085b      	lsrs	r3, r3, #1
 8007b80:	441a      	add	r2, r3
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	2b0f      	cmp	r3, #15
 8007b92:	d916      	bls.n	8007bc2 <UART_SetConfig+0x3fe>
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b9a:	d212      	bcs.n	8007bc2 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	f023 030f 	bic.w	r3, r3, #15
 8007ba4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	085b      	lsrs	r3, r3, #1
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	f003 0307 	and.w	r3, r3, #7
 8007bb0:	b29a      	uxth	r2, r3
 8007bb2:	89fb      	ldrh	r3, [r7, #14]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	89fa      	ldrh	r2, [r7, #14]
 8007bbe:	60da      	str	r2, [r3, #12]
 8007bc0:	e04e      	b.n	8007c60 <UART_SetConfig+0x49c>
      }
      else
      {
        ret = HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	76bb      	strb	r3, [r7, #26]
 8007bc6:	e04b      	b.n	8007c60 <UART_SetConfig+0x49c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007bc8:	7efb      	ldrb	r3, [r7, #27]
 8007bca:	2b08      	cmp	r3, #8
 8007bcc:	d827      	bhi.n	8007c1e <UART_SetConfig+0x45a>
 8007bce:	a201      	add	r2, pc, #4	; (adr r2, 8007bd4 <UART_SetConfig+0x410>)
 8007bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd4:	08007bf9 	.word	0x08007bf9
 8007bd8:	08007c01 	.word	0x08007c01
 8007bdc:	08007c09 	.word	0x08007c09
 8007be0:	08007c1f 	.word	0x08007c1f
 8007be4:	08007c0f 	.word	0x08007c0f
 8007be8:	08007c1f 	.word	0x08007c1f
 8007bec:	08007c1f 	.word	0x08007c1f
 8007bf0:	08007c1f 	.word	0x08007c1f
 8007bf4:	08007c17 	.word	0x08007c17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bf8:	f7fd fcd2 	bl	80055a0 <HAL_RCC_GetPCLK1Freq>
 8007bfc:	6178      	str	r0, [r7, #20]
        break;
 8007bfe:	e013      	b.n	8007c28 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c00:	f7fd fce4 	bl	80055cc <HAL_RCC_GetPCLK2Freq>
 8007c04:	6178      	str	r0, [r7, #20]
        break;
 8007c06:	e00f      	b.n	8007c28 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c08:	4b1b      	ldr	r3, [pc, #108]	; (8007c78 <UART_SetConfig+0x4b4>)
 8007c0a:	617b      	str	r3, [r7, #20]
        break;
 8007c0c:	e00c      	b.n	8007c28 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c0e:	f7fd fc2f 	bl	8005470 <HAL_RCC_GetSysClockFreq>
 8007c12:	6178      	str	r0, [r7, #20]
        break;
 8007c14:	e008      	b.n	8007c28 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c1a:	617b      	str	r3, [r7, #20]
        break;
 8007c1c:	e004      	b.n	8007c28 <UART_SetConfig+0x464>
      default:
        pclk = 0U;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	76bb      	strb	r3, [r7, #26]
        break;
 8007c26:	bf00      	nop
    }

    if (pclk != 0U)
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d018      	beq.n	8007c60 <UART_SetConfig+0x49c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	085a      	lsrs	r2, r3, #1
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	441a      	add	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	2b0f      	cmp	r3, #15
 8007c48:	d908      	bls.n	8007c5c <UART_SetConfig+0x498>
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c50:	d204      	bcs.n	8007c5c <UART_SetConfig+0x498>
      {
        huart->Instance->BRR = usartdiv;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	693a      	ldr	r2, [r7, #16]
 8007c58:	60da      	str	r2, [r3, #12]
 8007c5a:	e001      	b.n	8007c60 <UART_SetConfig+0x49c>
      }
      else
      {
        ret = HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007c6c:	7ebb      	ldrb	r3, [r7, #26]
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3720      	adds	r7, #32
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bdb0      	pop	{r4, r5, r7, pc}
 8007c76:	bf00      	nop
 8007c78:	00f42400 	.word	0x00f42400

08007c7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c88:	f003 0301 	and.w	r3, r3, #1
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d00a      	beq.n	8007ca6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	430a      	orrs	r2, r1
 8007ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007caa:	f003 0302 	and.w	r3, r3, #2
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d00a      	beq.n	8007cc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	430a      	orrs	r2, r1
 8007cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ccc:	f003 0304 	and.w	r3, r3, #4
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d00a      	beq.n	8007cea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	430a      	orrs	r2, r1
 8007ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cee:	f003 0308 	and.w	r3, r3, #8
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00a      	beq.n	8007d0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d10:	f003 0310 	and.w	r3, r3, #16
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d00a      	beq.n	8007d2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	689b      	ldr	r3, [r3, #8]
 8007d1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	430a      	orrs	r2, r1
 8007d2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d32:	f003 0320 	and.w	r3, r3, #32
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d00a      	beq.n	8007d50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	430a      	orrs	r2, r1
 8007d4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d01a      	beq.n	8007d92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	430a      	orrs	r2, r1
 8007d70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d7a:	d10a      	bne.n	8007d92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	430a      	orrs	r2, r1
 8007d90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d00a      	beq.n	8007db4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	430a      	orrs	r2, r1
 8007db2:	605a      	str	r2, [r3, #4]
  }
}
 8007db4:	bf00      	nop
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b086      	sub	sp, #24
 8007dc4:	af02      	add	r7, sp, #8
 8007dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dd0:	f7fb ffe2 	bl	8003d98 <HAL_GetTick>
 8007dd4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f003 0308 	and.w	r3, r3, #8
 8007de0:	2b08      	cmp	r3, #8
 8007de2:	d10e      	bne.n	8007e02 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007de4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007de8:	9300      	str	r3, [sp, #0]
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 f82d 	bl	8007e52 <UART_WaitOnFlagUntilTimeout>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d001      	beq.n	8007e02 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dfe:	2303      	movs	r3, #3
 8007e00:	e023      	b.n	8007e4a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f003 0304 	and.w	r3, r3, #4
 8007e0c:	2b04      	cmp	r3, #4
 8007e0e:	d10e      	bne.n	8007e2e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e14:	9300      	str	r3, [sp, #0]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 f817 	bl	8007e52 <UART_WaitOnFlagUntilTimeout>
 8007e24:	4603      	mov	r3, r0
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d001      	beq.n	8007e2e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	e00d      	b.n	8007e4a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2220      	movs	r2, #32
 8007e32:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2220      	movs	r2, #32
 8007e38:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007e48:	2300      	movs	r3, #0
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3710      	adds	r7, #16
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b084      	sub	sp, #16
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	60f8      	str	r0, [r7, #12]
 8007e5a:	60b9      	str	r1, [r7, #8]
 8007e5c:	603b      	str	r3, [r7, #0]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e62:	e05e      	b.n	8007f22 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e6a:	d05a      	beq.n	8007f22 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e6c:	f7fb ff94 	bl	8003d98 <HAL_GetTick>
 8007e70:	4602      	mov	r2, r0
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	1ad3      	subs	r3, r2, r3
 8007e76:	69ba      	ldr	r2, [r7, #24]
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d302      	bcc.n	8007e82 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d11b      	bne.n	8007eba <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007e90:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689a      	ldr	r2, [r3, #8]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f022 0201 	bic.w	r2, r2, #1
 8007ea0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2220      	movs	r2, #32
 8007ea6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2220      	movs	r2, #32
 8007eac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007eb6:	2303      	movs	r3, #3
 8007eb8:	e043      	b.n	8007f42 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f003 0304 	and.w	r3, r3, #4
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d02c      	beq.n	8007f22 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	69db      	ldr	r3, [r3, #28]
 8007ece:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ed2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ed6:	d124      	bne.n	8007f22 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ee0:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007ef0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	689a      	ldr	r2, [r3, #8]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f022 0201 	bic.w	r2, r2, #1
 8007f00:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2220      	movs	r2, #32
 8007f06:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	2220      	movs	r2, #32
 8007f0c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2220      	movs	r2, #32
 8007f12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007f1e:	2303      	movs	r3, #3
 8007f20:	e00f      	b.n	8007f42 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	69da      	ldr	r2, [r3, #28]
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	4013      	ands	r3, r2
 8007f2c:	68ba      	ldr	r2, [r7, #8]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	bf0c      	ite	eq
 8007f32:	2301      	moveq	r3, #1
 8007f34:	2300      	movne	r3, #0
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	461a      	mov	r2, r3
 8007f3a:	79fb      	ldrb	r3, [r7, #7]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d091      	beq.n	8007e64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3710      	adds	r7, #16
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
	...

08007f4c <__errno>:
 8007f4c:	4b01      	ldr	r3, [pc, #4]	; (8007f54 <__errno+0x8>)
 8007f4e:	6818      	ldr	r0, [r3, #0]
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	20000010 	.word	0x20000010

08007f58 <__libc_init_array>:
 8007f58:	b570      	push	{r4, r5, r6, lr}
 8007f5a:	4d0d      	ldr	r5, [pc, #52]	; (8007f90 <__libc_init_array+0x38>)
 8007f5c:	4c0d      	ldr	r4, [pc, #52]	; (8007f94 <__libc_init_array+0x3c>)
 8007f5e:	1b64      	subs	r4, r4, r5
 8007f60:	10a4      	asrs	r4, r4, #2
 8007f62:	2600      	movs	r6, #0
 8007f64:	42a6      	cmp	r6, r4
 8007f66:	d109      	bne.n	8007f7c <__libc_init_array+0x24>
 8007f68:	4d0b      	ldr	r5, [pc, #44]	; (8007f98 <__libc_init_array+0x40>)
 8007f6a:	4c0c      	ldr	r4, [pc, #48]	; (8007f9c <__libc_init_array+0x44>)
 8007f6c:	f000 fc64 	bl	8008838 <_init>
 8007f70:	1b64      	subs	r4, r4, r5
 8007f72:	10a4      	asrs	r4, r4, #2
 8007f74:	2600      	movs	r6, #0
 8007f76:	42a6      	cmp	r6, r4
 8007f78:	d105      	bne.n	8007f86 <__libc_init_array+0x2e>
 8007f7a:	bd70      	pop	{r4, r5, r6, pc}
 8007f7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f80:	4798      	blx	r3
 8007f82:	3601      	adds	r6, #1
 8007f84:	e7ee      	b.n	8007f64 <__libc_init_array+0xc>
 8007f86:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f8a:	4798      	blx	r3
 8007f8c:	3601      	adds	r6, #1
 8007f8e:	e7f2      	b.n	8007f76 <__libc_init_array+0x1e>
 8007f90:	080089d4 	.word	0x080089d4
 8007f94:	080089d4 	.word	0x080089d4
 8007f98:	080089d4 	.word	0x080089d4
 8007f9c:	080089d8 	.word	0x080089d8

08007fa0 <memset>:
 8007fa0:	4402      	add	r2, r0
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d100      	bne.n	8007faa <memset+0xa>
 8007fa8:	4770      	bx	lr
 8007faa:	f803 1b01 	strb.w	r1, [r3], #1
 8007fae:	e7f9      	b.n	8007fa4 <memset+0x4>

08007fb0 <siprintf>:
 8007fb0:	b40e      	push	{r1, r2, r3}
 8007fb2:	b500      	push	{lr}
 8007fb4:	b09c      	sub	sp, #112	; 0x70
 8007fb6:	ab1d      	add	r3, sp, #116	; 0x74
 8007fb8:	9002      	str	r0, [sp, #8]
 8007fba:	9006      	str	r0, [sp, #24]
 8007fbc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007fc0:	4809      	ldr	r0, [pc, #36]	; (8007fe8 <siprintf+0x38>)
 8007fc2:	9107      	str	r1, [sp, #28]
 8007fc4:	9104      	str	r1, [sp, #16]
 8007fc6:	4909      	ldr	r1, [pc, #36]	; (8007fec <siprintf+0x3c>)
 8007fc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fcc:	9105      	str	r1, [sp, #20]
 8007fce:	6800      	ldr	r0, [r0, #0]
 8007fd0:	9301      	str	r3, [sp, #4]
 8007fd2:	a902      	add	r1, sp, #8
 8007fd4:	f000 f868 	bl	80080a8 <_svfiprintf_r>
 8007fd8:	9b02      	ldr	r3, [sp, #8]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	701a      	strb	r2, [r3, #0]
 8007fde:	b01c      	add	sp, #112	; 0x70
 8007fe0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fe4:	b003      	add	sp, #12
 8007fe6:	4770      	bx	lr
 8007fe8:	20000010 	.word	0x20000010
 8007fec:	ffff0208 	.word	0xffff0208

08007ff0 <__ssputs_r>:
 8007ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ff4:	688e      	ldr	r6, [r1, #8]
 8007ff6:	429e      	cmp	r6, r3
 8007ff8:	4682      	mov	sl, r0
 8007ffa:	460c      	mov	r4, r1
 8007ffc:	4690      	mov	r8, r2
 8007ffe:	461f      	mov	r7, r3
 8008000:	d838      	bhi.n	8008074 <__ssputs_r+0x84>
 8008002:	898a      	ldrh	r2, [r1, #12]
 8008004:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008008:	d032      	beq.n	8008070 <__ssputs_r+0x80>
 800800a:	6825      	ldr	r5, [r4, #0]
 800800c:	6909      	ldr	r1, [r1, #16]
 800800e:	eba5 0901 	sub.w	r9, r5, r1
 8008012:	6965      	ldr	r5, [r4, #20]
 8008014:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008018:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800801c:	3301      	adds	r3, #1
 800801e:	444b      	add	r3, r9
 8008020:	106d      	asrs	r5, r5, #1
 8008022:	429d      	cmp	r5, r3
 8008024:	bf38      	it	cc
 8008026:	461d      	movcc	r5, r3
 8008028:	0553      	lsls	r3, r2, #21
 800802a:	d531      	bpl.n	8008090 <__ssputs_r+0xa0>
 800802c:	4629      	mov	r1, r5
 800802e:	f000 fb47 	bl	80086c0 <_malloc_r>
 8008032:	4606      	mov	r6, r0
 8008034:	b950      	cbnz	r0, 800804c <__ssputs_r+0x5c>
 8008036:	230c      	movs	r3, #12
 8008038:	f8ca 3000 	str.w	r3, [sl]
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008042:	81a3      	strh	r3, [r4, #12]
 8008044:	f04f 30ff 	mov.w	r0, #4294967295
 8008048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800804c:	6921      	ldr	r1, [r4, #16]
 800804e:	464a      	mov	r2, r9
 8008050:	f000 fabe 	bl	80085d0 <memcpy>
 8008054:	89a3      	ldrh	r3, [r4, #12]
 8008056:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800805a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800805e:	81a3      	strh	r3, [r4, #12]
 8008060:	6126      	str	r6, [r4, #16]
 8008062:	6165      	str	r5, [r4, #20]
 8008064:	444e      	add	r6, r9
 8008066:	eba5 0509 	sub.w	r5, r5, r9
 800806a:	6026      	str	r6, [r4, #0]
 800806c:	60a5      	str	r5, [r4, #8]
 800806e:	463e      	mov	r6, r7
 8008070:	42be      	cmp	r6, r7
 8008072:	d900      	bls.n	8008076 <__ssputs_r+0x86>
 8008074:	463e      	mov	r6, r7
 8008076:	4632      	mov	r2, r6
 8008078:	6820      	ldr	r0, [r4, #0]
 800807a:	4641      	mov	r1, r8
 800807c:	f000 fab6 	bl	80085ec <memmove>
 8008080:	68a3      	ldr	r3, [r4, #8]
 8008082:	6822      	ldr	r2, [r4, #0]
 8008084:	1b9b      	subs	r3, r3, r6
 8008086:	4432      	add	r2, r6
 8008088:	60a3      	str	r3, [r4, #8]
 800808a:	6022      	str	r2, [r4, #0]
 800808c:	2000      	movs	r0, #0
 800808e:	e7db      	b.n	8008048 <__ssputs_r+0x58>
 8008090:	462a      	mov	r2, r5
 8008092:	f000 fb6f 	bl	8008774 <_realloc_r>
 8008096:	4606      	mov	r6, r0
 8008098:	2800      	cmp	r0, #0
 800809a:	d1e1      	bne.n	8008060 <__ssputs_r+0x70>
 800809c:	6921      	ldr	r1, [r4, #16]
 800809e:	4650      	mov	r0, sl
 80080a0:	f000 fabe 	bl	8008620 <_free_r>
 80080a4:	e7c7      	b.n	8008036 <__ssputs_r+0x46>
	...

080080a8 <_svfiprintf_r>:
 80080a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ac:	4698      	mov	r8, r3
 80080ae:	898b      	ldrh	r3, [r1, #12]
 80080b0:	061b      	lsls	r3, r3, #24
 80080b2:	b09d      	sub	sp, #116	; 0x74
 80080b4:	4607      	mov	r7, r0
 80080b6:	460d      	mov	r5, r1
 80080b8:	4614      	mov	r4, r2
 80080ba:	d50e      	bpl.n	80080da <_svfiprintf_r+0x32>
 80080bc:	690b      	ldr	r3, [r1, #16]
 80080be:	b963      	cbnz	r3, 80080da <_svfiprintf_r+0x32>
 80080c0:	2140      	movs	r1, #64	; 0x40
 80080c2:	f000 fafd 	bl	80086c0 <_malloc_r>
 80080c6:	6028      	str	r0, [r5, #0]
 80080c8:	6128      	str	r0, [r5, #16]
 80080ca:	b920      	cbnz	r0, 80080d6 <_svfiprintf_r+0x2e>
 80080cc:	230c      	movs	r3, #12
 80080ce:	603b      	str	r3, [r7, #0]
 80080d0:	f04f 30ff 	mov.w	r0, #4294967295
 80080d4:	e0d1      	b.n	800827a <_svfiprintf_r+0x1d2>
 80080d6:	2340      	movs	r3, #64	; 0x40
 80080d8:	616b      	str	r3, [r5, #20]
 80080da:	2300      	movs	r3, #0
 80080dc:	9309      	str	r3, [sp, #36]	; 0x24
 80080de:	2320      	movs	r3, #32
 80080e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80080e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80080e8:	2330      	movs	r3, #48	; 0x30
 80080ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008294 <_svfiprintf_r+0x1ec>
 80080ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80080f2:	f04f 0901 	mov.w	r9, #1
 80080f6:	4623      	mov	r3, r4
 80080f8:	469a      	mov	sl, r3
 80080fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080fe:	b10a      	cbz	r2, 8008104 <_svfiprintf_r+0x5c>
 8008100:	2a25      	cmp	r2, #37	; 0x25
 8008102:	d1f9      	bne.n	80080f8 <_svfiprintf_r+0x50>
 8008104:	ebba 0b04 	subs.w	fp, sl, r4
 8008108:	d00b      	beq.n	8008122 <_svfiprintf_r+0x7a>
 800810a:	465b      	mov	r3, fp
 800810c:	4622      	mov	r2, r4
 800810e:	4629      	mov	r1, r5
 8008110:	4638      	mov	r0, r7
 8008112:	f7ff ff6d 	bl	8007ff0 <__ssputs_r>
 8008116:	3001      	adds	r0, #1
 8008118:	f000 80aa 	beq.w	8008270 <_svfiprintf_r+0x1c8>
 800811c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800811e:	445a      	add	r2, fp
 8008120:	9209      	str	r2, [sp, #36]	; 0x24
 8008122:	f89a 3000 	ldrb.w	r3, [sl]
 8008126:	2b00      	cmp	r3, #0
 8008128:	f000 80a2 	beq.w	8008270 <_svfiprintf_r+0x1c8>
 800812c:	2300      	movs	r3, #0
 800812e:	f04f 32ff 	mov.w	r2, #4294967295
 8008132:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008136:	f10a 0a01 	add.w	sl, sl, #1
 800813a:	9304      	str	r3, [sp, #16]
 800813c:	9307      	str	r3, [sp, #28]
 800813e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008142:	931a      	str	r3, [sp, #104]	; 0x68
 8008144:	4654      	mov	r4, sl
 8008146:	2205      	movs	r2, #5
 8008148:	f814 1b01 	ldrb.w	r1, [r4], #1
 800814c:	4851      	ldr	r0, [pc, #324]	; (8008294 <_svfiprintf_r+0x1ec>)
 800814e:	f7f8 f847 	bl	80001e0 <memchr>
 8008152:	9a04      	ldr	r2, [sp, #16]
 8008154:	b9d8      	cbnz	r0, 800818e <_svfiprintf_r+0xe6>
 8008156:	06d0      	lsls	r0, r2, #27
 8008158:	bf44      	itt	mi
 800815a:	2320      	movmi	r3, #32
 800815c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008160:	0711      	lsls	r1, r2, #28
 8008162:	bf44      	itt	mi
 8008164:	232b      	movmi	r3, #43	; 0x2b
 8008166:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800816a:	f89a 3000 	ldrb.w	r3, [sl]
 800816e:	2b2a      	cmp	r3, #42	; 0x2a
 8008170:	d015      	beq.n	800819e <_svfiprintf_r+0xf6>
 8008172:	9a07      	ldr	r2, [sp, #28]
 8008174:	4654      	mov	r4, sl
 8008176:	2000      	movs	r0, #0
 8008178:	f04f 0c0a 	mov.w	ip, #10
 800817c:	4621      	mov	r1, r4
 800817e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008182:	3b30      	subs	r3, #48	; 0x30
 8008184:	2b09      	cmp	r3, #9
 8008186:	d94e      	bls.n	8008226 <_svfiprintf_r+0x17e>
 8008188:	b1b0      	cbz	r0, 80081b8 <_svfiprintf_r+0x110>
 800818a:	9207      	str	r2, [sp, #28]
 800818c:	e014      	b.n	80081b8 <_svfiprintf_r+0x110>
 800818e:	eba0 0308 	sub.w	r3, r0, r8
 8008192:	fa09 f303 	lsl.w	r3, r9, r3
 8008196:	4313      	orrs	r3, r2
 8008198:	9304      	str	r3, [sp, #16]
 800819a:	46a2      	mov	sl, r4
 800819c:	e7d2      	b.n	8008144 <_svfiprintf_r+0x9c>
 800819e:	9b03      	ldr	r3, [sp, #12]
 80081a0:	1d19      	adds	r1, r3, #4
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	9103      	str	r1, [sp, #12]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	bfbb      	ittet	lt
 80081aa:	425b      	neglt	r3, r3
 80081ac:	f042 0202 	orrlt.w	r2, r2, #2
 80081b0:	9307      	strge	r3, [sp, #28]
 80081b2:	9307      	strlt	r3, [sp, #28]
 80081b4:	bfb8      	it	lt
 80081b6:	9204      	strlt	r2, [sp, #16]
 80081b8:	7823      	ldrb	r3, [r4, #0]
 80081ba:	2b2e      	cmp	r3, #46	; 0x2e
 80081bc:	d10c      	bne.n	80081d8 <_svfiprintf_r+0x130>
 80081be:	7863      	ldrb	r3, [r4, #1]
 80081c0:	2b2a      	cmp	r3, #42	; 0x2a
 80081c2:	d135      	bne.n	8008230 <_svfiprintf_r+0x188>
 80081c4:	9b03      	ldr	r3, [sp, #12]
 80081c6:	1d1a      	adds	r2, r3, #4
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	9203      	str	r2, [sp, #12]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	bfb8      	it	lt
 80081d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80081d4:	3402      	adds	r4, #2
 80081d6:	9305      	str	r3, [sp, #20]
 80081d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082a4 <_svfiprintf_r+0x1fc>
 80081dc:	7821      	ldrb	r1, [r4, #0]
 80081de:	2203      	movs	r2, #3
 80081e0:	4650      	mov	r0, sl
 80081e2:	f7f7 fffd 	bl	80001e0 <memchr>
 80081e6:	b140      	cbz	r0, 80081fa <_svfiprintf_r+0x152>
 80081e8:	2340      	movs	r3, #64	; 0x40
 80081ea:	eba0 000a 	sub.w	r0, r0, sl
 80081ee:	fa03 f000 	lsl.w	r0, r3, r0
 80081f2:	9b04      	ldr	r3, [sp, #16]
 80081f4:	4303      	orrs	r3, r0
 80081f6:	3401      	adds	r4, #1
 80081f8:	9304      	str	r3, [sp, #16]
 80081fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081fe:	4826      	ldr	r0, [pc, #152]	; (8008298 <_svfiprintf_r+0x1f0>)
 8008200:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008204:	2206      	movs	r2, #6
 8008206:	f7f7 ffeb 	bl	80001e0 <memchr>
 800820a:	2800      	cmp	r0, #0
 800820c:	d038      	beq.n	8008280 <_svfiprintf_r+0x1d8>
 800820e:	4b23      	ldr	r3, [pc, #140]	; (800829c <_svfiprintf_r+0x1f4>)
 8008210:	bb1b      	cbnz	r3, 800825a <_svfiprintf_r+0x1b2>
 8008212:	9b03      	ldr	r3, [sp, #12]
 8008214:	3307      	adds	r3, #7
 8008216:	f023 0307 	bic.w	r3, r3, #7
 800821a:	3308      	adds	r3, #8
 800821c:	9303      	str	r3, [sp, #12]
 800821e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008220:	4433      	add	r3, r6
 8008222:	9309      	str	r3, [sp, #36]	; 0x24
 8008224:	e767      	b.n	80080f6 <_svfiprintf_r+0x4e>
 8008226:	fb0c 3202 	mla	r2, ip, r2, r3
 800822a:	460c      	mov	r4, r1
 800822c:	2001      	movs	r0, #1
 800822e:	e7a5      	b.n	800817c <_svfiprintf_r+0xd4>
 8008230:	2300      	movs	r3, #0
 8008232:	3401      	adds	r4, #1
 8008234:	9305      	str	r3, [sp, #20]
 8008236:	4619      	mov	r1, r3
 8008238:	f04f 0c0a 	mov.w	ip, #10
 800823c:	4620      	mov	r0, r4
 800823e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008242:	3a30      	subs	r2, #48	; 0x30
 8008244:	2a09      	cmp	r2, #9
 8008246:	d903      	bls.n	8008250 <_svfiprintf_r+0x1a8>
 8008248:	2b00      	cmp	r3, #0
 800824a:	d0c5      	beq.n	80081d8 <_svfiprintf_r+0x130>
 800824c:	9105      	str	r1, [sp, #20]
 800824e:	e7c3      	b.n	80081d8 <_svfiprintf_r+0x130>
 8008250:	fb0c 2101 	mla	r1, ip, r1, r2
 8008254:	4604      	mov	r4, r0
 8008256:	2301      	movs	r3, #1
 8008258:	e7f0      	b.n	800823c <_svfiprintf_r+0x194>
 800825a:	ab03      	add	r3, sp, #12
 800825c:	9300      	str	r3, [sp, #0]
 800825e:	462a      	mov	r2, r5
 8008260:	4b0f      	ldr	r3, [pc, #60]	; (80082a0 <_svfiprintf_r+0x1f8>)
 8008262:	a904      	add	r1, sp, #16
 8008264:	4638      	mov	r0, r7
 8008266:	f3af 8000 	nop.w
 800826a:	1c42      	adds	r2, r0, #1
 800826c:	4606      	mov	r6, r0
 800826e:	d1d6      	bne.n	800821e <_svfiprintf_r+0x176>
 8008270:	89ab      	ldrh	r3, [r5, #12]
 8008272:	065b      	lsls	r3, r3, #25
 8008274:	f53f af2c 	bmi.w	80080d0 <_svfiprintf_r+0x28>
 8008278:	9809      	ldr	r0, [sp, #36]	; 0x24
 800827a:	b01d      	add	sp, #116	; 0x74
 800827c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008280:	ab03      	add	r3, sp, #12
 8008282:	9300      	str	r3, [sp, #0]
 8008284:	462a      	mov	r2, r5
 8008286:	4b06      	ldr	r3, [pc, #24]	; (80082a0 <_svfiprintf_r+0x1f8>)
 8008288:	a904      	add	r1, sp, #16
 800828a:	4638      	mov	r0, r7
 800828c:	f000 f87a 	bl	8008384 <_printf_i>
 8008290:	e7eb      	b.n	800826a <_svfiprintf_r+0x1c2>
 8008292:	bf00      	nop
 8008294:	08008998 	.word	0x08008998
 8008298:	080089a2 	.word	0x080089a2
 800829c:	00000000 	.word	0x00000000
 80082a0:	08007ff1 	.word	0x08007ff1
 80082a4:	0800899e 	.word	0x0800899e

080082a8 <_printf_common>:
 80082a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082ac:	4616      	mov	r6, r2
 80082ae:	4699      	mov	r9, r3
 80082b0:	688a      	ldr	r2, [r1, #8]
 80082b2:	690b      	ldr	r3, [r1, #16]
 80082b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80082b8:	4293      	cmp	r3, r2
 80082ba:	bfb8      	it	lt
 80082bc:	4613      	movlt	r3, r2
 80082be:	6033      	str	r3, [r6, #0]
 80082c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80082c4:	4607      	mov	r7, r0
 80082c6:	460c      	mov	r4, r1
 80082c8:	b10a      	cbz	r2, 80082ce <_printf_common+0x26>
 80082ca:	3301      	adds	r3, #1
 80082cc:	6033      	str	r3, [r6, #0]
 80082ce:	6823      	ldr	r3, [r4, #0]
 80082d0:	0699      	lsls	r1, r3, #26
 80082d2:	bf42      	ittt	mi
 80082d4:	6833      	ldrmi	r3, [r6, #0]
 80082d6:	3302      	addmi	r3, #2
 80082d8:	6033      	strmi	r3, [r6, #0]
 80082da:	6825      	ldr	r5, [r4, #0]
 80082dc:	f015 0506 	ands.w	r5, r5, #6
 80082e0:	d106      	bne.n	80082f0 <_printf_common+0x48>
 80082e2:	f104 0a19 	add.w	sl, r4, #25
 80082e6:	68e3      	ldr	r3, [r4, #12]
 80082e8:	6832      	ldr	r2, [r6, #0]
 80082ea:	1a9b      	subs	r3, r3, r2
 80082ec:	42ab      	cmp	r3, r5
 80082ee:	dc26      	bgt.n	800833e <_printf_common+0x96>
 80082f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80082f4:	1e13      	subs	r3, r2, #0
 80082f6:	6822      	ldr	r2, [r4, #0]
 80082f8:	bf18      	it	ne
 80082fa:	2301      	movne	r3, #1
 80082fc:	0692      	lsls	r2, r2, #26
 80082fe:	d42b      	bmi.n	8008358 <_printf_common+0xb0>
 8008300:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008304:	4649      	mov	r1, r9
 8008306:	4638      	mov	r0, r7
 8008308:	47c0      	blx	r8
 800830a:	3001      	adds	r0, #1
 800830c:	d01e      	beq.n	800834c <_printf_common+0xa4>
 800830e:	6823      	ldr	r3, [r4, #0]
 8008310:	68e5      	ldr	r5, [r4, #12]
 8008312:	6832      	ldr	r2, [r6, #0]
 8008314:	f003 0306 	and.w	r3, r3, #6
 8008318:	2b04      	cmp	r3, #4
 800831a:	bf08      	it	eq
 800831c:	1aad      	subeq	r5, r5, r2
 800831e:	68a3      	ldr	r3, [r4, #8]
 8008320:	6922      	ldr	r2, [r4, #16]
 8008322:	bf0c      	ite	eq
 8008324:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008328:	2500      	movne	r5, #0
 800832a:	4293      	cmp	r3, r2
 800832c:	bfc4      	itt	gt
 800832e:	1a9b      	subgt	r3, r3, r2
 8008330:	18ed      	addgt	r5, r5, r3
 8008332:	2600      	movs	r6, #0
 8008334:	341a      	adds	r4, #26
 8008336:	42b5      	cmp	r5, r6
 8008338:	d11a      	bne.n	8008370 <_printf_common+0xc8>
 800833a:	2000      	movs	r0, #0
 800833c:	e008      	b.n	8008350 <_printf_common+0xa8>
 800833e:	2301      	movs	r3, #1
 8008340:	4652      	mov	r2, sl
 8008342:	4649      	mov	r1, r9
 8008344:	4638      	mov	r0, r7
 8008346:	47c0      	blx	r8
 8008348:	3001      	adds	r0, #1
 800834a:	d103      	bne.n	8008354 <_printf_common+0xac>
 800834c:	f04f 30ff 	mov.w	r0, #4294967295
 8008350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008354:	3501      	adds	r5, #1
 8008356:	e7c6      	b.n	80082e6 <_printf_common+0x3e>
 8008358:	18e1      	adds	r1, r4, r3
 800835a:	1c5a      	adds	r2, r3, #1
 800835c:	2030      	movs	r0, #48	; 0x30
 800835e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008362:	4422      	add	r2, r4
 8008364:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008368:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800836c:	3302      	adds	r3, #2
 800836e:	e7c7      	b.n	8008300 <_printf_common+0x58>
 8008370:	2301      	movs	r3, #1
 8008372:	4622      	mov	r2, r4
 8008374:	4649      	mov	r1, r9
 8008376:	4638      	mov	r0, r7
 8008378:	47c0      	blx	r8
 800837a:	3001      	adds	r0, #1
 800837c:	d0e6      	beq.n	800834c <_printf_common+0xa4>
 800837e:	3601      	adds	r6, #1
 8008380:	e7d9      	b.n	8008336 <_printf_common+0x8e>
	...

08008384 <_printf_i>:
 8008384:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008388:	460c      	mov	r4, r1
 800838a:	4691      	mov	r9, r2
 800838c:	7e27      	ldrb	r7, [r4, #24]
 800838e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008390:	2f78      	cmp	r7, #120	; 0x78
 8008392:	4680      	mov	r8, r0
 8008394:	469a      	mov	sl, r3
 8008396:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800839a:	d807      	bhi.n	80083ac <_printf_i+0x28>
 800839c:	2f62      	cmp	r7, #98	; 0x62
 800839e:	d80a      	bhi.n	80083b6 <_printf_i+0x32>
 80083a0:	2f00      	cmp	r7, #0
 80083a2:	f000 80d8 	beq.w	8008556 <_printf_i+0x1d2>
 80083a6:	2f58      	cmp	r7, #88	; 0x58
 80083a8:	f000 80a3 	beq.w	80084f2 <_printf_i+0x16e>
 80083ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80083b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80083b4:	e03a      	b.n	800842c <_printf_i+0xa8>
 80083b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80083ba:	2b15      	cmp	r3, #21
 80083bc:	d8f6      	bhi.n	80083ac <_printf_i+0x28>
 80083be:	a001      	add	r0, pc, #4	; (adr r0, 80083c4 <_printf_i+0x40>)
 80083c0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80083c4:	0800841d 	.word	0x0800841d
 80083c8:	08008431 	.word	0x08008431
 80083cc:	080083ad 	.word	0x080083ad
 80083d0:	080083ad 	.word	0x080083ad
 80083d4:	080083ad 	.word	0x080083ad
 80083d8:	080083ad 	.word	0x080083ad
 80083dc:	08008431 	.word	0x08008431
 80083e0:	080083ad 	.word	0x080083ad
 80083e4:	080083ad 	.word	0x080083ad
 80083e8:	080083ad 	.word	0x080083ad
 80083ec:	080083ad 	.word	0x080083ad
 80083f0:	0800853d 	.word	0x0800853d
 80083f4:	08008461 	.word	0x08008461
 80083f8:	0800851f 	.word	0x0800851f
 80083fc:	080083ad 	.word	0x080083ad
 8008400:	080083ad 	.word	0x080083ad
 8008404:	0800855f 	.word	0x0800855f
 8008408:	080083ad 	.word	0x080083ad
 800840c:	08008461 	.word	0x08008461
 8008410:	080083ad 	.word	0x080083ad
 8008414:	080083ad 	.word	0x080083ad
 8008418:	08008527 	.word	0x08008527
 800841c:	680b      	ldr	r3, [r1, #0]
 800841e:	1d1a      	adds	r2, r3, #4
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	600a      	str	r2, [r1, #0]
 8008424:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008428:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800842c:	2301      	movs	r3, #1
 800842e:	e0a3      	b.n	8008578 <_printf_i+0x1f4>
 8008430:	6825      	ldr	r5, [r4, #0]
 8008432:	6808      	ldr	r0, [r1, #0]
 8008434:	062e      	lsls	r6, r5, #24
 8008436:	f100 0304 	add.w	r3, r0, #4
 800843a:	d50a      	bpl.n	8008452 <_printf_i+0xce>
 800843c:	6805      	ldr	r5, [r0, #0]
 800843e:	600b      	str	r3, [r1, #0]
 8008440:	2d00      	cmp	r5, #0
 8008442:	da03      	bge.n	800844c <_printf_i+0xc8>
 8008444:	232d      	movs	r3, #45	; 0x2d
 8008446:	426d      	negs	r5, r5
 8008448:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800844c:	485e      	ldr	r0, [pc, #376]	; (80085c8 <_printf_i+0x244>)
 800844e:	230a      	movs	r3, #10
 8008450:	e019      	b.n	8008486 <_printf_i+0x102>
 8008452:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008456:	6805      	ldr	r5, [r0, #0]
 8008458:	600b      	str	r3, [r1, #0]
 800845a:	bf18      	it	ne
 800845c:	b22d      	sxthne	r5, r5
 800845e:	e7ef      	b.n	8008440 <_printf_i+0xbc>
 8008460:	680b      	ldr	r3, [r1, #0]
 8008462:	6825      	ldr	r5, [r4, #0]
 8008464:	1d18      	adds	r0, r3, #4
 8008466:	6008      	str	r0, [r1, #0]
 8008468:	0628      	lsls	r0, r5, #24
 800846a:	d501      	bpl.n	8008470 <_printf_i+0xec>
 800846c:	681d      	ldr	r5, [r3, #0]
 800846e:	e002      	b.n	8008476 <_printf_i+0xf2>
 8008470:	0669      	lsls	r1, r5, #25
 8008472:	d5fb      	bpl.n	800846c <_printf_i+0xe8>
 8008474:	881d      	ldrh	r5, [r3, #0]
 8008476:	4854      	ldr	r0, [pc, #336]	; (80085c8 <_printf_i+0x244>)
 8008478:	2f6f      	cmp	r7, #111	; 0x6f
 800847a:	bf0c      	ite	eq
 800847c:	2308      	moveq	r3, #8
 800847e:	230a      	movne	r3, #10
 8008480:	2100      	movs	r1, #0
 8008482:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008486:	6866      	ldr	r6, [r4, #4]
 8008488:	60a6      	str	r6, [r4, #8]
 800848a:	2e00      	cmp	r6, #0
 800848c:	bfa2      	ittt	ge
 800848e:	6821      	ldrge	r1, [r4, #0]
 8008490:	f021 0104 	bicge.w	r1, r1, #4
 8008494:	6021      	strge	r1, [r4, #0]
 8008496:	b90d      	cbnz	r5, 800849c <_printf_i+0x118>
 8008498:	2e00      	cmp	r6, #0
 800849a:	d04d      	beq.n	8008538 <_printf_i+0x1b4>
 800849c:	4616      	mov	r6, r2
 800849e:	fbb5 f1f3 	udiv	r1, r5, r3
 80084a2:	fb03 5711 	mls	r7, r3, r1, r5
 80084a6:	5dc7      	ldrb	r7, [r0, r7]
 80084a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80084ac:	462f      	mov	r7, r5
 80084ae:	42bb      	cmp	r3, r7
 80084b0:	460d      	mov	r5, r1
 80084b2:	d9f4      	bls.n	800849e <_printf_i+0x11a>
 80084b4:	2b08      	cmp	r3, #8
 80084b6:	d10b      	bne.n	80084d0 <_printf_i+0x14c>
 80084b8:	6823      	ldr	r3, [r4, #0]
 80084ba:	07df      	lsls	r7, r3, #31
 80084bc:	d508      	bpl.n	80084d0 <_printf_i+0x14c>
 80084be:	6923      	ldr	r3, [r4, #16]
 80084c0:	6861      	ldr	r1, [r4, #4]
 80084c2:	4299      	cmp	r1, r3
 80084c4:	bfde      	ittt	le
 80084c6:	2330      	movle	r3, #48	; 0x30
 80084c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80084cc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80084d0:	1b92      	subs	r2, r2, r6
 80084d2:	6122      	str	r2, [r4, #16]
 80084d4:	f8cd a000 	str.w	sl, [sp]
 80084d8:	464b      	mov	r3, r9
 80084da:	aa03      	add	r2, sp, #12
 80084dc:	4621      	mov	r1, r4
 80084de:	4640      	mov	r0, r8
 80084e0:	f7ff fee2 	bl	80082a8 <_printf_common>
 80084e4:	3001      	adds	r0, #1
 80084e6:	d14c      	bne.n	8008582 <_printf_i+0x1fe>
 80084e8:	f04f 30ff 	mov.w	r0, #4294967295
 80084ec:	b004      	add	sp, #16
 80084ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084f2:	4835      	ldr	r0, [pc, #212]	; (80085c8 <_printf_i+0x244>)
 80084f4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80084f8:	6823      	ldr	r3, [r4, #0]
 80084fa:	680e      	ldr	r6, [r1, #0]
 80084fc:	061f      	lsls	r7, r3, #24
 80084fe:	f856 5b04 	ldr.w	r5, [r6], #4
 8008502:	600e      	str	r6, [r1, #0]
 8008504:	d514      	bpl.n	8008530 <_printf_i+0x1ac>
 8008506:	07d9      	lsls	r1, r3, #31
 8008508:	bf44      	itt	mi
 800850a:	f043 0320 	orrmi.w	r3, r3, #32
 800850e:	6023      	strmi	r3, [r4, #0]
 8008510:	b91d      	cbnz	r5, 800851a <_printf_i+0x196>
 8008512:	6823      	ldr	r3, [r4, #0]
 8008514:	f023 0320 	bic.w	r3, r3, #32
 8008518:	6023      	str	r3, [r4, #0]
 800851a:	2310      	movs	r3, #16
 800851c:	e7b0      	b.n	8008480 <_printf_i+0xfc>
 800851e:	6823      	ldr	r3, [r4, #0]
 8008520:	f043 0320 	orr.w	r3, r3, #32
 8008524:	6023      	str	r3, [r4, #0]
 8008526:	2378      	movs	r3, #120	; 0x78
 8008528:	4828      	ldr	r0, [pc, #160]	; (80085cc <_printf_i+0x248>)
 800852a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800852e:	e7e3      	b.n	80084f8 <_printf_i+0x174>
 8008530:	065e      	lsls	r6, r3, #25
 8008532:	bf48      	it	mi
 8008534:	b2ad      	uxthmi	r5, r5
 8008536:	e7e6      	b.n	8008506 <_printf_i+0x182>
 8008538:	4616      	mov	r6, r2
 800853a:	e7bb      	b.n	80084b4 <_printf_i+0x130>
 800853c:	680b      	ldr	r3, [r1, #0]
 800853e:	6826      	ldr	r6, [r4, #0]
 8008540:	6960      	ldr	r0, [r4, #20]
 8008542:	1d1d      	adds	r5, r3, #4
 8008544:	600d      	str	r5, [r1, #0]
 8008546:	0635      	lsls	r5, r6, #24
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	d501      	bpl.n	8008550 <_printf_i+0x1cc>
 800854c:	6018      	str	r0, [r3, #0]
 800854e:	e002      	b.n	8008556 <_printf_i+0x1d2>
 8008550:	0671      	lsls	r1, r6, #25
 8008552:	d5fb      	bpl.n	800854c <_printf_i+0x1c8>
 8008554:	8018      	strh	r0, [r3, #0]
 8008556:	2300      	movs	r3, #0
 8008558:	6123      	str	r3, [r4, #16]
 800855a:	4616      	mov	r6, r2
 800855c:	e7ba      	b.n	80084d4 <_printf_i+0x150>
 800855e:	680b      	ldr	r3, [r1, #0]
 8008560:	1d1a      	adds	r2, r3, #4
 8008562:	600a      	str	r2, [r1, #0]
 8008564:	681e      	ldr	r6, [r3, #0]
 8008566:	6862      	ldr	r2, [r4, #4]
 8008568:	2100      	movs	r1, #0
 800856a:	4630      	mov	r0, r6
 800856c:	f7f7 fe38 	bl	80001e0 <memchr>
 8008570:	b108      	cbz	r0, 8008576 <_printf_i+0x1f2>
 8008572:	1b80      	subs	r0, r0, r6
 8008574:	6060      	str	r0, [r4, #4]
 8008576:	6863      	ldr	r3, [r4, #4]
 8008578:	6123      	str	r3, [r4, #16]
 800857a:	2300      	movs	r3, #0
 800857c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008580:	e7a8      	b.n	80084d4 <_printf_i+0x150>
 8008582:	6923      	ldr	r3, [r4, #16]
 8008584:	4632      	mov	r2, r6
 8008586:	4649      	mov	r1, r9
 8008588:	4640      	mov	r0, r8
 800858a:	47d0      	blx	sl
 800858c:	3001      	adds	r0, #1
 800858e:	d0ab      	beq.n	80084e8 <_printf_i+0x164>
 8008590:	6823      	ldr	r3, [r4, #0]
 8008592:	079b      	lsls	r3, r3, #30
 8008594:	d413      	bmi.n	80085be <_printf_i+0x23a>
 8008596:	68e0      	ldr	r0, [r4, #12]
 8008598:	9b03      	ldr	r3, [sp, #12]
 800859a:	4298      	cmp	r0, r3
 800859c:	bfb8      	it	lt
 800859e:	4618      	movlt	r0, r3
 80085a0:	e7a4      	b.n	80084ec <_printf_i+0x168>
 80085a2:	2301      	movs	r3, #1
 80085a4:	4632      	mov	r2, r6
 80085a6:	4649      	mov	r1, r9
 80085a8:	4640      	mov	r0, r8
 80085aa:	47d0      	blx	sl
 80085ac:	3001      	adds	r0, #1
 80085ae:	d09b      	beq.n	80084e8 <_printf_i+0x164>
 80085b0:	3501      	adds	r5, #1
 80085b2:	68e3      	ldr	r3, [r4, #12]
 80085b4:	9903      	ldr	r1, [sp, #12]
 80085b6:	1a5b      	subs	r3, r3, r1
 80085b8:	42ab      	cmp	r3, r5
 80085ba:	dcf2      	bgt.n	80085a2 <_printf_i+0x21e>
 80085bc:	e7eb      	b.n	8008596 <_printf_i+0x212>
 80085be:	2500      	movs	r5, #0
 80085c0:	f104 0619 	add.w	r6, r4, #25
 80085c4:	e7f5      	b.n	80085b2 <_printf_i+0x22e>
 80085c6:	bf00      	nop
 80085c8:	080089a9 	.word	0x080089a9
 80085cc:	080089ba 	.word	0x080089ba

080085d0 <memcpy>:
 80085d0:	440a      	add	r2, r1
 80085d2:	4291      	cmp	r1, r2
 80085d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80085d8:	d100      	bne.n	80085dc <memcpy+0xc>
 80085da:	4770      	bx	lr
 80085dc:	b510      	push	{r4, lr}
 80085de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085e6:	4291      	cmp	r1, r2
 80085e8:	d1f9      	bne.n	80085de <memcpy+0xe>
 80085ea:	bd10      	pop	{r4, pc}

080085ec <memmove>:
 80085ec:	4288      	cmp	r0, r1
 80085ee:	b510      	push	{r4, lr}
 80085f0:	eb01 0402 	add.w	r4, r1, r2
 80085f4:	d902      	bls.n	80085fc <memmove+0x10>
 80085f6:	4284      	cmp	r4, r0
 80085f8:	4623      	mov	r3, r4
 80085fa:	d807      	bhi.n	800860c <memmove+0x20>
 80085fc:	1e43      	subs	r3, r0, #1
 80085fe:	42a1      	cmp	r1, r4
 8008600:	d008      	beq.n	8008614 <memmove+0x28>
 8008602:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008606:	f803 2f01 	strb.w	r2, [r3, #1]!
 800860a:	e7f8      	b.n	80085fe <memmove+0x12>
 800860c:	4402      	add	r2, r0
 800860e:	4601      	mov	r1, r0
 8008610:	428a      	cmp	r2, r1
 8008612:	d100      	bne.n	8008616 <memmove+0x2a>
 8008614:	bd10      	pop	{r4, pc}
 8008616:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800861a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800861e:	e7f7      	b.n	8008610 <memmove+0x24>

08008620 <_free_r>:
 8008620:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008622:	2900      	cmp	r1, #0
 8008624:	d048      	beq.n	80086b8 <_free_r+0x98>
 8008626:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800862a:	9001      	str	r0, [sp, #4]
 800862c:	2b00      	cmp	r3, #0
 800862e:	f1a1 0404 	sub.w	r4, r1, #4
 8008632:	bfb8      	it	lt
 8008634:	18e4      	addlt	r4, r4, r3
 8008636:	f000 f8d3 	bl	80087e0 <__malloc_lock>
 800863a:	4a20      	ldr	r2, [pc, #128]	; (80086bc <_free_r+0x9c>)
 800863c:	9801      	ldr	r0, [sp, #4]
 800863e:	6813      	ldr	r3, [r2, #0]
 8008640:	4615      	mov	r5, r2
 8008642:	b933      	cbnz	r3, 8008652 <_free_r+0x32>
 8008644:	6063      	str	r3, [r4, #4]
 8008646:	6014      	str	r4, [r2, #0]
 8008648:	b003      	add	sp, #12
 800864a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800864e:	f000 b8cd 	b.w	80087ec <__malloc_unlock>
 8008652:	42a3      	cmp	r3, r4
 8008654:	d90b      	bls.n	800866e <_free_r+0x4e>
 8008656:	6821      	ldr	r1, [r4, #0]
 8008658:	1862      	adds	r2, r4, r1
 800865a:	4293      	cmp	r3, r2
 800865c:	bf04      	itt	eq
 800865e:	681a      	ldreq	r2, [r3, #0]
 8008660:	685b      	ldreq	r3, [r3, #4]
 8008662:	6063      	str	r3, [r4, #4]
 8008664:	bf04      	itt	eq
 8008666:	1852      	addeq	r2, r2, r1
 8008668:	6022      	streq	r2, [r4, #0]
 800866a:	602c      	str	r4, [r5, #0]
 800866c:	e7ec      	b.n	8008648 <_free_r+0x28>
 800866e:	461a      	mov	r2, r3
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	b10b      	cbz	r3, 8008678 <_free_r+0x58>
 8008674:	42a3      	cmp	r3, r4
 8008676:	d9fa      	bls.n	800866e <_free_r+0x4e>
 8008678:	6811      	ldr	r1, [r2, #0]
 800867a:	1855      	adds	r5, r2, r1
 800867c:	42a5      	cmp	r5, r4
 800867e:	d10b      	bne.n	8008698 <_free_r+0x78>
 8008680:	6824      	ldr	r4, [r4, #0]
 8008682:	4421      	add	r1, r4
 8008684:	1854      	adds	r4, r2, r1
 8008686:	42a3      	cmp	r3, r4
 8008688:	6011      	str	r1, [r2, #0]
 800868a:	d1dd      	bne.n	8008648 <_free_r+0x28>
 800868c:	681c      	ldr	r4, [r3, #0]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	6053      	str	r3, [r2, #4]
 8008692:	4421      	add	r1, r4
 8008694:	6011      	str	r1, [r2, #0]
 8008696:	e7d7      	b.n	8008648 <_free_r+0x28>
 8008698:	d902      	bls.n	80086a0 <_free_r+0x80>
 800869a:	230c      	movs	r3, #12
 800869c:	6003      	str	r3, [r0, #0]
 800869e:	e7d3      	b.n	8008648 <_free_r+0x28>
 80086a0:	6825      	ldr	r5, [r4, #0]
 80086a2:	1961      	adds	r1, r4, r5
 80086a4:	428b      	cmp	r3, r1
 80086a6:	bf04      	itt	eq
 80086a8:	6819      	ldreq	r1, [r3, #0]
 80086aa:	685b      	ldreq	r3, [r3, #4]
 80086ac:	6063      	str	r3, [r4, #4]
 80086ae:	bf04      	itt	eq
 80086b0:	1949      	addeq	r1, r1, r5
 80086b2:	6021      	streq	r1, [r4, #0]
 80086b4:	6054      	str	r4, [r2, #4]
 80086b6:	e7c7      	b.n	8008648 <_free_r+0x28>
 80086b8:	b003      	add	sp, #12
 80086ba:	bd30      	pop	{r4, r5, pc}
 80086bc:	200000dc 	.word	0x200000dc

080086c0 <_malloc_r>:
 80086c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c2:	1ccd      	adds	r5, r1, #3
 80086c4:	f025 0503 	bic.w	r5, r5, #3
 80086c8:	3508      	adds	r5, #8
 80086ca:	2d0c      	cmp	r5, #12
 80086cc:	bf38      	it	cc
 80086ce:	250c      	movcc	r5, #12
 80086d0:	2d00      	cmp	r5, #0
 80086d2:	4606      	mov	r6, r0
 80086d4:	db01      	blt.n	80086da <_malloc_r+0x1a>
 80086d6:	42a9      	cmp	r1, r5
 80086d8:	d903      	bls.n	80086e2 <_malloc_r+0x22>
 80086da:	230c      	movs	r3, #12
 80086dc:	6033      	str	r3, [r6, #0]
 80086de:	2000      	movs	r0, #0
 80086e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086e2:	f000 f87d 	bl	80087e0 <__malloc_lock>
 80086e6:	4921      	ldr	r1, [pc, #132]	; (800876c <_malloc_r+0xac>)
 80086e8:	680a      	ldr	r2, [r1, #0]
 80086ea:	4614      	mov	r4, r2
 80086ec:	b99c      	cbnz	r4, 8008716 <_malloc_r+0x56>
 80086ee:	4f20      	ldr	r7, [pc, #128]	; (8008770 <_malloc_r+0xb0>)
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	b923      	cbnz	r3, 80086fe <_malloc_r+0x3e>
 80086f4:	4621      	mov	r1, r4
 80086f6:	4630      	mov	r0, r6
 80086f8:	f000 f862 	bl	80087c0 <_sbrk_r>
 80086fc:	6038      	str	r0, [r7, #0]
 80086fe:	4629      	mov	r1, r5
 8008700:	4630      	mov	r0, r6
 8008702:	f000 f85d 	bl	80087c0 <_sbrk_r>
 8008706:	1c43      	adds	r3, r0, #1
 8008708:	d123      	bne.n	8008752 <_malloc_r+0x92>
 800870a:	230c      	movs	r3, #12
 800870c:	6033      	str	r3, [r6, #0]
 800870e:	4630      	mov	r0, r6
 8008710:	f000 f86c 	bl	80087ec <__malloc_unlock>
 8008714:	e7e3      	b.n	80086de <_malloc_r+0x1e>
 8008716:	6823      	ldr	r3, [r4, #0]
 8008718:	1b5b      	subs	r3, r3, r5
 800871a:	d417      	bmi.n	800874c <_malloc_r+0x8c>
 800871c:	2b0b      	cmp	r3, #11
 800871e:	d903      	bls.n	8008728 <_malloc_r+0x68>
 8008720:	6023      	str	r3, [r4, #0]
 8008722:	441c      	add	r4, r3
 8008724:	6025      	str	r5, [r4, #0]
 8008726:	e004      	b.n	8008732 <_malloc_r+0x72>
 8008728:	6863      	ldr	r3, [r4, #4]
 800872a:	42a2      	cmp	r2, r4
 800872c:	bf0c      	ite	eq
 800872e:	600b      	streq	r3, [r1, #0]
 8008730:	6053      	strne	r3, [r2, #4]
 8008732:	4630      	mov	r0, r6
 8008734:	f000 f85a 	bl	80087ec <__malloc_unlock>
 8008738:	f104 000b 	add.w	r0, r4, #11
 800873c:	1d23      	adds	r3, r4, #4
 800873e:	f020 0007 	bic.w	r0, r0, #7
 8008742:	1ac2      	subs	r2, r0, r3
 8008744:	d0cc      	beq.n	80086e0 <_malloc_r+0x20>
 8008746:	1a1b      	subs	r3, r3, r0
 8008748:	50a3      	str	r3, [r4, r2]
 800874a:	e7c9      	b.n	80086e0 <_malloc_r+0x20>
 800874c:	4622      	mov	r2, r4
 800874e:	6864      	ldr	r4, [r4, #4]
 8008750:	e7cc      	b.n	80086ec <_malloc_r+0x2c>
 8008752:	1cc4      	adds	r4, r0, #3
 8008754:	f024 0403 	bic.w	r4, r4, #3
 8008758:	42a0      	cmp	r0, r4
 800875a:	d0e3      	beq.n	8008724 <_malloc_r+0x64>
 800875c:	1a21      	subs	r1, r4, r0
 800875e:	4630      	mov	r0, r6
 8008760:	f000 f82e 	bl	80087c0 <_sbrk_r>
 8008764:	3001      	adds	r0, #1
 8008766:	d1dd      	bne.n	8008724 <_malloc_r+0x64>
 8008768:	e7cf      	b.n	800870a <_malloc_r+0x4a>
 800876a:	bf00      	nop
 800876c:	200000dc 	.word	0x200000dc
 8008770:	200000e0 	.word	0x200000e0

08008774 <_realloc_r>:
 8008774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008776:	4607      	mov	r7, r0
 8008778:	4614      	mov	r4, r2
 800877a:	460e      	mov	r6, r1
 800877c:	b921      	cbnz	r1, 8008788 <_realloc_r+0x14>
 800877e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008782:	4611      	mov	r1, r2
 8008784:	f7ff bf9c 	b.w	80086c0 <_malloc_r>
 8008788:	b922      	cbnz	r2, 8008794 <_realloc_r+0x20>
 800878a:	f7ff ff49 	bl	8008620 <_free_r>
 800878e:	4625      	mov	r5, r4
 8008790:	4628      	mov	r0, r5
 8008792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008794:	f000 f830 	bl	80087f8 <_malloc_usable_size_r>
 8008798:	42a0      	cmp	r0, r4
 800879a:	d20f      	bcs.n	80087bc <_realloc_r+0x48>
 800879c:	4621      	mov	r1, r4
 800879e:	4638      	mov	r0, r7
 80087a0:	f7ff ff8e 	bl	80086c0 <_malloc_r>
 80087a4:	4605      	mov	r5, r0
 80087a6:	2800      	cmp	r0, #0
 80087a8:	d0f2      	beq.n	8008790 <_realloc_r+0x1c>
 80087aa:	4631      	mov	r1, r6
 80087ac:	4622      	mov	r2, r4
 80087ae:	f7ff ff0f 	bl	80085d0 <memcpy>
 80087b2:	4631      	mov	r1, r6
 80087b4:	4638      	mov	r0, r7
 80087b6:	f7ff ff33 	bl	8008620 <_free_r>
 80087ba:	e7e9      	b.n	8008790 <_realloc_r+0x1c>
 80087bc:	4635      	mov	r5, r6
 80087be:	e7e7      	b.n	8008790 <_realloc_r+0x1c>

080087c0 <_sbrk_r>:
 80087c0:	b538      	push	{r3, r4, r5, lr}
 80087c2:	4d06      	ldr	r5, [pc, #24]	; (80087dc <_sbrk_r+0x1c>)
 80087c4:	2300      	movs	r3, #0
 80087c6:	4604      	mov	r4, r0
 80087c8:	4608      	mov	r0, r1
 80087ca:	602b      	str	r3, [r5, #0]
 80087cc:	f7fa fe34 	bl	8003438 <_sbrk>
 80087d0:	1c43      	adds	r3, r0, #1
 80087d2:	d102      	bne.n	80087da <_sbrk_r+0x1a>
 80087d4:	682b      	ldr	r3, [r5, #0]
 80087d6:	b103      	cbz	r3, 80087da <_sbrk_r+0x1a>
 80087d8:	6023      	str	r3, [r4, #0]
 80087da:	bd38      	pop	{r3, r4, r5, pc}
 80087dc:	200007dc 	.word	0x200007dc

080087e0 <__malloc_lock>:
 80087e0:	4801      	ldr	r0, [pc, #4]	; (80087e8 <__malloc_lock+0x8>)
 80087e2:	f000 b811 	b.w	8008808 <__retarget_lock_acquire_recursive>
 80087e6:	bf00      	nop
 80087e8:	200007e4 	.word	0x200007e4

080087ec <__malloc_unlock>:
 80087ec:	4801      	ldr	r0, [pc, #4]	; (80087f4 <__malloc_unlock+0x8>)
 80087ee:	f000 b80c 	b.w	800880a <__retarget_lock_release_recursive>
 80087f2:	bf00      	nop
 80087f4:	200007e4 	.word	0x200007e4

080087f8 <_malloc_usable_size_r>:
 80087f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087fc:	1f18      	subs	r0, r3, #4
 80087fe:	2b00      	cmp	r3, #0
 8008800:	bfbc      	itt	lt
 8008802:	580b      	ldrlt	r3, [r1, r0]
 8008804:	18c0      	addlt	r0, r0, r3
 8008806:	4770      	bx	lr

08008808 <__retarget_lock_acquire_recursive>:
 8008808:	4770      	bx	lr

0800880a <__retarget_lock_release_recursive>:
 800880a:	4770      	bx	lr

0800880c <truncf>:
 800880c:	ee10 3a10 	vmov	r3, s0
 8008810:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008814:	3a7f      	subs	r2, #127	; 0x7f
 8008816:	2a16      	cmp	r2, #22
 8008818:	ee10 1a10 	vmov	r1, s0
 800881c:	dc07      	bgt.n	800882e <truncf+0x22>
 800881e:	2a00      	cmp	r2, #0
 8008820:	bfa5      	ittet	ge
 8008822:	4b04      	ldrge	r3, [pc, #16]	; (8008834 <truncf+0x28>)
 8008824:	4113      	asrge	r3, r2
 8008826:	f003 4300 	andlt.w	r3, r3, #2147483648	; 0x80000000
 800882a:	ea21 0303 	bicge.w	r3, r1, r3
 800882e:	ee00 3a10 	vmov	s0, r3
 8008832:	4770      	bx	lr
 8008834:	007fffff 	.word	0x007fffff

08008838 <_init>:
 8008838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800883a:	bf00      	nop
 800883c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800883e:	bc08      	pop	{r3}
 8008840:	469e      	mov	lr, r3
 8008842:	4770      	bx	lr

08008844 <_fini>:
 8008844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008846:	bf00      	nop
 8008848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800884a:	bc08      	pop	{r3}
 800884c:	469e      	mov	lr, r3
 800884e:	4770      	bx	lr
