{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476700694117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476700694118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 16:08:13 2016 " "Processing started: Mon Oct 17 16:08:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476700694118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700694118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_alu -c top_level_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_alu -c top_level_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700694118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476700694322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Behave " "Found design unit 1: RegFile-Behave" {  } { { "../vhd_files/regfile.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/regfile.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700709531 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../vhd_files/regfile.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/regfile.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700709531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700709531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/datareg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/datareg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-NBits " "Found design unit 1: DataRegister-NBits" {  } { { "../vhd_files/datareg.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/datareg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700709532 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "../vhd_files/datareg.vhdl" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/datareg.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700709532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700709532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/all_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/all_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_components " "Found design unit 1: all_components" {  } { { "../vhd_files/all_components.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/all_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700709532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700709532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/bigmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/bigmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigmux-big " "Found design unit 1: bigmux-big" {  } { { "../vhd_files/bigmux.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/bigmux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700709533 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigmux " "Found entity 1: bigmux" {  } { { "../vhd_files/bigmux.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/bigmux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700709533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700709533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-implementation " "Found design unit 1: alu-implementation" {  } { { "../vhd_files/alu.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700709534 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../vhd_files/alu.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476700709534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700709534 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "op_code std_logic alu.vhd(58) " "VHDL error at alu.vhd(58): type of identifier \"op_code\" does not agree with its usage as \"std_logic\" type" {  } { { "../vhd_files/alu.vhd" "" { Text "/home/arktheshadow/ARK-Linux/Programming/MicroProcessorLab/Microprocessor_projects/microprocessors309/Project1/ALU/vhd_files/alu.vhd" 58 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1476700709535 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1296 " "Peak virtual memory: 1296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476700709612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 17 16:08:29 2016 " "Processing ended: Mon Oct 17 16:08:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476700709612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476700709612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476700709612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700709612 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476700709742 ""}
