Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/tkc/Desktop/Single-CPU/test4_isim_beh.exe -prj C:/Users/tkc/Desktop/Single-CPU/test4_beh.prj work.test4 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/SignReduce.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/SignExtend.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/reg_file.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/PC.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/Mux5.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/Mux32.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/InstructionMemory.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/DataMemory.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/control.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/alu.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/SingleCPU.v" into library work
Analyzing Verilog file "C:/Users/tkc/Desktop/Single-CPU/test4.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/tkc/Desktop/Single-CPU/SingleCPU.v" Line 56: Size mismatch in connection of port <shamt>. Formal port size is 5-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module PC
Compiling module Control
Compiling module InstructionMemory
Compiling module REG_FILE
Compiling module Mux5
Compiling module Mux32
Compiling module ALU
Compiling module SignReduce
Compiling module DataMemory
Compiling module SignExtend
Compiling module SingleCPU
Compiling module test4
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 13 Verilog Units
Built simulation executable C:/Users/tkc/Desktop/Single-CPU/test4_isim_beh.exe
Fuse Memory Usage: 26848 KB
Fuse CPU Usage: 436 ms
