

================================================================
== Vitis HLS Report for 'spmv_Pipeline_spmv_2'
================================================================
* Date:           Thu May 30 11:14:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spmv_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_2  |        ?|        ?|        13|          4|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     144|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    14|     744|     985|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     102|    -|
|Register         |        -|     -|     397|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    14|    1141|    1231|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U2   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  203|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  14|  744|  985|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_142_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln16_fu_137_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 144|         129|          67|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load         |   9|          2|   64|        128|
    |j_fu_44                           |   9|          2|   64|        128|
    |sum_fu_40                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 102|         23|  199|        401|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Si_reg_238                        |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln16_reg_199                 |   1|   0|    1|          0|
    |icmp_ln16_reg_199_pp0_iter1_reg   |   1|   0|    1|          0|
    |j_fu_44                           |  64|   0|   64|          0|
    |sum_fu_40                         |  64|   0|   64|          0|
    |val_r_load_reg_213                |  64|   0|   64|          0|
    |vec_load_reg_223                  |  64|   0|   64|          0|
    |wide_trip_count_cast_reg_194      |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 397|   0|  397|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|sext_ln16        |   in|   32|     ap_none|             sext_ln16|        scalar|
|wide_trip_count  |   in|   32|     ap_none|       wide_trip_count|        scalar|
|val_r_address0   |  out|   11|   ap_memory|                 val_r|         array|
|val_r_ce0        |  out|    1|   ap_memory|                 val_r|         array|
|val_r_q0         |   in|   64|   ap_memory|                 val_r|         array|
|cols_address0    |  out|   11|   ap_memory|                  cols|         array|
|cols_ce0         |  out|    1|   ap_memory|                  cols|         array|
|cols_q0          |   in|   32|   ap_memory|                  cols|         array|
|vec_address0     |  out|    9|   ap_memory|                   vec|         array|
|vec_ce0          |  out|    1|   ap_memory|                   vec|         array|
|vec_q0           |   in|   64|   ap_memory|                   vec|         array|
|sum_out          |  out|   64|      ap_vld|               sum_out|       pointer|
|sum_out_ap_vld   |  out|    1|      ap_vld|               sum_out|       pointer|
+-----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [spmv.c:10]   --->   Operation 16 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [spmv.c:9]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wide_trip_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wide_trip_count"   --->   Operation 18 'read' 'wide_trip_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln16"   --->   Operation 19 'read' 'sext_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wide_trip_count_cast = sext i32 %wide_trip_count_read"   --->   Operation 20 'sext' 'wide_trip_count_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln16_cast = sext i32 %sext_ln16_read"   --->   Operation 21 'sext' 'sext_ln16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%store_ln9 = store i64 %sext_ln16_cast, i64 %j" [spmv.c:9]   --->   Operation 25 'store' 'store_ln9' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%store_ln10 = store i64 0, i64 %sum" [spmv.c:10]   --->   Operation 26 'store' 'store_ln10' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_1 = load i64 %j" [spmv.c:16]   --->   Operation 28 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.81ns)   --->   "%icmp_ln16 = icmp_slt  i64 %j_1, i64 %wide_trip_count_cast" [spmv.c:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc15.loopexit.exitStub, void %for.inc.split" [spmv.c:16]   --->   Operation 30 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%val_r_addr = getelementptr i64 %val_r, i64 0, i64 %j_1" [spmv.c:17]   --->   Operation 31 'getelementptr' 'val_r_addr' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.26ns)   --->   "%val_r_load = load i11 %val_r_addr" [spmv.c:17]   --->   Operation 32 'load' 'val_r_load' <Predicate = (icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1666> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cols_addr = getelementptr i32 %cols, i64 0, i64 %j_1" [spmv.c:17]   --->   Operation 33 'getelementptr' 'cols_addr' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.26ns)   --->   "%cols_load = load i11 %cols_addr" [spmv.c:17]   --->   Operation 34 'load' 'cols_load' <Predicate = (icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1666> <RAM>
ST_2 : Operation 35 [1/1] (1.81ns)   --->   "%add_ln16 = add i64 %j_1, i64 1" [spmv.c:16]   --->   Operation 35 'add' 'add_ln16' <Predicate = (icmp_ln16)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.84ns)   --->   "%store_ln9 = store i64 %add_ln16, i64 %j" [spmv.c:9]   --->   Operation 36 'store' 'store_ln9' <Predicate = (icmp_ln16)> <Delay = 0.84>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 37 [1/2] (2.26ns)   --->   "%val_r_load = load i11 %val_r_addr" [spmv.c:17]   --->   Operation 37 'load' 'val_r_load' <Predicate = (icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1666> <RAM>
ST_3 : Operation 38 [1/2] (2.26ns)   --->   "%cols_load = load i11 %cols_addr" [spmv.c:17]   --->   Operation 38 'load' 'cols_load' <Predicate = (icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1666> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %cols_load" [spmv.c:17]   --->   Operation 39 'zext' 'zext_ln17' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%vec_addr = getelementptr i64 %vec, i64 0, i64 %zext_ln17" [spmv.c:17]   --->   Operation 40 'getelementptr' 'vec_addr' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.26ns)   --->   "%vec_load = load i9 %vec_addr" [spmv.c:17]   --->   Operation 41 'load' 'vec_load' <Predicate = (icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 494> <RAM>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 42 [1/2] (2.26ns)   --->   "%vec_load = load i9 %vec_addr" [spmv.c:17]   --->   Operation 42 'load' 'vec_load' <Predicate = (icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 494> <RAM>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %val_r_load" [spmv.c:17]   --->   Operation 43 'bitcast' 'bitcast_ln17' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i64 %vec_load" [spmv.c:17]   --->   Operation 44 'bitcast' 'bitcast_ln17_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 45 [5/5] (7.14ns)   --->   "%Si = dmul i64 %bitcast_ln17, i64 %bitcast_ln17_1" [spmv.c:17]   --->   Operation 45 'dmul' 'Si' <Predicate = (icmp_ln16)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 46 [4/5] (7.14ns)   --->   "%Si = dmul i64 %bitcast_ln17, i64 %bitcast_ln17_1" [spmv.c:17]   --->   Operation 46 'dmul' 'Si' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 47 [3/5] (7.14ns)   --->   "%Si = dmul i64 %bitcast_ln17, i64 %bitcast_ln17_1" [spmv.c:17]   --->   Operation 47 'dmul' 'Si' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 48 [2/5] (7.14ns)   --->   "%Si = dmul i64 %bitcast_ln17, i64 %bitcast_ln17_1" [spmv.c:17]   --->   Operation 48 'dmul' 'Si' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 49 [1/5] (7.14ns)   --->   "%Si = dmul i64 %bitcast_ln17, i64 %bitcast_ln17_1" [spmv.c:17]   --->   Operation 49 'dmul' 'Si' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.86>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [spmv.c:18]   --->   Operation 50 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [5/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %Si" [spmv.c:18]   --->   Operation 51 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 60 'load' 'sum_load_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 61 'write' 'write_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.86>
ST_11 : Operation 52 [4/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %Si" [spmv.c:18]   --->   Operation 52 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.86>
ST_12 : Operation 53 [3/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %Si" [spmv.c:18]   --->   Operation 53 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.86>
ST_13 : Operation 54 [2/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %Si" [spmv.c:18]   --->   Operation 54 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.70>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/yzy/MachSuite/spmv/crs/spmv_dir:16]   --->   Operation 55 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [spmv.c:16]   --->   Operation 56 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/5] (5.86ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %Si" [spmv.c:18]   --->   Operation 57 'dadd' 'sum_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 58 [1/1] (0.84ns)   --->   "%store_ln10 = store i64 %sum_1, i64 %sum" [spmv.c:10]   --->   Operation 58 'store' 'store_ln10' <Predicate = true> <Delay = 0.84>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [spmv.c:16]   --->   Operation 59 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wide_trip_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                  (alloca       ) [ 011111111111111]
j                    (alloca       ) [ 011000000000000]
wide_trip_count_read (read         ) [ 000000000000000]
sext_ln16_read       (read         ) [ 000000000000000]
wide_trip_count_cast (sext         ) [ 001000000000000]
sext_ln16_cast       (sext         ) [ 000000000000000]
specinterface_ln0    (specinterface) [ 000000000000000]
specinterface_ln0    (specinterface) [ 000000000000000]
specinterface_ln0    (specinterface) [ 000000000000000]
store_ln9            (store        ) [ 000000000000000]
store_ln10           (store        ) [ 000000000000000]
br_ln0               (br           ) [ 000000000000000]
j_1                  (load         ) [ 000000000000000]
icmp_ln16            (icmp         ) [ 011111111110000]
br_ln16              (br           ) [ 000000000000000]
val_r_addr           (getelementptr) [ 000100000000000]
cols_addr            (getelementptr) [ 000100000000000]
add_ln16             (add          ) [ 000000000000000]
store_ln9            (store        ) [ 000000000000000]
val_r_load           (load         ) [ 010011000000000]
cols_load            (load         ) [ 000000000000000]
zext_ln17            (zext         ) [ 000000000000000]
vec_addr             (getelementptr) [ 000010000000000]
vec_load             (load         ) [ 010001000000000]
bitcast_ln17         (bitcast      ) [ 011110111100000]
bitcast_ln17_1       (bitcast      ) [ 011110111100000]
Si                   (dmul         ) [ 011110000011111]
sum_load             (load         ) [ 011110000001111]
specpipeline_ln16    (specpipeline ) [ 000000000000000]
specloopname_ln16    (specloopname ) [ 000000000000000]
sum_1                (dadd         ) [ 000000000000000]
store_ln10           (store        ) [ 000000000000000]
br_ln16              (br           ) [ 000000000000000]
sum_load_1           (load         ) [ 000000000000000]
write_ln0            (write        ) [ 000000000000000]
ret_ln0              (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln16">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wide_trip_count">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wide_trip_count"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="sum_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="wide_trip_count_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wide_trip_count_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln16_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln16_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln0_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="0" index="2" bw="64" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="67" class="1004" name="val_r_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="64" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="64" slack="0"/>
<pin id="71" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_r_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_r_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="cols_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cols_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cols_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="vec_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_load/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="1"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="Si/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="wide_trip_count_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="wide_trip_count_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln16_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln9_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln10_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_1_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln16_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="1"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln16_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln9_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln17_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bitcast_ln17_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="2"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bitcast_ln17_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_1/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sum_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="9"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln10_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="13"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/14 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sum_load_1_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="9"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/10 "/>
</bind>
</comp>

<comp id="179" class="1005" name="sum_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="187" class="1005" name="j_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="194" class="1005" name="wide_trip_count_cast_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count_cast "/>
</bind>
</comp>

<comp id="199" class="1005" name="icmp_ln16_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="203" class="1005" name="val_r_addr_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="1"/>
<pin id="205" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="val_r_addr "/>
</bind>
</comp>

<comp id="208" class="1005" name="cols_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="1"/>
<pin id="210" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cols_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="val_r_load_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="2"/>
<pin id="215" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="val_r_load "/>
</bind>
</comp>

<comp id="218" class="1005" name="vec_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="1"/>
<pin id="220" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="vec_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="vec_load_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="vec_load "/>
</bind>
</comp>

<comp id="228" class="1005" name="bitcast_ln17_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17 "/>
</bind>
</comp>

<comp id="233" class="1005" name="bitcast_ln17_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="Si_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Si "/>
</bind>
</comp>

<comp id="243" class="1005" name="sum_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="117"><net_src comp="48" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="54" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="141"><net_src comp="132" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="132" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="87" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="174"><net_src comp="106" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="182"><net_src comp="40" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="44" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="197"><net_src comp="114" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="202"><net_src comp="137" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="67" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="211"><net_src comp="80" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="216"><net_src comp="74" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="221"><net_src comp="93" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="226"><net_src comp="100" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="231"><net_src comp="158" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="236"><net_src comp="162" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="241"><net_src comp="110" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="246"><net_src comp="166" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="106" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: val_r | {}
	Port: cols | {}
	Port: vec | {}
	Port: sum_out | {10 }
 - Input state : 
	Port: spmv_Pipeline_spmv_2 : sext_ln16 | {1 }
	Port: spmv_Pipeline_spmv_2 : wide_trip_count | {1 }
	Port: spmv_Pipeline_spmv_2 : val_r | {2 3 }
	Port: spmv_Pipeline_spmv_2 : cols | {2 3 }
	Port: spmv_Pipeline_spmv_2 : vec | {3 4 }
  - Chain level:
	State 1
		store_ln9 : 1
		store_ln10 : 1
	State 2
		icmp_ln16 : 1
		br_ln16 : 2
		val_r_addr : 1
		val_r_load : 2
		cols_addr : 1
		cols_load : 2
		add_ln16 : 1
		store_ln9 : 2
	State 3
		zext_ln17 : 1
		vec_addr : 2
		vec_load : 3
	State 4
	State 5
		Si : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		sum_1 : 1
		write_ln0 : 1
	State 11
	State 12
	State 13
	State 14
		store_ln10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   dadd   |            grp_fu_106           |    3    |   445   |   782   |
|----------|---------------------------------|---------|---------|---------|
|   dmul   |            grp_fu_110           |    11   |   299   |   203   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln16_fu_137        |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln16_fu_142         |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|
|   read   | wide_trip_count_read_read_fu_48 |    0    |    0    |    0    |
|          |    sext_ln16_read_read_fu_54    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_60      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |   wide_trip_count_cast_fu_114   |    0    |    0    |    0    |
|          |      sext_ln16_cast_fu_118      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |         zext_ln17_fu_153        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    14   |   744   |   1127  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         Si_reg_238         |   64   |
|   bitcast_ln17_1_reg_233   |   64   |
|    bitcast_ln17_reg_228    |   64   |
|      cols_addr_reg_208     |   11   |
|      icmp_ln16_reg_199     |    1   |
|          j_reg_187         |   64   |
|      sum_load_reg_243      |   64   |
|         sum_reg_179        |   64   |
|     val_r_addr_reg_203     |   11   |
|     val_r_load_reg_213     |   64   |
|      vec_addr_reg_218      |    9   |
|      vec_load_reg_223      |   64   |
|wide_trip_count_cast_reg_194|   64   |
+----------------------------+--------+
|            Total           |   608  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_74 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_87 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_106    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_110    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_110    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   446  ||  5.064  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   744  |  1127  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |   608  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    5   |  1352  |  1181  |
+-----------+--------+--------+--------+--------+
