pp	,	V_4
dw_handle_msi_irq	,	F_28
PCIE_PHY_CTRL_RD_LOC	,	V_18
imx6_pcie_wait_for_link	,	F_23
PCIE_PHY_CTRL_CAP_DAT_LOC	,	V_20
tx_swing_full	,	V_72
exp_val	,	V_2
msleep	,	F_20
PCIE_PL_PFLR_FORCE_LINK	,	V_46
IMX6SX	,	V_32
IMX6Q_GPR12_PCIE_CTL_2	,	V_43
"pcie_bus clock source missing or invalid\n"	,	L_26
dev	,	V_49
IMX6Q_GPR1_PCIE_REF_CLK_EN	,	V_42
imx6_pcie_reset_phy	,	F_8
gpio_is_valid	,	F_18
max_iterations	,	V_6
IMX6Q_GPR12_LOS_LEVEL	,	V_63
imx6_pcie_link_up	,	F_36
tx_deemph_gen1	,	V_66
regmap_read	,	F_13
imx6_pcie_wait_for_speed_change	,	F_26
"fsl,imx6q-iomuxc-gpr"	,	L_31
retries	,	V_77
node	,	V_104
"PHY DEBUG_R0=0x%08x DEBUG_R1=0x%08x\n"	,	L_12
"msi"	,	L_13
wait_counter	,	V_7
IMX6SX_GPR5_PCIE_BTNRST_RESET	,	V_37
IMX6Q_GPR8_TX_DEEMPH_GEN2_3P5DB	,	V_67
of_node	,	V_105
PCIE_PL_PFLR	,	V_44
GFP_KERNEL	,	V_106
device	,	V_48
err_ref_clk	,	V_56
imx6_pcie_host_init	,	F_31
"pcie_bus"	,	L_25
imx6_pcie_probe	,	F_41
dbi_base	,	V_102
usleep_range	,	F_9
"unable to enable pcie_axi clock\n"	,	L_1
GPIOF_OUT_INIT_LOW	,	V_112
imx6_add_pcie_port	,	F_37
pcie_port	,	V_3
"Link up, Gen%i\n"	,	L_11
device_node	,	V_103
pcie_inbound_axi	,	V_50
of_property_read_u32	,	F_54
hook_fault_code	,	F_44
IMX6QP	,	V_38
arg	,	V_82
IMX6Q_GPR8_TX_SWING_FULL	,	V_71
"mx6-pcie-msi"	,	L_15
devm_ioremap_resource	,	F_46
"pcie_inbound_axi"	,	L_29
IMX6Q_GPR1_PCIE_SW_RST	,	V_40
iomuxc_gpr	,	V_33
irq	,	V_81
PHY_RX_OVRD_IN_LO_RX_DATA_EN	,	V_24
regs	,	V_28
regmap_update_bits	,	F_12
syscon_regmap_lookup_by_compatible	,	F_53
"fsl,tx-deemph-gen1"	,	L_33
dw_pcie_readl_rc	,	F_2
imx6_pcie_init_phy	,	F_22
PCI_EXP_TYPE_ROOT_PORT	,	V_62
gpio_active_high	,	V_58
of_property_read_bool	,	F_50
pcie	,	V_54
dw_pcie_setup_rc	,	F_33
"pcie_incbound_axi clock missing or invalid\n"	,	L_30
platform_device	,	V_92
imx6_pcie_msi_handler	,	F_27
"Speed change timeout\n"	,	L_7
"unable to find iomuxc registers\n"	,	L_32
dev_dbg	,	F_25
imx6_pcie_driver	,	V_113
"pcie"	,	L_27
devm_gpio_request_one	,	F_51
imx6_pcie_shutdown	,	F_56
pcie_phy_wait_ack	,	F_4
"PCIe reset"	,	L_21
gpr1	,	V_29
variant	,	V_31
imx6_pcie_deassert_core_reset	,	F_17
ret	,	V_12
dw_pcie_writel_rc	,	F_5
pcie_phy_read	,	F_6
"fsl,tx-swing-full"	,	L_36
ETIMEDOUT	,	V_10
reset_gpio	,	V_57
IMX6SX_GPR12_PCIE_RX_EQ_MASK	,	V_59
ops	,	V_99
"fsl,tx-swing-low"	,	L_37
link_gen	,	V_87
IMX6Q_GPR1_PCIE_TEST_PD	,	V_47
platform_get_resource	,	F_45
err_reset_phy	,	V_86
err_pcie	,	V_55
PCIE_LINK_WIDTH_SPEED_CONTROL	,	V_78
"DEBUG_R0: 0x%08x, DEBUG_R1: 0x%08x\n"	,	L_6
dw_pcie_msi_init	,	F_35
dev_err	,	F_16
"fsl,tx-deemph-gen2-3p5db"	,	L_34
imx6_pcie_establish_link	,	F_29
PCIE_PHY_DEBUG_R1_XMLH_LINK_UP	,	V_91
devm_clk_get	,	F_52
pcie_bus	,	V_52
"unable to enable pcie clock\n"	,	L_4
dw_pcie_wait_for_link	,	F_24
clk_disable_unprepare	,	F_21
gpio_set_value_cansleep	,	F_19
PCIE_PHY_STAT_ACK_LOC	,	V_9
imx6_pcie_enable_ref_clk	,	F_14
"unable to enable pcie ref clock\n"	,	L_5
IMX6Q_GPR8_TX_DEEMPH_GEN2_6DB	,	V_69
ENOMEM	,	V_107
"unable to enable pcie_phy clock\n"	,	L_2
"pcie_phy clock source missing or invalid\n"	,	L_24
dev_info	,	F_30
PCIE_PHY_CTRL_DATA_LOC	,	V_13
tmp	,	V_22
PCIE_RC_LCR_MAX_LINK_SPEEDS_MASK	,	V_84
val	,	V_5
var	,	V_19
"unable to get reset gpio\n"	,	L_22
"reset-gpio-active-high"	,	L_20
"reset-gpio"	,	L_19
PCIE_PHY_CTRL_WR_LOC	,	V_21
of_device_get_match_data	,	F_43
"pcie_phy"	,	L_23
IRQF_NO_THREAD	,	V_97
imx6_pcie_variants	,	V_108
PCIE_PHY_CTRL_CAP_ADR_LOC	,	V_15
ENODEV	,	V_95
fsr	,	V_26
CONFIG_PCI_MSI	,	V_90
PCIE_PHY_CTRL	,	V_14
imx6q_pcie_abort_handler	,	F_10
IMX6Q_GPR12_DEVICE_TYPE	,	V_61
IMX6Q_GPR8_TX_DEEMPH_GEN1	,	V_65
"fsl,tx-deemph-gen2-6db"	,	L_35
PCIE_PHY_STAT	,	V_8
root_bus_nr	,	V_98
err_pcie_bus	,	V_53
dw_pcie_host_init	,	F_40
"unable to enable pcie_bus clock\n"	,	L_3
phy_ctl	,	V_17
imx6_pcie_init	,	F_58
clk_prepare_enable	,	F_15
platform_get_irq_byname	,	F_38
IMX6SX_GPR12_PCIE_RX_EQ_2	,	V_60
platform_driver_probe	,	F_59
gpr12	,	V_30
EINVAL	,	V_80
GPIOF_OUT_INIT_HIGH	,	V_111
"failed to initialize host\n"	,	L_17
__init	,	T_3
udelay	,	F_3
IMX6SX_GPR12_PCIE_TEST_POWERDOWN	,	V_35
PHY_RX_OVRD_IN_LO	,	V_23
"failed to get MSI irq\n"	,	L_14
IOMUXC_GPR1	,	V_39
tx_deemph_gen2_3p5db	,	V_68
PCIE_RC_LCR	,	V_83
imx6_pcie_host_ops	,	V_100
data	,	V_16
"Failed to bring link up!\n"	,	L_10
IS_ENABLED	,	F_34
pdev	,	V_93
to_imx6_pcie	,	F_32
msi_irq	,	V_94
u32	,	T_1
pcie_phy_write	,	F_7
IOMUXC_GPR8	,	V_64
"failed to request MSI irq\n"	,	L_16
"pcie clock source missing or invalid\n"	,	L_28
IOMUXC_GPR5	,	V_36
pcie_phy_poll_ack	,	F_1
resource	,	V_101
pt_regs	,	V_27
IMX6Q	,	V_41
imx6_pcie_assert_core_reset	,	F_11
PTR_ERR	,	F_48
PCIE_RC_LCSR	,	V_89
of_get_named_gpio	,	F_49
IOMUXC_GPR12	,	V_34
tx_deemph_gen2_6db	,	V_70
"Link never came up\n"	,	L_8
platform_set_drvdata	,	F_55
devm_kzalloc	,	F_42
tx_swing_low	,	V_74
platform_get_drvdata	,	F_57
"fsl,max-link-speed"	,	L_38
"Link: Gen2 disabled\n"	,	L_9
SIGBUS	,	V_109
PHY_RX_OVRD_IN_LO_RX_PLL_EN	,	V_25
IRQF_SHARED	,	V_96
addr	,	V_11
PORT_LOGIC_SPEED_CHANGE	,	V_79
IORESOURCE_MEM	,	V_110
pcie_phy	,	V_51
PCIE_RC_LCR_MAX_LINK_SPEEDS_GEN1	,	V_85
irqreturn_t	,	T_2
PCIE_RC_LCR_MAX_LINK_SPEEDS_GEN2	,	V_88
PCIE_PL_PFLR_LINK_STATE_MASK	,	V_45
IMX6Q_GPR8_TX_SWING_LOW	,	V_73
PCIE_PHY_DEBUG_R1	,	V_76
PCIE_PHY_DEBUG_R0	,	V_75
"imprecise external abort"	,	L_18
imx6_pcie	,	V_1
devm_request_irq	,	F_39
IS_ERR	,	F_47
