#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 11 11:14:28 2020
# Process ID: 1392
# Current directory: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14432 D:\Vivado\Laboratorios\final_project\DSEDFinalProject\dsed_audio\dsed_audio.xpr
# Log file: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/vivado.log
# Journal file: D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio\vivado.jou
#-----------------------------------------------------------
start_guiopen_project D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.xpr
uupdate_compile_order -fileset sources_1launch_simulation
source fir_filter_3_tb.tcl
run 1 s
relaunch_sim
run 2.6 us
run 2.6 ms
close_sim
launch_simulation
source fir_filter_3_tb.tcl
restart
run 2.6 ms
run 2.6 ms
run 2.6 ms
relaunch_sim
run 2.6 ms
run 2.6 ms
run 2.6 ms
run 2.6 ms
run 2.6 s
relaunch_sim
run 2.6 ms
close_sim
set_property top fir_filter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source fir_filter_tb.tcl
restart
run 100 us
restart
run 18 us
close_sim
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_0 -dir d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip
set_property -dict [list CONFIG.Use_Byte_Write_Enable {false} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {524288} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.ip_user_files -ipstatic_source_dir D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.cache/compile_simlib/modelsim} {questa=D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.cache/compile_simlib/questa} {riviera=D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/ram_tb.vhd w ]
add_files -fileset sim_1 D:/Vivado/Laboratorios/final_project/DSEDFinalProject/dsed_audio/dsed_audio.srcs/sim_1/new/ram_tb.vhd
update_compile_order -fileset sim_1
set_property top ram_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source ram_tb.tcl
restart
run 12 us
restart
run 1700 ns
relaunch_sim
restart
run 1700 ns
relaunch_sim
restart
run 1700 ns
close_sim
