scr1_top_tb_ahb
[0;34m---Test:                        scall.hex[0m
ecall
[0;32mTest passed[0m

#--------------------------------------
# Summary: 1/1 tests passed
#--------------------------------------

- /hdd/homework/comp-arch/scr1/src/tb/scr1_top_tb_runtests.sv:181: Verilog $finish
