`timescale 1ns / 1ps

module blink_tb;

  // Inputs
  reg clk;

  // Outputs
  wire led;

  // Instantiate the module under test
  blink uut (
    .clk(clk),
    .led(led)
  );

  // Clock generation
  reg clk_period = 10; // Clock period in simulation time units
  always #((clk_period)/2) clk = ~clk;

  // Initial block to start the simulation
  initial begin
    $dumpfile("tb_blink.vcd");
    $dumpvars(0, tb_blink);

    // Run simulation for a certain time
    #1000; // Adjust the simulation time as needed

    $finish; // End simulation
  end

endmodule

