<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: ADC group regular - Trigger source</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">ADC group regular - Trigger source</div>  </div>
<div class="ingroups"><a class="el" href="group__ADC__LL__Exported__Constants.html">ADC Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">LL_ADC_REG_TRIG_SOFTWARE</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga3f60bb8af5f9c47678e785e3a2a96f2c">LL_ADC_REG_TRIG_EXT_TIM1_CH3</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga338ecdbaff3e144bf9f92b3323198ef1">LL_ADC_REG_TRIG_EXT_TIM1_CH1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#gac78425449f98de2bd378cbb4055328d4">LL_ADC_REG_TRIG_EXT_TIM1_CH2</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga0cd96b28f1f907767c2f6409905fb158">LL_ADC_REG_TRIG_EXT_TIM2_CH2</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga514aa3dcb9eebf7b6762d1fdcafc7c57">LL_ADC_REG_TRIG_EXT_TIM3_TRGO</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga441f7667ba7d76593058b101006148d9">LL_ADC_REG_TRIG_EXT_TIM4_CH4</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga67c34cd6a13e26b44f01937abad442a6">LL_ADC_REG_TRIG_EXT_EXTI_LINE11</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga67c34cd6a13e26b44f01937abad442a6"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_TRIG_EXT_EXTI_LINE11" ref="ga67c34cd6a13e26b44f01937abad442a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga67c34cd6a13e26b44f01937abad442a6">LL_ADC_REG_TRIG_EXT_EXTI_LINE11</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular conversion trigger from external IP: external interrupt line 11. Trigger edge set to rising edge (default setting). </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00542">542</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga338ecdbaff3e144bf9f92b3323198ef1"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_TRIG_EXT_TIM1_CH1" ref="ga338ecdbaff3e144bf9f92b3323198ef1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga338ecdbaff3e144bf9f92b3323198ef1">LL_ADC_REG_TRIG_EXT_TIM1_CH1</a>&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular conversion trigger from external IP: TIM1 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00537">537</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac78425449f98de2bd378cbb4055328d4"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_TRIG_EXT_TIM1_CH2" ref="gac78425449f98de2bd378cbb4055328d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#gac78425449f98de2bd378cbb4055328d4">LL_ADC_REG_TRIG_EXT_TIM1_CH2</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular conversion trigger from external IP: TIM1 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00538">538</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f60bb8af5f9c47678e785e3a2a96f2c"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_TRIG_EXT_TIM1_CH3" ref="ga3f60bb8af5f9c47678e785e3a2a96f2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga3f60bb8af5f9c47678e785e3a2a96f2c">LL_ADC_REG_TRIG_EXT_TIM1_CH3</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular conversion trigger from external IP: TIM1 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00535">535</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cd96b28f1f907767c2f6409905fb158"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_TRIG_EXT_TIM2_CH2" ref="ga0cd96b28f1f907767c2f6409905fb158" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga0cd96b28f1f907767c2f6409905fb158">LL_ADC_REG_TRIG_EXT_TIM2_CH2</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular conversion trigger from external IP: TIM2 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00539">539</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga514aa3dcb9eebf7b6762d1fdcafc7c57"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_TRIG_EXT_TIM3_TRGO" ref="ga514aa3dcb9eebf7b6762d1fdcafc7c57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga514aa3dcb9eebf7b6762d1fdcafc7c57">LL_ADC_REG_TRIG_EXT_TIM3_TRGO</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular conversion trigger from external IP: TIM3 TRGO. Trigger edge set to rising edge (default setting). </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00540">540</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga441f7667ba7d76593058b101006148d9"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_TRIG_EXT_TIM4_CH4" ref="ga441f7667ba7d76593058b101006148d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga441f7667ba7d76593058b101006148d9">LL_ADC_REG_TRIG_EXT_TIM4_CH4</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular conversion trigger from external IP: TIM4 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00541">541</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90a8a5a2d996f1cbff6c5bddf2b3a3b1"></a><!-- doxytag: member="stm32f1xx_ll_adc.h::LL_ADC_REG_TRIG_SOFTWARE" ref="ga90a8a5a2d996f1cbff6c5bddf2b3a3b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__ADC__LL__EC__REG__TRIGGER__SOURCE.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">LL_ADC_REG_TRIG_SOFTWARE</a>&#160;&#160;&#160;(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC group regular conversion trigger internal: SW start. </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l00534">534</a> of file <a class="el" href="stm32f1xx__ll__adc_8h_source.html">stm32f1xx_ll_adc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00389">LL_ADC_DeInit()</a>, <a class="el" href="stm32f1xx__ll__adc_8h_source.html#l01878">LL_ADC_REG_IsTriggerSourceSWStart()</a>, and <a class="el" href="stm32f1xx__ll__adc_8c_source.html#l00729">LL_ADC_REG_StructInit()</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:52 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
