; PROJECT126 — 8237 DMA and 8253 PIT guest-device overlay
; Fixed origin 8000h, physical page 06h (WIN2 selector 03h).
; Guest port emulation only: guest port values are never physical NeoGS I/O.
; Resident gate exports x86_dev_read8, x86_dev_write8 and x86_dev_reset.
; Register models only: DMA transfer execution and PIT clock/IRQ0 pending.

x86_dev_read8_impl:
        ld      (x86_dev_port),hl
        call    x86_dev_dma_read8
        ret     nc
        call    x86_dev_pit_read8
        ret     nc
        jp      x86_dev_board_read8

x86_dev_write8_impl:
        ld      (x86_dev_port),hl
        ld      (x86_dev_write_value),a
        ; XT system-control PB is modelled by X86IO; PB0's PIT GATE2
        ; pin is serviced here so the X86IO caller uses the normal overlay API.
        ld      hl,(x86_dev_port)
        ld      de,#0061
        or      a
        sbc     hl,de
        jr      z,.write_port61
        ld      hl,(x86_dev_port)
        ld      a,(x86_dev_write_value)
        call    x86_dev_dma_write8
        ret     nc
        ld      a,(x86_dev_write_value)
        call    x86_dev_pit_write8
        ret     nc
        ld      a,(x86_dev_write_value)
        jp      x86_dev_board_write8
.write_port61:
        ld      a,(x86_dev_write_value)
        and     1
        call    x86_dev_pit_gate2_write_impl
        or      a
        ret

x86_dev_reset_impl:
        call    x86_dev_dma_reset_impl
        call    x86_dev_dma_selftest_impl
        call    x86_dev_pit_reset_impl
        call    x86_dev_pit_selftest_impl
        call    x86_dev_board_reset_impl
        call    x86_dev_board_selftest_impl
        ld      a,#5A
        ld      hl,#06D1
        ret

; -------------------------------------------------------------------------
; XT/clone motherboard control latches used by the generic Turbo XT BIOS.
; Guest-visible software registers only; no physical NeoGS I/O is involved.
; 00A0h: NMI gate latch; 0213h: expansion-unit enable latch.
; 00C0h: legacy data-bus test latch; 03B8h/03D8h: MDA/CGA mode latches.
; Video rendering, retrace timing and actual NMI delivery remain separate.
; -------------------------------------------------------------------------
x86_dev_board_read8:
        ld      hl,(x86_dev_port)
        ld      de,#00A0
        or      a
        sbc     hl,de
        jr      z,.board_read_nmi
        ld      hl,(x86_dev_port)
        ld      de,#0213
        or      a
        sbc     hl,de
        jr      z,.board_read_expansion
        ld      hl,(x86_dev_port)
        ld      de,#00C0
        or      a
        sbc     hl,de
        jr      z,.board_read_bus
        ld      hl,(x86_dev_port)
        ld      de,#03B8
        or      a
        sbc     hl,de
        jr      z,.board_read_mda
        ld      hl,(x86_dev_port)
        ld      de,#03D8
        or      a
        sbc     hl,de
        jr      z,.board_read_cga
        scf
        ret
.board_read_nmi:
        ld      a,(x86_dev_board_nmi)
        or      a
        ret
.board_read_expansion:
        ld      a,(x86_dev_board_expansion)
        or      a
        ret
.board_read_bus:
        ld      a,(x86_dev_board_bus)
        or      a
        ret
.board_read_mda:
        ld      a,(x86_dev_board_mda)
        or      a
        ret
.board_read_cga:
        ld      a,(x86_dev_board_cga)
        or      a
        ret

x86_dev_board_write8:
        ld      (x86_dev_board_write_value),a
        ld      hl,(x86_dev_port)
        ld      de,#00A0
        or      a
        sbc     hl,de
        jr      z,.board_write_nmi
        ld      hl,(x86_dev_port)
        ld      de,#0213
        or      a
        sbc     hl,de
        jr      z,.board_write_expansion
        ld      hl,(x86_dev_port)
        ld      de,#00C0
        or      a
        sbc     hl,de
        jr      z,.board_write_bus
        ld      hl,(x86_dev_port)
        ld      de,#03B8
        or      a
        sbc     hl,de
        jr      z,.board_write_mda
        ld      hl,(x86_dev_port)
        ld      de,#03D8
        or      a
        sbc     hl,de
        jr      z,.board_write_cga
        scf
        ret
.board_write_nmi:
        ld      a,(x86_dev_board_write_value)
        ld      (x86_dev_board_nmi),a
        or      a
        ret
.board_write_expansion:
        ld      a,(x86_dev_board_write_value)
        ld      (x86_dev_board_expansion),a
        or      a
        ret
.board_write_bus:
        ld      a,(x86_dev_board_write_value)
        ld      (x86_dev_board_bus),a
        or      a
        ret
.board_write_mda:
        ld      a,(x86_dev_board_write_value)
        ld      (x86_dev_board_mda),a
        or      a
        ret
.board_write_cga:
        ld      a,(x86_dev_board_write_value)
        ld      (x86_dev_board_cga),a
        or      a
        ret

x86_dev_board_reset_impl:
        xor     a
        ld      (x86_dev_board_nmi),a
        ld      (x86_dev_board_expansion),a
        ld      (x86_dev_board_bus),a
        ld      (x86_dev_board_mda),a
        ld      (x86_dev_board_cga),a
        ld      (x86_dev_board_write_value),a
        ret

x86_dev_board_selftest_impl:
        ld      hl,#00A0
        ld      (x86_dev_port),hl
        ld      a,#80
        call    x86_dev_board_write8
        jp      c,.board_selftest_fail
        call    x86_dev_board_read8
        cp      #80
        jp      nz,.board_selftest_fail
        ld      hl,#0213
        ld      (x86_dev_port),hl
        ld      a,1
        call    x86_dev_board_write8
        jp      c,.board_selftest_fail
        call    x86_dev_board_read8
        cp      1
        jp      nz,.board_selftest_fail
        ; Legacy data-bus test latch (00C0h) must round-trip independently.
        ld      hl,#00C0
        ld      (x86_dev_port),hl
        ld      a,#5A
        call    x86_dev_board_write8
        jp      c,.board_selftest_fail
        call    x86_dev_board_read8
        cp      #5A
        jp      nz,.board_selftest_fail
        ld      hl,#03B8
        ld      (x86_dev_port),hl
        ld      a,#29
        call    x86_dev_board_write8
        jp      c,.board_selftest_fail
        call    x86_dev_board_read8
        cp      #29
        jp      nz,.board_selftest_fail
        ld      hl,#03D8
        ld      (x86_dev_port),hl
        ld      a,#0A
        call    x86_dev_board_write8
        jp      c,.board_selftest_fail
        call    x86_dev_board_read8
        cp      #0A
        jp      nz,.board_selftest_fail
        ld      hl,x86_dev_board_selftest_pass
        jr      .board_selftest_restore
.board_selftest_fail:
        ld      hl,x86_dev_board_selftest_fail
.board_selftest_restore:
        push    hl
        call    x86_dev_board_reset_impl
        pop     hl
        jp      p126_ngs_ipc_log

; 8253 PIT programming/readback slice (ports 0040h..0043h).
; Counters are static register latches in this phase: no clock decrement,
; output pin, speaker waveform or IRQ0 generation is claimed.
; -------------------------------------------------------------------------
x86_dev_pit_decode:
        ld      hl,(x86_dev_port)
        ld      de,#0040
        or      a
        sbc     hl,de
        ld      a,h
        or      a
        jr      nz,.pit_decode_bad
        ld      a,l
        cp      4
        jr      nc,.pit_decode_bad
        or      a
        ret
.pit_decode_bad:
        scf
        ret

; Cross-overlay accessor: OUT2 is returned in A, carry clear.
; Call only through p126_overlay_call while X86DEV/page06 is selected.
x86_dev_pit_out2_read_impl:
        ld      a,(x86_dev_pit_out2)
        or      a
        ret

x86_dev_pit_read8:
        call    x86_dev_pit_decode
        ret     c
        cp      3
        jp      z,.pit_read_open_bus
        ld      (x86_dev_pit_channel),a
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_access
        add     hl,de
        ld      a,(hl)
        cp      1
        jr      z,.pit_read_lsb
        cp      2
        jr      z,.pit_read_msb
        cp      3
        jr      nz,.pit_read_open_bus
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_read_ff
        add     hl,de
        ld      a,(hl)
        ld      (x86_dev_pit_byte_select),a
        jr      .pit_read_byte
.pit_read_lsb:
        xor     a
        ld      (x86_dev_pit_byte_select),a
        jr      .pit_read_byte
.pit_read_msb:
        ld      a,1
        ld      (x86_dev_pit_byte_select),a
.pit_read_byte:
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_latch_valid
        add     hl,de
        ld      a,(hl)
        or      a
        jr      z,.pit_read_reload
        ld      hl,x86_dev_pit_latch
        jr      .pit_read_base
.pit_read_reload:
        ld      hl,x86_dev_pit_reload
.pit_read_base:
        ld      a,(x86_dev_pit_channel)
        add     a,a
        ld      e,a
        ld      a,(x86_dev_pit_byte_select)
        add     a,e
        ld      e,a
        ld      d,0
        add     hl,de
        ld      a,(hl)
        ld      (x86_dev_pit_read_value),a
        ; LSB/MSB mode toggles after each byte; a complete pair releases latch.
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_access
        add     hl,de
        ld      a,(hl)
        cp      3
        jr      nz,.pit_read_clear_latch
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_read_ff
        add     hl,de
        ld      a,(hl)
        xor     1
        ld      (hl),a
        or      a
        jr      nz,.pit_read_done
.pit_read_clear_latch:
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_latch_valid
        add     hl,de
        xor     a
        ld      (hl),a
.pit_read_done:
        ld      a,(x86_dev_pit_read_value)
        or      a
        ret
.pit_read_open_bus:
        ld      a,#FF
        or      a
        ret

x86_dev_pit_write8:
        ld      (x86_dev_pit_write_value),a
        call    x86_dev_pit_decode
        ret     c
        cp      3
        jp      z,.pit_write_control
        ld      (x86_dev_pit_channel),a
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_access
        add     hl,de
        ld      a,(hl)
        cp      1
        jr      z,.pit_write_lsb
        cp      2
        jr      z,.pit_write_msb
        cp      3
        jp      nz,.pit_write_done
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_write_ff
        add     hl,de
        ld      a,(hl)
        ld      (x86_dev_pit_byte_select),a
        jr      .pit_write_byte
.pit_write_lsb:
        xor     a
        ld      (x86_dev_pit_byte_select),a
        jr      .pit_write_byte
.pit_write_msb:
        ld      a,1
        ld      (x86_dev_pit_byte_select),a
.pit_write_byte:
        ld      a,(x86_dev_pit_channel)
        add     a,a
        ld      e,a
        ld      a,(x86_dev_pit_byte_select)
        add     a,e
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_reload
        add     hl,de
        ld      a,(x86_dev_pit_write_value)
        ld      (hl),a
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_access
        add     hl,de
        ld      a,(hl)
        cp      3
        jp      nz,.pit_write_update_out
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_write_ff
        add     hl,de
        ld      a,(hl)
        xor     1
        ld      (hl),a
        ; LSB/MSB mode loads the counter only after the second byte.
        or      a
        jp      nz,.pit_write_done
.pit_write_update_out:
        ; A completed channel-2 count starts the virtual counter.
        ld      a,(x86_dev_pit_channel)
        cp      2
        jp      nz,.pit_write_done
        call    x86_dev_pit_load_channel2
        jp      .pit_write_done
.pit_write_done:
        or      a
        ret
.pit_write_control:
        ld      a,(x86_dev_pit_write_value)
        rrca
        rrca
        rrca
        rrca
        rrca
        rrca
        and     3
        cp      3
        jr      z,.pit_write_done
        ld      (x86_dev_pit_channel),a
        ; Access mode 00 is a count latch command; it does not reprogram mode.
        ld      a,(x86_dev_pit_write_value)
        rrca
        rrca
        rrca
        rrca
        and     3
        jr      z,.pit_latch_command
        ; Store the selected channel's access mode.
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_access
        add     hl,de
        ld      a,(x86_dev_pit_write_value)
        rrca
        rrca
        rrca
        rrca
        and     3
        ld      (hl),a
        ; Normalize modes 6/7 to aliases 2/3 and store per channel.
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_mode
        add     hl,de
        ld      a,(x86_dev_pit_write_value)
        rrca
        and     7
        cp      6
        jr      c,.pit_mode_store
        sub     4
.pit_mode_store:
        ld      (hl),a
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_bcd
        add     hl,de
        ld      a,(x86_dev_pit_write_value)
        and     1
        ld      (hl),a
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_read_ff
        add     hl,de
        xor     a
        ld      (hl),a
        ld      hl,x86_dev_pit_write_ff
        add     hl,de
        ld      (hl),a
        ld      hl,x86_dev_pit_latch_valid
        add     hl,de
        ld      (hl),a
        ; PCem pit_write(): mode control sets OUT low only for mode 0.
        ld      a,(x86_dev_pit_channel)
        cp      2
        jr      nz,.pit_control_done
        xor     a
        ld      (x86_dev_pit_loaded2),a
        ld      a,(x86_dev_pit_mode+2)
        or      a
        jr      z,.pit_control_out_low
        ld      a,1
        ld      (x86_dev_pit_out2),a
        jr      .pit_control_done
.pit_control_out_low:
        xor     a
        ld      (x86_dev_pit_out2),a
.pit_control_done:
        or      a
        ret
.pit_latch_command:
        ; Copy the selected 16-bit reload value into its read latch.
        ld      a,(x86_dev_pit_channel)
        add     a,a
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_reload
        add     hl,de
        push    hl
        ld      hl,x86_dev_pit_latch
        add     hl,de
        ex      de,hl
        pop     hl
        ld      bc,2
        ldir
        ld      a,(x86_dev_pit_channel)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_pit_latch_valid
        add     hl,de
        ld      a,1
        ld      (hl),a
        or      a
        ret

x86_dev_pit_reset_impl:
        xor     a
        ld      hl,x86_dev_pit_reload
        ld      de,x86_dev_pit_reload+1
        ld      bc,5
        ld      (hl),a
        ldir
        ld      hl,x86_dev_pit_latch
        ld      de,x86_dev_pit_latch+1
        ld      bc,5
        ld      (hl),a
        ldir
        ld      hl,x86_dev_pit_access
        ld      de,x86_dev_pit_access+1
        ld      bc,2
        ld      a,3
        ld      (hl),a
        ldir
        xor     a
        ld      hl,x86_dev_pit_mode
        ld      de,x86_dev_pit_mode+1
        ld      bc,2
        ld      (hl),a
        ldir
        ld      hl,x86_dev_pit_bcd
        ld      de,x86_dev_pit_bcd+1
        ld      bc,2
        ld      (hl),a
        ldir
        ld      hl,x86_dev_pit_read_ff
        ld      de,x86_dev_pit_read_ff+1
        ld      bc,2
        ld      (hl),a
        ldir
        ld      hl,x86_dev_pit_write_ff
        ld      de,x86_dev_pit_write_ff+1
        ld      bc,2
        ld      (hl),a
        ldir
        ld      hl,x86_dev_pit_latch_valid
        ld      de,x86_dev_pit_latch_valid+1
        ld      bc,2
        ld      (hl),a
        ldir
        ld      (x86_dev_pit_channel),a
        ld      (x86_dev_pit_byte_select),a
        ld      (x86_dev_pit_read_value),a
        ld      (x86_dev_pit_write_value),a
        ld      (x86_dev_pit_out2),a
        ld      (x86_dev_pit_gate2),a
        ld      (x86_dev_pit_loaded2),a
        ld      (x86_dev_pit_cpu_cycle_remainder),a
        ld      (x86_dev_pit_tick_count),a
        ld      (x86_dev_pit_tick_count+1),a
        ld      (x86_dev_pit_toggle_count),a
        ld      (x86_dev_pit_toggle_count+1),a
        ld      (x86_dev_pit_log_once),a
        ld      hl,0
        ld      (x86_dev_pit_count2),hl
        ld      (x86_dev_pit_half2),hl
        ret

; PCem pit_set_gate() edge behavior for XT speaker channel 2.
; A=PB0/GATE2 level. No clock is advanced by this static pin model.
x86_dev_pit_gate2_write_impl:
        and     1
        ld      b,a
        ld      a,(x86_dev_pit_gate2)
        cp      b
        ret     z
        ld      a,b
        ld      (x86_dev_pit_gate2),a
        or      a
        jr      nz,.pit_gate_rising
        ; PCem pit_set_gate_no_timer(): falling GATE disables counting
        ; but leaves the mode-3 OUT pin at its current level.
        ret
.pit_gate_rising:
        ld      a,(x86_dev_pit_loaded2)
        or      a
        ret     z                       ; PCem disabled[]: latch gate only
        ld      a,(x86_dev_pit_mode+2)
        cp      1
        jr      z,.pit_gate_out_low
        cp      5
        jr      z,.pit_gate_out_low
        cp      2
        jr      z,.pit_gate_out_high
        cp      3
        jr      z,.pit_gate_out_high
        or      a
        ret
.pit_gate_out_low:
        xor     a
        ld      (x86_dev_pit_out2),a
        or      a
        ret
.pit_gate_out_high:
        ld      a,1
        ld      (x86_dev_pit_out2),a
        ld      a,(x86_dev_pit_mode+2)
        cp      3
        jr      nz,.pit_gate_reload_done
        call    x86_dev_pit_mode3_load_phase
.pit_gate_reload_done:
        or      a
        ret


; Guest-clock service: B=8086 cycles elapsed. The initial 4.772728 MHz
; profile has exactly four CPU clocks per 8253 input clock.
; Minimal 8086 cycle accounting for the BIOS PIT polling path.
; B receives the estimated guest cycles and advances the 8253 timebase.
x86_dev_charge_guest_instruction_impl:
        push    bc
        push    hl
        ld      b,4
        ld      a,(x86_exec_opcode)
        cp      #E4
        jr      z,.charge_in_imm8
        cp      #EC
        jr      z,.charge_in_dx
        cp      #E6
        jr      z,.charge_out_imm8
        cp      #EE
        jr      z,.charge_out_dx
        cp      #A8
        jr      z,.charge_test_imm8
        cp      #E0
        jr      z,.charge_loop_cond
        cp      #E1
        jr      z,.charge_loop_cond
        cp      #E2
        jr      z,.charge_loop_cond
        cp      #E3
        jr      z,.charge_jcxz
        jr      .charge_done
.charge_in_imm8:
.charge_out_imm8:
        ld      b,10
        jr      .charge_done
.charge_in_dx:
.charge_out_dx:
        ld      b,8
        jr      .charge_done
.charge_test_imm8:
        ld      b,4
        jr      .charge_done
.charge_loop_cond:
        ld      hl,(x86_reg_cx)
        dec     hl
        ld      a,h
        or      l
        jr      z,.charge_branch_not_taken
        ld      a,(x86_exec_opcode)
        cp      #E0
        jr      z,.charge_loopnz
        cp      #E1
        jr      z,.charge_loopz
        jr      .charge_branch_taken
.charge_loopnz:
        ld      hl,(x86_reg_flags)
        bit     6,l
        jr      nz,.charge_branch_not_taken
        jr      .charge_branch_taken
.charge_loopz:
        ld      hl,(x86_reg_flags)
        bit     6,l
        jr      z,.charge_branch_not_taken
.charge_branch_taken:
        ld      b,17
        jr      .charge_done
.charge_branch_not_taken:
        ld      b,5
        jr      .charge_done
.charge_jcxz:
        ld      hl,(x86_reg_cx)
        ld      a,h
        or      l
        jr      z,.charge_jcxz_taken
        ld      b,6
        jr      .charge_done
.charge_jcxz_taken:
        ld      b,18
.charge_done:
        call    x86_dev_pit_advance_cycles
        pop     hl
        pop     bc
        ret

x86_dev_pit_advance_cycles:
        ld      a,(x86_dev_pit_cpu_cycle_remainder)
        add     a,b
        ld      b,a
        and     3
        ld      (x86_dev_pit_cpu_cycle_remainder),a
        srl     b
        srl     b
        ret     z
.pit_advance_tick_loop:
        push    bc
        call    x86_dev_pit_tick_channel2
        call    x86_dev_pit_maybe_log_after_tick
        pop     bc
        djnz    .pit_advance_tick_loop
        ret

; Emit one PIT snapshot after 32 guest PIT clocks have elapsed with
; channel 2 loaded and GATE2 high. This runs inside the active X86DEV
; overlay, after the tick update, and is deliberately one-shot.
x86_dev_pit_maybe_log_after_tick:
        push    af
        push    bc
        push    de
        push    hl
        ld      a,(x86_dev_pit_log_once)
        or      a
        jr      nz,.pit_sample_done
        ld      a,(x86_dev_pit_loaded2)
        or      a
        jr      z,.pit_sample_done
        ld      a,(x86_dev_pit_gate2)
        or      a
        jr      z,.pit_sample_done
        ld      hl,(x86_dev_pit_tick_count)
        ld      de,32
        or      a
        sbc     hl,de
        jr      c,.pit_sample_done
        ld      a,1
        ld      (x86_dev_pit_log_once),a
        call    x86_dev_pit_log_state_impl
.pit_sample_done:
        pop     hl
        pop     de
        pop     bc
        pop     af
        ret

; Channel 2 mode 3 square-wave timing plus mode 0 terminal count.
; Other PIT modes/channels remain explicitly outside this timing slice.
x86_dev_pit_tick_channel2:
        ld      hl,(x86_dev_pit_tick_count)
        inc     hl
        ld      (x86_dev_pit_tick_count),hl
        ld      a,(x86_dev_pit_loaded2)
        or      a
        ret     z
        ld      a,(x86_dev_pit_gate2)
        or      a
        ret     z
        ld      a,(x86_dev_pit_mode+2)
        cp      3
        jr      z,.pit_tick_mode3
        cp      0
        ret     nz
        ld      hl,(x86_dev_pit_count2)
        ld      a,h
        or      l
        ret     z
        dec     hl
        ld      (x86_dev_pit_count2),hl
        ld      a,h
        or      l
        ret     nz
        ld      a,1
        ld      (x86_dev_pit_out2),a
        ret
.pit_tick_mode3:
        ld      hl,(x86_dev_pit_count2)
        ld      a,h
        or      l
        jr      nz,.pit_tick_mode3_dec
        ld      hl,(x86_dev_pit_half2)
        ld      (x86_dev_pit_count2),hl
.pit_tick_mode3_dec:
        dec     hl
        ld      (x86_dev_pit_count2),hl
        ld      a,h
        or      l
        ret     nz
        ld      a,(x86_dev_pit_out2)
        xor     1
        ld      (x86_dev_pit_out2),a
        ld      hl,(x86_dev_pit_toggle_count)
        inc     hl
        ld      (x86_dev_pit_toggle_count),hl
        call    x86_dev_pit_mode3_load_phase
        ret

; PCem pit_over(): OUT-high phase is floor(N/2); OUT-low phase
; is ceil(N/2). This distinction matters for odd divisors (e.g. 02F9h).
x86_dev_pit_mode3_load_phase:
        ld      hl,(x86_dev_pit_half2)
        ld      a,(x86_dev_pit_out2)
        or      a
        jr      nz,.pit_mode3_phase_store
        ld      a,(x86_dev_pit_reload+4)
        and     1
        jr      z,.pit_mode3_phase_store
        inc     hl
.pit_mode3_phase_store:
        ld      (x86_dev_pit_count2),hl
        ret

; Convert the programmed channel-2 reload to a half-period and start OUT2.
x86_dev_pit_load_channel2:
        ld      a,1
        ld      (x86_dev_pit_loaded2),a
        ld      hl,(x86_dev_pit_reload+4)
        ld      a,h
        or      l
        jr      nz,.pit_load_count_nonzero
        ld      hl,#8000
        jr      .pit_load_half_ready
.pit_load_count_nonzero:
        srl     h
        rr      l
        ld      a,h
        or      l
        jr      nz,.pit_load_half_ready
        ld      hl,1
.pit_load_half_ready:
        ld      (x86_dev_pit_half2),hl
        ld      a,(x86_dev_pit_mode+2)
        cp      3
        jr      z,.pit_load_mode3
        cp      0
        jr      z,.pit_load_mode0
        ret
.pit_load_mode3:
        ld      a,1
        ld      (x86_dev_pit_out2),a
        call    x86_dev_pit_mode3_load_phase
        ret
.pit_load_mode0:
        xor     a
        ld      (x86_dev_pit_out2),a
        ld      hl,(x86_dev_pit_reload+4)
        ld      a,h
        or      l
        jr      nz,.pit_load_mode0_store
        ld      hl,0
.pit_load_mode0_store:
        ld      (x86_dev_pit_count2),hl
        ret

; Reset-time regression for channel 0 LSB/MSB, latch/readback and channel 1 LSB.
x86_dev_pit_selftest_impl:
        call    x86_dev_pit_reset_impl
        ld      hl,#0043
        ld      (x86_dev_port),hl
        ld      a,#36
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      hl,#0040
        ld      (x86_dev_port),hl
        ld      a,#34
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,#12
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,(x86_dev_pit_reload)
        cp      #34
        jp      nz,.pit_selftest_fail
        ld      a,(x86_dev_pit_reload+1)
        cp      #12
        jp      nz,.pit_selftest_fail
        call    x86_dev_pit_read8
        cp      #34
        jp      nz,.pit_selftest_fail
        call    x86_dev_pit_read8
        cp      #12
        jp      nz,.pit_selftest_fail
        ; Latch command 00h snapshots the count without changing access mode.
        ld      hl,#0043
        ld      (x86_dev_port),hl
        xor     a
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      hl,#0040
        ld      (x86_dev_port),hl
        call    x86_dev_pit_read8
        cp      #34
        jp      nz,.pit_selftest_fail
        call    x86_dev_pit_read8
        cp      #12
        jp      nz,.pit_selftest_fail
        ; Channel 1 LSB-only mode.
        ld      hl,#0043
        ld      (x86_dev_port),hl
        ld      a,#50
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      hl,#0041
        ld      (x86_dev_port),hl
        ld      a,#AB
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,(x86_dev_pit_reload+2)
        cp      #AB
        jp      nz,.pit_selftest_fail
        call    x86_dev_pit_read8
        cp      #AB
        jp      nz,.pit_selftest_fail
        ; PCem channel-2 mode 3: control word sets OUT high; count load
        ; preserves the high state after both LSB and MSB have arrived.
        ld      hl,#0043
        ld      (x86_dev_port),hl
        ld      a,#B6
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,(x86_dev_pit_out2)
        cp      1
        jp      nz,.pit_selftest_fail
        ld      hl,#0042
        ld      (x86_dev_port),hl
        ld      a,#34
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,(x86_dev_pit_out2)
        cp      1
        jp      nz,.pit_selftest_fail
        ld      a,#12
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,(x86_dev_pit_out2)
        cp      1
        jp      nz,.pit_selftest_fail
        ; A divisor of two verifies the 4:1 guest/PIT clock ratio and
        ; successive mode-3 OUT2 half-period transitions.
        ld      hl,#0042
        ld      (x86_dev_port),hl
        ld      a,2
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        xor     a
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,1
        call    x86_dev_pit_gate2_write_impl
        ld      b,4
        call    x86_dev_pit_advance_cycles
        ld      a,(x86_dev_pit_out2)
        or      a
        jp      nz,.pit_selftest_fail
        ld      b,4
        call    x86_dev_pit_advance_cycles
        ld      a,(x86_dev_pit_out2)
        cp      1
        jp      nz,.pit_selftest_fail
        ; Odd mode-3 divisor 5: PCem pit_over() holds OUT high for
        ; floor(5/2)=2 PIT clocks and OUT low for ceil(5/2)=3.
        ; A falling GATE must preserve the current OUT-low state.
        ld      a,5
        call    x86_dev_pit_write8
        xor     a
        call    x86_dev_pit_write8
        ld      hl,(x86_dev_pit_count2)
        ld      de,2
        or      a
        sbc     hl,de
        jp      nz,.pit_selftest_fail
        ld      b,12
        call    x86_dev_pit_advance_cycles
        ld      a,(x86_dev_pit_out2)
        or      a
        jp      nz,.pit_selftest_fail
        xor     a
        call    x86_dev_pit_gate2_write_impl
        ld      a,(x86_dev_pit_out2)
        or      a
        jp      nz,.pit_selftest_fail
        ld      a,1
        call    x86_dev_pit_gate2_write_impl
        ld      a,(x86_dev_pit_out2)
        cp      1
        jp      nz,.pit_selftest_fail
        ld      hl,(x86_dev_pit_count2)
        ld      de,2
        or      a
        sbc     hl,de
        jp      nz,.pit_selftest_fail
        ; Mode 0 control word and count load both drive OUT low.
        ld      hl,#0043
        ld      (x86_dev_port),hl
        ld      a,#B0
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,(x86_dev_pit_out2)
        or      a
        jp      nz,.pit_selftest_fail
        ld      hl,#0042
        ld      (x86_dev_port),hl
        ld      a,#20
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,#00
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,(x86_dev_pit_out2)
        or      a
        jp      nz,.pit_selftest_fail
        ; PCem modes 1/5 are retriggered by a GATE rising edge and drive
        ; OUT low. Control word alone must not mark the counter loaded.
        ld      hl,#0043
        ld      (x86_dev_port),hl
        ld      a,#B2
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ld      a,(x86_dev_pit_out2)
        cp      1
        jp      nz,.pit_selftest_fail
        ld      hl,#0042
        ld      (x86_dev_port),hl
        ld      a,#10
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        xor     a
        call    x86_dev_pit_write8
        jp      c,.pit_selftest_fail
        ; Force a real low-to-high GATE edge; the previous mode-3 test
        ; leaves GATE2 high, so writing 1 again would not retrigger mode 1.
        xor     a
        call    x86_dev_pit_gate2_write_impl
        ld      a,1
        call    x86_dev_pit_gate2_write_impl
        ld      a,(x86_dev_pit_out2)
        or      a
        jp      nz,.pit_selftest_fail
        ld      hl,x86_dev_pit_selftest_pass
        jr      .pit_selftest_restore
.pit_selftest_fail:
        ld      hl,x86_dev_pit_selftest_fail
.pit_selftest_restore:
        push    hl
        call    x86_dev_pit_reset_impl
        ld      hl,0
        ld      (x86_dev_port),hl
        pop     hl
        jp      p126_ngs_ipc_log

; -------------------------------------------------------------------------
; 8237-compatible 4-channel DMA register file and page registers.
; Transfer execution is a separate device-service task: this slice models
; guest-visible address/count/mode/mask/request/status programming only.
; -------------------------------------------------------------------------
x86_dev_dma_decode:
        ld      hl,(x86_dev_port)
        ld      a,h
        or      a
        jr      nz,.dma_decode_bad
        ld      a,l
        cp      #10
        jr      c,.dma_decode_controller
        cp      #80
        jr      c,.dma_decode_bad
        cp      #84
        jr      nc,.dma_decode_bad
        sub     #80
        ld      (x86_dev_dma_page_index),a
        ld      a,1
        ld      (x86_dev_dma_page_select),a
        or      a
        ret
.dma_decode_controller:
        ld      (x86_dev_dma_port_offset),a
        xor     a
        ld      (x86_dev_dma_page_select),a
        or      a
        ret
.dma_decode_bad:
        scf
        ret

x86_dev_dma_read8:
        call    x86_dev_dma_decode
        ret     c
        ld      a,(x86_dev_dma_page_select)
        or      a
        jr      nz,.dma_read_page
        ld      a,(x86_dev_dma_port_offset)
        cp      8
        jr      z,.dma_read_status
        cp      8
        jr      nc,.dma_read_open_bus
        ; 00h..07h alternate address/count registers; one shared byte pointer.
        ld      a,(x86_dev_dma_port_offset)
        srl     a
        add     a,a
        ld      e,a
        ld      a,(x86_dev_dma_flipflop)
        add     a,e
        ld      e,a
        ld      d,0
        ld      a,(x86_dev_dma_port_offset)
        bit     0,a
        jr      nz,.dma_read_count
        ld      hl,x86_dev_dma_address
        jr      .dma_read_channel
.dma_read_count:
        ld      hl,x86_dev_dma_count
.dma_read_channel:
        add     hl,de
        ld      a,(hl)
        ; The flip-flop helper uses A as scratch. Preserve the byte read
        ; from the guest register so IN returns the actual low/high byte.
        push    af
        call    x86_dev_dma_toggle_flipflop
        pop     af
        or      a
        ret
.dma_read_status:
        ; Bits 0..3 are terminal-count flags; bits 4..7 are request flags.
        ld      a,(x86_dev_dma_status)
        and     #0F
        ld      b,a
        ld      a,(x86_dev_dma_request)
        and     #0F
        rlca
        rlca
        rlca
        rlca
        or      b
        ld      b,a
        xor     a
        ld      (x86_dev_dma_status),a
        ld      a,b
        or      a
        ret
.dma_read_open_bus:
        ld      a,#FF
        or      a
        ret
.dma_read_page:
        ld      a,(x86_dev_dma_page_index)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_dma_page
        add     hl,de
        ld      a,(hl)
        or      a
        ret

x86_dev_dma_write8:
        ld      (x86_dev_dma_write_value),a
        call    x86_dev_dma_decode
        ret     c
        ld      a,(x86_dev_dma_page_select)
        or      a
        jp      nz,.dma_write_page
        ld      a,(x86_dev_dma_port_offset)
        cp      8
        jr      c,.dma_write_channel
        cp      8
        jp      z,.dma_write_command
        cp      9
        jp      z,.dma_write_request
        cp      #0A
        jp      z,.dma_write_single_mask
        cp      #0B
        jp      z,.dma_write_mode
        cp      #0C
        jp      z,.dma_write_clear_flipflop
        cp      #0D
        jp      z,.dma_write_master_clear
        cp      #0E
        jp      z,.dma_write_clear_mask
        ; 0Fh: write all four channel mask bits.
        ld      a,(x86_dev_dma_write_value)
        and     #0F
        ld      (x86_dev_dma_mask),a
        or      a
        ret
.dma_write_channel:
        ld      a,(x86_dev_dma_port_offset)
        srl     a
        add     a,a
        ld      e,a
        ld      a,(x86_dev_dma_flipflop)
        add     a,e
        ld      e,a
        ld      d,0
        ld      a,(x86_dev_dma_port_offset)
        bit     0,a
        jr      nz,.dma_write_count
        ld      hl,x86_dev_dma_address
        jr      .dma_write_channel_store
.dma_write_count:
        ld      hl,x86_dev_dma_count
.dma_write_channel_store:
        add     hl,de
        ld      a,(x86_dev_dma_write_value)
        ld      (hl),a
        call    x86_dev_dma_toggle_flipflop
        or      a
        ret
.dma_write_command:
        ld      a,(x86_dev_dma_write_value)
        ld      (x86_dev_dma_command),a
        or      a
        ret
.dma_write_request:
        ld      a,(x86_dev_dma_write_value)
        and     3
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_dma_bit_masks
        add     hl,de
        ld      a,(hl)
        ld      b,a
        ld      a,(x86_dev_dma_write_value)
        bit     2,a
        jr      z,.dma_request_clear
        ld      a,(x86_dev_dma_request)
        or      b
        ld      (x86_dev_dma_request),a
        or      a
        ret
.dma_request_clear:
        ld      a,b
        cpl
        ld      b,a
        ld      a,(x86_dev_dma_request)
        and     b
        ld      (x86_dev_dma_request),a
        or      a
        ret
.dma_write_single_mask:
        ld      a,(x86_dev_dma_write_value)
        and     3
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_dma_bit_masks
        add     hl,de
        ld      a,(hl)
        ld      b,a
        ld      a,(x86_dev_dma_write_value)
        bit     2,a
        jr      z,.dma_unmask_channel
        ld      a,(x86_dev_dma_mask)
        or      b
        ld      (x86_dev_dma_mask),a
        or      a
        ret
.dma_unmask_channel:
        ld      a,b
        cpl
        ld      b,a
        ld      a,(x86_dev_dma_mask)
        and     b
        ld      (x86_dev_dma_mask),a
        or      a
        ret
.dma_write_mode:
        ld      a,(x86_dev_dma_write_value)
        ld      (x86_dev_dma_mode),a
        or      a
        ret
.dma_write_clear_flipflop:
        xor     a
        ld      (x86_dev_dma_flipflop),a
        or      a
        ret
.dma_write_master_clear:
        xor     a
        ld      (x86_dev_dma_command),a
        ld      (x86_dev_dma_status),a
        ld      (x86_dev_dma_request),a
        ld      (x86_dev_dma_mode),a
        ld      (x86_dev_dma_temporary),a
        ld      (x86_dev_dma_flipflop),a
        ld      a,#0F
        ld      (x86_dev_dma_mask),a
        or      a
        ret
.dma_write_clear_mask:
        xor     a
        ld      (x86_dev_dma_mask),a
        or      a
        ret
.dma_write_page:
        ld      a,(x86_dev_dma_page_index)
        ld      e,a
        ld      d,0
        ld      hl,x86_dev_dma_page
        add     hl,de
        ld      a,(x86_dev_dma_write_value)
        ld      (hl),a
        or      a
        ret

x86_dev_dma_toggle_flipflop:
        ld      a,(x86_dev_dma_flipflop)
        xor     1
        ld      (x86_dev_dma_flipflop),a
        ret

; CPU reset clears the entire guest-visible 8237 register file and page latches.
x86_dev_dma_reset_impl:
        xor     a
        ld      hl,x86_dev_dma_address
        ld      de,x86_dev_dma_address+1
        ld      bc,7
        ld      (hl),a
        ldir
        ld      hl,x86_dev_dma_count
        ld      de,x86_dev_dma_count+1
        ld      bc,7
        ld      (hl),a
        ldir
        ld      hl,x86_dev_dma_page
        ld      de,x86_dev_dma_page+1
        ld      bc,3
        ld      (hl),a
        ldir
        ld      (x86_dev_dma_command),a
        ld      (x86_dev_dma_status),a
        ld      (x86_dev_dma_request),a
        ld      (x86_dev_dma_mode),a
        ld      (x86_dev_dma_temporary),a
        ld      (x86_dev_dma_flipflop),a
        ld      (x86_dev_dma_page_select),a
        ld      (x86_dev_dma_page_index),a
        ld      (x86_dev_dma_port_offset),a
        ld      a,#0F
        ld      (x86_dev_dma_mask),a
        ret

; Register-file regression: address/count low-high flip-flop, page registers,
; single-channel mask commands and master-clear reset behavior.
x86_dev_dma_selftest_impl:
        ; Clear byte pointer, then program channel 0 address=1234h.
        ld      hl,#000C
        ld      (x86_dev_port),hl
        xor     a
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_address_write
        ld      hl,#0000
        ld      (x86_dev_port),hl
        ld      a,#34
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_address_write
        ld      a,#12
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_address_write
        ld      a,(x86_dev_dma_address)
        cp      #34
        jp      nz,.dma_selftest_fail_address_write
        ld      a,(x86_dev_dma_address+1)
        cp      #12
        jp      nz,.dma_selftest_fail_address_write
        ; Read back the same low/high sequence.
        ld      a,(x86_dev_dma_flipflop)
        or      a
        jp      nz,.dma_selftest_fail_address_read
        call    x86_dev_dma_read8
        cp      #34
        jp      nz,.dma_selftest_fail_address_read
        call    x86_dev_dma_read8
        cp      #12
        jp      nz,.dma_selftest_fail_address_read
        ; Channel 0 count=5678h.
        ld      hl,#0001
        ld      (x86_dev_port),hl
        ld      a,#78
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_count
        ld      a,#56
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_count
        ld      a,(x86_dev_dma_count)
        cp      #78
        jp      nz,.dma_selftest_fail_count
        ld      a,(x86_dev_dma_count+1)
        cp      #56
        jp      nz,.dma_selftest_fail_count
        ; DMA page register for channel 1 is port 81h.
        ld      hl,#0081
        ld      (x86_dev_port),hl
        ld      a,#A5
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_page
        call    x86_dev_dma_read8
        cp      #A5
        jp      nz,.dma_selftest_fail_page
        ; Clear all masks, mask channel 2, then unmask channel 2.
        ld      hl,#000E
        ld      (x86_dev_port),hl
        xor     a
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_mask
        ld      hl,#000A
        ld      (x86_dev_port),hl
        ld      a,#06
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_mask
        ld      a,(x86_dev_dma_mask)
        cp      4
        jp      nz,.dma_selftest_fail_mask
        ld      a,#02
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_mask
        ld      a,(x86_dev_dma_mask)
        or      a
        jp      nz,.dma_selftest_fail_mask
        ; Master clear restores mask=0Fh and byte pointer=0.
        ld      hl,#000D
        ld      (x86_dev_port),hl
        xor     a
        call    x86_dev_dma_write8
        jp      c,.dma_selftest_fail_master
        ld      a,(x86_dev_dma_mask)
        cp      #0F
        jp      nz,.dma_selftest_fail_master
        ld      a,(x86_dev_dma_flipflop)
        or      a
        jp      nz,.dma_selftest_fail_master
        ld      hl,x86_dev_dma_selftest_pass
        jr      .dma_selftest_restore
.dma_selftest_fail_address_write:
        ld      hl,x86_dev_dma_fail_address_write
        jr      .dma_selftest_restore
.dma_selftest_fail_address_read:
        ld      hl,x86_dev_dma_fail_address_read
        jr      .dma_selftest_restore
.dma_selftest_fail_count:
        ld      hl,x86_dev_dma_fail_count
        jr      .dma_selftest_restore
.dma_selftest_fail_page:
        ld      hl,x86_dev_dma_fail_page
        jr      .dma_selftest_restore
.dma_selftest_fail_mask:
        ld      hl,x86_dev_dma_fail_mask
        jr      .dma_selftest_restore
.dma_selftest_fail_master:
        ld      hl,x86_dev_dma_fail_master
.dma_selftest_restore:
        push    hl
        call    x86_dev_dma_reset_impl
        ld      hl,0
        ld      (x86_dev_port),hl
        pop     hl
        jp      p126_ngs_ipc_log

; -------------------------------------------------------------------------

x86_dev_dma_address: defs 8,0
x86_dev_dma_count: defs 8,0
x86_dev_dma_page: defs 4,0
x86_dev_dma_command: db 0
x86_dev_dma_status: db 0
x86_dev_dma_request: db 0
x86_dev_dma_mask: db #0F
x86_dev_dma_mode: db 0
x86_dev_dma_temporary: db 0
x86_dev_dma_flipflop: db 0
x86_dev_dma_page_select: db 0
x86_dev_dma_page_index: db 0
x86_dev_dma_port_offset: db 0
x86_dev_dma_write_value: db 0
x86_dev_dma_bit_masks: db #01,#02,#04,#08
x86_dev_dma_selftest_pass: db "[NGS] X86 DMA REGISTER SELFTEST PASS",13,10,0
x86_dev_pit_reload: defs 6,0
x86_dev_pit_latch: defs 6,0
x86_dev_pit_access: db 3,3,3
x86_dev_pit_mode: db 0,0,0
x86_dev_pit_bcd: db 0,0,0
x86_dev_pit_read_ff: db 0,0,0
x86_dev_pit_write_ff: db 0,0,0
x86_dev_pit_latch_valid: db 0,0,0
x86_dev_pit_channel: db 0
x86_dev_pit_byte_select: db 0
x86_dev_pit_read_value: db 0
x86_dev_pit_write_value: db 0
; Dynamic channel-2 OUT pin observed by XT port 62h bit 5.
x86_dev_pit_out2: db 0
x86_dev_pit_gate2: db 0
x86_dev_pit_loaded2: db 0
x86_dev_pit_log_once: db 0
x86_dev_pit_cpu_cycle_remainder: db 0
x86_dev_pit_count2: dw 0
x86_dev_pit_half2: dw 0
x86_dev_pit_tick_count: dw 0
x86_dev_pit_toggle_count: dw 0
x86_dev_pit_log_prefix: db "[PIT] R=",0
x86_dev_pit_log_mode: db " M=",0
x86_dev_pit_log_gate: db " G=",0
x86_dev_pit_log_out: db " O=",0
x86_dev_pit_log_count: db " C=",0
x86_dev_pit_log_half: db " H=",0
x86_dev_pit_log_ticks: db " T=",0
x86_dev_pit_log_toggles: db " X=",0
x86_dev_pit_log_remainder: db " Q=",0
x86_dev_pit_log_loaded: db " L=",0
x86_dev_pit_log_state_impl:
        push    af
        push    bc
        push    hl
        ld      hl,x86_dev_pit_log_prefix
        call    p126_ngs_resident_log
        ld      hl,(x86_dev_pit_reload+4)
        call    x86_bios_trace_emit_hex16
        ld      hl,x86_dev_pit_log_mode
        call    p126_ngs_resident_log
        ld      a,(x86_dev_pit_mode+2)
        call    x86_bios_trace_emit_hex8
        ld      hl,x86_dev_pit_log_gate
        call    p126_ngs_resident_log
        ld      a,(x86_dev_pit_gate2)
        call    x86_bios_trace_emit_hex8
        ld      hl,x86_dev_pit_log_out
        call    p126_ngs_resident_log
        ld      a,(x86_dev_pit_out2)
        call    x86_bios_trace_emit_hex8
        ld      hl,x86_dev_pit_log_count
        call    p126_ngs_resident_log
        ld      hl,(x86_dev_pit_count2)
        call    x86_bios_trace_emit_hex16
        ld      hl,x86_dev_pit_log_half
        call    p126_ngs_resident_log
        ld      hl,(x86_dev_pit_half2)
        call    x86_bios_trace_emit_hex16
        ld      hl,x86_dev_pit_log_ticks
        call    p126_ngs_resident_log
        ld      hl,(x86_dev_pit_tick_count)
        call    x86_bios_trace_emit_hex16
        ld      hl,x86_dev_pit_log_toggles
        call    p126_ngs_resident_log
        ld      hl,(x86_dev_pit_toggle_count)
        call    x86_bios_trace_emit_hex16
        ld      hl,x86_dev_pit_log_remainder
        call    p126_ngs_resident_log
        ld      a,(x86_dev_pit_cpu_cycle_remainder)
        call    x86_bios_trace_emit_hex8
        ld      hl,x86_dev_pit_log_loaded
        call    p126_ngs_resident_log
        ld      a,(x86_dev_pit_loaded2)
        call    x86_bios_trace_emit_hex8
        ld      a,13
        call    x86_bios_trace_emit_char
        ld      a,10
        call    x86_bios_trace_emit_char
        pop     hl
        pop     bc
        pop     af
        ret

x86_dev_pit_selftest_pass: db "[NGS] X86 PIT REGISTER SELFTEST PASS",13,10,0
x86_dev_pit_selftest_fail: db "[NGS] X86 PIT REGISTER SELFTEST FAIL",13,10,0
x86_dev_dma_selftest_fail: db "[NGS] X86 DMA REGISTER SELFTEST FAIL",13,10,0
x86_dev_dma_fail_address_write: db "[NGS] X86 DMA FAIL: ADDRESS WRITE",13,10,0
x86_dev_dma_fail_address_read: db "[NGS] X86 DMA FAIL: ADDRESS READ/FLIPFLOP",13,10,0
x86_dev_dma_fail_count: db "[NGS] X86 DMA FAIL: COUNT",13,10,0
x86_dev_dma_fail_page: db "[NGS] X86 DMA FAIL: PAGE REGISTER",13,10,0
x86_dev_dma_fail_mask: db "[NGS] X86 DMA FAIL: MASK",13,10,0
x86_dev_dma_fail_master: db "[NGS] X86 DMA FAIL: MASTER CLEAR",13,10,0


x86_dev_port: dw 0
x86_dev_write_value: db 0
x86_dev_board_write_value: db 0
x86_dev_board_nmi: db 0
x86_dev_board_expansion: db 0
x86_dev_board_bus: db 0
x86_dev_board_mda: db 0
x86_dev_board_cga: db 0
x86_dev_board_selftest_pass: db "[NGS] X86 BOARD LATCH SELFTEST PASS",13,10,0
x86_dev_board_selftest_fail: db "[NGS] X86 BOARD LATCH SELFTEST FAIL",13,10,0
