{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 21:17:20 2011 " "Info: Processing started: Wed Apr 27 21:17:20 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q01 -c q01 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off q01 -c q01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/mc613/lib_mc613_grupo1.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /documentos/mc613/lib_mc613_grupo1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib_mc613_grupo1 " "Info: Found design unit 1: lib_mc613_grupo1" {  } { { "../../lib_mc613_grupo1.vhd" "" { Text "F:/Documentos/MC613/lib_mc613_grupo1.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q01.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file q01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q01-Behavior " "Info: Found design unit 1: q01-Behavior" {  } { { "q01.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q01/q01.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 q01 " "Info: Found entity 1: q01" {  } { { "q01.vhd" "" { Text "F:/Documentos/MC613/Lab06/Q01/q01.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "q01 " "Info: Elaborating entity \"q01\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/documentos/mc613/ffd.vhd 2 1 " "Warning: Using design file /documentos/mc613/ffd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-Behavior " "Info: Found design unit 1: ffd-Behavior" {  } { { "ffd.vhd" "" { Text "f:/documentos/mc613/ffd.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Info: Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "f:/documentos/mc613/ffd.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:componente0 " "Info: Elaborating entity \"ffd\" for hierarchy \"ffd:componente0\"" {  } { { "q01.vhd" "componente0" { Text "F:/Documentos/MC613/Lab06/Q01/q01.vhd" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/documentos/mc613/ffsr.vhd 2 1 " "Warning: Using design file /documentos/mc613/ffsr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffsr-Behavior " "Info: Found design unit 1: ffsr-Behavior" {  } { { "ffsr.vhd" "" { Text "f:/documentos/mc613/ffsr.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ffsr " "Info: Found entity 1: ffsr" {  } { { "ffsr.vhd" "" { Text "f:/documentos/mc613/ffsr.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffsr ffsr:componente1 " "Info: Elaborating entity \"ffsr\" for hierarchy \"ffsr:componente1\"" {  } { { "q01.vhd" "componente1" { Text "F:/Documentos/MC613/Lab06/Q01/q01.vhd" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/documentos/mc613/ffjk_sync.vhd 2 1 " "Warning: Using design file /documentos/mc613/ffjk_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffJK_sync-Behavior " "Info: Found design unit 1: ffJK_sync-Behavior" {  } { { "ffjk_sync.vhd" "" { Text "f:/documentos/mc613/ffjk_sync.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ffJK_sync " "Info: Found entity 1: ffJK_sync" {  } { { "ffjk_sync.vhd" "" { Text "f:/documentos/mc613/ffjk_sync.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffJK_sync ffJK_sync:componente2 " "Info: Elaborating entity \"ffJK_sync\" for hierarchy \"ffJK_sync:componente2\"" {  } { { "q01.vhd" "componente2" { Text "F:/Documentos/MC613/Lab06/Q01/q01.vhd" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/documentos/mc613/fft_sync.vhd 2 1 " "Warning: Using design file /documentos/mc613/fft_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_sync-Behavior " "Info: Found design unit 1: fft_sync-Behavior" {  } { { "fft_sync.vhd" "" { Text "f:/documentos/mc613/fft_sync.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fft_sync " "Info: Found entity 1: fft_sync" {  } { { "fft_sync.vhd" "" { Text "f:/documentos/mc613/fft_sync.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_sync fft_sync:componente3 " "Info: Elaborating entity \"fft_sync\" for hierarchy \"fft_sync:componente3\"" {  } { { "q01.vhd" "componente3" { Text "F:/Documentos/MC613/Lab06/Q01/q01.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T fft_sync.vhd(14) " "Warning (10492): VHDL Process Statement warning at fft_sync.vhd(14): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fft_sync.vhd" "" { Text "f:/documentos/mc613/fft_sync.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/documentos/mc613/latchd.vhd 2 1 " "Warning: Using design file /documentos/mc613/latchd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latchD-Behavior " "Info: Found design unit 1: latchD-Behavior" {  } { { "latchd.vhd" "" { Text "f:/documentos/mc613/latchd.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latchD " "Info: Found entity 1: latchD" {  } { { "latchd.vhd" "" { Text "f:/documentos/mc613/latchd.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchD latchD:componente4 " "Info: Elaborating entity \"latchD\" for hierarchy \"latchD:componente4\"" {  } { { "q01.vhd" "componente4" { Text "F:/Documentos/MC613/Lab06/Q01/q01.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q latchd.vhd(11) " "Warning (10631): VHDL Process Statement warning at latchd.vhd(11): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "latchd.vhd" "" { Text "f:/documentos/mc613/latchd.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latchd.vhd(11) " "Info (10041): Inferred latch for \"Q\" at latchd.vhd(11)" {  } { { "latchd.vhd" "" { Text "f:/documentos/mc613/latchd.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/documentos/mc613/latchsr.vhd 2 1 " "Warning: Using design file /documentos/mc613/latchsr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latchSR-Behavior " "Info: Found design unit 1: latchSR-Behavior" {  } { { "latchsr.vhd" "" { Text "f:/documentos/mc613/latchsr.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latchSR " "Info: Found entity 1: latchSR" {  } { { "latchsr.vhd" "" { Text "f:/documentos/mc613/latchsr.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchSR latchSR:componente5 " "Info: Elaborating entity \"latchSR\" for hierarchy \"latchSR:componente5\"" {  } { { "q01.vhd" "componente5" { Text "F:/Documentos/MC613/Lab06/Q01/q01.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q latchsr.vhd(9) " "Warning (10631): VHDL Process Statement warning at latchsr.vhd(9): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "latchsr.vhd" "" { Text "f:/documentos/mc613/latchsr.vhd" 9 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latchsr.vhd(9) " "Info (10041): Inferred latch for \"Q\" at latchsr.vhd(9)" {  } { { "latchsr.vhd" "" { Text "f:/documentos/mc613/latchsr.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Info: Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 21:17:21 2011 " "Info: Processing ended: Wed Apr 27 21:17:21 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
