# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runwave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:05 on May 05,2023
# vlog -reportprogress 300 -work work ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:38:06 on May 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:06 on May 05,2023
# vlog -reportprogress 300 -work work ./arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 19:38:06 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:06 on May 05,2023
# vlog -reportprogress 300 -work work ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:38:06 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:06 on May 05,2023
# vlog -reportprogress 300 -work work ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:38:06 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:06 on May 05,2023
# vlog -reportprogress 300 -work work ./imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 19:38:06 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:07 on May 05,2023
# vlog -reportprogress 300 -work work ./dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 19:38:07 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:07 on May 05,2023
# vlog -reportprogress 300 -work work ./testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:38:07 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1fs -novopt testbench 
# Start time: 19:38:08 on May 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.reg_file
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# hexadecimal
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: casey  Hostname: DESKTOP-FJKE15N  ProcessID: 5796
#           Attempting to use alternate WLF file "./wlft30ges4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft30ges4
# binary
# binary
# binary
# binary
# Task 3 Passed
# ** Note: $stop    : ./testbench.sv(41)
#    Time: 5200 fs  Iteration: 1  Instance: /testbench
# Break in Module testbench at ./testbench.sv line 41
# 0 fs
# 5460 fs
