<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TargetInstrInfo.h source code [llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::DenseMapInfo,llvm::TargetInstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='TargetInstrInfo.h.html'>TargetInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/TargetInstrInfo.h - Instruction Info --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file describes the target machine instruction set to the code generator.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_TARGET_TARGETINSTRINFO_H">LLVM_TARGET_TARGETINSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_TARGET_TARGETINSTRINFO_H" data-ref="_M/LLVM_TARGET_TARGETINSTRINFO_H">LLVM_TARGET_TARGETINSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/DenseMapInfo.h.html">"llvm/ADT/DenseMapInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/None.h.html">"llvm/ADT/None.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="LiveRegUnits.h.html">"llvm/CodeGen/LiveRegUnits.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MachineCombinerPattern.h.html">"llvm/CodeGen/MachineCombinerPattern.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="MachineOutliner.h.html">"llvm/CodeGen/MachineOutliner.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../Support/BranchProbability.h.html">"llvm/Support/BranchProbability.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>class</b> <dfn class="type" id="llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</dfn>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" id="llvm::InstrItineraryData">InstrItineraryData</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="44">44</th><td><b>class</b> <dfn class="type" id="llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</dfn>;</td></tr>
<tr><th id="45">45</th><td><b>class</b> <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" id="llvm::MachineMemOperand">MachineMemOperand</a>;</td></tr>
<tr><th id="46">46</th><td><b>class</b> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="47">47</th><td><b>class</b> <a class="type" href="../MC/MCExpr.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo" id="llvm::MCAsmInfo">MCAsmInfo</a>;</td></tr>
<tr><th id="48">48</th><td><b>class</b> <a class="type" href="../MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" id="llvm::MCInst">MCInst</a>;</td></tr>
<tr><th id="49">49</th><td><b>struct</b> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel" id="llvm::MCSchedModel">MCSchedModel</a>;</td></tr>
<tr><th id="50">50</th><td><b>class</b> <a class="type" href="../IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" id="llvm::Module">Module</a>;</td></tr>
<tr><th id="51">51</th><td><b>class</b> <a class="type" href="ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" id="llvm::ScheduleDAG">ScheduleDAG</a>;</td></tr>
<tr><th id="52">52</th><td><b>class</b> <dfn class="type" id="llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</dfn>;</td></tr>
<tr><th id="53">53</th><td><b>class</b> <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" id="llvm::SDNode">SDNode</a>;</td></tr>
<tr><th id="54">54</th><td><b>class</b> <a class="type" href="SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" id="llvm::SelectionDAG">SelectionDAG</a>;</td></tr>
<tr><th id="55">55</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" id="llvm::RegScavenger">RegScavenger</a>;</td></tr>
<tr><th id="56">56</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="57">57</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="58">58</th><td><b>class</b> <a class="type" href="TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" id="llvm::TargetSchedModel">TargetSchedModel</a>;</td></tr>
<tr><th id="59">59</th><td><b>class</b> <a class="type" href="TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" id="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>template</b> &lt;<b>class</b> T&gt; <b>class</b> <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" id="llvm::SmallVectorImpl">SmallVectorImpl</a>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>//---------------------------------------------------------------------------</i></td></tr>
<tr><th id="64">64</th><td><i>///</i></td></tr>
<tr><th id="65">65</th><td><i>/// TargetInstrInfo - Interface to description of machine instruction set</i></td></tr>
<tr><th id="66">66</th><td><i>///</i></td></tr>
<tr><th id="67">67</th><td><b>class</b> <dfn class="type def" id="llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</dfn> : <b>public</b> <a class="type" href="../MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> {</td></tr>
<tr><th id="68">68</th><td><b>public</b>:</td></tr>
<tr><th id="69">69</th><td>  <dfn class="decl def" id="_ZN4llvm15TargetInstrInfoC1Ejjjj" title='llvm::TargetInstrInfo::TargetInstrInfo' data-ref="_ZN4llvm15TargetInstrInfoC1Ejjjj">TargetInstrInfo</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3250CFSetupOpcode" title='CFSetupOpcode' data-type='unsigned int' data-ref="3250CFSetupOpcode">CFSetupOpcode</dfn> = ~<var>0u</var>, <em>unsigned</em> <dfn class="local col1 decl" id="3251CFDestroyOpcode" title='CFDestroyOpcode' data-type='unsigned int' data-ref="3251CFDestroyOpcode">CFDestroyOpcode</dfn> = ~<var>0u</var>,</td></tr>
<tr><th id="70">70</th><td>                  <em>unsigned</em> <dfn class="local col2 decl" id="3252CatchRetOpcode" title='CatchRetOpcode' data-type='unsigned int' data-ref="3252CatchRetOpcode">CatchRetOpcode</dfn> = ~<var>0u</var>, <em>unsigned</em> <dfn class="local col3 decl" id="3253ReturnOpcode" title='ReturnOpcode' data-type='unsigned int' data-ref="3253ReturnOpcode">ReturnOpcode</dfn> = ~<var>0u</var>)</td></tr>
<tr><th id="71">71</th><td>      : <a class="member" href="#llvm::TargetInstrInfo::CallFrameSetupOpcode" title='llvm::TargetInstrInfo::CallFrameSetupOpcode' data-ref="llvm::TargetInstrInfo::CallFrameSetupOpcode">CallFrameSetupOpcode</a>(<a class="local col0 ref" href="#3250CFSetupOpcode" title='CFSetupOpcode' data-ref="3250CFSetupOpcode">CFSetupOpcode</a>),</td></tr>
<tr><th id="72">72</th><td>        <a class="member" href="#llvm::TargetInstrInfo::CallFrameDestroyOpcode" title='llvm::TargetInstrInfo::CallFrameDestroyOpcode' data-ref="llvm::TargetInstrInfo::CallFrameDestroyOpcode">CallFrameDestroyOpcode</a>(<a class="local col1 ref" href="#3251CFDestroyOpcode" title='CFDestroyOpcode' data-ref="3251CFDestroyOpcode">CFDestroyOpcode</a>), <a class="member" href="#llvm::TargetInstrInfo::CatchRetOpcode" title='llvm::TargetInstrInfo::CatchRetOpcode' data-ref="llvm::TargetInstrInfo::CatchRetOpcode">CatchRetOpcode</a>(<a class="local col2 ref" href="#3252CatchRetOpcode" title='CatchRetOpcode' data-ref="3252CatchRetOpcode">CatchRetOpcode</a>),</td></tr>
<tr><th id="73">73</th><td>        <a class="member" href="#llvm::TargetInstrInfo::ReturnOpcode" title='llvm::TargetInstrInfo::ReturnOpcode' data-ref="llvm::TargetInstrInfo::ReturnOpcode">ReturnOpcode</a>(<a class="local col3 ref" href="#3253ReturnOpcode" title='ReturnOpcode' data-ref="3253ReturnOpcode">ReturnOpcode</a>) {}</td></tr>
<tr><th id="74">74</th><td>  <dfn class="decl def" id="_ZN4llvm15TargetInstrInfoC1ERKS0_" title='llvm::TargetInstrInfo::TargetInstrInfo' data-ref="_ZN4llvm15TargetInstrInfoC1ERKS0_">TargetInstrInfo</dfn>(<em>const</em> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm15TargetInstrInfoaSERKS0_" title='llvm::TargetInstrInfo::operator=' data-ref="_ZN4llvm15TargetInstrInfoaSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="76">76</th><td>  <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm15TargetInstrInfoD1Ev" title='llvm::TargetInstrInfo::~TargetInstrInfo' data-ref="_ZN4llvm15TargetInstrInfoD1Ev">~TargetInstrInfo</dfn>();</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm15TargetInstrInfo15isGenericOpcodeEj" title='llvm::TargetInstrInfo::isGenericOpcode' data-ref="_ZN4llvm15TargetInstrInfo15isGenericOpcodeEj">isGenericOpcode</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3254Opc" title='Opc' data-type='unsigned int' data-ref="3254Opc">Opc</dfn>) {</td></tr>
<tr><th id="79">79</th><td>    <b>return</b> <a class="local col4 ref" href="#3254Opc" title='Opc' data-ref="3254Opc">Opc</a> &lt;= <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#581" title='llvm::TargetOpcode::GENERIC_OP_END' data-ref="llvm::TargetOpcode::GENERIC_OP_END">GENERIC_OP_END</a>;</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// Given a machine instruction descriptor, returns the register</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// class constraint for OpNum, or NULL.</i></td></tr>
<tr><th id="84">84</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="3255MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="3255MCID">MCID</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="3256OpNum" title='OpNum' data-type='unsigned int' data-ref="3256OpNum">OpNum</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                         <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="3257TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3257TRI">TRI</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                         <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="3258MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3258MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// Return true if the instruction is trivially rematerializable, meaning it</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  /// has no side effects and requires no operands that aren't always available.</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  /// This means the only allowed uses are constants and unallocatable physical</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  /// registers so that the instructions result is independent of the place</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">  /// in the function.</i></td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isTriviallyReMaterializable' data-ref="_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3259MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3259MI">MI</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                   <a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col0 decl" id="3260AA" title='AA' data-type='AliasAnalysis *' data-ref="3260AA">AA</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <a class="local col9 ref" href="#3259MI" title='MI' data-ref="3259MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a> ||</td></tr>
<tr><th id="96">96</th><td>           (<a class="local col9 ref" href="#3259MI" title='MI' data-ref="3259MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18isRematerializableEv" title='llvm::MCInstrDesc::isRematerializable' data-ref="_ZNK4llvm11MCInstrDesc18isRematerializableEv">isRematerializable</a>() &amp;&amp;</td></tr>
<tr><th id="97">97</th><td>            (<a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm15TargetInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</a>(<a class="local col9 ref" href="#3259MI" title='MI' data-ref="3259MI">MI</a>, <a class="local col0 ref" href="#3260AA" title='AA' data-ref="3260AA">AA</a>) ||</td></tr>
<tr><th id="98">98</th><td>             <a class="member" href="#_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isReallyTriviallyReMaterializableGeneric' data-ref="_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializableGeneric</a>(<a class="local col9 ref" href="#3259MI" title='MI' data-ref="3259MI">MI</a>, <a class="local col0 ref" href="#3260AA" title='AA' data-ref="3260AA">AA</a>)));</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><b>protected</b>:</td></tr>
<tr><th id="102">102</th><td>  <i class="doc">/// For instructions with opcodes for which the M_REMATERIALIZABLE flag is</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// set, this hook lets the target specify whether the instruction is actually</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// trivially rematerializable, taking into consideration its operands. This</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  /// predicate must return false if the instruction has any side effects other</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">  /// than producing a value, or if it requres any address registers that are</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// not always available.</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">  /// Requirements must be check as stated in isTriviallyReMaterializable() .</i></td></tr>
<tr><th id="109">109</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm15TargetInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3261MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3261MI">MI</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                                 <a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col2 decl" id="3262AA" title='AA' data-type='AliasAnalysis *' data-ref="3262AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i class="doc">/// This method commutes the operands of the given machine instruction MI.</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">  /// The operands to be commuted are specified by their indices OpIdx1 and</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">  /// OpIdx2.</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">  /// If a target has any instructions that are commutable but require</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  /// converting to different instructions or making non-trivial changes</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  /// to commute them, this method can be overloaded to do that.</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">  /// The default implementation simply swaps the commutable operands.</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  /// If NewMI is false, MI is modified in place and returned; otherwise, a</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  /// new machine instruction is created and returned.</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// Do not call this method for a non-commutable instruction.</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  /// Even though the instruction is commutable, the method may still</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  /// fail to commute the operands, null pointer is returned in such cases.</i></td></tr>
<tr><th id="129">129</th><td>  <b>virtual</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3263MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3263MI">MI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="3264NewMI" title='NewMI' data-type='bool' data-ref="3264NewMI">NewMI</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                               <em>unsigned</em> <dfn class="local col5 decl" id="3265OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="3265OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                               <em>unsigned</em> <dfn class="local col6 decl" id="3266OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="3266OpIdx2">OpIdx2</dfn>) <em>const</em>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <i class="doc">/// Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  /// operand indices to (ResultIdx1, ResultIdx2).</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// One or both input values of the pair: (ResultIdx1, ResultIdx2) may be</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">  /// predefined to some indices or be undefined (designated by the special</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">  /// value 'CommuteAnyOperandIndex').</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  /// The predefined result indices cannot be re-defined.</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  /// The function returns true iff after the result pair redefinition</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">  /// the fixed result pair is equal to or equivalent to the source pair of</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">  /// indices: (CommutableOpIdx1, CommutableOpIdx2). It is assumed here that</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// the pairs (x,y) and (y,x) are equivalent.</i></td></tr>
<tr><th id="143">143</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</dfn>(<em>unsigned</em> &amp;<dfn class="local col7 decl" id="3267ResultIdx1" title='ResultIdx1' data-type='unsigned int &amp;' data-ref="3267ResultIdx1">ResultIdx1</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="3268ResultIdx2" title='ResultIdx2' data-type='unsigned int &amp;' data-ref="3268ResultIdx2">ResultIdx2</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                   <em>unsigned</em> <dfn class="local col9 decl" id="3269CommutableOpIdx1" title='CommutableOpIdx1' data-type='unsigned int' data-ref="3269CommutableOpIdx1">CommutableOpIdx1</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                   <em>unsigned</em> <dfn class="local col0 decl" id="3270CommutableOpIdx2" title='CommutableOpIdx2' data-type='unsigned int' data-ref="3270CommutableOpIdx2">CommutableOpIdx2</dfn>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><b>private</b>:</td></tr>
<tr><th id="148">148</th><td>  <i class="doc">/// For instructions with opcodes for which the M_REMATERIALIZABLE flag is</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">  /// set and the target hook isReallyTriviallyReMaterializable returns false,</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">  /// this function does target-independent tests to determine if the</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">  /// instruction is really trivially rematerializable.</i></td></tr>
<tr><th id="152">152</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isReallyTriviallyReMaterializableGeneric' data-ref="_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializableGeneric</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3271MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3271MI">MI</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                                <a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col2 decl" id="3272AA" title='AA' data-type='AliasAnalysis *' data-ref="3272AA">AA</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><b>public</b>:</td></tr>
<tr><th id="156">156</th><td>  <i class="doc">/// These methods return the opcode of the frame setup/destroy instructions</i></td></tr>
<tr><th id="157">157</th><td><i class="doc">  /// if they exist (-1 otherwise).  Some targets use pseudo instructions in</i></td></tr>
<tr><th id="158">158</th><td><i class="doc">  /// order to abstract away the difference between operating with a frame</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  /// pointer and operating without, through the use of these two instructions.</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="161">161</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetInstrInfo::CallFrameSetupOpcode" title='llvm::TargetInstrInfo::CallFrameSetupOpcode' data-ref="llvm::TargetInstrInfo::CallFrameSetupOpcode">CallFrameSetupOpcode</a>; }</td></tr>
<tr><th id="162">162</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetInstrInfo::CallFrameDestroyOpcode" title='llvm::TargetInstrInfo::CallFrameDestroyOpcode' data-ref="llvm::TargetInstrInfo::CallFrameDestroyOpcode">CallFrameDestroyOpcode</a>; }</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i class="doc">/// Returns true if the argument is a frame pseudo instruction.</i></td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo12isFrameInstrERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isFrameInstr' data-ref="_ZNK4llvm15TargetInstrInfo12isFrameInstrERKNS_12MachineInstrE">isFrameInstr</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3273I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="3273I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <a class="local col3 ref" href="#3273I" title='I' data-ref="3273I">I</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="member" href="#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>() ||</td></tr>
<tr><th id="167">167</th><td>           <a class="local col3 ref" href="#3273I" title='I' data-ref="3273I">I</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="member" href="#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>();</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i class="doc">/// Returns true if the argument is a frame setup pseudo instruction.</i></td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isFrameSetup' data-ref="_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE">isFrameSetup</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3274I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="3274I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="172">172</th><td>    <b>return</b> <a class="local col4 ref" href="#3274I" title='I' data-ref="3274I">I</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="member" href="#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>();</td></tr>
<tr><th id="173">173</th><td>  }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i class="doc">/// Returns size of the frame associated with the given frame instruction.</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  /// For frame setup instruction this is frame that is set up space set up</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  /// after the instruction. For frame destroy instruction this is the frame</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">  /// freed by the caller.</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// Note, in some cases a call frame (or a part of it) may be prepared prior</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">  /// to the frame setup instruction. It occurs in the calls that involve</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">  /// inalloca arguments. This function reports only the size of the frame part</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">  /// that is set up between the frame setup and destroy pseudo instructions.</i></td></tr>
<tr><th id="183">183</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getFrameSize' data-ref="_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE">getFrameSize</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="3275I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="3275I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="184">184</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isFrameInstr(I) &amp;&amp; &quot;Not a frame instruction&quot;) ? void (0) : __assert_fail (&quot;isFrameInstr(I) &amp;&amp; \&quot;Not a frame instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 184, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm15TargetInstrInfo12isFrameInstrERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isFrameInstr' data-ref="_ZNK4llvm15TargetInstrInfo12isFrameInstrERKNS_12MachineInstrE">isFrameInstr</a>(<a class="local col5 ref" href="#3275I" title='I' data-ref="3275I">I</a>) &amp;&amp; <q>"Not a frame instruction"</q>);</td></tr>
<tr><th id="185">185</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOperand(0).getImm() &gt;= 0) ? void (0) : __assert_fail (&quot;I.getOperand(0).getImm() &gt;= 0&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 185, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#3275I" title='I' data-ref="3275I">I</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;= <var>0</var>);</td></tr>
<tr><th id="186">186</th><td>    <b>return</b> <a class="local col5 ref" href="#3275I" title='I' data-ref="3275I">I</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="187">187</th><td>  }</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i class="doc">/// Returns the total frame size, which is made up of the space set up inside</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">  /// the pair of frame start-stop instructions and the space that is set up</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">  /// prior to the pair.</i></td></tr>
<tr><th id="192">192</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo17getFrameTotalSizeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getFrameTotalSize' data-ref="_ZNK4llvm15TargetInstrInfo17getFrameTotalSizeERKNS_12MachineInstrE">getFrameTotalSize</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3276I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="3276I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="193">193</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isFrameSetup' data-ref="_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE">isFrameSetup</a>(<a class="local col6 ref" href="#3276I" title='I' data-ref="3276I">I</a>)) {</td></tr>
<tr><th id="194">194</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOperand(1).getImm() &gt;= 0 &amp;&amp; &quot;Frame size must not be negative&quot;) ? void (0) : __assert_fail (&quot;I.getOperand(1).getImm() &gt;= 0 &amp;&amp; \&quot;Frame size must not be negative\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 195, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#3276I" title='I' data-ref="3276I">I</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="195">195</th><td>             <q>"Frame size must not be negative"</q>);</td></tr>
<tr><th id="196">196</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getFrameSize' data-ref="_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE">getFrameSize</a>(<a class="local col6 ref" href="#3276I" title='I' data-ref="3276I">I</a>) + <a class="local col6 ref" href="#3276I" title='I' data-ref="3276I">I</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="197">197</th><td>    }</td></tr>
<tr><th id="198">198</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getFrameSize' data-ref="_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE">getFrameSize</a>(<a class="local col6 ref" href="#3276I" title='I' data-ref="3276I">I</a>);</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo20getCatchReturnOpcodeEv" title='llvm::TargetInstrInfo::getCatchReturnOpcode' data-ref="_ZNK4llvm15TargetInstrInfo20getCatchReturnOpcodeEv">getCatchReturnOpcode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetInstrInfo::CatchRetOpcode" title='llvm::TargetInstrInfo::CatchRetOpcode' data-ref="llvm::TargetInstrInfo::CatchRetOpcode">CatchRetOpcode</a>; }</td></tr>
<tr><th id="202">202</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo15getReturnOpcodeEv" title='llvm::TargetInstrInfo::getReturnOpcode' data-ref="_ZNK4llvm15TargetInstrInfo15getReturnOpcodeEv">getReturnOpcode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::TargetInstrInfo::ReturnOpcode" title='llvm::TargetInstrInfo::ReturnOpcode' data-ref="llvm::TargetInstrInfo::ReturnOpcode">ReturnOpcode</a>; }</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <i class="doc">/// Returns the actual stack pointer adjustment made by an instruction</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">  /// as part of a call sequence. By default, only call frame setup/destroy</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">  /// instructions adjust the stack, but targets may want to override this</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">  /// to enable more fine-grained adjustment, or adjust by a different value.</i></td></tr>
<tr><th id="208">208</th><td>  <b>virtual</b> <em>int</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo11getSPAdjustERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getSPAdjust' data-ref="_ZNK4llvm15TargetInstrInfo11getSPAdjustERKNS_12MachineInstrE">getSPAdjust</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3277MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3277MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i class="doc">/// Return true if the instruction is a "coalescable" extension instruction.</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">  /// That is, it's like a copy where it's legal for the source to overlap the</i></td></tr>
<tr><th id="212">212</th><td><i class="doc">  /// destination. e.g. X86::MOVSX64rr32. If this returns true, then it's</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">  /// expected the pre-extension value is available as a subreg of the result</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">  /// register. This also returns the sub-register index in SubIdx.</i></td></tr>
<tr><th id="215">215</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_" title='llvm::TargetInstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm15TargetInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3278MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3278MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="3279SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="3279SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="216">216</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col0 decl" id="3280DstReg" title='DstReg' data-type='unsigned int &amp;' data-ref="3280DstReg">DstReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="3281SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="3281SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="218">218</th><td>  }</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i class="doc">/// If the specified machine instruction is a direct</i></td></tr>
<tr><th id="221">221</th><td><i class="doc">  /// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">  /// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">  /// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  /// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="225">225</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3282MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3282MI">MI</dfn>,</td></tr>
<tr><th id="226">226</th><td>                                       <em>int</em> &amp;<dfn class="local col3 decl" id="3283FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3283FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <i class="doc">/// Optional extension of isLoadFromStackSlot that returns the number of</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">  /// bytes loaded from the stack. This must be implemented if a backend</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">  /// supports partial stack slot spills/loads to further disambiguate</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// what the load does.</i></td></tr>
<tr><th id="234">234</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj" title='llvm::TargetInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3284MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3284MI">MI</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                       <em>int</em> &amp;<dfn class="local col5 decl" id="3285FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3285FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                       <em>unsigned</em> &amp;<dfn class="local col6 decl" id="3286MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="3286MemBytes">MemBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="237">237</th><td>    <a class="local col6 ref" href="#3286MemBytes" title='MemBytes' data-ref="3286MemBytes">MemBytes</a> = <var>0</var>;</td></tr>
<tr><th id="238">238</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(<a class="local col4 ref" href="#3284MI" title='MI' data-ref="3284MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#3285FrameIndex" title='FrameIndex' data-ref="3285FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="239">239</th><td>  }</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <i class="doc">/// Check for post-frame ptr elimination stack locations as well.</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  /// This uses a heuristic so it isn't reliable for correctness.</i></td></tr>
<tr><th id="243">243</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm15TargetInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3287MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3287MI">MI</dfn>,</td></tr>
<tr><th id="244">244</th><td>                                             <em>int</em> &amp;<dfn class="local col8 decl" id="3288FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3288FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="245">245</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="246">246</th><td>  }</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i class="doc">/// If the specified machine instruction has a load from a stack slot,</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// return true along with the FrameIndices of the loaded stack slot and the</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  /// machine mem operands containing the reference.</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">  /// If not, return false.  Unlike isLoadFromStackSlot, this returns true for</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// any instructions that loads from the stack.  This is just a hint, as some</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// cases may be missed.</i></td></tr>
<tr><th id="254">254</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasLoadFromStackSlot</dfn>(</td></tr>
<tr><th id="255">255</th><td>      <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3289MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3289MI">MI</dfn>,</td></tr>
<tr><th id="256">256</th><td>      <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; &amp;<dfn class="local col0 decl" id="3290Accesses" title='Accesses' data-type='SmallVectorImpl&lt;const llvm::MachineMemOperand *&gt; &amp;' data-ref="3290Accesses">Accesses</dfn>) <em>const</em>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <i class="doc">/// If the specified machine instruction is a direct</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">  /// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">  /// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="263">263</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3291MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3291MI">MI</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                      <em>int</em> &amp;<dfn class="local col2 decl" id="3292FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3292FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <i class="doc">/// Optional extension of isStoreToStackSlot that returns the number of</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">  /// bytes stored to the stack. This must be implemented if a backend</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// supports partial stack slot spills/loads to further disambiguate</i></td></tr>
<tr><th id="271">271</th><td><i class="doc">  /// what the store does.</i></td></tr>
<tr><th id="272">272</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj" title='llvm::TargetInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3293MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3293MI">MI</dfn>,</td></tr>
<tr><th id="273">273</th><td>                                      <em>int</em> &amp;<dfn class="local col4 decl" id="3294FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3294FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col5 decl" id="3295MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="3295MemBytes">MemBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="275">275</th><td>    <a class="local col5 ref" href="#3295MemBytes" title='MemBytes' data-ref="3295MemBytes">MemBytes</a> = <var>0</var>;</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</a>(<a class="local col3 ref" href="#3293MI" title='MI' data-ref="3293MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#3294FrameIndex" title='FrameIndex' data-ref="3294FrameIndex">FrameIndex</a></span>);</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i class="doc">/// Check for post-frame ptr elimination stack locations as well.</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  /// This uses a heuristic, so it isn't reliable for correctness.</i></td></tr>
<tr><th id="281">281</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isStoreToStackSlotPostFE' data-ref="_ZNK4llvm15TargetInstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi">isStoreToStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3296MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3296MI">MI</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                            <em>int</em> &amp;<dfn class="local col7 decl" id="3297FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3297FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i class="doc">/// If the specified machine instruction has a store to a stack slot,</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">  /// return true along with the FrameIndices of the loaded stack slot and the</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// machine mem operands containing the reference.</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  /// If not, return false.  Unlike isStoreToStackSlot,</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">  /// this returns true for any instructions that stores to the</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">  /// stack.  This is just a hint, as some cases may be missed.</i></td></tr>
<tr><th id="292">292</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasStoreToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasStoreToStackSlot</dfn>(</td></tr>
<tr><th id="293">293</th><td>      <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3298MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3298MI">MI</dfn>,</td></tr>
<tr><th id="294">294</th><td>      <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; &amp;<dfn class="local col9 decl" id="3299Accesses" title='Accesses' data-type='SmallVectorImpl&lt;const llvm::MachineMemOperand *&gt; &amp;' data-ref="3299Accesses">Accesses</dfn>) <em>const</em>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i class="doc">/// Return true if the specified machine instruction</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">  /// is a copy of one stack slot to another and has no other effect.</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">  /// Provide the identity of the two frame indices.</i></td></tr>
<tr><th id="299">299</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo15isStackSlotCopyERKNS_12MachineInstrERiS4_" title='llvm::TargetInstrInfo::isStackSlotCopy' data-ref="_ZNK4llvm15TargetInstrInfo15isStackSlotCopyERKNS_12MachineInstrERiS4_">isStackSlotCopy</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3300MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3300MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col1 decl" id="3301DestFrameIndex" title='DestFrameIndex' data-type='int &amp;' data-ref="3301DestFrameIndex">DestFrameIndex</dfn>,</td></tr>
<tr><th id="300">300</th><td>                               <em>int</em> &amp;<dfn class="local col2 decl" id="3302SrcFrameIndex" title='SrcFrameIndex' data-type='int &amp;' data-ref="3302SrcFrameIndex">SrcFrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="301">301</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i class="doc">/// Compute the size in bytes and offset within a stack slot of a spilled</i></td></tr>
<tr><th id="305">305</th><td><i class="doc">  /// register or subregister.</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// <span class="command">\param</span> [out] <span class="arg">Size</span> in bytes of the spilled value.</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">  /// <span class="command">\param</span> [out] <span class="arg">Offset</span> in bytes within the stack slot.</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">  /// <span class="command">\returns</span> true if both Size and Offset are successfully computed.</i></td></tr>
<tr><th id="310">310</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">  /// Not all subregisters have computable spill slots. For example,</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">  /// subregisters registers may not be byte-sized, and a pair of discontiguous</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">  /// subregisters has no single offset.</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="315">315</th><td><i class="doc">  /// Targets with nontrivial bigendian implementations may need to override</i></td></tr>
<tr><th id="316">316</th><td><i class="doc">  /// this, particularly to support spilled vector registers.</i></td></tr>
<tr><th id="317">317</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo17getStackSlotRangeEPKNS_19TargetRegisterClassEjRjS4_RKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getStackSlotRange' data-ref="_ZNK4llvm15TargetInstrInfo17getStackSlotRangeEPKNS_19TargetRegisterClassEjRjS4_RKNS_15MachineFunctionE">getStackSlotRange</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="3303RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3303RC">RC</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="3304SubIdx" title='SubIdx' data-type='unsigned int' data-ref="3304SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="318">318</th><td>                                 <em>unsigned</em> &amp;<dfn class="local col5 decl" id="3305Size" title='Size' data-type='unsigned int &amp;' data-ref="3305Size">Size</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="3306Offset" title='Offset' data-type='unsigned int &amp;' data-ref="3306Offset">Offset</dfn>,</td></tr>
<tr><th id="319">319</th><td>                                 <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="3307MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3307MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i class="doc">/// Returns the size in bytes of the specified MachineInstr, or ~0U</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">  /// when this function is not implemented by a target.</i></td></tr>
<tr><th id="323">323</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm15TargetInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3308MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3308MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> ~<var>0U</var>;</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i class="doc">/// Return true if the instruction is as cheap as a move instruction.</i></td></tr>
<tr><th id="328">328</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="329">329</th><td><i class="doc">  /// Targets for different archs need to override this, and different</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">  /// micro-architectures can also be finely tuned inside.</i></td></tr>
<tr><th id="331">331</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3309MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3309MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="332">332</th><td>    <b>return</b> <a class="local col9 ref" href="#3309MI" title='MI' data-ref="3309MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" title='llvm::MachineInstr::isAsCheapAsAMove' data-ref="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE">isAsCheapAsAMove</a>();</td></tr>
<tr><th id="333">333</th><td>  }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <i class="doc">/// Return true if the instruction should be sunk by MachineSink.</i></td></tr>
<tr><th id="336">336</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="337">337</th><td><i class="doc">  /// MachineSink determines on its own whether the instruction is safe to sink;</i></td></tr>
<tr><th id="338">338</th><td><i class="doc">  /// this gives the target a hook to override the default behavior with regards</i></td></tr>
<tr><th id="339">339</th><td><i class="doc">  /// to which instructions should be sunk.</i></td></tr>
<tr><th id="340">340</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo10shouldSinkERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::shouldSink' data-ref="_ZNK4llvm15TargetInstrInfo10shouldSinkERKNS_12MachineInstrE">shouldSink</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3310MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3310MI">MI</dfn>) <em>const</em> { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <i class="doc">/// Re-issue the specified 'original' instruction at the</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">  /// specific location targeting a new destination register.</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">  /// The register in Orig-&gt;getOperand(0).getReg() will be substituted by</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">  /// DestReg:SubIdx. Any existing subreg index is preserved or composed with</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">  /// SubIdx.</i></td></tr>
<tr><th id="347">347</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::reMaterialize' data-ref="_ZNK4llvm15TargetInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="3311MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3311MBB">MBB</dfn>,</td></tr>
<tr><th id="348">348</th><td>                             <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="3312MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="3312MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3313DestReg" title='DestReg' data-type='unsigned int' data-ref="3313DestReg">DestReg</dfn>,</td></tr>
<tr><th id="349">349</th><td>                             <em>unsigned</em> <dfn class="local col4 decl" id="3314SubIdx" title='SubIdx' data-type='unsigned int' data-ref="3314SubIdx">SubIdx</dfn>, <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="3315Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="3315Orig">Orig</dfn>,</td></tr>
<tr><th id="350">350</th><td>                             <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="3316TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="3316TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i class="doc">/// Clones instruction or the whole instruction bundle<span class="command"> \p</span> <span class="arg">Orig</span> and</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">  /// insert into<span class="command"> \p</span> <span class="arg">MBB</span> before<span class="command"> \p</span> <span class="arg">InsertBefore.</span> The target may update operands</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">  /// that are required to be unique.</i></td></tr>
<tr><th id="355">355</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Orig</span> must not return true for MachineInstr::isNotDuplicable().</i></td></tr>
<tr><th id="357">357</th><td>  <b>virtual</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" title='llvm::TargetInstrInfo::duplicate' data-ref="_ZNK4llvm15TargetInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_">duplicate</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="3317MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3317MBB">MBB</dfn>,</td></tr>
<tr><th id="358">358</th><td>                                  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="3318InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="3318InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="359">359</th><td>                                  <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3319Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="3319Orig">Orig</dfn>) <em>const</em>;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i class="doc">/// This method must be implemented by targets that</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">  /// may be able to convert a two-address instruction into one or more true</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">  /// three-address instructions on demand.  This allows the X86 target (for</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">  /// example) to convert ADD and SHL instructions into LEA instructions if they</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">  /// would require register copies due to two-addressness.</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">  /// This method returns a null pointer if the transformation cannot be</i></td></tr>
<tr><th id="369">369</th><td><i class="doc">  /// performed, otherwise it returns the last new instruction.</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="371">371</th><td>  <b>virtual</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS14916323" title='llvm::TargetInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm15TargetInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS14916323">convertToThreeAddress</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="3320MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="3320MFI">MFI</dfn>,</td></tr>
<tr><th id="372">372</th><td>                                              <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3321MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3321MI">MI</dfn>,</td></tr>
<tr><th id="373">373</th><td>                                              <a class="type" href="#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col2 decl" id="3322LV" title='LV' data-type='llvm::LiveVariables *' data-ref="3322LV">LV</dfn>) <em>const</em> {</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <i>// This constant can be used as an input value of operand index passed to</i></td></tr>
<tr><th id="378">378</th><td><i>  // the method findCommutedOpIndices() to tell the method that the</i></td></tr>
<tr><th id="379">379</th><td><i>  // corresponding operand index is not pre-defined and that the method</i></td></tr>
<tr><th id="380">380</th><td><i>  // can pick any commutable operand.</i></td></tr>
<tr><th id="381">381</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i class="doc">/// This method commutes the operands of the given machine instruction MI.</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">  /// The operands to be commuted are specified by their indices OpIdx1 and</i></td></tr>
<tr><th id="386">386</th><td><i class="doc">  /// OpIdx2. OpIdx1 and OpIdx2 arguments may be set to a special value</i></td></tr>
<tr><th id="387">387</th><td><i class="doc">  /// 'CommuteAnyOperandIndex', which means that the method is free to choose</i></td></tr>
<tr><th id="388">388</th><td><i class="doc">  /// any arbitrarily chosen commutable operand. If both arguments are set to</i></td></tr>
<tr><th id="389">389</th><td><i class="doc">  /// 'CommuteAnyOperandIndex' then the method looks for 2 different commutable</i></td></tr>
<tr><th id="390">390</th><td><i class="doc">  /// operands; then commutes them if such operands could be found.</i></td></tr>
<tr><th id="391">391</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="392">392</th><td><i class="doc">  /// If NewMI is false, MI is modified in place and returned; otherwise, a</i></td></tr>
<tr><th id="393">393</th><td><i class="doc">  /// new machine instruction is created and returned.</i></td></tr>
<tr><th id="394">394</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">  /// Do not call this method for a non-commutable instruction or</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">  /// for non-commuable operands.</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">  /// Even though the instruction is commutable, the method may still</i></td></tr>
<tr><th id="398">398</th><td><i class="doc">  /// fail to commute the operands, null pointer is returned in such cases.</i></td></tr>
<tr><th id="399">399</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="400">400</th><td>  <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3323MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3323MI">MI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="3324NewMI" title='NewMI' data-type='bool' data-ref="3324NewMI">NewMI</dfn> = <b>false</b>,</td></tr>
<tr><th id="401">401</th><td>                     <em>unsigned</em> <dfn class="local col5 decl" id="3325OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="3325OpIdx1">OpIdx1</dfn> = <a class="member" href="#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>,</td></tr>
<tr><th id="402">402</th><td>                     <em>unsigned</em> <dfn class="local col6 decl" id="3326OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="3326OpIdx2">OpIdx2</dfn> = <a class="member" href="#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>) <em>const</em>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <i class="doc">/// Returns true iff the routine could find two commutable operands in the</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">  /// given machine instruction.</i></td></tr>
<tr><th id="406">406</th><td><i class="doc">  /// The 'SrcOpIdx1' and 'SrcOpIdx2' are INPUT and OUTPUT arguments.</i></td></tr>
<tr><th id="407">407</th><td><i class="doc">  /// If any of the INPUT values is set to the special value</i></td></tr>
<tr><th id="408">408</th><td><i class="doc">  /// 'CommuteAnyOperandIndex' then the method arbitrarily picks a commutable</i></td></tr>
<tr><th id="409">409</th><td><i class="doc">  /// operand, then returns its index in the corresponding argument.</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">  /// If both of INPUT values are set to 'CommuteAnyOperandIndex' then method</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">  /// looks for 2 commutable operands.</i></td></tr>
<tr><th id="412">412</th><td><i class="doc">  /// If INPUT values refer to some operands of MI, then the method simply</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">  /// returns true if the corresponding operands are commutable and returns</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  /// false otherwise.</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  /// For example, calling this method this way:</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">  ///     findCommutedOpIndices(MI, Op1, Op2);</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  /// can be interpreted as a query asking to find an operand that would be</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">  /// commutable with the operand#1.</i></td></tr>
<tr><th id="421">421</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3327MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3327MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="3328SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="3328SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="422">422</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col9 decl" id="3329SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="3329SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em>;</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i class="doc">/// A pair composed of a register and a sub-register index.</i></td></tr>
<tr><th id="425">425</th><td><i class="doc">  /// Used to give some type checking when modeling Reg:SubReg.</i></td></tr>
<tr><th id="426">426</th><td>  <b>struct</b> <dfn class="type def" id="llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</dfn> {</td></tr>
<tr><th id="427">427</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</dfn>;</td></tr>
<tr><th id="428">428</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</dfn>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>    <dfn class="decl def" id="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">RegSubRegPair</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3330Reg" title='Reg' data-type='unsigned int' data-ref="3330Reg">Reg</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col1 decl" id="3331SubReg" title='SubReg' data-type='unsigned int' data-ref="3331SubReg">SubReg</dfn> = <var>0</var>)</td></tr>
<tr><th id="431">431</th><td>        : <a class="member" href="#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>(<a class="local col0 ref" href="#3330Reg" title='Reg' data-ref="3330Reg">Reg</a>), <a class="member" href="#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>(<a class="local col1 ref" href="#3331SubReg" title='SubReg' data-ref="3331SubReg">SubReg</a>) {}</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo13RegSubRegPaireqERKS1_" title='llvm::TargetInstrInfo::RegSubRegPair::operator==' data-ref="_ZNK4llvm15TargetInstrInfo13RegSubRegPaireqERKS1_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a>&amp; <dfn class="local col2 decl" id="3332P" title='P' data-type='const llvm::TargetInstrInfo::RegSubRegPair &amp;' data-ref="3332P">P</dfn>) <em>const</em> {</td></tr>
<tr><th id="434">434</th><td>      <b>return</b> <a class="member" href="#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> == <a class="local col2 ref" href="#3332P" title='P' data-ref="3332P">P</a>.<a class="member" href="#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> &amp;&amp; <a class="member" href="#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a> == <a class="local col2 ref" href="#3332P" title='P' data-ref="3332P">P</a>.<a class="member" href="#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>;</td></tr>
<tr><th id="435">435</th><td>    }</td></tr>
<tr><th id="436">436</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo13RegSubRegPairneERKS1_" title='llvm::TargetInstrInfo::RegSubRegPair::operator!=' data-ref="_ZNK4llvm15TargetInstrInfo13RegSubRegPairneERKS1_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a>&amp; <dfn class="local col3 decl" id="3333P" title='P' data-type='const llvm::TargetInstrInfo::RegSubRegPair &amp;' data-ref="3333P">P</dfn>) <em>const</em> {</td></tr>
<tr><th id="437">437</th><td>      <b>return</b> !(*<b>this</b> <a class="member" href="#_ZNK4llvm15TargetInstrInfo13RegSubRegPaireqERKS1_" title='llvm::TargetInstrInfo::RegSubRegPair::operator==' data-ref="_ZNK4llvm15TargetInstrInfo13RegSubRegPaireqERKS1_">==</a> <a class="local col3 ref" href="#3333P" title='P' data-ref="3333P">P</a>);</td></tr>
<tr><th id="438">438</th><td>    }</td></tr>
<tr><th id="439">439</th><td>  };</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <i class="doc">/// A pair composed of a pair of a register and a sub-register index,</i></td></tr>
<tr><th id="442">442</th><td><i class="doc">  /// and another sub-register index.</i></td></tr>
<tr><th id="443">443</th><td><i class="doc">  /// Used to give some type checking when modeling Reg:SubReg1, SubReg2.</i></td></tr>
<tr><th id="444">444</th><td>  <b>struct</b> <dfn class="type def" id="llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</dfn> : <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> {</td></tr>
<tr><th id="445">445</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx">SubIdx</dfn>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>    <dfn class="decl def" id="_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1Ejjj" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx' data-ref="_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1Ejjj">RegSubRegPairAndIdx</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3334Reg" title='Reg' data-type='unsigned int' data-ref="3334Reg">Reg</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col5 decl" id="3335SubReg" title='SubReg' data-type='unsigned int' data-ref="3335SubReg">SubReg</dfn> = <var>0</var>,</td></tr>
<tr><th id="448">448</th><td>                        <em>unsigned</em> <dfn class="local col6 decl" id="3336SubIdx" title='SubIdx' data-type='unsigned int' data-ref="3336SubIdx">SubIdx</dfn> = <var>0</var>)</td></tr>
<tr><th id="449">449</th><td>        : <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a><a class="ref" href="#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col4 ref" href="#3334Reg" title='Reg' data-ref="3334Reg">Reg</a>, <a class="local col5 ref" href="#3335SubReg" title='SubReg' data-ref="3335SubReg">SubReg</a>), <a class="member" href="#llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx">SubIdx</a>(<a class="local col6 ref" href="#3336SubIdx" title='SubIdx' data-ref="3336SubIdx">SubIdx</a>) {}</td></tr>
<tr><th id="450">450</th><td>  };</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i class="doc">/// Build the equivalent inputs of a REG_SEQUENCE for the given<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="453">453</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">DefIdx.</span></i></td></tr>
<tr><th id="454">454</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">[out]</span> InputRegs of the equivalent REG_SEQUENCE. Each element of</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. Operands with the undef</i></td></tr>
<tr><th id="456">456</th><td><i class="doc">  /// flag are not added to this list.</i></td></tr>
<tr><th id="457">457</th><td><i class="doc">  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">  /// two elements:</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">  /// - %1:sub1, sub0</i></td></tr>
<tr><th id="460">460</th><td><i class="doc">  /// - %2&lt;:0&gt;, sub1</i></td></tr>
<tr><th id="461">461</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="462">462</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build such an input sequence</i></td></tr>
<tr><th id="463">463</th><td><i class="doc">  /// with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="464">464</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isRegSequence() or MI.isRegSequenceLike().</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  /// <span class="command">\note</span> The generic implementation does not provide any support for</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// MI.isRegSequenceLike(). In other words, one has to override</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">  /// getRegSequenceLikeInputs for target specific instructions.</i></td></tr>
<tr><th id="470">470</th><td>  <em>bool</em></td></tr>
<tr><th id="471">471</th><td>  <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo20getRegSequenceInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE" title='llvm::TargetInstrInfo::getRegSequenceInputs' data-ref="_ZNK4llvm15TargetInstrInfo20getRegSequenceInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE">getRegSequenceInputs</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3337MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3337MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="3338DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3338DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="472">472</th><td>                       <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a>&gt; &amp;<dfn class="local col9 decl" id="3339InputRegs" title='InputRegs' data-type='SmallVectorImpl&lt;llvm::TargetInstrInfo::RegSubRegPairAndIdx&gt; &amp;' data-ref="3339InputRegs">InputRegs</dfn>) <em>const</em>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <i class="doc">/// Build the equivalent inputs of a EXTRACT_SUBREG for the given<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="475">475</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">DefIdx.</span></i></td></tr>
<tr><th id="476">476</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">[out]</span> InputReg of the equivalent EXTRACT_SUBREG.</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</i></td></tr>
<tr><th id="478">478</th><td><i class="doc">  /// - %1:sub1, sub0</i></td></tr>
<tr><th id="479">479</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build such an input sequence</i></td></tr>
<tr><th id="481">481</th><td><i class="doc">  /// with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx</span> and the operand has no undef flag set.</i></td></tr>
<tr><th id="482">482</th><td><i class="doc">  /// False otherwise.</i></td></tr>
<tr><th id="483">483</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="484">484</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isExtractSubreg() or MI.isExtractSubregLike().</i></td></tr>
<tr><th id="485">485</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="486">486</th><td><i class="doc">  /// <span class="command">\note</span> The generic implementation does not provide any support for</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">  /// MI.isExtractSubregLike(). In other words, one has to override</i></td></tr>
<tr><th id="488">488</th><td><i class="doc">  /// getExtractSubregLikeInputs for target specific instructions.</i></td></tr>
<tr><th id="489">489</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo22getExtractSubregInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getExtractSubregInputs' data-ref="_ZNK4llvm15TargetInstrInfo22getExtractSubregInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE">getExtractSubregInputs</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3340MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3340MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="3341DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3341DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="490">490</th><td>                              <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col2 decl" id="3342InputReg" title='InputReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="3342InputReg">InputReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i class="doc">/// Build the equivalent inputs of a INSERT_SUBREG for the given<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="493">493</th><td><i class="doc">  /// and<span class="command"> \p</span> <span class="arg">DefIdx.</span></i></td></tr>
<tr><th id="494">494</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">[out]</span> BaseReg and<span class="command"> \p</span> <span class="arg">[out]</span> InsertedReg contain</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">  /// the equivalent inputs of INSERT_SUBREG.</i></td></tr>
<tr><th id="496">496</th><td><i class="doc">  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">  /// - BaseReg: %0:sub0</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">  /// - InsertedReg: %1:sub1, sub3</i></td></tr>
<tr><th id="499">499</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="500">500</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build such an input sequence</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">  /// with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx</span> and the operand has no undef flag set.</i></td></tr>
<tr><th id="502">502</th><td><i class="doc">  /// False otherwise.</i></td></tr>
<tr><th id="503">503</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="504">504</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isInsertSubreg() or MI.isInsertSubregLike().</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">  /// <span class="command">\note</span> The generic implementation does not provide any support for</i></td></tr>
<tr><th id="507">507</th><td><i class="doc">  /// MI.isInsertSubregLike(). In other words, one has to override</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">  /// getInsertSubregLikeInputs for target specific instructions.</i></td></tr>
<tr><th id="509">509</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo21getInsertSubregInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getInsertSubregInputs' data-ref="_ZNK4llvm15TargetInstrInfo21getInsertSubregInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE">getInsertSubregInputs</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3343MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3343MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="3344DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3344DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="510">510</th><td>                             <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col5 decl" id="3345BaseReg" title='BaseReg' data-type='llvm::TargetInstrInfo::RegSubRegPair &amp;' data-ref="3345BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="511">511</th><td>                             <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col6 decl" id="3346InsertedReg" title='InsertedReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="3346InsertedReg">InsertedReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <i class="doc">/// Return true if two machine instructions would produce identical values.</i></td></tr>
<tr><th id="514">514</th><td><i class="doc">  /// By default, this is only true when the two instructions</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">  /// are deemed identical except for defs. If this function is called when the</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">  /// IR is still in SSA form, the caller can pass the MachineRegisterInfo for</i></td></tr>
<tr><th id="517">517</th><td><i class="doc">  /// aggressive checks.</i></td></tr>
<tr><th id="518">518</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE" title='llvm::TargetInstrInfo::produceSameValue' data-ref="_ZNK4llvm15TargetInstrInfo16produceSameValueERKNS_12MachineInstrES3_PKNS_19MachineRegisterInfoE">produceSameValue</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3347MI0" title='MI0' data-type='const llvm::MachineInstr &amp;' data-ref="3347MI0">MI0</dfn>,</td></tr>
<tr><th id="519">519</th><td>                                <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3348MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="3348MI1">MI1</dfn>,</td></tr>
<tr><th id="520">520</th><td>                                <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="3349MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="3349MRI">MRI</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <i class="doc">/// <span class="command">\returns</span> true if a branch from an instruction with opcode<span class="command"> \p</span> <span class="arg">BranchOpc</span></i></td></tr>
<tr><th id="523">523</th><td><i class="doc">  ///  bytes is capable of jumping to a position<span class="command"> \p</span> <span class="arg">BrOffset</span> bytes away.</i></td></tr>
<tr><th id="524">524</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo21isBranchOffsetInRangeEjl" title='llvm::TargetInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm15TargetInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3350BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="3350BranchOpc">BranchOpc</dfn>,</td></tr>
<tr><th id="525">525</th><td>                                     <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="3351BrOffset" title='BrOffset' data-type='int64_t' data-ref="3351BrOffset">BrOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="526">526</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;target did not implement&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 526)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"target did not implement"</q>);</td></tr>
<tr><th id="527">527</th><td>  }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <i class="doc">/// <span class="command">\returns</span> The block that branch instruction<span class="command"> \p</span> <span class="arg">MI</span> jumps to.</i></td></tr>
<tr><th id="530">530</th><td>  <b>virtual</b> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm15TargetInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3352MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3352MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="531">531</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;target did not implement&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 531)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"target did not implement"</q>);</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <i class="doc">/// Insert an unconditional indirect branch at the end of<span class="command"> \p</span> <span class="arg">MBB</span> to<span class="command"> \p</span></i></td></tr>
<tr><th id="535">535</th><td><i class="doc">  /// <span class="arg">NewDestBB.</span> <span class="command"> \p</span> <span class="arg">BrOffset</span> indicates the offset of<span class="command"> \p</span> <span class="arg">NewDestBB</span> relative to</i></td></tr>
<tr><th id="536">536</th><td><i class="doc">  /// the offset of the position to insert the new branch.</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">  /// <span class="command">\returns</span> The number of bytes added to the block.</i></td></tr>
<tr><th id="539">539</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" title='llvm::TargetInstrInfo::insertIndirectBranch' data-ref="_ZNK4llvm15TargetInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE">insertIndirectBranch</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3353MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3353MBB">MBB</dfn>,</td></tr>
<tr><th id="540">540</th><td>                                        <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="3354NewDestBB" title='NewDestBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3354NewDestBB">NewDestBB</dfn>,</td></tr>
<tr><th id="541">541</th><td>                                        <em>const</em> <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="3355DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="3355DL">DL</dfn>,</td></tr>
<tr><th id="542">542</th><td>                                        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="3356BrOffset" title='BrOffset' data-type='int64_t' data-ref="3356BrOffset">BrOffset</dfn> = <var>0</var>,</td></tr>
<tr><th id="543">543</th><td>                                        <a class="type" href="TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="3357RS" title='RS' data-type='llvm::RegScavenger *' data-ref="3357RS">RS</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="544">544</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;target did not implement&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 544)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"target did not implement"</q>);</td></tr>
<tr><th id="545">545</th><td>  }</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <i class="doc">/// Analyze the branching code at the end of MBB, returning</i></td></tr>
<tr><th id="548">548</th><td><i class="doc">  /// true if it cannot be understood (e.g. it's a switch dispatch or isn't</i></td></tr>
<tr><th id="549">549</th><td><i class="doc">  /// implemented for a target).  Upon success, this returns false and returns</i></td></tr>
<tr><th id="550">550</th><td><i class="doc">  /// with the following information in various cases:</i></td></tr>
<tr><th id="551">551</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">  /// 1. If this block ends with no branches (it just falls through to its succ)</i></td></tr>
<tr><th id="553">553</th><td><i class="doc">  ///    just return false, leaving TBB/FBB null.</i></td></tr>
<tr><th id="554">554</th><td><i class="doc">  /// 2. If this block ends with only an unconditional branch, it sets TBB to be</i></td></tr>
<tr><th id="555">555</th><td><i class="doc">  ///    the destination block.</i></td></tr>
<tr><th id="556">556</th><td><i class="doc">  /// 3. If this block ends with a conditional branch and it falls through to a</i></td></tr>
<tr><th id="557">557</th><td><i class="doc">  ///    successor block, it sets TBB to be the branch destination block and a</i></td></tr>
<tr><th id="558">558</th><td><i class="doc">  ///    list of operands that evaluate the condition. These operands can be</i></td></tr>
<tr><th id="559">559</th><td><i class="doc">  ///    passed to other TargetInstrInfo methods to create new branches.</i></td></tr>
<tr><th id="560">560</th><td><i class="doc">  /// 4. If this block ends with a conditional branch followed by an</i></td></tr>
<tr><th id="561">561</th><td><i class="doc">  ///    unconditional branch, it returns the 'true' destination in TBB, the</i></td></tr>
<tr><th id="562">562</th><td><i class="doc">  ///    'false' destination in FBB, and a list of operands that evaluate the</i></td></tr>
<tr><th id="563">563</th><td><i class="doc">  ///    condition.  These operands can be passed to other TargetInstrInfo</i></td></tr>
<tr><th id="564">564</th><td><i class="doc">  ///    methods to create new branches.</i></td></tr>
<tr><th id="565">565</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="566">566</th><td><i class="doc">  /// Note that removeBranch and insertBranch must be implemented to support</i></td></tr>
<tr><th id="567">567</th><td><i class="doc">  /// cases where this method returns success.</i></td></tr>
<tr><th id="568">568</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="569">569</th><td><i class="doc">  /// If AllowModify is true, then this routine is allowed to modify the basic</i></td></tr>
<tr><th id="570">570</th><td><i class="doc">  /// block (e.g. delete instructions after the unconditional branch).</i></td></tr>
<tr><th id="571">571</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="572">572</th><td><i class="doc">  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">  /// before calling this function.</i></td></tr>
<tr><th id="574">574</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::TargetInstrInfo::analyzeBranch' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="3358MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3358MBB">MBB</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col9 decl" id="3359TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="3359TBB">TBB</dfn>,</td></tr>
<tr><th id="575">575</th><td>                             <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="3360FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="3360FBB">FBB</dfn>,</td></tr>
<tr><th id="576">576</th><td>                             <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="3361Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="3361Cond">Cond</dfn>,</td></tr>
<tr><th id="577">577</th><td>                             <em>bool</em> <dfn class="local col2 decl" id="3362AllowModify" title='AllowModify' data-type='bool' data-ref="3362AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> {</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="579">579</th><td>  }</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <i class="doc">/// Represents a predicate at the MachineFunction level.  The control flow a</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">  /// MachineBranchPredicate represents is:</i></td></tr>
<tr><th id="583">583</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="584">584</th><td><i class="doc">  ///  Reg = LHS `Predicate` RHS         == ConditionDef</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">  ///  if Reg then goto TrueDest else goto FalseDest</i></td></tr>
<tr><th id="586">586</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="587">587</th><td>  <b>struct</b> <dfn class="type def" id="llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate">MachineBranchPredicate</dfn> {</td></tr>
<tr><th id="588">588</th><td>    <b>enum</b> <dfn class="type def" id="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate">ComparePredicate</dfn> {</td></tr>
<tr><th id="589">589</th><td>      <dfn class="enum" id="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_EQ" title='llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_EQ' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_EQ">PRED_EQ</dfn>,     <i>// True if two values are equal</i></td></tr>
<tr><th id="590">590</th><td>      <dfn class="enum" id="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_NE" title='llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_NE' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_NE">PRED_NE</dfn>,     <i>// True if two values are not equal</i></td></tr>
<tr><th id="591">591</th><td>      <dfn class="enum" id="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_INVALID" title='llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_INVALID' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_INVALID">PRED_INVALID</dfn> <i>// Sentinel value</i></td></tr>
<tr><th id="592">592</th><td>    };</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>    <a class="type" href="#llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate">ComparePredicate</a> <dfn class="decl" id="llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" title='llvm::TargetInstrInfo::MachineBranchPredicate::Predicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::Predicate">Predicate</dfn> = <a class="enum" href="#llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_INVALID" title='llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_INVALID' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate::PRED_INVALID">PRED_INVALID</a>;</td></tr>
<tr><th id="595">595</th><td>    <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl" id="llvm::TargetInstrInfo::MachineBranchPredicate::LHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::LHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::LHS">LHS</dfn> = <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>);</td></tr>
<tr><th id="596">596</th><td>    <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl" id="llvm::TargetInstrInfo::MachineBranchPredicate::RHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::RHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::RHS">RHS</dfn> = <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>);</td></tr>
<tr><th id="597">597</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest" title='llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest">TrueDest</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="598">598</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest" title='llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest">FalseDest</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="599">599</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef" title='llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef">ConditionDef</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>    <i class="doc">/// SingleUseCondition is true if ConditionDef is dead except for the</i></td></tr>
<tr><th id="602">602</th><td><i class="doc">    /// branch(es) at the end of the basic block.</i></td></tr>
<tr><th id="603">603</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="604">604</th><td>    <em>bool</em> <dfn class="decl" id="llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition" title='llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition">SingleUseCondition</dfn> = <b>false</b>;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>    <b>explicit</b> <dfn class="decl" id="_ZN4llvm15TargetInstrInfo22MachineBranchPredicateC1Ev" title='llvm::TargetInstrInfo::MachineBranchPredicate::MachineBranchPredicate' data-ref="_ZN4llvm15TargetInstrInfo22MachineBranchPredicateC1Ev">MachineBranchPredicate</dfn>() = <b>default</b>;</td></tr>
<tr><th id="607">607</th><td>  };</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <i class="doc">/// Analyze the branching code at the end of MBB and parse it into the</i></td></tr>
<tr><th id="610">610</th><td><i class="doc">  /// MachineBranchPredicate structure if possible.  Returns false on success</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">  /// and true on failure.</i></td></tr>
<tr><th id="612">612</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="613">613</th><td><i class="doc">  /// If AllowModify is true, then this routine is allowed to modify the basic</i></td></tr>
<tr><th id="614">614</th><td><i class="doc">  /// block (e.g. delete instructions after the unconditional branch).</i></td></tr>
<tr><th id="615">615</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="616">616</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS0_22MachineBranchPredicateEb" title='llvm::TargetInstrInfo::analyzeBranchPredicate' data-ref="_ZNK4llvm15TargetInstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS0_22MachineBranchPredicateEb">analyzeBranchPredicate</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3363MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3363MBB">MBB</dfn>,</td></tr>
<tr><th id="617">617</th><td>                                      <a class="type" href="#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate">MachineBranchPredicate</a> &amp;<dfn class="local col4 decl" id="3364MBP" title='MBP' data-type='llvm::TargetInstrInfo::MachineBranchPredicate &amp;' data-ref="3364MBP">MBP</dfn>,</td></tr>
<tr><th id="618">618</th><td>                                      <em>bool</em> <dfn class="local col5 decl" id="3365AllowModify" title='AllowModify' data-type='bool' data-ref="3365AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> {</td></tr>
<tr><th id="619">619</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <i class="doc">/// Remove the branching code at the end of the specific MBB.</i></td></tr>
<tr><th id="623">623</th><td><i class="doc">  /// This is only invoked in cases where AnalyzeBranch returns success. It</i></td></tr>
<tr><th id="624">624</th><td><i class="doc">  /// returns the number of instructions that were removed.</i></td></tr>
<tr><th id="625">625</th><td><i class="doc">  /// If<span class="command"> \p</span> <span class="arg">BytesRemoved</span> is non-null, report the change in code size from the</i></td></tr>
<tr><th id="626">626</th><td><i class="doc">  /// removed instructions.</i></td></tr>
<tr><th id="627">627</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::TargetInstrInfo::removeBranch' data-ref="_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="3366MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3366MBB">MBB</dfn>,</td></tr>
<tr><th id="628">628</th><td>                                <em>int</em> *<dfn class="local col7 decl" id="3367BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="3367BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="629">629</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement TargetInstrInfo::removeBranch!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 629)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement TargetInstrInfo::removeBranch!"</q>);</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <i class="doc">/// Insert branch code into the end of the specified MachineBasicBlock. The</i></td></tr>
<tr><th id="633">633</th><td><i class="doc">  /// operands to this method are the same as those returned by AnalyzeBranch.</i></td></tr>
<tr><th id="634">634</th><td><i class="doc">  /// This is only invoked in cases where AnalyzeBranch returns success. It</i></td></tr>
<tr><th id="635">635</th><td><i class="doc">  /// returns the number of instructions inserted. If<span class="command"> \p</span> <span class="arg">BytesAdded</span> is non-null,</i></td></tr>
<tr><th id="636">636</th><td><i class="doc">  /// report the change in code size from the added instructions.</i></td></tr>
<tr><th id="637">637</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="638">638</th><td><i class="doc">  /// It is also invoked by tail merging to add unconditional branches in</i></td></tr>
<tr><th id="639">639</th><td><i class="doc">  /// cases where AnalyzeBranch doesn't apply because there was no original</i></td></tr>
<tr><th id="640">640</th><td><i class="doc">  /// branch to analyze.  At least this much must be implemented, else tail</i></td></tr>
<tr><th id="641">641</th><td><i class="doc">  /// merging needs to be disabled.</i></td></tr>
<tr><th id="642">642</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="643">643</th><td><i class="doc">  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</i></td></tr>
<tr><th id="644">644</th><td><i class="doc">  /// before calling this function.</i></td></tr>
<tr><th id="645">645</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="3368MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3368MBB">MBB</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="3369TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="3369TBB">TBB</dfn>,</td></tr>
<tr><th id="646">646</th><td>                                <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="3370FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="3370FBB">FBB</dfn>,</td></tr>
<tr><th id="647">647</th><td>                                <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="3371Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="3371Cond">Cond</dfn>,</td></tr>
<tr><th id="648">648</th><td>                                <em>const</em> <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="3372DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="3372DL">DL</dfn>,</td></tr>
<tr><th id="649">649</th><td>                                <em>int</em> *<dfn class="local col3 decl" id="3373BytesAdded" title='BytesAdded' data-type='int *' data-ref="3373BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="650">650</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement TargetInstrInfo::insertBranch!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 650)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement TargetInstrInfo::insertBranch!"</q>);</td></tr>
<tr><th id="651">651</th><td>  }</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo25insertUnconditionalBranchERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertUnconditionalBranch' data-ref="_ZNK4llvm15TargetInstrInfo25insertUnconditionalBranchERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocEPi">insertUnconditionalBranch</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="3374MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3374MBB">MBB</dfn>,</td></tr>
<tr><th id="654">654</th><td>                                     <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="3375DestBB" title='DestBB' data-type='llvm::MachineBasicBlock *' data-ref="3375DestBB">DestBB</dfn>,</td></tr>
<tr><th id="655">655</th><td>                                     <em>const</em> <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="3376DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="3376DL">DL</dfn>,</td></tr>
<tr><th id="656">656</th><td>                                     <em>int</em> *<dfn class="local col7 decl" id="3377BytesAdded" title='BytesAdded' data-type='int *' data-ref="3377BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="657">657</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::TargetInstrInfo::insertBranch' data-ref="_ZNK4llvm15TargetInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'><a class="local col4 ref" href="#3374MBB" title='MBB' data-ref="3374MBB">MBB</a></span>, <a class="local col5 ref" href="#3375DestBB" title='DestBB' data-ref="3375DestBB">DestBB</a>, <b>nullptr</b>, <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt;<a class="ref" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">(</a>), <a class="local col6 ref" href="#3376DL" title='DL' data-ref="3376DL">DL</a>,</td></tr>
<tr><th id="658">658</th><td>                        <a class="local col7 ref" href="#3377BytesAdded" title='BytesAdded' data-ref="3377BytesAdded">BytesAdded</a>);</td></tr>
<tr><th id="659">659</th><td>  }</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <i class="doc">/// Analyze the loop code, return true if it cannot be understoo. Upon</i></td></tr>
<tr><th id="662">662</th><td><i class="doc">  /// success, this function returns false and returns information about the</i></td></tr>
<tr><th id="663">663</th><td><i class="doc">  /// induction variable and compare instruction used at the end.</i></td></tr>
<tr><th id="664">664</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_" title='llvm::TargetInstrInfo::analyzeLoop' data-ref="_ZNK4llvm15TargetInstrInfo11analyzeLoopERNS_11MachineLoopERPNS_12MachineInstrES5_">analyzeLoop</dfn>(<a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> &amp;<dfn class="local col8 decl" id="3378L" title='L' data-type='llvm::MachineLoop &amp;' data-ref="3378L">L</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col9 decl" id="3379IndVarInst" title='IndVarInst' data-type='llvm::MachineInstr *&amp;' data-ref="3379IndVarInst">IndVarInst</dfn>,</td></tr>
<tr><th id="665">665</th><td>                           <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col0 decl" id="3380CmpInst" title='CmpInst' data-type='llvm::MachineInstr *&amp;' data-ref="3380CmpInst">CmpInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="666">666</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="667">667</th><td>  }</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <i class="doc">/// Generate code to reduce the loop iteration by one and check if the loop</i></td></tr>
<tr><th id="670">670</th><td><i class="doc">  /// is finished.  Return the value/register of the new loop count.  We need</i></td></tr>
<tr><th id="671">671</th><td><i class="doc">  /// this function when peeling off one or more iterations of a loop. This</i></td></tr>
<tr><th id="672">672</th><td><i class="doc">  /// function assumes the nth iteration is peeled first.</i></td></tr>
<tr><th id="673">673</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj" title='llvm::TargetInstrInfo::reduceLoopCount' data-ref="_ZNK4llvm15TargetInstrInfo15reduceLoopCountERNS_17MachineBasicBlockES2_PNS_12MachineInstrERS3_RNS_15SmallVectorImplINS_14MachineOperandEEERNS6_IS4_EEjj">reduceLoopCount</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="3381MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3381MBB">MBB</dfn>,</td></tr>
<tr><th id="674">674</th><td>                                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="3382PreHeader" title='PreHeader' data-type='llvm::MachineBasicBlock &amp;' data-ref="3382PreHeader">PreHeader</dfn>,</td></tr>
<tr><th id="675">675</th><td>                                   <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="3383IndVar" title='IndVar' data-type='llvm::MachineInstr *' data-ref="3383IndVar">IndVar</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3384Cmp" title='Cmp' data-type='llvm::MachineInstr &amp;' data-ref="3384Cmp">Cmp</dfn>,</td></tr>
<tr><th id="676">676</th><td>                                   <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="3385Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="3385Cond">Cond</dfn>,</td></tr>
<tr><th id="677">677</th><td>                                   <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="3386PrevInsts" title='PrevInsts' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="3386PrevInsts">PrevInsts</dfn>,</td></tr>
<tr><th id="678">678</th><td>                                   <em>unsigned</em> <dfn class="local col7 decl" id="3387Iter" title='Iter' data-type='unsigned int' data-ref="3387Iter">Iter</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="3388MaxIter" title='MaxIter' data-type='unsigned int' data-ref="3388MaxIter">MaxIter</dfn>) <em>const</em> {</td></tr>
<tr><th id="679">679</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement ReduceLoopCount&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 679)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement ReduceLoopCount"</q>);</td></tr>
<tr><th id="680">680</th><td>  }</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>  <i class="doc">/// Delete the instruction OldInst and everything after it, replacing it with</i></td></tr>
<tr><th id="683">683</th><td><i class="doc">  /// an unconditional branch to NewDest. This is used by the tail merging pass.</i></td></tr>
<tr><th id="684">684</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" title='llvm::TargetInstrInfo::ReplaceTailWithBranchTo' data-ref="_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE">ReplaceTailWithBranchTo</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="3389Tail" title='Tail' data-type='MachineBasicBlock::iterator' data-ref="3389Tail">Tail</dfn>,</td></tr>
<tr><th id="685">685</th><td>                                       <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="3390NewDest" title='NewDest' data-type='llvm::MachineBasicBlock *' data-ref="3390NewDest">NewDest</dfn>) <em>const</em>;</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <i class="doc">/// Return true if it's legal to split the given basic</i></td></tr>
<tr><th id="688">688</th><td><i class="doc">  /// block at the specified instruction (i.e. instruction would be the start</i></td></tr>
<tr><th id="689">689</th><td><i class="doc">  /// of a new basic block).</i></td></tr>
<tr><th id="690">690</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::TargetInstrInfo::isLegalToSplitMBBAt' data-ref="_ZNK4llvm15TargetInstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">isLegalToSplitMBBAt</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="3391MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3391MBB">MBB</dfn>,</td></tr>
<tr><th id="691">691</th><td>                                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="3392MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="3392MBBI">MBBI</dfn>) <em>const</em> {</td></tr>
<tr><th id="692">692</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="693">693</th><td>  }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <i class="doc">/// Return true if it's profitable to predicate</i></td></tr>
<tr><th id="696">696</th><td><i class="doc">  /// instructions with accumulated instruction latency of "NumCycles"</i></td></tr>
<tr><th id="697">697</th><td><i class="doc">  /// of the specified basic block, where the probability of the instructions</i></td></tr>
<tr><th id="698">698</th><td><i class="doc">  /// being executed is given by Probability, and Confidence is a measure</i></td></tr>
<tr><th id="699">699</th><td><i class="doc">  /// of our confidence that it will be properly predicted.</i></td></tr>
<tr><th id="700">700</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::TargetInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm15TargetInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3393MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3393MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="3394NumCycles" title='NumCycles' data-type='unsigned int' data-ref="3394NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="701">701</th><td>                                   <em>unsigned</em> <dfn class="local col5 decl" id="3395ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="3395ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="702">702</th><td>                                   <a class="type" href="../Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col6 decl" id="3396Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="3396Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="703">703</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="704">704</th><td>  }</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <i class="doc">/// Second variant of isProfitableToIfCvt. This one</i></td></tr>
<tr><th id="707">707</th><td><i class="doc">  /// checks for the case where two basic blocks from true and false path</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">  /// of a if-then-else (diamond) are predicated on mutally exclusive</i></td></tr>
<tr><th id="709">709</th><td><i class="doc">  /// predicates, where the probability of the true path being taken is given</i></td></tr>
<tr><th id="710">710</th><td><i class="doc">  /// by Probability, and Confidence is a measure of our confidence that it</i></td></tr>
<tr><th id="711">711</th><td><i class="doc">  /// will be properly predicted.</i></td></tr>
<tr><th id="712">712</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::TargetInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm15TargetInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="3397TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3397TMBB">TMBB</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="3398NumTCycles" title='NumTCycles' data-type='unsigned int' data-ref="3398NumTCycles">NumTCycles</dfn>,</td></tr>
<tr><th id="713">713</th><td>                                   <em>unsigned</em> <dfn class="local col9 decl" id="3399ExtraTCycles" title='ExtraTCycles' data-type='unsigned int' data-ref="3399ExtraTCycles">ExtraTCycles</dfn>,</td></tr>
<tr><th id="714">714</th><td>                                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="3400FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3400FMBB">FMBB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="3401NumFCycles" title='NumFCycles' data-type='unsigned int' data-ref="3401NumFCycles">NumFCycles</dfn>,</td></tr>
<tr><th id="715">715</th><td>                                   <em>unsigned</em> <dfn class="local col2 decl" id="3402ExtraFCycles" title='ExtraFCycles' data-type='unsigned int' data-ref="3402ExtraFCycles">ExtraFCycles</dfn>,</td></tr>
<tr><th id="716">716</th><td>                                   <a class="type" href="../Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col3 decl" id="3403Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="3403Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="717">717</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="718">718</th><td>  }</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>  <i class="doc">/// Return true if it's profitable for if-converter to duplicate instructions</i></td></tr>
<tr><th id="721">721</th><td><i class="doc">  /// of specified accumulated instruction latencies in the specified MBB to</i></td></tr>
<tr><th id="722">722</th><td><i class="doc">  /// enable if-conversion.</i></td></tr>
<tr><th id="723">723</th><td><i class="doc">  /// The probability of the instructions being executed is given by</i></td></tr>
<tr><th id="724">724</th><td><i class="doc">  /// Probability, and Confidence is a measure of our confidence that it</i></td></tr>
<tr><th id="725">725</th><td><i class="doc">  /// will be properly predicted.</i></td></tr>
<tr><th id="726">726</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::TargetInstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm15TargetInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="3404MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3404MBB">MBB</dfn>,</td></tr>
<tr><th id="727">727</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="3405NumCycles" title='NumCycles' data-type='unsigned int' data-ref="3405NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="728">728</th><td>                                         <a class="type" href="../Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col6 decl" id="3406Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="3406Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="729">729</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="730">730</th><td>  }</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <i class="doc">/// Return true if it's profitable to unpredicate</i></td></tr>
<tr><th id="733">733</th><td><i class="doc">  /// one side of a 'diamond', i.e. two sides of if-else predicated on mutually</i></td></tr>
<tr><th id="734">734</th><td><i class="doc">  /// exclusive predicates.</i></td></tr>
<tr><th id="735">735</th><td><i class="doc">  /// e.g.</i></td></tr>
<tr><th id="736">736</th><td><i class="doc">  ///   subeq  r0, r1, #1</i></td></tr>
<tr><th id="737">737</th><td><i class="doc">  ///   addne  r0, r1, #1</i></td></tr>
<tr><th id="738">738</th><td><i class="doc">  /// =&gt;</i></td></tr>
<tr><th id="739">739</th><td><i class="doc">  ///   sub    r0, r1, #1</i></td></tr>
<tr><th id="740">740</th><td><i class="doc">  ///   addne  r0, r1, #1</i></td></tr>
<tr><th id="741">741</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="742">742</th><td><i class="doc">  /// This may be profitable is conditional instructions are always executed.</i></td></tr>
<tr><th id="743">743</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::TargetInstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm15TargetInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="3407TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3407TMBB">TMBB</dfn>,</td></tr>
<tr><th id="744">744</th><td>                                         <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="3408FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3408FMBB">FMBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="745">745</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="746">746</th><td>  }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <i class="doc">/// Return true if it is possible to insert a select</i></td></tr>
<tr><th id="749">749</th><td><i class="doc">  /// instruction that chooses between TrueReg and FalseReg based on the</i></td></tr>
<tr><th id="750">750</th><td><i class="doc">  /// condition code in Cond.</i></td></tr>
<tr><th id="751">751</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="752">752</th><td><i class="doc">  /// When successful, also return the latency in cycles from TrueReg,</i></td></tr>
<tr><th id="753">753</th><td><i class="doc">  /// FalseReg, and Cond to the destination register. In most cases, a select</i></td></tr>
<tr><th id="754">754</th><td><i class="doc">  /// instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1</i></td></tr>
<tr><th id="755">755</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="756">756</th><td><i class="doc">  /// Some x86 implementations have 2-cycle cmov instructions.</i></td></tr>
<tr><th id="757">757</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="758">758</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">MBB</span>         Block where select instruction would be inserted.</i></td></tr>
<tr><th id="759">759</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">Cond</span>        Condition returned by AnalyzeBranch.</i></td></tr>
<tr><th id="760">760</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">TrueReg</span>     Virtual register to select when Cond is true.</i></td></tr>
<tr><th id="761">761</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">FalseReg</span>    Virtual register to select when Cond is false.</i></td></tr>
<tr><th id="762">762</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">CondCycles</span>  Latency from Cond+Branch to select output.</i></td></tr>
<tr><th id="763">763</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">TrueCycles</span>  Latency from TrueReg to select output.</i></td></tr>
<tr><th id="764">764</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">FalseCycles</span> Latency from FalseReg to select output.</i></td></tr>
<tr><th id="765">765</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::TargetInstrInfo::canInsertSelect' data-ref="_ZNK4llvm15TargetInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="3409MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3409MBB">MBB</dfn>,</td></tr>
<tr><th id="766">766</th><td>                               <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="3410Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="3410Cond">Cond</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="3411TrueReg" title='TrueReg' data-type='unsigned int' data-ref="3411TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="767">767</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="3412FalseReg" title='FalseReg' data-type='unsigned int' data-ref="3412FalseReg">FalseReg</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="3413CondCycles" title='CondCycles' data-type='int &amp;' data-ref="3413CondCycles">CondCycles</dfn>,</td></tr>
<tr><th id="768">768</th><td>                               <em>int</em> &amp;<dfn class="local col4 decl" id="3414TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="3414TrueCycles">TrueCycles</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="3415FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="3415FalseCycles">FalseCycles</dfn>) <em>const</em> {</td></tr>
<tr><th id="769">769</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="770">770</th><td>  }</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <i class="doc">/// Insert a select instruction into MBB before I that will copy TrueReg to</i></td></tr>
<tr><th id="773">773</th><td><i class="doc">  /// DstReg when Cond is true, and FalseReg to DstReg when Cond is false.</i></td></tr>
<tr><th id="774">774</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="775">775</th><td><i class="doc">  /// This function can only be called after canInsertSelect() returned true.</i></td></tr>
<tr><th id="776">776</th><td><i class="doc">  /// The condition in Cond comes from AnalyzeBranch, and it can be assumed</i></td></tr>
<tr><th id="777">777</th><td><i class="doc">  /// that the same flags or registers required by Cond are available at the</i></td></tr>
<tr><th id="778">778</th><td><i class="doc">  /// insertion point.</i></td></tr>
<tr><th id="779">779</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="780">780</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">MBB</span>      Block where select instruction should be inserted.</i></td></tr>
<tr><th id="781">781</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">I</span>        Insertion point.</i></td></tr>
<tr><th id="782">782</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">DL</span>       Source location for debugging.</i></td></tr>
<tr><th id="783">783</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">DstReg</span>   Virtual register to be defined by select instruction.</i></td></tr>
<tr><th id="784">784</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">Cond</span>     Condition as computed by AnalyzeBranch.</i></td></tr>
<tr><th id="785">785</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">TrueReg</span>  Virtual register to copy when Cond is true.</i></td></tr>
<tr><th id="786">786</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">FalseReg</span> Virtual register to copy when Cons is false.</i></td></tr>
<tr><th id="787">787</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefI12150699" title='llvm::TargetInstrInfo::insertSelect' data-ref="_ZNK4llvm15TargetInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefI12150699">insertSelect</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="3416MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3416MBB">MBB</dfn>,</td></tr>
<tr><th id="788">788</th><td>                            <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="3417I" title='I' data-type='MachineBasicBlock::iterator' data-ref="3417I">I</dfn>, <em>const</em> <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="3418DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="3418DL">DL</dfn>,</td></tr>
<tr><th id="789">789</th><td>                            <em>unsigned</em> <dfn class="local col9 decl" id="3419DstReg" title='DstReg' data-type='unsigned int' data-ref="3419DstReg">DstReg</dfn>, <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="3420Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="3420Cond">Cond</dfn>,</td></tr>
<tr><th id="790">790</th><td>                            <em>unsigned</em> <dfn class="local col1 decl" id="3421TrueReg" title='TrueReg' data-type='unsigned int' data-ref="3421TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="3422FalseReg" title='FalseReg' data-type='unsigned int' data-ref="3422FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="791">791</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement TargetInstrInfo::insertSelect!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 791)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement TargetInstrInfo::insertSelect!"</q>);</td></tr>
<tr><th id="792">792</th><td>  }</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <i class="doc">/// Analyze the given select instruction, returning true if</i></td></tr>
<tr><th id="795">795</th><td><i class="doc">  /// it cannot be understood. It is assumed that MI-&gt;isSelect() is true.</i></td></tr>
<tr><th id="796">796</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="797">797</th><td><i class="doc">  /// When successful, return the controlling condition and the operands that</i></td></tr>
<tr><th id="798">798</th><td><i class="doc">  /// determine the true and false result values.</i></td></tr>
<tr><th id="799">799</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="800">800</th><td><i class="doc">  ///   Result = SELECT Cond, TrueOp, FalseOp</i></td></tr>
<tr><th id="801">801</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="802">802</th><td><i class="doc">  /// Some targets can optimize select instructions, for example by predicating</i></td></tr>
<tr><th id="803">803</th><td><i class="doc">  /// the instruction defining one of the operands. Such targets should set</i></td></tr>
<tr><th id="804">804</th><td><i class="doc">  /// Optimizable.</i></td></tr>
<tr><th id="805">805</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="806">806</th><td><i class="doc">  /// <span class="command">@param</span>         <span class="arg">MI</span> Select instruction to analyze.</i></td></tr>
<tr><th id="807">807</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">Cond</span>    Condition controlling the select.</i></td></tr>
<tr><th id="808">808</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">TrueOp</span>  Operand number of the value selected when Cond is true.</i></td></tr>
<tr><th id="809">809</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">FalseOp</span> Operand number of the value selected when Cond is false.</i></td></tr>
<tr><th id="810">810</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">Optimizable</span> Returned as true if MI is optimizable.</i></td></tr>
<tr><th id="811">811</th><td><i class="doc">  /// <span class="command">@returns</span> False on success.</i></td></tr>
<tr><th id="812">812</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" title='llvm::TargetInstrInfo::analyzeSelect' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb">analyzeSelect</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3423MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3423MI">MI</dfn>,</td></tr>
<tr><th id="813">813</th><td>                             <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="3424Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="3424Cond">Cond</dfn>,</td></tr>
<tr><th id="814">814</th><td>                             <em>unsigned</em> &amp;<dfn class="local col5 decl" id="3425TrueOp" title='TrueOp' data-type='unsigned int &amp;' data-ref="3425TrueOp">TrueOp</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="3426FalseOp" title='FalseOp' data-type='unsigned int &amp;' data-ref="3426FalseOp">FalseOp</dfn>,</td></tr>
<tr><th id="815">815</th><td>                             <em>bool</em> &amp;<dfn class="local col7 decl" id="3427Optimizable" title='Optimizable' data-type='bool &amp;' data-ref="3427Optimizable">Optimizable</dfn>) <em>const</em> {</td></tr>
<tr><th id="816">816</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getDesc().isSelect() &amp;&amp; &quot;MI must be a select instruction&quot;) ? void (0) : __assert_fail (&quot;MI.getDesc().isSelect() &amp;&amp; \&quot;MI must be a select instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 816, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#3423MI" title='MI' data-ref="3423MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8isSelectEv" title='llvm::MCInstrDesc::isSelect' data-ref="_ZNK4llvm11MCInstrDesc8isSelectEv">isSelect</a>() &amp;&amp; <q>"MI must be a select instruction"</q>);</td></tr>
<tr><th id="817">817</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="818">818</th><td>  }</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <i class="doc">/// Given a select instruction that was understood by</i></td></tr>
<tr><th id="821">821</th><td><i class="doc">  /// analyzeSelect and returned Optimizable = true, attempt to optimize MI by</i></td></tr>
<tr><th id="822">822</th><td><i class="doc">  /// merging it with one of its operands. Returns NULL on failure.</i></td></tr>
<tr><th id="823">823</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="824">824</th><td><i class="doc">  /// When successful, returns the new select instruction. The client is</i></td></tr>
<tr><th id="825">825</th><td><i class="doc">  /// responsible for deleting MI.</i></td></tr>
<tr><th id="826">826</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="827">827</th><td><i class="doc">  /// If both sides of the select can be optimized, PreferFalse is used to pick</i></td></tr>
<tr><th id="828">828</th><td><i class="doc">  /// a side.</i></td></tr>
<tr><th id="829">829</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="830">830</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">MI</span>          Optimizable select instruction.</i></td></tr>
<tr><th id="831">831</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">NewMIs</span>     Set that record all MIs in the basic block up to<span class="command"> \p</span></i></td></tr>
<tr><th id="832">832</th><td><i class="doc">  /// <span class="arg">MI.</span> Has to be updated with any newly created MI or deleted ones.</i></td></tr>
<tr><th id="833">833</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">PreferFalse</span> Try to optimize FalseOp instead of TrueOp.</i></td></tr>
<tr><th id="834">834</th><td><i class="doc">  /// <span class="command">@returns</span> Optimized instruction or NULL.</i></td></tr>
<tr><th id="835">835</th><td>  <b>virtual</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::TargetInstrInfo::optimizeSelect' data-ref="_ZNK4llvm15TargetInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3428MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3428MI">MI</dfn>,</td></tr>
<tr><th id="836">836</th><td>                                       <a class="type" href="../ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="3429NewMIs" title='NewMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="3429NewMIs">NewMIs</dfn>,</td></tr>
<tr><th id="837">837</th><td>                                       <em>bool</em> <dfn class="local col0 decl" id="3430PreferFalse" title='PreferFalse' data-type='bool' data-ref="3430PreferFalse">PreferFalse</dfn> = <b>false</b>) <em>const</em> {</td></tr>
<tr><th id="838">838</th><td>    <i>// This function must be implemented if Optimizable is ever set.</i></td></tr>
<tr><th id="839">839</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target must implement TargetInstrInfo::optimizeSelect!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 839)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target must implement TargetInstrInfo::optimizeSelect!"</q>);</td></tr>
<tr><th id="840">840</th><td>  }</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <i class="doc">/// Emit instructions to copy a pair of physical registers.</i></td></tr>
<tr><th id="843">843</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="844">844</th><td><i class="doc">  /// This function should support copies within any legal register class as</i></td></tr>
<tr><th id="845">845</th><td><i class="doc">  /// well as any cross-class copies created during instruction selection.</i></td></tr>
<tr><th id="846">846</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="847">847</th><td><i class="doc">  /// The source and destination registers may overlap, which may require a</i></td></tr>
<tr><th id="848">848</th><td><i class="doc">  /// careful implementation when multiple copy instructions are required for</i></td></tr>
<tr><th id="849">849</th><td><i class="doc">  /// large registers. See for example the ARM target.</i></td></tr>
<tr><th id="850">850</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::TargetInstrInfo::copyPhysReg' data-ref="_ZNK4llvm15TargetInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="3431MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3431MBB">MBB</dfn>,</td></tr>
<tr><th id="851">851</th><td>                           <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="3432MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="3432MI">MI</dfn>, <em>const</em> <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="3433DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="3433DL">DL</dfn>,</td></tr>
<tr><th id="852">852</th><td>                           <em>unsigned</em> <dfn class="local col4 decl" id="3434DestReg" title='DestReg' data-type='unsigned int' data-ref="3434DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="3435SrcReg" title='SrcReg' data-type='unsigned int' data-ref="3435SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="853">853</th><td>                           <em>bool</em> <dfn class="local col6 decl" id="3436KillSrc" title='KillSrc' data-type='bool' data-ref="3436KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="854">854</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement TargetInstrInfo::copyPhysReg!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 854)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement TargetInstrInfo::copyPhysReg!"</q>);</td></tr>
<tr><th id="855">855</th><td>  }</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><b>protected</b>:</td></tr>
<tr><th id="858">858</th><td>  <i class="doc">/// Target-dependent implemenation for IsCopyInstr.</i></td></tr>
<tr><th id="859">859</th><td><i class="doc">  /// If the specific machine instruction is a instruction that moves/copies</i></td></tr>
<tr><th id="860">860</th><td><i class="doc">  /// value from one register to another register return true along with</i></td></tr>
<tr><th id="861">861</th><td><i class="doc">  ///<span class="command"> @Source</span> machine operand and<span class="command"> @Destination</span> machine operand.</i></td></tr>
<tr><th id="862">862</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::TargetInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm15TargetInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3437MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3437MI">MI</dfn>,</td></tr>
<tr><th id="863">863</th><td>                               <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col8 decl" id="3438Source" title='Source' data-type='const llvm::MachineOperand *&amp;' data-ref="3438Source">Source</dfn>,</td></tr>
<tr><th id="864">864</th><td>                               <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col9 decl" id="3439Destination" title='Destination' data-type='const llvm::MachineOperand *&amp;' data-ref="3439Destination">Destination</dfn>) <em>const</em> {</td></tr>
<tr><th id="865">865</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="866">866</th><td>  }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td><b>public</b>:</td></tr>
<tr><th id="869">869</th><td>  <i class="doc">/// If the specific machine instruction is a instruction that moves/copies</i></td></tr>
<tr><th id="870">870</th><td><i class="doc">  /// value from one register to another register return true along with</i></td></tr>
<tr><th id="871">871</th><td><i class="doc">  ///<span class="command"> @Source</span> machine operand and<span class="command"> @Destination</span> machine operand.</i></td></tr>
<tr><th id="872">872</th><td><i class="doc">  /// For COPY-instruction the method naturally returns true, for all other</i></td></tr>
<tr><th id="873">873</th><td><i class="doc">  /// instructions the method calls target-dependent implementation.</i></td></tr>
<tr><th id="874">874</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::TargetInstrInfo::isCopyInstr' data-ref="_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstr</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3440MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3440MI">MI</dfn>, <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col1 decl" id="3441Source" title='Source' data-type='const llvm::MachineOperand *&amp;' data-ref="3441Source">Source</dfn>,</td></tr>
<tr><th id="875">875</th><td>                   <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col2 decl" id="3442Destination" title='Destination' data-type='const llvm::MachineOperand *&amp;' data-ref="3442Destination">Destination</dfn>) <em>const</em> {</td></tr>
<tr><th id="876">876</th><td>    <b>if</b> (<a class="local col0 ref" href="#3440MI" title='MI' data-ref="3440MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="877">877</th><td>      <a class="local col2 ref" href="#3442Destination" title='Destination' data-ref="3442Destination">Destination</a> = &amp;<a class="local col0 ref" href="#3440MI" title='MI' data-ref="3440MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="878">878</th><td>      <a class="local col1 ref" href="#3441Source" title='Source' data-ref="3441Source">Source</a> = &amp;<a class="local col0 ref" href="#3440MI" title='MI' data-ref="3440MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="879">879</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="880">880</th><td>    }</td></tr>
<tr><th id="881">881</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm15TargetInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::TargetInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm15TargetInstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstrImpl</a>(<a class="local col0 ref" href="#3440MI" title='MI' data-ref="3440MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#3441Source" title='Source' data-ref="3441Source">Source</a></span>, <span class='refarg'><a class="local col2 ref" href="#3442Destination" title='Destination' data-ref="3442Destination">Destination</a></span>);</td></tr>
<tr><th id="882">882</th><td>  }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <i class="doc">/// Store the specified register of the given register class to the specified</i></td></tr>
<tr><th id="885">885</th><td><i class="doc">  /// stack frame index. The store instruction is to be added to the given</i></td></tr>
<tr><th id="886">886</th><td><i class="doc">  /// machine basic block before the specified machine instruction. If isKill</i></td></tr>
<tr><th id="887">887</th><td><i class="doc">  /// is true, the register operand is the last use and must be marked kill.</i></td></tr>
<tr><th id="888">888</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist740367" title='llvm::TargetInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist740367">storeRegToStackSlot</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3443MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3443MBB">MBB</dfn>,</td></tr>
<tr><th id="889">889</th><td>                                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="3444MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="3444MI">MI</dfn>,</td></tr>
<tr><th id="890">890</th><td>                                   <em>unsigned</em> <dfn class="local col5 decl" id="3445SrcReg" title='SrcReg' data-type='unsigned int' data-ref="3445SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="3446isKill" title='isKill' data-type='bool' data-ref="3446isKill">isKill</dfn>, <em>int</em> <dfn class="local col7 decl" id="3447FrameIndex" title='FrameIndex' data-type='int' data-ref="3447FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="891">891</th><td>                                   <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="3448RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3448RC">RC</dfn>,</td></tr>
<tr><th id="892">892</th><td>                                   <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="3449TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3449TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="893">893</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement &quot; &quot;TargetInstrInfo::storeRegToStackSlot!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 894)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement "</q></td></tr>
<tr><th id="894">894</th><td>                     <q>"TargetInstrInfo::storeRegToStackSlot!"</q>);</td></tr>
<tr><th id="895">895</th><td>  }</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <i class="doc">/// Load the specified register of the given register class from the specified</i></td></tr>
<tr><th id="898">898</th><td><i class="doc">  /// stack frame index. The load instruction is to be added to the given</i></td></tr>
<tr><th id="899">899</th><td><i class="doc">  /// machine basic block before the specified machine instruction.</i></td></tr>
<tr><th id="900">900</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist12604998" title='llvm::TargetInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist12604998">loadRegFromStackSlot</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="3450MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3450MBB">MBB</dfn>,</td></tr>
<tr><th id="901">901</th><td>                                    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="3451MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="3451MI">MI</dfn>,</td></tr>
<tr><th id="902">902</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="3452DestReg" title='DestReg' data-type='unsigned int' data-ref="3452DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col3 decl" id="3453FrameIndex" title='FrameIndex' data-type='int' data-ref="3453FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="903">903</th><td>                                    <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="3454RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3454RC">RC</dfn>,</td></tr>
<tr><th id="904">904</th><td>                                    <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="3455TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3455TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="905">905</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement &quot; &quot;TargetInstrInfo::loadRegFromStackSlot!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 906)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement "</q></td></tr>
<tr><th id="906">906</th><td>                     <q>"TargetInstrInfo::loadRegFromStackSlot!"</q>);</td></tr>
<tr><th id="907">907</th><td>  }</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <i class="doc">/// This function is called for all pseudo instructions</i></td></tr>
<tr><th id="910">910</th><td><i class="doc">  /// that remain after register allocation. Many pseudo instructions are</i></td></tr>
<tr><th id="911">911</th><td><i class="doc">  /// created to help register allocation. This is the place to convert them</i></td></tr>
<tr><th id="912">912</th><td><i class="doc">  /// into real instructions. The target can edit MI in place, or it can insert</i></td></tr>
<tr><th id="913">913</th><td><i class="doc">  /// new instructions and erase MI. The function should return true if</i></td></tr>
<tr><th id="914">914</th><td><i class="doc">  /// anything was changed.</i></td></tr>
<tr><th id="915">915</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::TargetInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm15TargetInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3456MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3456MI">MI</dfn>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>  <i class="doc">/// Check whether the target can fold a load that feeds a subreg operand</i></td></tr>
<tr><th id="918">918</th><td><i class="doc">  /// (or a subreg operand that feeds a store).</i></td></tr>
<tr><th id="919">919</th><td><i class="doc">  /// For example, X86 may want to return true if it can fold</i></td></tr>
<tr><th id="920">920</th><td><i class="doc">  /// movl (%esp), %eax</i></td></tr>
<tr><th id="921">921</th><td><i class="doc">  /// subb, %al, ...</i></td></tr>
<tr><th id="922">922</th><td><i class="doc">  /// Into:</i></td></tr>
<tr><th id="923">923</th><td><i class="doc">  /// subb (%esp), ...</i></td></tr>
<tr><th id="924">924</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="925">925</th><td><i class="doc">  /// Ideally, we'd like the target implementation of foldMemoryOperand() to</i></td></tr>
<tr><th id="926">926</th><td><i class="doc">  /// reject subregs - but since this behavior used to be enforced in the</i></td></tr>
<tr><th id="927">927</th><td><i class="doc">  /// target-independent code, moving this responsibility to the targets</i></td></tr>
<tr><th id="928">928</th><td><i class="doc">  /// has the potential of causing nasty silent breakage in out-of-tree targets.</i></td></tr>
<tr><th id="929">929</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo16isSubregFoldableEv" title='llvm::TargetInstrInfo::isSubregFoldable' data-ref="_ZNK4llvm15TargetInstrInfo16isSubregFoldableEv">isSubregFoldable</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>  <i class="doc">/// Attempt to fold a load or store of the specified stack</i></td></tr>
<tr><th id="932">932</th><td><i class="doc">  /// slot into the specified machine instruction for the specified operand(s).</i></td></tr>
<tr><th id="933">933</th><td><i class="doc">  /// If this is possible, a new instruction is returned with the specified</i></td></tr>
<tr><th id="934">934</th><td><i class="doc">  /// operand folded, otherwise NULL is returned.</i></td></tr>
<tr><th id="935">935</th><td><i class="doc">  /// The new instruction is inserted before MI, and the client is responsible</i></td></tr>
<tr><th id="936">936</th><td><i class="doc">  /// for removing the old instruction.</i></td></tr>
<tr><th id="937">937</th><td><i class="doc">  /// If VRM is passed, the assigned physregs can be inspected by target to</i></td></tr>
<tr><th id="938">938</th><td><i class="doc">  /// decide on using an opcode (note that those assignments can still change).</i></td></tr>
<tr><th id="939">939</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEEiPNS_13LiveIntervalsEPNS_10VirtRegMapE" title='llvm::TargetInstrInfo::foldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEEiPNS_13LiveIntervalsEPNS_10VirtRegMapE">foldMemoryOperand</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3457MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3457MI">MI</dfn>, <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="3458Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="3458Ops">Ops</dfn>,</td></tr>
<tr><th id="940">940</th><td>                                  <em>int</em> <dfn class="local col9 decl" id="3459FI" title='FI' data-type='int' data-ref="3459FI">FI</dfn>,</td></tr>
<tr><th id="941">941</th><td>                                  <a class="type" href="TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col0 decl" id="3460LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="3460LIS">LIS</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="942">942</th><td>                                  <a class="type" href="VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col1 decl" id="3461VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="3461VRM">VRM</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>  <i class="doc">/// Same as the previous version except it allows folding of any load and</i></td></tr>
<tr><th id="945">945</th><td><i class="doc">  /// store from / to any address, not just from a specific stack slot.</i></td></tr>
<tr><th id="946">946</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEES2_PNS_13LiveIntervalsE" title='llvm::TargetInstrInfo::foldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEES2_PNS_13LiveIntervalsE">foldMemoryOperand</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3462MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3462MI">MI</dfn>, <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="3463Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="3463Ops">Ops</dfn>,</td></tr>
<tr><th id="947">947</th><td>                                  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3464LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="3464LoadMI">LoadMI</dfn>,</td></tr>
<tr><th id="948">948</th><td>                                  <a class="type" href="TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col5 decl" id="3465LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="3465LIS">LIS</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <i class="doc">/// Return true when there is potentially a faster code sequence</i></td></tr>
<tr><th id="951">951</th><td><i class="doc">  /// for an instruction chain ending in<span class="command"> \p</span> <span class="arg">Root.</span> All potential patterns are</i></td></tr>
<tr><th id="952">952</th><td><i class="doc">  /// returned in the<span class="command"> \p</span> <span class="arg">Pattern</span> vector. Pattern should be sorted in priority</i></td></tr>
<tr><th id="953">953</th><td><i class="doc">  /// order since the pattern evaluator stops checking as soon as it finds a</i></td></tr>
<tr><th id="954">954</th><td><i class="doc">  /// faster sequence.</i></td></tr>
<tr><th id="955">955</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">Root</span> - Instruction that could be combined with one of its operands</i></td></tr>
<tr><th id="956">956</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">Patterns</span> - Vector of possible combination patterns</i></td></tr>
<tr><th id="957">957</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='llvm::TargetInstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMachineCombinerPatterns</dfn>(</td></tr>
<tr><th id="958">958</th><td>      <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3466Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="3466Root">Root</dfn>,</td></tr>
<tr><th id="959">959</th><td>      <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col7 decl" id="3467Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="3467Patterns">Patterns</dfn>) <em>const</em>;</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>  <i class="doc">/// Return true when a code sequence can improve throughput. It</i></td></tr>
<tr><th id="962">962</th><td><i class="doc">  /// should be called only for instructions in loops.</i></td></tr>
<tr><th id="963">963</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">Pattern</span> - combiner pattern</i></td></tr>
<tr><th id="964">964</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo19isThroughputPatternENS_22MachineCombinerPatternE" title='llvm::TargetInstrInfo::isThroughputPattern' data-ref="_ZNK4llvm15TargetInstrInfo19isThroughputPatternENS_22MachineCombinerPatternE">isThroughputPattern</dfn>(<a class="type" href="MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col8 decl" id="3468Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="3468Pattern">Pattern</dfn>) <em>const</em>;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <i class="doc">/// Return true if the input<span class="command"> \P</span> Inst is part of a chain of dependent ops</i></td></tr>
<tr><th id="967">967</th><td><i class="doc">  /// that are suitable for reassociation, otherwise return false.</i></td></tr>
<tr><th id="968">968</th><td><i class="doc">  /// If the instruction's operands must be commuted to have a previous</i></td></tr>
<tr><th id="969">969</th><td><i class="doc">  /// instruction of the same type define the first source operand,<span class="command"> \P</span> Commuted</i></td></tr>
<tr><th id="970">970</th><td><i class="doc">  /// will be set to true.</i></td></tr>
<tr><th id="971">971</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo24isReassociationCandidateERKNS_12MachineInstrERb" title='llvm::TargetInstrInfo::isReassociationCandidate' data-ref="_ZNK4llvm15TargetInstrInfo24isReassociationCandidateERKNS_12MachineInstrERb">isReassociationCandidate</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3469Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="3469Inst">Inst</dfn>, <em>bool</em> &amp;<dfn class="local col0 decl" id="3470Commuted" title='Commuted' data-type='bool &amp;' data-ref="3470Commuted">Commuted</dfn>) <em>const</em>;</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <i class="doc">/// Return true when<span class="command"> \P</span> Inst is both associative and commutative.</i></td></tr>
<tr><th id="974">974</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm15TargetInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3471Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="3471Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="975">975</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="976">976</th><td>  }</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>  <i class="doc">/// Return true when<span class="command"> \P</span> Inst has reassociable operands in the same<span class="command"> \P</span> MBB.</i></td></tr>
<tr><th id="979">979</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::TargetInstrInfo::hasReassociableOperands' data-ref="_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">hasReassociableOperands</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3472Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="3472Inst">Inst</dfn>,</td></tr>
<tr><th id="980">980</th><td>                                       <em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="3473MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="3473MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <i class="doc">/// Return true when<span class="command"> \P</span> Inst has reassociable sibling.</i></td></tr>
<tr><th id="983">983</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb" title='llvm::TargetInstrInfo::hasReassociableSibling' data-ref="_ZNK4llvm15TargetInstrInfo22hasReassociableSiblingERKNS_12MachineInstrERb">hasReassociableSibling</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3474Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="3474Inst">Inst</dfn>, <em>bool</em> &amp;<dfn class="local col5 decl" id="3475Commuted" title='Commuted' data-type='bool &amp;' data-ref="3475Commuted">Commuted</dfn>) <em>const</em>;</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <i class="doc">/// When getMachineCombinerPatterns() finds patterns, this function generates</i></td></tr>
<tr><th id="986">986</th><td><i class="doc">  /// the instructions that could replace the original code sequence. The client</i></td></tr>
<tr><th id="987">987</th><td><i class="doc">  /// has to decide whether the actual replacement is beneficial or not.</i></td></tr>
<tr><th id="988">988</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">Root</span> - Instruction that could be combined with one of its operands</i></td></tr>
<tr><th id="989">989</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">Pattern</span> - Combination pattern for Root</i></td></tr>
<tr><th id="990">990</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">InsInstrs</span> - Vector of new instructions that implement P</i></td></tr>
<tr><th id="991">991</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">DelInstrs</span> - Old instructions, including Root, that could be</i></td></tr>
<tr><th id="992">992</th><td><i class="doc">  /// replaced by InsInstr</i></td></tr>
<tr><th id="993">993</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">InstIdxForVirtReg</span> - map of virtual register to instruction in</i></td></tr>
<tr><th id="994">994</th><td><i class="doc">  /// InsInstr that defines it</i></td></tr>
<tr><th id="995">995</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931" title='llvm::TargetInstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931">genAlternativeCodeSequence</dfn>(</td></tr>
<tr><th id="996">996</th><td>      <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3476Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="3476Root">Root</dfn>, <a class="type" href="MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col7 decl" id="3477Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="3477Pattern">Pattern</dfn>,</td></tr>
<tr><th id="997">997</th><td>      <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="3478InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="3478InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="998">998</th><td>      <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="3479DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="3479DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="999">999</th><td>      <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="3480InstIdxForVirtReg" title='InstIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="3480InstIdxForVirtReg">InstIdxForVirtReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <i class="doc">/// Attempt to reassociate<span class="command"> \P</span> Root and<span class="command"> \P</span> Prev according to<span class="command"> \P</span> Pattern to</i></td></tr>
<tr><th id="1002">1002</th><td><i class="doc">  /// reduce critical path length.</i></td></tr>
<tr><th id="1003">1003</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997" title='llvm::TargetInstrInfo::reassociateOps' data-ref="_ZNK4llvm15TargetInstrInfo14reassociateOpsERNS_12MachineInstrES2_NS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12Dense2920997">reassociateOps</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3481Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="3481Root">Root</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3482Prev" title='Prev' data-type='llvm::MachineInstr &amp;' data-ref="3482Prev">Prev</dfn>,</td></tr>
<tr><th id="1004">1004</th><td>                      <a class="type" href="MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col3 decl" id="3483Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="3483Pattern">Pattern</dfn>,</td></tr>
<tr><th id="1005">1005</th><td>                      <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="3484InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="3484InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="1006">1006</th><td>                      <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="3485DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="3485DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="1007">1007</th><td>                      <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="3486InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="3486InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td>  <i class="doc">/// This is an architecture-specific helper function of reassociateOps.</i></td></tr>
<tr><th id="1010">1010</th><td><i class="doc">  /// Set special operand attributes for new instructions after reassociation.</i></td></tr>
<tr><th id="1011">1011</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" title='llvm::TargetInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm15TargetInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_">setSpecialOperandAttr</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3487OldMI1" title='OldMI1' data-type='llvm::MachineInstr &amp;' data-ref="3487OldMI1">OldMI1</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3488OldMI2" title='OldMI2' data-type='llvm::MachineInstr &amp;' data-ref="3488OldMI2">OldMI2</dfn>,</td></tr>
<tr><th id="1012">1012</th><td>                                     <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3489NewMI1" title='NewMI1' data-type='llvm::MachineInstr &amp;' data-ref="3489NewMI1">NewMI1</dfn>,</td></tr>
<tr><th id="1013">1013</th><td>                                     <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3490NewMI2" title='NewMI2' data-type='llvm::MachineInstr &amp;' data-ref="3490NewMI2">NewMI2</dfn>) <em>const</em> {}</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>  <i class="doc">/// Return true when a target supports MachineCombiner.</i></td></tr>
<tr><th id="1016">1016</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18useMachineCombinerEv" title='llvm::TargetInstrInfo::useMachineCombiner' data-ref="_ZNK4llvm15TargetInstrInfo18useMachineCombinerEv">useMachineCombiner</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <i class="doc">/// Return true if the given SDNode can be copied during scheduling</i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">  /// even if it has glue.</i></td></tr>
<tr><th id="1020">1020</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo30canCopyGluedNodeDuringScheduleEPNS_6SDNodeE" title='llvm::TargetInstrInfo::canCopyGluedNodeDuringSchedule' data-ref="_ZNK4llvm15TargetInstrInfo30canCopyGluedNodeDuringScheduleEPNS_6SDNodeE">canCopyGluedNodeDuringSchedule</dfn>(<a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="3491N" title='N' data-type='llvm::SDNode *' data-ref="3491N">N</dfn>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td><b>protected</b>:</td></tr>
<tr><th id="1023">1023</th><td>  <i class="doc">/// Target-dependent implementation for foldMemoryOperand.</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc">  /// Target-independent code in foldMemoryOperand will</i></td></tr>
<tr><th id="1025">1025</th><td><i class="doc">  /// take care of adding a MachineMemOperand to the newly created instruction.</i></td></tr>
<tr><th id="1026">1026</th><td><i class="doc">  /// The instruction and any auxiliary instructions necessary will be inserted</i></td></tr>
<tr><th id="1027">1027</th><td><i class="doc">  /// at InsertPt.</i></td></tr>
<tr><th id="1028">1028</th><td>  <b>virtual</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="1029">1029</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiP2615185" title='llvm::TargetInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm15TargetInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiP2615185">foldMemoryOperandImpl</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="3492MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3492MF">MF</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3493MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3493MI">MI</dfn>,</td></tr>
<tr><th id="1030">1030</th><td>                        <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="3494Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="3494Ops">Ops</dfn>,</td></tr>
<tr><th id="1031">1031</th><td>                        <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="3495InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="3495InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col6 decl" id="3496FrameIndex" title='FrameIndex' data-type='int' data-ref="3496FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="1032">1032</th><td>                        <a class="type" href="TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col7 decl" id="3497LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="3497LIS">LIS</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="1033">1033</th><td>                        <a class="type" href="VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col8 decl" id="3498VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="3498VRM">VRM</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1034">1034</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1035">1035</th><td>  }</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <i class="doc">/// Target-dependent implementation for foldMemoryOperand.</i></td></tr>
<tr><th id="1038">1038</th><td><i class="doc">  /// Target-independent code in foldMemoryOperand will</i></td></tr>
<tr><th id="1039">1039</th><td><i class="doc">  /// take care of adding a MachineMemOperand to the newly created instruction.</i></td></tr>
<tr><th id="1040">1040</th><td><i class="doc">  /// The instruction and any auxiliary instructions necessary will be inserted</i></td></tr>
<tr><th id="1041">1041</th><td><i class="doc">  /// at InsertPt.</i></td></tr>
<tr><th id="1042">1042</th><td>  <b>virtual</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES48512590" title='llvm::TargetInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm15TargetInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES48512590">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="1043">1043</th><td>      <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="3499MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3499MF">MF</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3500MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3500MI">MI</dfn>, <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="3501Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="3501Ops">Ops</dfn>,</td></tr>
<tr><th id="1044">1044</th><td>      <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="3502InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="3502InsertPt">InsertPt</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3503LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="3503LoadMI">LoadMI</dfn>,</td></tr>
<tr><th id="1045">1045</th><td>      <a class="type" href="TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col4 decl" id="3504LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="3504LIS">LIS</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1046">1046</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1047">1047</th><td>  }</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>  <i class="doc">/// Target-dependent implementation of getRegSequenceInputs.</i></td></tr>
<tr><th id="1050">1050</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1051">1051</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build the equivalent</i></td></tr>
<tr><th id="1052">1052</th><td><i class="doc">  /// REG_SEQUENCE inputs with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="1053">1053</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1054">1054</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isRegSequenceLike().</i></td></tr>
<tr><th id="1055">1055</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1056">1056</th><td><i class="doc">  /// <span class="command">\see</span> TargetInstrInfo::getRegSequenceInputs.</i></td></tr>
<tr><th id="1057">1057</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE" title='llvm::TargetInstrInfo::getRegSequenceLikeInputs' data-ref="_ZNK4llvm15TargetInstrInfo24getRegSequenceLikeInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE">getRegSequenceLikeInputs</dfn>(</td></tr>
<tr><th id="1058">1058</th><td>      <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="3505MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3505MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="3506DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3506DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1059">1059</th><td>      <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a>&gt; &amp;<dfn class="local col7 decl" id="3507InputRegs" title='InputRegs' data-type='SmallVectorImpl&lt;llvm::TargetInstrInfo::RegSubRegPairAndIdx&gt; &amp;' data-ref="3507InputRegs">InputRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1060">1060</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1061">1061</th><td>  }</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <i class="doc">/// Target-dependent implementation of getExtractSubregInputs.</i></td></tr>
<tr><th id="1064">1064</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1065">1065</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build the equivalent</i></td></tr>
<tr><th id="1066">1066</th><td><i class="doc">  /// EXTRACT_SUBREG inputs with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="1067">1067</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1068">1068</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isExtractSubregLike().</i></td></tr>
<tr><th id="1069">1069</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1070">1070</th><td><i class="doc">  /// <span class="command">\see</span> TargetInstrInfo::getExtractSubregInputs.</i></td></tr>
<tr><th id="1071">1071</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getExtractSubregLikeInputs' data-ref="_ZNK4llvm15TargetInstrInfo26getExtractSubregLikeInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE">getExtractSubregLikeInputs</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3508MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3508MI">MI</dfn>,</td></tr>
<tr><th id="1072">1072</th><td>                                          <em>unsigned</em> <dfn class="local col9 decl" id="3509DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3509DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1073">1073</th><td>                                          <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col0 decl" id="3510InputReg" title='InputReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="3510InputReg">InputReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1074">1074</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1075">1075</th><td>  }</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>  <i class="doc">/// Target-dependent implementation of getInsertSubregInputs.</i></td></tr>
<tr><th id="1078">1078</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1079">1079</th><td><i class="doc">  /// <span class="command">\returns</span> true if it is possible to build the equivalent</i></td></tr>
<tr><th id="1080">1080</th><td><i class="doc">  /// INSERT_SUBREG inputs with the pair<span class="command"> \p</span> <span class="arg">MI,</span><span class="command"> \p</span> <span class="arg">DefIdx.</span> False otherwise.</i></td></tr>
<tr><th id="1081">1081</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1082">1082</th><td><i class="doc">  /// <span class="command">\pre</span> MI.isInsertSubregLike().</i></td></tr>
<tr><th id="1083">1083</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1084">1084</th><td><i class="doc">  /// <span class="command">\see</span> TargetInstrInfo::getInsertSubregInputs.</i></td></tr>
<tr><th id="1085">1085</th><td>  <b>virtual</b> <em>bool</em></td></tr>
<tr><th id="1086">1086</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getInsertSubregLikeInputs' data-ref="_ZNK4llvm15TargetInstrInfo25getInsertSubregLikeInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE">getInsertSubregLikeInputs</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3511MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3511MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="3512DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3512DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1087">1087</th><td>                            <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col3 decl" id="3513BaseReg" title='BaseReg' data-type='llvm::TargetInstrInfo::RegSubRegPair &amp;' data-ref="3513BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="1088">1088</th><td>                            <a class="type" href="#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col4 decl" id="3514InsertedReg" title='InsertedReg' data-type='llvm::TargetInstrInfo::RegSubRegPairAndIdx &amp;' data-ref="3514InsertedReg">InsertedReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1089">1089</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1090">1090</th><td>  }</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td><b>public</b>:</td></tr>
<tr><th id="1093">1093</th><td>  <i class="doc">/// getAddressSpaceForPseudoSourceKind - Given the kind of memory</i></td></tr>
<tr><th id="1094">1094</th><td><i class="doc">  /// (e.g. stack) the target returns the corresponding address space.</i></td></tr>
<tr><th id="1095">1095</th><td>  <b>virtual</b> <em>unsigned</em></td></tr>
<tr><th id="1096">1096</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo34getAddressSpaceForPseudoSourceKindEj" title='llvm::TargetInstrInfo::getAddressSpaceForPseudoSourceKind' data-ref="_ZNK4llvm15TargetInstrInfo34getAddressSpaceForPseudoSourceKindEj">getAddressSpaceForPseudoSourceKind</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="3515Kind" title='Kind' data-type='unsigned int' data-ref="3515Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="1097">1097</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1098">1098</th><td>  }</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td>  <i class="doc">/// unfoldMemoryOperand - Separate a single instruction which folded a load or</i></td></tr>
<tr><th id="1101">1101</th><td><i class="doc">  /// a store or a load and a store into two or more instruction. If this is</i></td></tr>
<tr><th id="1102">1102</th><td><i class="doc">  /// possible, returns true as well as the new instructions by reference.</i></td></tr>
<tr><th id="1103">1103</th><td>  <b>virtual</b> <em>bool</em></td></tr>
<tr><th id="1104">1104</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" title='llvm::TargetInstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE">unfoldMemoryOperand</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="3516MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3516MF">MF</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3517MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3517MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="3518Reg" title='Reg' data-type='unsigned int' data-ref="3518Reg">Reg</dfn>,</td></tr>
<tr><th id="1105">1105</th><td>                      <em>bool</em> <dfn class="local col9 decl" id="3519UnfoldLoad" title='UnfoldLoad' data-type='bool' data-ref="3519UnfoldLoad">UnfoldLoad</dfn>, <em>bool</em> <dfn class="local col0 decl" id="3520UnfoldStore" title='UnfoldStore' data-type='bool' data-ref="3520UnfoldStore">UnfoldStore</dfn>,</td></tr>
<tr><th id="1106">1106</th><td>                      <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="3521NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="3521NewMIs">NewMIs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1107">1107</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1108">1108</th><td>  }</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE" title='llvm::TargetInstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE">unfoldMemoryOperand</dfn>(<a class="type" href="SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="3522DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="3522DAG">DAG</dfn>, <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="3523N" title='N' data-type='llvm::SDNode *' data-ref="3523N">N</dfn>,</td></tr>
<tr><th id="1111">1111</th><td>                                   <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *&gt; &amp;<dfn class="local col4 decl" id="3524NewNodes" title='NewNodes' data-type='SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;' data-ref="3524NewNodes">NewNodes</dfn>) <em>const</em> {</td></tr>
<tr><th id="1112">1112</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1113">1113</th><td>  }</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>  <i class="doc">/// Returns the opcode of the would be new</i></td></tr>
<tr><th id="1116">1116</th><td><i class="doc">  /// instruction after load / store are unfolded from an instruction of the</i></td></tr>
<tr><th id="1117">1117</th><td><i class="doc">  /// specified opcode. It returns zero if the specified unfolding is not</i></td></tr>
<tr><th id="1118">1118</th><td><i class="doc">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</i></td></tr>
<tr><th id="1119">1119</th><td><i class="doc">  /// index of the operand which will hold the register holding the loaded</i></td></tr>
<tr><th id="1120">1120</th><td><i class="doc">  /// value.</i></td></tr>
<tr><th id="1121">1121</th><td>  <b>virtual</b> <em>unsigned</em></td></tr>
<tr><th id="1122">1122</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" title='llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold' data-ref="_ZNK4llvm15TargetInstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj">getOpcodeAfterMemoryUnfold</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="3525Opc" title='Opc' data-type='unsigned int' data-ref="3525Opc">Opc</dfn>, <em>bool</em> <dfn class="local col6 decl" id="3526UnfoldLoad" title='UnfoldLoad' data-type='bool' data-ref="3526UnfoldLoad">UnfoldLoad</dfn>, <em>bool</em> <dfn class="local col7 decl" id="3527UnfoldStore" title='UnfoldStore' data-type='bool' data-ref="3527UnfoldStore">UnfoldStore</dfn>,</td></tr>
<tr><th id="1123">1123</th><td>                             <em>unsigned</em> *<dfn class="local col8 decl" id="3528LoadRegIndex" title='LoadRegIndex' data-type='unsigned int *' data-ref="3528LoadRegIndex">LoadRegIndex</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1124">1124</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1125">1125</th><td>  }</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>  <i class="doc">/// This is used by the pre-regalloc scheduler to determine if two loads are</i></td></tr>
<tr><th id="1128">1128</th><td><i class="doc">  /// loading from the same base address. It should only return true if the base</i></td></tr>
<tr><th id="1129">1129</th><td><i class="doc">  /// pointers are the same and the only differences between the two addresses</i></td></tr>
<tr><th id="1130">1130</th><td><i class="doc">  /// are the offset. It also returns the offsets by reference.</i></td></tr>
<tr><th id="1131">1131</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::TargetInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm15TargetInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="3529Load1" title='Load1' data-type='llvm::SDNode *' data-ref="3529Load1">Load1</dfn>, <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="3530Load2" title='Load2' data-type='llvm::SDNode *' data-ref="3530Load2">Load2</dfn>,</td></tr>
<tr><th id="1132">1132</th><td>                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="3531Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="3531Offset1">Offset1</dfn>,</td></tr>
<tr><th id="1133">1133</th><td>                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="3532Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="3532Offset2">Offset2</dfn>) <em>const</em> {</td></tr>
<tr><th id="1134">1134</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1135">1135</th><td>  }</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>  <i class="doc">/// This is a used by the pre-regalloc scheduler to determine (in conjunction</i></td></tr>
<tr><th id="1138">1138</th><td><i class="doc">  /// with areLoadsFromSameBasePtr) if two loads should be scheduled together.</i></td></tr>
<tr><th id="1139">1139</th><td><i class="doc">  /// On some targets if two loads are loading from</i></td></tr>
<tr><th id="1140">1140</th><td><i class="doc">  /// addresses in the same cache line, it's better if they are scheduled</i></td></tr>
<tr><th id="1141">1141</th><td><i class="doc">  /// together. This function takes two integers that represent the load offsets</i></td></tr>
<tr><th id="1142">1142</th><td><i class="doc">  /// from the common base address. It returns true if it decides it's desirable</i></td></tr>
<tr><th id="1143">1143</th><td><i class="doc">  /// to schedule the two loads together. "NumLoads" is the number of loads that</i></td></tr>
<tr><th id="1144">1144</th><td><i class="doc">  /// have already been scheduled after Load1.</i></td></tr>
<tr><th id="1145">1145</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::TargetInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm15TargetInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="3533Load1" title='Load1' data-type='llvm::SDNode *' data-ref="3533Load1">Load1</dfn>, <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="3534Load2" title='Load2' data-type='llvm::SDNode *' data-ref="3534Load2">Load2</dfn>,</td></tr>
<tr><th id="1146">1146</th><td>                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="3535Offset1" title='Offset1' data-type='int64_t' data-ref="3535Offset1">Offset1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="3536Offset2" title='Offset2' data-type='int64_t' data-ref="3536Offset2">Offset2</dfn>,</td></tr>
<tr><th id="1147">1147</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="3537NumLoads" title='NumLoads' data-type='unsigned int' data-ref="3537NumLoads">NumLoads</dfn>) <em>const</em> {</td></tr>
<tr><th id="1148">1148</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1149">1149</th><td>  }</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>  <i class="doc">/// Get the base operand and byte offset of an instruction that reads/writes</i></td></tr>
<tr><th id="1152">1152</th><td><i class="doc">  /// memory.</i></td></tr>
<tr><th id="1153">1153</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3538MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3538MI">MI</dfn>,</td></tr>
<tr><th id="1154">1154</th><td>                                       <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col9 decl" id="3539BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="3539BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="1155">1155</th><td>                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="3540Offset" title='Offset' data-type='int64_t &amp;' data-ref="3540Offset">Offset</dfn>,</td></tr>
<tr><th id="1156">1156</th><td>                                       <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="3541TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3541TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1157">1157</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1158">1158</th><td>  }</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>  <i class="doc">/// Return true if the instruction contains a base register and offset. If</i></td></tr>
<tr><th id="1161">1161</th><td><i class="doc">  /// true, the function also sets the operand position in the instruction</i></td></tr>
<tr><th id="1162">1162</th><td><i class="doc">  /// for the base register and offset.</i></td></tr>
<tr><th id="1163">1163</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm15TargetInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3542MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3542MI">MI</dfn>,</td></tr>
<tr><th id="1164">1164</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col3 decl" id="3543BasePos" title='BasePos' data-type='unsigned int &amp;' data-ref="3543BasePos">BasePos</dfn>,</td></tr>
<tr><th id="1165">1165</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col4 decl" id="3544OffsetPos" title='OffsetPos' data-type='unsigned int &amp;' data-ref="3544OffsetPos">OffsetPos</dfn>) <em>const</em> {</td></tr>
<tr><th id="1166">1166</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1167">1167</th><td>  }</td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td>  <i class="doc">/// If the instruction is an increment of a constant value, return the amount.</i></td></tr>
<tr><th id="1170">1170</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo17getIncrementValueERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::getIncrementValue' data-ref="_ZNK4llvm15TargetInstrInfo17getIncrementValueERKNS_12MachineInstrERi">getIncrementValue</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="3545MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3545MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="3546Value" title='Value' data-type='int &amp;' data-ref="3546Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="1171">1171</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1172">1172</th><td>  }</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>  <i class="doc">/// Returns true if the two given memory operations should be scheduled</i></td></tr>
<tr><th id="1175">1175</th><td><i class="doc">  /// adjacent. Note that you have to add:</i></td></tr>
<tr><th id="1176">1176</th><td><i class="doc">  ///   DAG-&gt;addMutation(createLoadClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</i></td></tr>
<tr><th id="1177">1177</th><td><i class="doc">  /// or</i></td></tr>
<tr><th id="1178">1178</th><td><i class="doc">  ///   DAG-&gt;addMutation(createStoreClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</i></td></tr>
<tr><th id="1179">1179</th><td><i class="doc">  /// to TargetPassConfig::createMachineScheduler() to have an effect.</i></td></tr>
<tr><th id="1180">1180</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j" title='llvm::TargetInstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm15TargetInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j">shouldClusterMemOps</dfn>(<em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="3547BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand &amp;' data-ref="3547BaseOp1">BaseOp1</dfn>,</td></tr>
<tr><th id="1181">1181</th><td>                                   <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="3548BaseOp2" title='BaseOp2' data-type='const llvm::MachineOperand &amp;' data-ref="3548BaseOp2">BaseOp2</dfn>,</td></tr>
<tr><th id="1182">1182</th><td>                                   <em>unsigned</em> <dfn class="local col9 decl" id="3549NumLoads" title='NumLoads' data-type='unsigned int' data-ref="3549NumLoads">NumLoads</dfn>) <em>const</em> {</td></tr>
<tr><th id="1183">1183</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;target did not implement shouldClusterMemOps()&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 1183)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"target did not implement shouldClusterMemOps()"</q>);</td></tr>
<tr><th id="1184">1184</th><td>  }</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>  <i class="doc">/// Reverses the branch condition of the specified condition list,</i></td></tr>
<tr><th id="1187">1187</th><td><i class="doc">  /// returning false on success and true if it cannot be reversed.</i></td></tr>
<tr><th id="1188">1188</th><td>  <b>virtual</b> <em>bool</em></td></tr>
<tr><th id="1189">1189</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::TargetInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm15TargetInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="3550Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="3550Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="1190">1190</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1191">1191</th><td>  }</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <i class="doc">/// Insert a noop into the instruction stream at the specified point.</i></td></tr>
<tr><th id="1194">1194</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::TargetInstrInfo::insertNoop' data-ref="_ZNK4llvm15TargetInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="3551MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3551MBB">MBB</dfn>,</td></tr>
<tr><th id="1195">1195</th><td>                          <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="3552MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="3552MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>  <i class="doc">/// Return the noop instruction to use for a noop.</i></td></tr>
<tr><th id="1198">1198</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo7getNoopERNS_6MCInstE" title='llvm::TargetInstrInfo::getNoop' data-ref="_ZNK4llvm15TargetInstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="3553NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="3553NopInst">NopInst</dfn>) <em>const</em>;</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>  <i class="doc">/// Return true for post-incremented instructions.</i></td></tr>
<tr><th id="1201">1201</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPostIncrement' data-ref="_ZNK4llvm15TargetInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3554MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3554MI">MI</dfn>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td>  <i class="doc">/// Returns true if the instruction is already predicated.</i></td></tr>
<tr><th id="1204">1204</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="3555MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3555MI">MI</dfn>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>  <i class="doc">/// Returns true if the instruction is a</i></td></tr>
<tr><th id="1207">1207</th><td><i class="doc">  /// terminator instruction that has not been predicated.</i></td></tr>
<tr><th id="1208">1208</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3556MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3556MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>  <i class="doc">/// Returns true if MI is an unconditional tail call.</i></td></tr>
<tr><th id="1211">1211</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnconditionalTailCall' data-ref="_ZNK4llvm15TargetInstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE">isUnconditionalTailCall</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3557MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3557MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1212">1212</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1213">1213</th><td>  }</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>  <i class="doc">/// Returns true if the tail call can be made conditional on BranchCond.</i></td></tr>
<tr><th id="1216">1216</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::canMakeTailCallConditional' data-ref="_ZNK4llvm15TargetInstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE">canMakeTailCallConditional</dfn>(<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="3558Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="3558Cond">Cond</dfn>,</td></tr>
<tr><th id="1217">1217</th><td>                                          <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3559TailCall" title='TailCall' data-type='const llvm::MachineInstr &amp;' data-ref="3559TailCall">TailCall</dfn>) <em>const</em> {</td></tr>
<tr><th id="1218">1218</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1219">1219</th><td>  }</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>  <i class="doc">/// Replace the conditional branch in MBB with a conditional tail call.</i></td></tr>
<tr><th id="1222">1222</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::replaceBranchWithTailCall' data-ref="_ZNK4llvm15TargetInstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE">replaceBranchWithTailCall</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="3560MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3560MBB">MBB</dfn>,</td></tr>
<tr><th id="1223">1223</th><td>                                         <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="3561Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="3561Cond">Cond</dfn>,</td></tr>
<tr><th id="1224">1224</th><td>                                         <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3562TailCall" title='TailCall' data-type='const llvm::MachineInstr &amp;' data-ref="3562TailCall">TailCall</dfn>) <em>const</em> {</td></tr>
<tr><th id="1225">1225</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement replaceBranchWithTailCall!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 1225)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement replaceBranchWithTailCall!"</q>);</td></tr>
<tr><th id="1226">1226</th><td>  }</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>  <i class="doc">/// Convert the instruction into a predicated instruction.</i></td></tr>
<tr><th id="1229">1229</th><td><i class="doc">  /// It returns true if the operation was successful.</i></td></tr>
<tr><th id="1230">1230</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::TargetInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm15TargetInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3563MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3563MI">MI</dfn>,</td></tr>
<tr><th id="1231">1231</th><td>                                    <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col4 decl" id="3564Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="3564Pred">Pred</dfn>) <em>const</em>;</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <i class="doc">/// Returns true if the first specified predicate</i></td></tr>
<tr><th id="1234">1234</th><td><i class="doc">  /// subsumes the second, e.g. GE subsumes GT.</i></td></tr>
<tr><th id="1235">1235</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::TargetInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm15TargetInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="3565Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="3565Pred1">Pred1</dfn>,</td></tr>
<tr><th id="1236">1236</th><td>                                 <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col6 decl" id="3566Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="3566Pred2">Pred2</dfn>) <em>const</em> {</td></tr>
<tr><th id="1237">1237</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1238">1238</th><td>  }</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td>  <i class="doc">/// If the specified instruction defines any predicate</i></td></tr>
<tr><th id="1241">1241</th><td><i class="doc">  /// or condition code register(s) used for predication, returns true as well</i></td></tr>
<tr><th id="1242">1242</th><td><i class="doc">  /// as the definition predicate(s) by reference.</i></td></tr>
<tr><th id="1243">1243</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE" title='llvm::TargetInstrInfo::DefinesPredicate' data-ref="_ZNK4llvm15TargetInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE">DefinesPredicate</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3567MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3567MI">MI</dfn>,</td></tr>
<tr><th id="1244">1244</th><td>                                <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="3568Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="3568Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="1245">1245</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1246">1246</th><td>  }</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <i class="doc">/// Return true if the specified instruction can be predicated.</i></td></tr>
<tr><th id="1249">1249</th><td><i class="doc">  /// By default, this returns true for every instruction with a</i></td></tr>
<tr><th id="1250">1250</th><td><i class="doc">  /// PredicateOperand.</i></td></tr>
<tr><th id="1251">1251</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicable' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3569MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3569MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1252">1252</th><td>    <b>return</b> <a class="local col9 ref" href="#3569MI" title='MI' data-ref="3569MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isPredicableEv" title='llvm::MCInstrDesc::isPredicable' data-ref="_ZNK4llvm11MCInstrDesc12isPredicableEv">isPredicable</a>();</td></tr>
<tr><th id="1253">1253</th><td>  }</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>  <i class="doc">/// Return true if it's safe to move a machine</i></td></tr>
<tr><th id="1256">1256</th><td><i class="doc">  /// instruction that defines the specified register class.</i></td></tr>
<tr><th id="1257">1257</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE" title='llvm::TargetInstrInfo::isSafeToMoveRegClassDefs' data-ref="_ZNK4llvm15TargetInstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE">isSafeToMoveRegClassDefs</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="3570RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3570RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1258">1258</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1259">1259</th><td>  }</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>  <i class="doc">/// Test if the given instruction should be considered a scheduling boundary.</i></td></tr>
<tr><th id="1262">1262</th><td><i class="doc">  /// This primarily includes labels and terminators.</i></td></tr>
<tr><th id="1263">1263</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3571MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3571MI">MI</dfn>,</td></tr>
<tr><th id="1264">1264</th><td>                                    <em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="3572MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="3572MBB">MBB</dfn>,</td></tr>
<tr><th id="1265">1265</th><td>                                    <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3573MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3573MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td>  <i class="doc">/// Measure the specified inline asm to determine an approximation of its</i></td></tr>
<tr><th id="1268">1268</th><td><i class="doc">  /// length.</i></td></tr>
<tr><th id="1269">1269</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</dfn>(</td></tr>
<tr><th id="1270">1270</th><td>    <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="3574Str" title='Str' data-type='const char *' data-ref="3574Str">Str</dfn>, <em>const</em> <a class="type" href="../MC/MCExpr.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="local col5 decl" id="3575MAI" title='MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="3575MAI">MAI</dfn>,</td></tr>
<tr><th id="1271">1271</th><td>    <em>const</em> <a class="type" href="TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col6 decl" id="3576STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="3576STI">STI</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <i class="doc">/// Allocate and return a hazard recognizer to use for this target when</i></td></tr>
<tr><th id="1274">1274</th><td><i class="doc">  /// scheduling the machine instructions before register allocation.</i></td></tr>
<tr><th id="1275">1275</th><td>  <b>virtual</b> <a class="type" href="#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="1276">1276</th><td>  <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col7 decl" id="3577STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="3577STI">STI</dfn>,</td></tr>
<tr><th id="1277">1277</th><td>                               <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col8 decl" id="3578DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="3578DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td>  <i class="doc">/// Allocate and return a hazard recognizer to use for this target when</i></td></tr>
<tr><th id="1280">1280</th><td><i class="doc">  /// scheduling the machine instructions before register allocation.</i></td></tr>
<tr><th id="1281">1281</th><td>  <b>virtual</b> <a class="type" href="#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="1282">1282</th><td>  <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo30CreateTargetMIHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetMIHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *,</td></tr>
<tr><th id="1283">1283</th><td>                                 <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col9 decl" id="3579DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="3579DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td>  <i class="doc">/// Allocate and return a hazard recognizer to use for this target when</i></td></tr>
<tr><th id="1286">1286</th><td><i class="doc">  /// scheduling the machine instructions after register allocation.</i></td></tr>
<tr><th id="1287">1287</th><td>  <b>virtual</b> <a class="type" href="#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="1288">1288</th><td>  <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *,</td></tr>
<tr><th id="1289">1289</th><td>                                     <em>const</em> <a class="type" href="ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col0 decl" id="3580DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="3580DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>  <i class="doc">/// Allocate and return a hazard recognizer to use for by non-scheduling</i></td></tr>
<tr><th id="1292">1292</th><td><i class="doc">  /// passes.</i></td></tr>
<tr><th id="1293">1293</th><td>  <b>virtual</b> <a class="type" href="#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="1294">1294</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="3581MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3581MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1295">1295</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1296">1296</th><td>  }</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>  <i class="doc">/// Provide a global flag for disabling the PreRA hazard recognizer that</i></td></tr>
<tr><th id="1299">1299</th><td><i class="doc">  /// targets may choose to honor.</i></td></tr>
<tr><th id="1300">1300</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo24usePreRAHazardRecognizerEv" title='llvm::TargetInstrInfo::usePreRAHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo24usePreRAHazardRecognizerEv">usePreRAHazardRecognizer</dfn>() <em>const</em>;</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>  <i class="doc">/// For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="1303">1303</th><td><i class="doc">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</i></td></tr>
<tr><th id="1304">1304</th><td><i class="doc">  /// compares against in CmpValue. Return true if the comparison instruction</i></td></tr>
<tr><th id="1305">1305</th><td><i class="doc">  /// can be analyzed.</i></td></tr>
<tr><th id="1306">1306</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::TargetInstrInfo::analyzeCompare' data-ref="_ZNK4llvm15TargetInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3582MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3582MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="3583SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="3583SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1307">1307</th><td>                              <em>unsigned</em> &amp;<dfn class="local col4 decl" id="3584SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="3584SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="3585Mask" title='Mask' data-type='int &amp;' data-ref="3585Mask">Mask</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="3586Value" title='Value' data-type='int &amp;' data-ref="3586Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="1308">1308</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1309">1309</th><td>  }</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>  <i class="doc">/// See if the comparison instruction can be converted</i></td></tr>
<tr><th id="1312">1312</th><td><i class="doc">  /// into something more efficient. E.g., on ARM most instructions can set the</i></td></tr>
<tr><th id="1313">1313</th><td><i class="doc">  /// flags register, obviating the need for a separate CMP.</i></td></tr>
<tr><th id="1314">1314</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::TargetInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm15TargetInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3587CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="3587CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="3588SrcReg" title='SrcReg' data-type='unsigned int' data-ref="3588SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1315">1315</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="3589SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="3589SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col0 decl" id="3590Mask" title='Mask' data-type='int' data-ref="3590Mask">Mask</dfn>, <em>int</em> <dfn class="local col1 decl" id="3591Value" title='Value' data-type='int' data-ref="3591Value">Value</dfn>,</td></tr>
<tr><th id="1316">1316</th><td>                                    <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="3592MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="3592MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1317">1317</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1318">1318</th><td>  }</td></tr>
<tr><th id="1319">1319</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18optimizeCondBranchERNS_12MachineInstrE" title='llvm::TargetInstrInfo::optimizeCondBranch' data-ref="_ZNK4llvm15TargetInstrInfo18optimizeCondBranchERNS_12MachineInstrE">optimizeCondBranch</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3593MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3593MI">MI</dfn>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td>  <i class="doc">/// Try to remove the load by folding it to a register operand at the use.</i></td></tr>
<tr><th id="1322">1322</th><td><i class="doc">  /// We fold the load instructions if and only if the</i></td></tr>
<tr><th id="1323">1323</th><td><i class="doc">  /// def and use are in the same BB. We only look at one load and see</i></td></tr>
<tr><th id="1324">1324</th><td><i class="doc">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</i></td></tr>
<tr><th id="1325">1325</th><td><i class="doc">  /// defined by the load we are trying to fold. DefMI returns the machine</i></td></tr>
<tr><th id="1326">1326</th><td><i class="doc">  /// instruction that defines FoldAsLoadDefReg, and the function returns</i></td></tr>
<tr><th id="1327">1327</th><td><i class="doc">  /// the machine instruction generated due to folding.</i></td></tr>
<tr><th id="1328">1328</th><td>  <b>virtual</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERjRPS1_" title='llvm::TargetInstrInfo::optimizeLoadInstr' data-ref="_ZNK4llvm15TargetInstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERjRPS1_">optimizeLoadInstr</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3594MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3594MI">MI</dfn>,</td></tr>
<tr><th id="1329">1329</th><td>                                          <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="3595MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="3595MRI">MRI</dfn>,</td></tr>
<tr><th id="1330">1330</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col6 decl" id="3596FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-type='unsigned int &amp;' data-ref="3596FoldAsLoadDefReg">FoldAsLoadDefReg</dfn>,</td></tr>
<tr><th id="1331">1331</th><td>                                          <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col7 decl" id="3597DefMI" title='DefMI' data-type='llvm::MachineInstr *&amp;' data-ref="3597DefMI">DefMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1332">1332</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1333">1333</th><td>  }</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>  <i class="doc">/// 'Reg' is known to be defined by a move immediate instruction,</i></td></tr>
<tr><th id="1336">1336</th><td><i class="doc">  /// try to fold the immediate into the use instruction.</i></td></tr>
<tr><th id="1337">1337</th><td><i class="doc">  /// If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true,</i></td></tr>
<tr><th id="1338">1338</th><td><i class="doc">  /// then the caller may assume that DefMI has been erased from its parent</i></td></tr>
<tr><th id="1339">1339</th><td><i class="doc">  /// block. The caller may assume that it will not be erased by this</i></td></tr>
<tr><th id="1340">1340</th><td><i class="doc">  /// function otherwise.</i></td></tr>
<tr><th id="1341">1341</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::TargetInstrInfo::FoldImmediate' data-ref="_ZNK4llvm15TargetInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3598UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="3598UseMI">UseMI</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3599DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="3599DefMI">DefMI</dfn>,</td></tr>
<tr><th id="1342">1342</th><td>                             <em>unsigned</em> <dfn class="local col0 decl" id="3600Reg" title='Reg' data-type='unsigned int' data-ref="3600Reg">Reg</dfn>, <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="3601MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="3601MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1343">1343</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1344">1344</th><td>  }</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>  <i class="doc">/// Return the number of u-operations the given machine</i></td></tr>
<tr><th id="1347">1347</th><td><i class="doc">  /// instruction will be decoded to on the target cpu. The itinerary's</i></td></tr>
<tr><th id="1348">1348</th><td><i class="doc">  /// IssueWidth is the number of microops that can be dispatched each</i></td></tr>
<tr><th id="1349">1349</th><td><i class="doc">  /// cycle. An instruction with zero microops takes no dispatch resources.</i></td></tr>
<tr><th id="1350">1350</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getNumMicroOps' data-ref="_ZNK4llvm15TargetInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOps</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col2 decl" id="3602ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="3602ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1351">1351</th><td>                                  <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3603MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3603MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>  <i class="doc">/// Return true for pseudo instructions that don't consume any</i></td></tr>
<tr><th id="1354">1354</th><td><i class="doc">  /// machine resources in their current form. These are common cases that the</i></td></tr>
<tr><th id="1355">1355</th><td><i class="doc">  /// scheduler should consider free, rather than conservatively handling them</i></td></tr>
<tr><th id="1356">1356</th><td><i class="doc">  /// as instructions with no itinerary.</i></td></tr>
<tr><th id="1357">1357</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15TargetInstrInfo10isZeroCostEj" title='llvm::TargetInstrInfo::isZeroCost' data-ref="_ZNK4llvm15TargetInstrInfo10isZeroCostEj">isZeroCost</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3604Opcode" title='Opcode' data-type='unsigned int' data-ref="3604Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="1358">1358</th><td>    <b>return</b> <a class="local col4 ref" href="#3604Opcode" title='Opcode' data-ref="3604Opcode">Opcode</a> &lt;= <span class="namespace">TargetOpcode::</span><a class="enum" href="../Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>;</td></tr>
<tr><th id="1359">1359</th><td>  }</td></tr>
<tr><th id="1360">1360</th><td></td></tr>
<tr><th id="1361">1361</th><td>  <b>virtual</b> <em>int</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::TargetInstrInfo::getOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="3605ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="3605ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1362">1362</th><td>                                <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="3606DefNode" title='DefNode' data-type='llvm::SDNode *' data-ref="3606DefNode">DefNode</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="3607DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3607DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1363">1363</th><td>                                <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="3608UseNode" title='UseNode' data-type='llvm::SDNode *' data-ref="3608UseNode">UseNode</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="3609UseIdx" title='UseIdx' data-type='unsigned int' data-ref="3609UseIdx">UseIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td>  <i class="doc">/// Compute and return the use operand latency of a given pair of def and use.</i></td></tr>
<tr><th id="1366">1366</th><td><i class="doc">  /// In most cases, the static scheduling itinerary was enough to determine the</i></td></tr>
<tr><th id="1367">1367</th><td><i class="doc">  /// operand latency. But it may not be possible for instructions with variable</i></td></tr>
<tr><th id="1368">1368</th><td><i class="doc">  /// number of defs / uses.</i></td></tr>
<tr><th id="1369">1369</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1370">1370</th><td><i class="doc">  /// This is a raw interface to the itinerary that may be directly overridden</i></td></tr>
<tr><th id="1371">1371</th><td><i class="doc">  /// by a target. Use computeOperandLatency to get the best estimate of</i></td></tr>
<tr><th id="1372">1372</th><td><i class="doc">  /// latency.</i></td></tr>
<tr><th id="1373">1373</th><td>  <b>virtual</b> <em>int</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::TargetInstrInfo::getOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col0 decl" id="3610ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="3610ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1374">1374</th><td>                                <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3611DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="3611DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="3612DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3612DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1375">1375</th><td>                                <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3613UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="3613UseMI">UseMI</dfn>,</td></tr>
<tr><th id="1376">1376</th><td>                                <em>unsigned</em> <dfn class="local col4 decl" id="3614UseIdx" title='UseIdx' data-type='unsigned int' data-ref="3614UseIdx">UseIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>  <i class="doc">/// Compute the instruction latency of a given instruction.</i></td></tr>
<tr><th id="1379">1379</th><td><i class="doc">  /// If the instruction has higher cost when predicated, it's returned via</i></td></tr>
<tr><th id="1380">1380</th><td><i class="doc">  /// PredCost.</i></td></tr>
<tr><th id="1381">1381</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="3615ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="3615ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1382">1382</th><td>                                   <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3616MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3616MI">MI</dfn>,</td></tr>
<tr><th id="1383">1383</th><td>                                   <em>unsigned</em> *<dfn class="local col7 decl" id="3617PredCost" title='PredCost' data-type='unsigned int *' data-ref="3617PredCost">PredCost</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo18getPredicationCostERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getPredicationCost' data-ref="_ZNK4llvm15TargetInstrInfo18getPredicationCostERKNS_12MachineInstrE">getPredicationCost</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3618MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3618MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>  <b>virtual</b> <em>int</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="3619ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="3619ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1388">1388</th><td>                              <a class="type" href="SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="3620Node" title='Node' data-type='llvm::SDNode *' data-ref="3620Node">Node</dfn>) <em>const</em>;</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td>  <i class="doc">/// Return the default expected latency for a def based on its opcode.</i></td></tr>
<tr><th id="1391">1391</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::defaultDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE">defaultDefLatency</dfn>(<em>const</em> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> &amp;<dfn class="local col1 decl" id="3621SchedModel" title='SchedModel' data-type='const llvm::MCSchedModel &amp;' data-ref="3621SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="1392">1392</th><td>                             <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3622DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="3622DefMI">DefMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm15TargetInstrInfo24computeDefOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::computeDefOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo24computeDefOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">computeDefOperandLatency</dfn>(<em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="3623ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="3623ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1395">1395</th><td>                               <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3624DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="3624DefMI">DefMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>  <i class="doc">/// Return true if this opcode has high latency to its result.</i></td></tr>
<tr><th id="1398">1398</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo16isHighLatencyDefEi" title='llvm::TargetInstrInfo::isHighLatencyDef' data-ref="_ZNK4llvm15TargetInstrInfo16isHighLatencyDefEi">isHighLatencyDef</dfn>(<em>int</em> <dfn class="local col5 decl" id="3625opc" title='opc' data-type='int' data-ref="3625opc">opc</dfn>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td>  <i class="doc">/// Compute operand latency between a def of 'Reg'</i></td></tr>
<tr><th id="1401">1401</th><td><i class="doc">  /// and a use in the current loop. Return true if the target considered</i></td></tr>
<tr><th id="1402">1402</th><td><i class="doc">  /// it 'high'. This is used by optimization passes such as machine LICM to</i></td></tr>
<tr><th id="1403">1403</th><td><i class="doc">  /// determine whether it makes sense to hoist an instruction out even in a</i></td></tr>
<tr><th id="1404">1404</th><td><i class="doc">  /// high register pressure situation.</i></td></tr>
<tr><th id="1405">1405</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" title='llvm::TargetInstrInfo::hasHighOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j">hasHighOperandLatency</dfn>(<em>const</em> <a class="type" href="TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col6 decl" id="3626SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="3626SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="1406">1406</th><td>                                     <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="3627MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="3627MRI">MRI</dfn>,</td></tr>
<tr><th id="1407">1407</th><td>                                     <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3628DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="3628DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="3629DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3629DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="1408">1408</th><td>                                     <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3630UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="3630UseMI">UseMI</dfn>,</td></tr>
<tr><th id="1409">1409</th><td>                                     <em>unsigned</em> <dfn class="local col1 decl" id="3631UseIdx" title='UseIdx' data-type='unsigned int' data-ref="3631UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1410">1410</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1411">1411</th><td>  }</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td>  <i class="doc">/// Compute operand latency of a def of 'Reg'. Return true</i></td></tr>
<tr><th id="1414">1414</th><td><i class="doc">  /// if the target considered it 'low'.</i></td></tr>
<tr><th id="1415">1415</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm15TargetInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" title='llvm::TargetInstrInfo::hasLowDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj">hasLowDefLatency</dfn>(<em>const</em> <a class="type" href="TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col2 decl" id="3632SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="3632SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="1416">1416</th><td>                                <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3633DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="3633DefMI">DefMI</dfn>,</td></tr>
<tr><th id="1417">1417</th><td>                                <em>unsigned</em> <dfn class="local col4 decl" id="3634DefIdx" title='DefIdx' data-type='unsigned int' data-ref="3634DefIdx">DefIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>  <i class="doc">/// Perform target-specific instruction verification.</i></td></tr>
<tr><th id="1420">1420</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::TargetInstrInfo::verifyInstruction' data-ref="_ZNK4llvm15TargetInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="3635MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3635MI">MI</dfn>,</td></tr>
<tr><th id="1421">1421</th><td>                                 <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> &amp;<dfn class="local col6 decl" id="3636ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="3636ErrInfo">ErrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="1422">1422</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1423">1423</th><td>  }</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>  <i class="doc">/// Return the current execution domain and bit mask of</i></td></tr>
<tr><th id="1426">1426</th><td><i class="doc">  /// possible domains for instruction.</i></td></tr>
<tr><th id="1427">1427</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1428">1428</th><td><i class="doc">  /// Some micro-architectures have multiple execution domains, and multiple</i></td></tr>
<tr><th id="1429">1429</th><td><i class="doc">  /// opcodes that perform the same operation in different domains.  For</i></td></tr>
<tr><th id="1430">1430</th><td><i class="doc">  /// example, the x86 architecture provides the por, orps, and orpd</i></td></tr>
<tr><th id="1431">1431</th><td><i class="doc">  /// instructions that all do the same thing.  There is a latency penalty if a</i></td></tr>
<tr><th id="1432">1432</th><td><i class="doc">  /// register is written in one domain and read in another.</i></td></tr>
<tr><th id="1433">1433</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1434">1434</th><td><i class="doc">  /// This function returns a pair (domain, mask) containing the execution</i></td></tr>
<tr><th id="1435">1435</th><td><i class="doc">  /// domain of MI, and a bit mask of possible domains.  The setExecutionDomain</i></td></tr>
<tr><th id="1436">1436</th><td><i class="doc">  /// function can be used to change the opcode to one of the domains in the</i></td></tr>
<tr><th id="1437">1437</th><td><i class="doc">  /// bit mask.  Instructions whose execution domain can't be changed should</i></td></tr>
<tr><th id="1438">1438</th><td><i class="doc">  /// return a 0 mask.</i></td></tr>
<tr><th id="1439">1439</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1440">1440</th><td><i class="doc">  /// The execution domain numbers don't have any special meaning except domain</i></td></tr>
<tr><th id="1441">1441</th><td><i class="doc">  /// 0 is used for instructions that are not associated with any interesting</i></td></tr>
<tr><th id="1442">1442</th><td><i class="doc">  /// execution domain.</i></td></tr>
<tr><th id="1443">1443</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1444">1444</th><td>  <b>virtual</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;</td></tr>
<tr><th id="1445">1445</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18getExecutionDomainERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getExecutionDomain' data-ref="_ZNK4llvm15TargetInstrInfo18getExecutionDomainERKNS_12MachineInstrE">getExecutionDomain</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3637MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3637MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1446">1446</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1447">1447</th><td>  }</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <i class="doc">/// Change the opcode of MI to execute in Domain.</i></td></tr>
<tr><th id="1450">1450</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1451">1451</th><td><i class="doc">  /// The bit (1 &lt;&lt; Domain) must be set in the mask returned from</i></td></tr>
<tr><th id="1452">1452</th><td><i class="doc">  /// getExecutionDomain(MI).</i></td></tr>
<tr><th id="1453">1453</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18setExecutionDomainERNS_12MachineInstrEj" title='llvm::TargetInstrInfo::setExecutionDomain' data-ref="_ZNK4llvm15TargetInstrInfo18setExecutionDomainERNS_12MachineInstrEj">setExecutionDomain</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3638MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3638MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="3639Domain" title='Domain' data-type='unsigned int' data-ref="3639Domain">Domain</dfn>) <em>const</em> {}</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>  <i class="doc">/// Returns the preferred minimum clearance</i></td></tr>
<tr><th id="1456">1456</th><td><i class="doc">  /// before an instruction with an unwanted partial register update.</i></td></tr>
<tr><th id="1457">1457</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1458">1458</th><td><i class="doc">  /// Some instructions only write part of a register, and implicitly need to</i></td></tr>
<tr><th id="1459">1459</th><td><i class="doc">  /// read the other parts of the register.  This may cause unwanted stalls</i></td></tr>
<tr><th id="1460">1460</th><td><i class="doc">  /// preventing otherwise unrelated instructions from executing in parallel in</i></td></tr>
<tr><th id="1461">1461</th><td><i class="doc">  /// an out-of-order CPU.</i></td></tr>
<tr><th id="1462">1462</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1463">1463</th><td><i class="doc">  /// For example, the x86 instruction cvtsi2ss writes its result to bits</i></td></tr>
<tr><th id="1464">1464</th><td><i class="doc">  /// [31:0] of the destination xmm register. Bits [127:32] are unaffected, so</i></td></tr>
<tr><th id="1465">1465</th><td><i class="doc">  /// the instruction needs to wait for the old value of the register to become</i></td></tr>
<tr><th id="1466">1466</th><td><i class="doc">  /// available:</i></td></tr>
<tr><th id="1467">1467</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1468">1468</th><td><i class="doc">  ///   addps %xmm1, %xmm0</i></td></tr>
<tr><th id="1469">1469</th><td><i class="doc">  ///   movaps %xmm0, (%rax)</i></td></tr>
<tr><th id="1470">1470</th><td><i class="doc">  ///   cvtsi2ss %rbx, %xmm0</i></td></tr>
<tr><th id="1471">1471</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1472">1472</th><td><i class="doc">  /// In the code above, the cvtsi2ss instruction needs to wait for the addps</i></td></tr>
<tr><th id="1473">1473</th><td><i class="doc">  /// instruction before it can issue, even though the high bits of %xmm0</i></td></tr>
<tr><th id="1474">1474</th><td><i class="doc">  /// probably aren't needed.</i></td></tr>
<tr><th id="1475">1475</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1476">1476</th><td><i class="doc">  /// This hook returns the preferred clearance before MI, measured in</i></td></tr>
<tr><th id="1477">1477</th><td><i class="doc">  /// instructions.  Other defs of MI's operand OpNum are avoided in the last N</i></td></tr>
<tr><th id="1478">1478</th><td><i class="doc">  /// instructions before MI.  It should only return a positive value for</i></td></tr>
<tr><th id="1479">1479</th><td><i class="doc">  /// unwanted dependencies.  If the old bits of the defined register have</i></td></tr>
<tr><th id="1480">1480</th><td><i class="doc">  /// useful values, or if MI is determined to otherwise read the dependency,</i></td></tr>
<tr><th id="1481">1481</th><td><i class="doc">  /// the hook should return 0.</i></td></tr>
<tr><th id="1482">1482</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1483">1483</th><td><i class="doc">  /// The unwanted dependency may be handled by:</i></td></tr>
<tr><th id="1484">1484</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1485">1485</th><td><i class="doc">  /// 1. Allocating the same register for an MI def and use.  That makes the</i></td></tr>
<tr><th id="1486">1486</th><td><i class="doc">  ///    unwanted dependency identical to a required dependency.</i></td></tr>
<tr><th id="1487">1487</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1488">1488</th><td><i class="doc">  /// 2. Allocating a register for the def that has no defs in the previous N</i></td></tr>
<tr><th id="1489">1489</th><td><i class="doc">  ///    instructions.</i></td></tr>
<tr><th id="1490">1490</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1491">1491</th><td><i class="doc">  /// 3. Calling breakPartialRegDependency() with the same arguments.  This</i></td></tr>
<tr><th id="1492">1492</th><td><i class="doc">  ///    allows the target to insert a dependency breaking instruction.</i></td></tr>
<tr><th id="1493">1493</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1494">1494</th><td>  <b>virtual</b> <em>unsigned</em></td></tr>
<tr><th id="1495">1495</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getPartialRegUpdateClearance' data-ref="_ZNK4llvm15TargetInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getPartialRegUpdateClearance</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3640MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3640MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="3641OpNum" title='OpNum' data-type='unsigned int' data-ref="3641OpNum">OpNum</dfn>,</td></tr>
<tr><th id="1496">1496</th><td>                               <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="3642TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3642TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1497">1497</th><td>    <i>// The default implementation returns 0 for no partial register dependency.</i></td></tr>
<tr><th id="1498">1498</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1499">1499</th><td>  }</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td>  <i class="doc">/// Return the minimum clearance before an instruction that reads an</i></td></tr>
<tr><th id="1502">1502</th><td><i class="doc">  /// unused register.</i></td></tr>
<tr><th id="1503">1503</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1504">1504</th><td><i class="doc">  /// For example, AVX instructions may copy part of a register operand into</i></td></tr>
<tr><th id="1505">1505</th><td><i class="doc">  /// the unused high bits of the destination register.</i></td></tr>
<tr><th id="1506">1506</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1507">1507</th><td><i class="doc">  /// vcvtsi2sdq %rax, undef %xmm0, %xmm14</i></td></tr>
<tr><th id="1508">1508</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1509">1509</th><td><i class="doc">  /// In the code above, vcvtsi2sdq copies %xmm0[127:64] into %xmm14 creating a</i></td></tr>
<tr><th id="1510">1510</th><td><i class="doc">  /// false dependence on any previous write to %xmm0.</i></td></tr>
<tr><th id="1511">1511</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1512">1512</th><td><i class="doc">  /// This hook works similarly to getPartialRegUpdateClearance, except that it</i></td></tr>
<tr><th id="1513">1513</th><td><i class="doc">  /// does not take an operand index. Instead sets<span class="command"> \p</span> <span class="arg">OpNum</span> to the index of the</i></td></tr>
<tr><th id="1514">1514</th><td><i class="doc">  /// unused register.</i></td></tr>
<tr><th id="1515">1515</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo20getUndefRegClearanceERKNS_12MachineInstrERjPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getUndefRegClearance' data-ref="_ZNK4llvm15TargetInstrInfo20getUndefRegClearanceERKNS_12MachineInstrERjPKNS_18TargetRegisterInfoE">getUndefRegClearance</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3643MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3643MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="3644OpNum" title='OpNum' data-type='unsigned int &amp;' data-ref="3644OpNum">OpNum</dfn>,</td></tr>
<tr><th id="1516">1516</th><td>                                        <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="3645TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3645TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1517">1517</th><td>    <i>// The default implementation returns 0 for no undef register dependency.</i></td></tr>
<tr><th id="1518">1518</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1519">1519</th><td>  }</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td>  <i class="doc">/// Insert a dependency-breaking instruction</i></td></tr>
<tr><th id="1522">1522</th><td><i class="doc">  /// before MI to eliminate an unwanted dependency on OpNum.</i></td></tr>
<tr><th id="1523">1523</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1524">1524</th><td><i class="doc">  /// If it wasn't possible to avoid a def in the last N instructions before MI</i></td></tr>
<tr><th id="1525">1525</th><td><i class="doc">  /// (see getPartialRegUpdateClearance), this hook will be called to break the</i></td></tr>
<tr><th id="1526">1526</th><td><i class="doc">  /// unwanted dependency.</i></td></tr>
<tr><th id="1527">1527</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1528">1528</th><td><i class="doc">  /// On x86, an xorps instruction can be used as a dependency breaker:</i></td></tr>
<tr><th id="1529">1529</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1530">1530</th><td><i class="doc">  ///   addps %xmm1, %xmm0</i></td></tr>
<tr><th id="1531">1531</th><td><i class="doc">  ///   movaps %xmm0, (%rax)</i></td></tr>
<tr><th id="1532">1532</th><td><i class="doc">  ///   xorps %xmm0, %xmm0</i></td></tr>
<tr><th id="1533">1533</th><td><i class="doc">  ///   cvtsi2ss %rbx, %xmm0</i></td></tr>
<tr><th id="1534">1534</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1535">1535</th><td><i class="doc">  /// An &lt;imp-kill&gt; operand should be added to MI if an instruction was</i></td></tr>
<tr><th id="1536">1536</th><td><i class="doc">  /// inserted.  This ties the instructions together in the post-ra scheduler.</i></td></tr>
<tr><th id="1537">1537</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1538">1538</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm15TargetInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3646MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3646MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="3647OpNum" title='OpNum' data-type='unsigned int' data-ref="3647OpNum">OpNum</dfn>,</td></tr>
<tr><th id="1539">1539</th><td>                                         <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="3648TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3648TRI">TRI</dfn>) <em>const</em> {}</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>  <i class="doc">/// Create machine specific model for scheduling.</i></td></tr>
<tr><th id="1542">1542</th><td>  <b>virtual</b> <a class="type" href="#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</a> *</td></tr>
<tr><th id="1543">1543</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::CreateTargetScheduleState' data-ref="_ZNK4llvm15TargetInstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE">CreateTargetScheduleState</dfn>(<em>const</em> <a class="type" href="TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="1544">1544</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1545">1545</th><td>  }</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>  <i class="doc">/// Sometimes, it is possible for the target</i></td></tr>
<tr><th id="1548">1548</th><td><i class="doc">  /// to tell, even without aliasing information, that two MIs access different</i></td></tr>
<tr><th id="1549">1549</th><td><i class="doc">  /// memory addresses. This function returns true if two MIs access different</i></td></tr>
<tr><th id="1550">1550</th><td><i class="doc">  /// memory addresses and false otherwise.</i></td></tr>
<tr><th id="1551">1551</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1552">1552</th><td><i class="doc">  /// Assumes any physical registers used to compute addresses have the same</i></td></tr>
<tr><th id="1553">1553</th><td><i class="doc">  /// value for both instructions. (This is the most useful assumption for</i></td></tr>
<tr><th id="1554">1554</th><td><i class="doc">  /// post-RA scheduling.)</i></td></tr>
<tr><th id="1555">1555</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1556">1556</th><td><i class="doc">  /// See also MachineInstr::mayAlias, which is implemented on top of this</i></td></tr>
<tr><th id="1557">1557</th><td><i class="doc">  /// function.</i></td></tr>
<tr><th id="1558">1558</th><td>  <b>virtual</b> <em>bool</em></td></tr>
<tr><th id="1559">1559</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm15TargetInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="3649MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="3649MIa">MIa</dfn>,</td></tr>
<tr><th id="1560">1560</th><td>                                  <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3650MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="3650MIb">MIb</dfn>,</td></tr>
<tr><th id="1561">1561</th><td>                                  <a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col1 decl" id="3651AA" title='AA' data-type='AliasAnalysis *' data-ref="3651AA">AA</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="1562">1562</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MIa.mayLoad() || MIa.mayStore()) &amp;&amp; &quot;MIa must load from or modify a memory location&quot;) ? void (0) : __assert_fail (&quot;(MIa.mayLoad() || MIa.mayStore()) &amp;&amp; \&quot;MIa must load from or modify a memory location\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 1563, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#3649MIa" title='MIa' data-ref="3649MIa">MIa</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col9 ref" href="#3649MIa" title='MIa' data-ref="3649MIa">MIa</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) &amp;&amp;</td></tr>
<tr><th id="1563">1563</th><td>           <q>"MIa must load from or modify a memory location"</q>);</td></tr>
<tr><th id="1564">1564</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MIb.mayLoad() || MIb.mayStore()) &amp;&amp; &quot;MIb must load from or modify a memory location&quot;) ? void (0) : __assert_fail (&quot;(MIb.mayLoad() || MIb.mayStore()) &amp;&amp; \&quot;MIb must load from or modify a memory location\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 1565, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#3650MIb" title='MIb' data-ref="3650MIb">MIb</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col0 ref" href="#3650MIb" title='MIb' data-ref="3650MIb">MIb</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) &amp;&amp;</td></tr>
<tr><th id="1565">1565</th><td>           <q>"MIb must load from or modify a memory location"</q>);</td></tr>
<tr><th id="1566">1566</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1567">1567</th><td>  }</td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td>  <i class="doc">/// Return the value to use for the MachineCSE's LookAheadLimit,</i></td></tr>
<tr><th id="1570">1570</th><td><i class="doc">  /// which is a heuristic used for CSE'ing phys reg defs.</i></td></tr>
<tr><th id="1571">1571</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo27getMachineCSELookAheadLimitEv" title='llvm::TargetInstrInfo::getMachineCSELookAheadLimit' data-ref="_ZNK4llvm15TargetInstrInfo27getMachineCSELookAheadLimitEv">getMachineCSELookAheadLimit</dfn>() <em>const</em> {</td></tr>
<tr><th id="1572">1572</th><td>    <i>// The default lookahead is small to prevent unprofitable quadratic</i></td></tr>
<tr><th id="1573">1573</th><td><i>    // behavior.</i></td></tr>
<tr><th id="1574">1574</th><td>    <b>return</b> <var>5</var>;</td></tr>
<tr><th id="1575">1575</th><td>  }</td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td>  <i class="doc">/// Return an array that contains the ids of the target indices (used for the</i></td></tr>
<tr><th id="1578">1578</th><td><i class="doc">  /// TargetIndex machine operand) and their names.</i></td></tr>
<tr><th id="1579">1579</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1580">1580</th><td><i class="doc">  /// MIR Serialization is able to serialize only the target indices that are</i></td></tr>
<tr><th id="1581">1581</th><td><i class="doc">  /// defined by this method.</i></td></tr>
<tr><th id="1582">1582</th><td>  <b>virtual</b> <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="1583">1583</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo28getSerializableTargetIndicesEv" title='llvm::TargetInstrInfo::getSerializableTargetIndices' data-ref="_ZNK4llvm15TargetInstrInfo28getSerializableTargetIndicesEv">getSerializableTargetIndices</dfn>() <em>const</em> {</td></tr>
<tr><th id="1584">1584</th><td>    <b>return</b> <a class="ref fake" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ENS_8NoneTypeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ENS_8NoneTypeE"></a><a class="ref" href="../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="1585">1585</th><td>  }</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>  <i class="doc">/// Decompose the machine operand's target flags into two values - the direct</i></td></tr>
<tr><th id="1588">1588</th><td><i class="doc">  /// target flag value and any of bit flags that are applied.</i></td></tr>
<tr><th id="1589">1589</th><td>  <b>virtual</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="1590">1590</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::TargetInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm15TargetInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <i>/*TF*/</i>) <em>const</em> {</td></tr>
<tr><th id="1591">1591</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0u</var>, <var>0u</var>);</td></tr>
<tr><th id="1592">1592</th><td>  }</td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td>  <i class="doc">/// Return an array that contains the direct target flag values and their</i></td></tr>
<tr><th id="1595">1595</th><td><i class="doc">  /// names.</i></td></tr>
<tr><th id="1596">1596</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1597">1597</th><td><i class="doc">  /// MIR Serialization is able to serialize only the target flags that are</i></td></tr>
<tr><th id="1598">1598</th><td><i class="doc">  /// defined by this method.</i></td></tr>
<tr><th id="1599">1599</th><td>  <b>virtual</b> <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="1600">1600</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::TargetInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm15TargetInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="1601">1601</th><td>    <b>return</b> <a class="ref fake" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ENS_8NoneTypeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ENS_8NoneTypeE"></a><a class="ref" href="../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="1602">1602</th><td>  }</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>  <i class="doc">/// Return an array that contains the bitmask target flag values and their</i></td></tr>
<tr><th id="1605">1605</th><td><i class="doc">  /// names.</i></td></tr>
<tr><th id="1606">1606</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1607">1607</th><td><i class="doc">  /// MIR Serialization is able to serialize only the target flags that are</i></td></tr>
<tr><th id="1608">1608</th><td><i class="doc">  /// defined by this method.</i></td></tr>
<tr><th id="1609">1609</th><td>  <b>virtual</b> <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="1610">1610</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::TargetInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm15TargetInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="1611">1611</th><td>    <b>return</b> <a class="ref fake" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ENS_8NoneTypeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ENS_8NoneTypeE"></a><a class="ref" href="../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="1612">1612</th><td>  }</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>  <i class="doc">/// Return an array that contains the MMO target flag values and their</i></td></tr>
<tr><th id="1615">1615</th><td><i class="doc">  /// names.</i></td></tr>
<tr><th id="1616">1616</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1617">1617</th><td><i class="doc">  /// MIR Serialization is able to serialize only the MMO target flags that are</i></td></tr>
<tr><th id="1618">1618</th><td><i class="doc">  /// defined by this method.</i></td></tr>
<tr><th id="1619">1619</th><td>  <b>virtual</b> <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="1620">1620</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo43getSerializableMachineMemOperandTargetFlagsEv" title='llvm::TargetInstrInfo::getSerializableMachineMemOperandTargetFlags' data-ref="_ZNK4llvm15TargetInstrInfo43getSerializableMachineMemOperandTargetFlagsEv">getSerializableMachineMemOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="1621">1621</th><td>    <b>return</b> <a class="ref fake" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ENS_8NoneTypeE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ENS_8NoneTypeE"></a><a class="ref" href="../ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="1622">1622</th><td>  }</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td>  <i class="doc">/// Determines whether<span class="command"> \p</span> <span class="arg">Inst</span> is a tail call instruction. Override this</i></td></tr>
<tr><th id="1625">1625</th><td><i class="doc">  /// method on targets that do not properly set MCID::Return and MCID::Call on</i></td></tr>
<tr><th id="1626">1626</th><td><i class="doc">  /// tail call instructions."</i></td></tr>
<tr><th id="1627">1627</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo10isTailCallERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isTailCall' data-ref="_ZNK4llvm15TargetInstrInfo10isTailCallERKNS_12MachineInstrE">isTailCall</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3652Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="3652Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="1628">1628</th><td>    <b>return</b> <a class="local col2 ref" href="#3652Inst" title='Inst' data-ref="3652Inst">Inst</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>() &amp;&amp; <a class="local col2 ref" href="#3652Inst" title='Inst' data-ref="3652Inst">Inst</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>();</td></tr>
<tr><th id="1629">1629</th><td>  }</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td>  <i class="doc">/// True if the instruction is bound to the top of its basic block and no</i></td></tr>
<tr><th id="1632">1632</th><td><i class="doc">  /// other instructions shall be inserted before it. This can be implemented</i></td></tr>
<tr><th id="1633">1633</th><td><i class="doc">  /// to prevent register allocator to insert spills before such instructions.</i></td></tr>
<tr><th id="1634">1634</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isBasicBlockPrologue' data-ref="_ZNK4llvm15TargetInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE">isBasicBlockPrologue</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3653MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3653MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1635">1635</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1636">1636</th><td>  }</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>  <i class="doc">/// Returns a<span class="command"> \p</span> <span class="arg">outliner::OutlinedFunction</span> struct containing target-specific</i></td></tr>
<tr><th id="1639">1639</th><td><i class="doc">  /// information for a set of outlining candidates.</i></td></tr>
<tr><th id="1640">1640</th><td>  <b>virtual</b> <span class="namespace">outliner::</span><a class="type" href="MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" title='llvm::TargetInstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm15TargetInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="1641">1641</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">outliner::</span><a class="type" href="MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a>&gt; &amp;<dfn class="local col4 decl" id="3654RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='std::vector&lt;outliner::Candidate&gt; &amp;' data-ref="3654RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1642">1642</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement TargetInstrInfo::getOutliningCandidateInfo!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 1643)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="1643">1643</th><td>        <q>"Target didn't implement TargetInstrInfo::getOutliningCandidateInfo!"</q>);</td></tr>
<tr><th id="1644">1644</th><td>  }</td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td>  <i class="doc">/// Returns how or if<span class="command"> \p</span> <span class="arg">MI</span> should be outlined.</i></td></tr>
<tr><th id="1647">1647</th><td>  <b>virtual</b> <span class="namespace">outliner::</span><a class="type" href="MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a></td></tr>
<tr><th id="1648">1648</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::TargetInstrInfo::getOutliningType' data-ref="_ZNK4llvm15TargetInstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="3655MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="3655MIT">MIT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="3656Flags" title='Flags' data-type='unsigned int' data-ref="3656Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="1649">1649</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement TargetInstrInfo::getOutliningType!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 1650)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="1650">1650</th><td>        <q>"Target didn't implement TargetInstrInfo::getOutliningType!"</q>);</td></tr>
<tr><th id="1651">1651</th><td>  }</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td>  <i class="doc">/// Optional target hook that returns true if<span class="command"> \p</span> <span class="arg">MBB</span> is safe to outline from,</i></td></tr>
<tr><th id="1654">1654</th><td><i class="doc">  /// and returns any target-specific information in<span class="command"> \p</span> <span class="arg">Flags.</span></i></td></tr>
<tr><th id="1655">1655</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" title='llvm::TargetInstrInfo::isMBBSafeToOutlineFrom' data-ref="_ZNK4llvm15TargetInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj">isMBBSafeToOutlineFrom</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="3657MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3657MBB">MBB</dfn>,</td></tr>
<tr><th id="1656">1656</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col8 decl" id="3658Flags" title='Flags' data-type='unsigned int &amp;' data-ref="3658Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="1657">1657</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1658">1658</th><td>  }</td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td>  <i class="doc">/// Insert a custom frame for outlined functions.</i></td></tr>
<tr><th id="1661">1661</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::TargetInstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm15TargetInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="3659MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3659MBB">MBB</dfn>, <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="3660MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3660MF">MF</dfn>,</td></tr>
<tr><th id="1662">1662</th><td>                                  <em>const</em> <span class="namespace">outliner::</span><a class="type" href="MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col1 decl" id="3661OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="3661OF">OF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1663">1663</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement TargetInstrInfo::buildOutlinedFrame!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 1664)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="1664">1664</th><td>        <q>"Target didn't implement TargetInstrInfo::buildOutlinedFrame!"</q>);</td></tr>
<tr><th id="1665">1665</th><td>  }</td></tr>
<tr><th id="1666">1666</th><td></td></tr>
<tr><th id="1667">1667</th><td>  <i class="doc">/// Insert a call to an outlined function into the program.</i></td></tr>
<tr><th id="1668">1668</th><td><i class="doc">  /// Returns an iterator to the spot where we inserted the call. This must be</i></td></tr>
<tr><th id="1669">1669</th><td><i class="doc">  /// implemented by the target.</i></td></tr>
<tr><th id="1670">1670</th><td>  <b>virtual</b> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1671">1671</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mach10208862" title='llvm::TargetInstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm15TargetInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mach10208862">insertOutlinedCall</dfn>(<a class="type" href="../IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col2 decl" id="3662M" title='M' data-type='llvm::Module &amp;' data-ref="3662M">M</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3663MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3663MBB">MBB</dfn>,</td></tr>
<tr><th id="1672">1672</th><td>                     <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="3664It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="3664It">It</dfn>, <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="3665MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3665MF">MF</dfn>,</td></tr>
<tr><th id="1673">1673</th><td>                     <em>const</em> <span class="namespace">outliner::</span><a class="type" href="MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col6 decl" id="3666C" title='C' data-type='const outliner::Candidate &amp;' data-ref="3666C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="1674">1674</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement TargetInstrInfo::insertOutlinedCall!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 1675)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="1675">1675</th><td>        <q>"Target didn't implement TargetInstrInfo::insertOutlinedCall!"</q>);</td></tr>
<tr><th id="1676">1676</th><td>  }</td></tr>
<tr><th id="1677">1677</th><td></td></tr>
<tr><th id="1678">1678</th><td>  <i class="doc">/// Return true if the function can safely be outlined from.</i></td></tr>
<tr><th id="1679">1679</th><td><i class="doc">  /// A function<span class="command"> \p</span> <span class="arg">MF</span> is considered safe for outlining if an outlined function</i></td></tr>
<tr><th id="1680">1680</th><td><i class="doc">  /// produced from instructions in F will produce a program which produces the</i></td></tr>
<tr><th id="1681">1681</th><td><i class="doc">  /// same output for any set of given inputs.</i></td></tr>
<tr><th id="1682">1682</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::TargetInstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm15TargetInstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="3667MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3667MF">MF</dfn>,</td></tr>
<tr><th id="1683">1683</th><td>                                           <em>bool</em> <dfn class="local col8 decl" id="3668OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="3668OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1684">1684</th><td>    <a class="macro" href="../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Target didn&apos;t implement &quot; &quot;TargetInstrInfo::isFunctionSafeToOutlineFrom!&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h&quot;, 1685)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Target didn't implement "</q></td></tr>
<tr><th id="1685">1685</th><td>                     <q>"TargetInstrInfo::isFunctionSafeToOutlineFrom!"</q>);</td></tr>
<tr><th id="1686">1686</th><td>  }</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td>  <i class="doc">/// Return true if the function should be outlined from by default.</i></td></tr>
<tr><th id="1689">1689</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15TargetInstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" title='llvm::TargetInstrInfo::shouldOutlineFromFunctionByDefault' data-ref="_ZNK4llvm15TargetInstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE">shouldOutlineFromFunctionByDefault</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="3669MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3669MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1690">1690</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1691">1691</th><td>  }</td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td><b>private</b>:</td></tr>
<tr><th id="1694">1694</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetInstrInfo::CallFrameSetupOpcode" title='llvm::TargetInstrInfo::CallFrameSetupOpcode' data-ref="llvm::TargetInstrInfo::CallFrameSetupOpcode">CallFrameSetupOpcode</dfn>, <dfn class="decl" id="llvm::TargetInstrInfo::CallFrameDestroyOpcode" title='llvm::TargetInstrInfo::CallFrameDestroyOpcode' data-ref="llvm::TargetInstrInfo::CallFrameDestroyOpcode">CallFrameDestroyOpcode</dfn>;</td></tr>
<tr><th id="1695">1695</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetInstrInfo::CatchRetOpcode" title='llvm::TargetInstrInfo::CatchRetOpcode' data-ref="llvm::TargetInstrInfo::CatchRetOpcode">CatchRetOpcode</dfn>;</td></tr>
<tr><th id="1696">1696</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::TargetInstrInfo::ReturnOpcode" title='llvm::TargetInstrInfo::ReturnOpcode' data-ref="llvm::TargetInstrInfo::ReturnOpcode">ReturnOpcode</dfn>;</td></tr>
<tr><th id="1697">1697</th><td>};</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td><i class="doc">/// Provide DenseMapInfo for TargetInstrInfo::RegSubRegPair.</i></td></tr>
<tr><th id="1700">1700</th><td><b>template</b> &lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo"><a class="type" href="../ADT/PointerIntPair.h.html#llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo">DenseMapInfo</a></dfn>&lt;<a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a>&gt; {</td></tr>
<tr><th id="1701">1701</th><td>  <b>using</b> <dfn class="typedef" id="llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::RegInfo' data-type='DenseMapInfo&lt;unsigned int&gt;' data-ref="llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo">RegInfo</dfn> = <a class="type" href="../ADT/PointerIntPair.h.html#llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo">DenseMapInfo</a>&lt;<em>unsigned</em>&gt;;</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td>  <em>static</em> <b>inline</b> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> <dfn class="decl def" id="_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE11getEmptyKeyEv">getEmptyKey</dfn>() {</td></tr>
<tr><th id="1704">1704</th><td>    <b>return</b> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a><a class="ref" href="#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="typedef" href="#llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::RegInfo' data-type='DenseMapInfo&lt;unsigned int&gt;' data-ref="llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo">RegInfo</a>::<a class="ref" href="../ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;unsigned int&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv">getEmptyKey</a>(),</td></tr>
<tr><th id="1705">1705</th><td>                                          <a class="typedef" href="#llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::RegInfo' data-type='DenseMapInfo&lt;unsigned int&gt;' data-ref="llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo">RegInfo</a>::<a class="ref" href="../ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;unsigned int&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv">getEmptyKey</a>());</td></tr>
<tr><th id="1706">1706</th><td>  }</td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td>  <em>static</em> <b>inline</b> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> <dfn class="decl def" id="_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE15getTombstoneKeyEv">getTombstoneKey</dfn>() {</td></tr>
<tr><th id="1709">1709</th><td>    <b>return</b> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a><a class="ref" href="#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="typedef" href="#llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::RegInfo' data-type='DenseMapInfo&lt;unsigned int&gt;' data-ref="llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo">RegInfo</a>::<a class="ref" href="../ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;unsigned int&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv">getTombstoneKey</a>(),</td></tr>
<tr><th id="1710">1710</th><td>                                          <a class="typedef" href="#llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::RegInfo' data-type='DenseMapInfo&lt;unsigned int&gt;' data-ref="llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo">RegInfo</a>::<a class="ref" href="../ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;unsigned int&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv">getTombstoneKey</a>());</td></tr>
<tr><th id="1711">1711</th><td>  }</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td>  <i class="doc">/// Reuse getHashValue implementation from</i></td></tr>
<tr><th id="1714">1714</th><td><i class="doc">  /// std::pair&lt;unsigned, unsigned&gt;.</i></td></tr>
<tr><th id="1715">1715</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE12getHashValueERKS2_" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::getHashValue' data-ref="_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE12getHashValueERKS2_">getHashValue</dfn>(<em>const</em> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col0 decl" id="3670Val" title='Val' data-type='const TargetInstrInfo::RegSubRegPair &amp;' data-ref="3670Val">Val</dfn>) {</td></tr>
<tr><th id="1716">1716</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col1 decl" id="3671PairVal" title='PairVal' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="3671PairVal">PairVal</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col0 ref" href="#3670Val" title='Val' data-ref="3670Val">Val</a>.<a class="ref" href="#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <a class="local col0 ref" href="#3670Val" title='Val' data-ref="3670Val">Val</a>.<a class="ref" href="#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>);</td></tr>
<tr><th id="1717">1717</th><td>    <b>return</b> <a class="type" href="../ADT/PointerIntPair.h.html#llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo">DenseMapInfo</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt;::<a class="ref" href="../ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoISt4pairIT_T0_EE12getHashValueERKS4_" title='llvm::DenseMapInfo&lt;pair&lt;type-parameter-0-0, type-parameter-0-1&gt; &gt;::getHashValue' data-ref="_ZN4llvm12DenseMapInfoISt4pairIT_T0_EE12getHashValueERKS4_">getHashValue</a>(<a class="local col1 ref" href="#3671PairVal" title='PairVal' data-ref="3671PairVal">PairVal</a>);</td></tr>
<tr><th id="1718">1718</th><td>  }</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE7isEqualERKS2_S5_" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::isEqual' data-ref="_ZN4llvm12DenseMapInfoINS_15TargetInstrInfo13RegSubRegPairEE7isEqualERKS2_S5_">isEqual</dfn>(<em>const</em> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col2 decl" id="3672LHS" title='LHS' data-type='const TargetInstrInfo::RegSubRegPair &amp;' data-ref="3672LHS">LHS</dfn>,</td></tr>
<tr><th id="1721">1721</th><td>                      <em>const</em> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col3 decl" id="3673RHS" title='RHS' data-type='const TargetInstrInfo::RegSubRegPair &amp;' data-ref="3673RHS">RHS</dfn>) {</td></tr>
<tr><th id="1722">1722</th><td>    <b>return</b> <a class="typedef" href="#llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::RegInfo' data-type='DenseMapInfo&lt;unsigned int&gt;' data-ref="llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo">RegInfo</a>::<a class="ref" href="../ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_" title='llvm::DenseMapInfo&lt;unsigned int&gt;::isEqual' data-ref="_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_">isEqual</a>(<a class="local col2 ref" href="#3672LHS" title='LHS' data-ref="3672LHS">LHS</a>.<a class="ref" href="#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <a class="local col3 ref" href="#3673RHS" title='RHS' data-ref="3673RHS">RHS</a>.<a class="ref" href="#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1723">1723</th><td>           <a class="typedef" href="#llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo" title='llvm::DenseMapInfo&lt;llvm::TargetInstrInfo::RegSubRegPair&gt;::RegInfo' data-type='DenseMapInfo&lt;unsigned int&gt;' data-ref="llvm::DenseMapInfo{llvm::TargetInstrInfo::RegSubRegPair}::RegInfo">RegInfo</a>::<a class="ref" href="../ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_" title='llvm::DenseMapInfo&lt;unsigned int&gt;::isEqual' data-ref="_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_">isEqual</a>(<a class="local col2 ref" href="#3672LHS" title='LHS' data-ref="3672LHS">LHS</a>.<a class="ref" href="#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>, <a class="local col3 ref" href="#3673RHS" title='RHS' data-ref="3673RHS">RHS</a>.<a class="ref" href="#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>);</td></tr>
<tr><th id="1724">1724</th><td>  }</td></tr>
<tr><th id="1725">1725</th><td>};</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1728">1728</th><td></td></tr>
<tr><th id="1729">1729</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_TARGET_TARGETINSTRINFO_H</u></td></tr>
<tr><th id="1730">1730</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
