{
  "design": {
    "design_info": {
      "boundary_crc": "0xC31C4F84FEEA287A",
      "design_src": "SBD",
      "device": "xcu55c-fsvh2892-2L-e",
      "name": "bd_22c0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_ic_ctrl_mgmt_top": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {}
      },
      "build_info": "",
      "gapping_demand": {
        "gapping_demand_toggle": "",
        "gapping_demand_update": "",
        "gnd31": "",
        "gpio_gapping_demand": "",
        "gpio_gapping_demand_concat": "",
        "slice_gapping_demand_rate": "",
        "slice_gapping_demand_ack": "",
        "slice_gapping_demand_enable": "",
        "clock_throttling_avg": ""
      },
      "ucs_control_status": {
        "gnd2": "",
        "gnd15": "",
        "gpio_ucs_control_status": "",
        "gpio_ucs_status_concat": "",
        "slice_ucs_control_status_done": "",
        "clock_shutdown_latch": "",
        "slice_ucs_control_status_force_shutdown": ""
      },
      "fanout_aresetn_pcie": {
        "fanout_aresetn_pcie_slr0_1": "",
        "fanout_aresetn_pcie_slr0_2": "",
        "fanout_aresetn_pcie_slr0_3": "",
        "fanout_aresetn_pcie_slr0_4": "",
        "fanout_aresetn_pcie_slr1_1": "",
        "fanout_aresetn_pcie_slr1_2": "",
        "fanout_aresetn_pcie_slr1_3": "",
        "fanout_aresetn_pcie_slr1_4": "",
        "fanout_aresetn_pcie_slr2_1": "",
        "fanout_aresetn_pcie_slr2_2": "",
        "fanout_aresetn_pcie_slr2_3": "",
        "fanout_aresetn_pcie_slr2_4": "",
        "vcc": ""
      },
      "fanout_aresetn_ctrl": {
        "fanout_aresetn_ctrl_slr0_1": "",
        "fanout_aresetn_ctrl_slr0_2": "",
        "fanout_aresetn_ctrl_slr0_3": "",
        "fanout_aresetn_ctrl_slr0_4": "",
        "fanout_aresetn_ctrl_slr1_1": "",
        "fanout_aresetn_ctrl_slr1_2": "",
        "fanout_aresetn_ctrl_slr1_3": "",
        "fanout_aresetn_ctrl_slr1_4": "",
        "fanout_aresetn_ctrl_slr2_1": "",
        "fanout_aresetn_ctrl_slr2_2": "",
        "fanout_aresetn_ctrl_slr2_3": "",
        "fanout_aresetn_ctrl_slr2_4": "",
        "vcc": ""
      },
      "aclk_hbm_hierarchy": {
        "clk_hbm_adapt": "",
        "clkwiz_hbm": "",
        "fanout_aresetn_hbm": "",
        "psreset_hbm": "",
        "vcc": ""
      },
      "frequency_counters": {
        "axi_ic_ctrl_mgmt_freq": {
          "xbar": "",
          "s00_couplers": {
            "auto_cc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "frequency_counter_aclk": "",
        "frequency_counter_aclk_hbm": "",
        "frequency_counter_aclk_kernel_00": "",
        "frequency_counter_aclk_kernel_01": "",
        "psreset_aclk_freerun": ""
      },
      "aclk_kernel_00_hierarchy": {
        "aclk_kernel_00_adapt": "",
        "aclk_kernel_00_cont_adapt": "",
        "clkwiz_aclk_kernel_00": "",
        "clock_throttling_aclk_kernel_00": "",
        "fanout_aresetn_kernel_00": {
          "fanout_aresetn_kernel_00_slr0_1": "",
          "fanout_aresetn_kernel_00_slr0_2": "",
          "fanout_aresetn_kernel_00_slr0_3": "",
          "fanout_aresetn_kernel_00_slr0_4": "",
          "fanout_aresetn_kernel_00_slr1_1": "",
          "fanout_aresetn_kernel_00_slr1_2": "",
          "fanout_aresetn_kernel_00_slr1_3": "",
          "fanout_aresetn_kernel_00_slr1_4": "",
          "fanout_aresetn_kernel_00_slr2_1": "",
          "fanout_aresetn_kernel_00_slr2_2": "",
          "fanout_aresetn_kernel_00_slr2_3": "",
          "fanout_aresetn_kernel_00_slr2_4": "",
          "vcc": ""
        },
        "psreset_kernel_00": ""
      },
      "aclk_kernel_01_hierarchy": {
        "aclk_kernel_01_adapt": "",
        "aclk_kernel_01_cont_adapt": "",
        "clkwiz_aclk_kernel_01": "",
        "clock_throttling_aclk_kernel_01": "",
        "fanout_aresetn_kernel_01": {
          "fanout_aresetn_kernel_01_slr0_1": "",
          "fanout_aresetn_kernel_01_slr0_2": "",
          "fanout_aresetn_kernel_01_slr0_3": "",
          "fanout_aresetn_kernel_01_slr0_4": "",
          "fanout_aresetn_kernel_01_slr1_1": "",
          "fanout_aresetn_kernel_01_slr1_2": "",
          "fanout_aresetn_kernel_01_slr1_3": "",
          "fanout_aresetn_kernel_01_slr1_4": "",
          "fanout_aresetn_kernel_01_slr2_1": "",
          "fanout_aresetn_kernel_01_slr2_2": "",
          "fanout_aresetn_kernel_01_slr2_3": "",
          "fanout_aresetn_kernel_01_slr2_4": "",
          "vcc": ""
        },
        "psreset_kernel_01": ""
      }
    },
    "interface_ports": {
      "s_axi_ctrl_mgmt": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00",
            "value_src": "const_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "const_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "default_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "address_space_ref": "s_axi_ctrl_mgmt",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        }
      }
    },
    "ports": {
      "aclk_freerun": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_freerun_ref_00",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "aclk_ctrl": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_ctrl_mgmt"
          },
          "ASSOCIATED_CLKEN": {
            "value": "CE",
            "value_src": "constant"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_ctrl:aresetn_ctrl_slr0:aresetn_ctrl_slr1:aresetn_ctrl_slr2"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "const_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "aclk_pcie": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_pcie:aresetn_pcie_slr0:aresetn_pcie_slr1:aresetn_pcie_slr2"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "aclk_kernel_00": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_kernel_00_slr0:aresetn_kernel_00_slr1:aresetn_kernel_00_slr2"
          },
          "CLK_DOMAIN": {
            "value": "cd_aclk_kernel_00",
            "value_src": "constant"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "ip"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip"
          }
        }
      },
      "aclk_kernel_01": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_kernel_01_slr0:aresetn_kernel_01_slr1:aresetn_kernel_01_slr2"
          },
          "CLK_DOMAIN": {
            "value": "cd_aclk_kernel_01",
            "value_src": "constant"
          },
          "FREQ_HZ": {
            "value": "500000000",
            "value_src": "ip"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip"
          }
        }
      },
      "aclk_hbm": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_hbm"
          },
          "CLK_DOMAIN": {
            "value": "cd_aclk_hbm_00",
            "value_src": "constant"
          },
          "FREQ_HZ": {
            "value": "450000000",
            "value_src": "ip"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip"
          }
        }
      },
      "aclk_hbm_refclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_freerun_ref_00",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "const_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "aresetn_ctrl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "constant"
          }
        }
      },
      "aresetn_pcie": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "aresetn_ctrl_slr0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_ctrl_slr1": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_ctrl_slr2": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_pcie_slr0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_pcie_slr1": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_pcie_slr2": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel_00_slr0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel_00_slr1": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel_00_slr2": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel_01_slr0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel_01_slr1": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_kernel_01_slr2": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_hbm": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "shutdown_clocks": {
        "direction": "I"
      }
    },
    "components": {
      "axi_ic_ctrl_mgmt_top": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ip_0/bd_22c0_axi_ic_ctrl_mgmt_top_0.xci",
        "inst_hier_path": "axi_ic_ctrl_mgmt_top",
        "xci_name": "bd_22c0_axi_ic_ctrl_mgmt_top_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "bd_22c0_xbar_0",
            "xci_path": "ip/ip_1/bd_22c0_xbar_0.xci",
            "inst_hier_path": "axi_ic_ctrl_mgmt_top/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_ic_ctrl_mgmt_top_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_ic_ctrl_mgmt_top": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_ic_ctrl_mgmt_top": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_ic_ctrl_mgmt_top": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_ic_ctrl_mgmt_top": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_ic_ctrl_mgmt_top": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_axi_ic_ctrl_mgmt_top": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_axi_ic_ctrl_mgmt_top": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_ic_ctrl_mgmt_top_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "axi_ic_ctrl_mgmt_top_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          }
        }
      },
      "build_info": {
        "vlnv": "xilinx.com:ip:shell_utils_build_info:1.0",
        "ip_revision": "0",
        "xci_name": "bd_22c0_build_info_0",
        "xci_path": "ip/ip_2/bd_22c0_build_info_0.xci",
        "inst_hier_path": "build_info",
        "parameters": {
          "C_CORE_REVISION": {
            "value": "5"
          },
          "C_MAJOR_VERSION": {
            "value": "3"
          },
          "C_MINOR_VERSION": {
            "value": "0"
          },
          "C_PATCH_REVISION": {
            "value": "0"
          },
          "C_PERFORCE_CL": {
            "value": "3478949"
          },
          "C_RESERVED_TAG": {
            "value": "0x00000000"
          },
          "C_SUBSYSTEM_ID": {
            "value": "0x07"
          },
          "C_VIV_VERSION": {
            "value": "0x202210"
          }
        }
      },
      "gapping_demand": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk_ctrl": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_ctrl": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_bready": {
            "direction": "I"
          },
          "gapping_demand_toggle": {
            "type": "data",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "requested_gapping_demand_rate": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "s_axi_bvalid": {
            "direction": "O"
          },
          "clock_throttling_average": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "shutdown_request_latch": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "shutdown_request_ack": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "throttling_enabled": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "gapping_demand_toggle": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "ip_revision": "17",
            "xci_name": "bd_22c0_gapping_demand_toggle_0",
            "xci_path": "ip/ip_3/bd_22c0_gapping_demand_toggle_0.xci",
            "inst_hier_path": "gapping_demand/gapping_demand_toggle",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Output_Width": {
                "value": "1"
              }
            }
          },
          "gapping_demand_update": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "3",
            "xci_name": "bd_22c0_gapping_demand_update_0",
            "xci_path": "ip/ip_4/bd_22c0_gapping_demand_update_0.xci",
            "inst_hier_path": "gapping_demand/gapping_demand_update",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "gnd31": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "bd_22c0_gnd31_0",
            "xci_path": "ip/ip_5/bd_22c0_gnd31_0.xci",
            "inst_hier_path": "gapping_demand/gnd31",
            "parameters": {
              "CONST_WIDTH": {
                "value": "31"
              }
            }
          },
          "gpio_gapping_demand": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "bd_22c0_gpio_gapping_demand_0",
            "xci_path": "ip/ip_6/bd_22c0_gpio_gapping_demand_0.xci",
            "inst_hier_path": "gapping_demand/gpio_gapping_demand",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x000000FF"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "gpio_gapping_demand_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "5",
            "xci_name": "bd_22c0_gpio_gapping_demand_concat_0",
            "xci_path": "ip/ip_7/bd_22c0_gpio_gapping_demand_concat_0.xci",
            "inst_hier_path": "gapping_demand/gpio_gapping_demand_concat",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "31"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "slice_gapping_demand_rate": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "bd_22c0_slice_gapping_demand_rate_0",
            "xci_path": "ip/ip_8/bd_22c0_slice_gapping_demand_rate_0.xci",
            "inst_hier_path": "gapping_demand/slice_gapping_demand_rate",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "slice_gapping_demand_ack": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "bd_22c0_slice_gapping_demand_ack_0",
            "xci_path": "ip/ip_9/bd_22c0_slice_gapping_demand_ack_0.xci",
            "inst_hier_path": "gapping_demand/slice_gapping_demand_ack",
            "parameters": {
              "DIN_FROM": {
                "value": "16"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "slice_gapping_demand_enable": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "bd_22c0_slice_gapping_demand_enable_0",
            "xci_path": "ip/ip_10/bd_22c0_slice_gapping_demand_enable_0.xci",
            "inst_hier_path": "gapping_demand/slice_gapping_demand_enable",
            "parameters": {
              "DIN_FROM": {
                "value": "20"
              },
              "DIN_TO": {
                "value": "20"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "clock_throttling_avg": {
            "vlnv": "xilinx.com:ip:shell_utils_clock_throttling_avg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_clock_throttling_avg_0",
            "xci_path": "ip/ip_11/bd_22c0_clock_throttling_avg_0.xci",
            "inst_hier_path": "gapping_demand/clock_throttling_avg"
          }
        },
        "interface_nets": {
          "S_AXI_net": {
            "interface_ports": [
              "S_AXI",
              "gpio_gapping_demand/S_AXI"
            ]
          }
        },
        "nets": {
          "aclk_ctrl": {
            "ports": [
              "aclk_ctrl",
              "gapping_demand_toggle/CLK",
              "gpio_gapping_demand/s_axi_aclk",
              "clock_throttling_avg/Clk"
            ]
          },
          "aresetn_ctrl": {
            "ports": [
              "aresetn_ctrl",
              "gpio_gapping_demand/s_axi_aresetn",
              "clock_throttling_avg/Rst"
            ]
          },
          "clock_throttling_average_net": {
            "ports": [
              "clock_throttling_avg/Rate_Avg",
              "clock_throttling_average"
            ]
          },
          "gapping_demand_bready_net": {
            "ports": [
              "s_axi_bready",
              "gapping_demand_update/Op2",
              "gpio_gapping_demand/s_axi_bready"
            ]
          },
          "gapping_demand_bvalid_net": {
            "ports": [
              "gpio_gapping_demand/s_axi_bvalid",
              "s_axi_bvalid",
              "gapping_demand_update/Op1"
            ]
          },
          "gapping_demand_net": {
            "ports": [
              "slice_gapping_demand_rate/Dout",
              "requested_gapping_demand_rate",
              "clock_throttling_avg/Rate"
            ]
          },
          "gapping_demand_toggle_net": {
            "ports": [
              "gapping_demand_toggle/Q",
              "gapping_demand_toggle",
              "clock_throttling_avg/Rate_Upd_Tog"
            ]
          },
          "gapping_demand_update_net": {
            "ports": [
              "gapping_demand_update/Res",
              "gapping_demand_toggle/CE"
            ]
          },
          "gnd31_net": {
            "ports": [
              "gnd31/dout",
              "gpio_gapping_demand_concat/In1"
            ]
          },
          "gpio_gapping_demand_conc_net": {
            "ports": [
              "gpio_gapping_demand_concat/dout",
              "gpio_gapping_demand/gpio2_io_i"
            ]
          },
          "gpio_gapping_demand_gpio_net": {
            "ports": [
              "gpio_gapping_demand/gpio_io_o",
              "slice_gapping_demand_rate/Din",
              "slice_gapping_demand_ack/Din",
              "slice_gapping_demand_enable/Din"
            ]
          },
          "shutdown_request_ack_net": {
            "ports": [
              "slice_gapping_demand_ack/Dout",
              "shutdown_request_ack"
            ]
          },
          "shutdown_request_gate_en_net": {
            "ports": [
              "slice_gapping_demand_enable/Dout",
              "throttling_enabled"
            ]
          },
          "shutdown_request_latched_net": {
            "ports": [
              "shutdown_request_latch",
              "gpio_gapping_demand_concat/In0"
            ]
          }
        }
      },
      "ucs_control_status": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk_ctrl": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_ctrl": {
            "type": "rst",
            "direction": "I"
          },
          "clock_throttling_average": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "clock_program_done": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "shutdown_clocks": {
            "direction": "I"
          },
          "shutdown_request_ack": {
            "direction": "I"
          },
          "throttling_enabled": {
            "direction": "I"
          },
          "power_down": {
            "direction": "O"
          },
          "shutdown_request_latch": {
            "direction": "O"
          }
        },
        "components": {
          "gnd2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "bd_22c0_gnd2_0",
            "xci_path": "ip/ip_12/bd_22c0_gnd2_0.xci",
            "inst_hier_path": "ucs_control_status/gnd2",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "gnd15": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "bd_22c0_gnd15_0",
            "xci_path": "ip/ip_13/bd_22c0_gnd15_0.xci",
            "inst_hier_path": "ucs_control_status/gnd15",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "15"
              }
            }
          },
          "gpio_ucs_control_status": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "bd_22c0_gpio_ucs_control_status_0",
            "xci_path": "ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xci",
            "inst_hier_path": "ucs_control_status/gpio_ucs_control_status",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "gpio_ucs_status_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "5",
            "xci_name": "bd_22c0_gpio_ucs_status_concat_0",
            "xci_path": "ip/ip_15/bd_22c0_gpio_ucs_status_concat_0.xci",
            "inst_hier_path": "ucs_control_status/gpio_ucs_status_concat",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "15"
              },
              "IN2_WIDTH": {
                "value": "14"
              },
              "IN3_WIDTH": {
                "value": "2"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "slice_ucs_control_status_done": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "bd_22c0_slice_ucs_control_status_done_0",
            "xci_path": "ip/ip_16/bd_22c0_slice_ucs_control_status_done_0.xci",
            "inst_hier_path": "ucs_control_status/slice_ucs_control_status_done",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "clock_shutdown_latch": {
            "vlnv": "xilinx.com:ip:shell_utils_clock_shutdown_latch:1.0",
            "ip_revision": "1",
            "xci_name": "bd_22c0_clock_shutdown_latch_0",
            "xci_path": "ip/ip_17/bd_22c0_clock_shutdown_latch_0.xci",
            "inst_hier_path": "ucs_control_status/clock_shutdown_latch"
          },
          "slice_ucs_control_status_force_shutdown": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "3",
            "xci_name": "bd_22c0_slice_ucs_control_status_force_shutdown_0",
            "xci_path": "ip/ip_18/bd_22c0_slice_ucs_control_status_force_shutdown_0.xci",
            "inst_hier_path": "ucs_control_status/slice_ucs_control_status_force_shutdown",
            "parameters": {
              "DIN_FROM": {
                "value": "20"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_net": {
            "interface_ports": [
              "S_AXI",
              "gpio_ucs_control_status/S_AXI"
            ]
          }
        },
        "nets": {
          "Request_SW_net": {
            "ports": [
              "slice_ucs_control_status_force_shutdown/Dout",
              "clock_shutdown_latch/Request_SW"
            ]
          },
          "aclk_ctrl_net": {
            "ports": [
              "aclk_ctrl",
              "gpio_ucs_control_status/s_axi_aclk",
              "clock_shutdown_latch/Clk"
            ]
          },
          "aresetn_ctrl_net": {
            "ports": [
              "aresetn_ctrl",
              "gpio_ucs_control_status/s_axi_aresetn",
              "clock_shutdown_latch/Rst"
            ]
          },
          "clock_program_done_net": {
            "ports": [
              "slice_ucs_control_status_done/Dout",
              "clock_program_done"
            ]
          },
          "clock_throttling_average_net": {
            "ports": [
              "clock_throttling_average",
              "gpio_ucs_status_concat/In2"
            ]
          },
          "force_shutdown_net": {
            "ports": [
              "shutdown_clocks",
              "clock_shutdown_latch/Request_SC"
            ]
          },
          "gnd15_net": {
            "ports": [
              "gnd15/dout",
              "gpio_ucs_status_concat/In1"
            ]
          },
          "gnd2_net": {
            "ports": [
              "gnd2/dout",
              "gpio_ucs_status_concat/In3"
            ]
          },
          "gpio_ucs_control_status_net": {
            "ports": [
              "gpio_ucs_control_status/gpio2_io_o",
              "slice_ucs_control_status_done/Din",
              "slice_ucs_control_status_force_shutdown/Din"
            ]
          },
          "gpio_ucs_status_concat_net": {
            "ports": [
              "gpio_ucs_status_concat/dout",
              "gpio_ucs_control_status/gpio_io_i"
            ]
          },
          "request_ack_net": {
            "ports": [
              "shutdown_request_ack",
              "clock_shutdown_latch/Request_Ack"
            ]
          },
          "request_gate_en_net": {
            "ports": [
              "throttling_enabled",
              "clock_shutdown_latch/Request_Gate_En"
            ]
          },
          "request_latch_net": {
            "ports": [
              "clock_shutdown_latch/Request_Latch",
              "shutdown_request_latch"
            ]
          },
          "shutdown_latch_net": {
            "ports": [
              "clock_shutdown_latch/Shutdown_Latch",
              "power_down",
              "gpio_ucs_status_concat/In0"
            ]
          }
        }
      },
      "fanout_aresetn_pcie": {
        "ports": {
          "aclk_pcie": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_pcie": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_pcie_slr0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aresetn_pcie_slr1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aresetn_pcie_slr2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "fanout_aresetn_pcie_slr0_1": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr0_1_0",
            "xci_path": "ip/ip_19/bd_22c0_fanout_aresetn_pcie_slr0_1_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_1"
          },
          "fanout_aresetn_pcie_slr0_2": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr0_2_0",
            "xci_path": "ip/ip_20/bd_22c0_fanout_aresetn_pcie_slr0_2_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_2"
          },
          "fanout_aresetn_pcie_slr0_3": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr0_3_0",
            "xci_path": "ip/ip_21/bd_22c0_fanout_aresetn_pcie_slr0_3_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_3"
          },
          "fanout_aresetn_pcie_slr0_4": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr0_4_0",
            "xci_path": "ip/ip_22/bd_22c0_fanout_aresetn_pcie_slr0_4_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_4"
          },
          "fanout_aresetn_pcie_slr1_1": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr1_1_0",
            "xci_path": "ip/ip_23/bd_22c0_fanout_aresetn_pcie_slr1_1_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_1"
          },
          "fanout_aresetn_pcie_slr1_2": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr1_2_0",
            "xci_path": "ip/ip_24/bd_22c0_fanout_aresetn_pcie_slr1_2_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_2"
          },
          "fanout_aresetn_pcie_slr1_3": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr1_3_0",
            "xci_path": "ip/ip_25/bd_22c0_fanout_aresetn_pcie_slr1_3_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_3"
          },
          "fanout_aresetn_pcie_slr1_4": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr1_4_0",
            "xci_path": "ip/ip_26/bd_22c0_fanout_aresetn_pcie_slr1_4_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_4"
          },
          "fanout_aresetn_pcie_slr2_1": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr2_1_0",
            "xci_path": "ip/ip_27/bd_22c0_fanout_aresetn_pcie_slr2_1_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_1"
          },
          "fanout_aresetn_pcie_slr2_2": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr2_2_0",
            "xci_path": "ip/ip_28/bd_22c0_fanout_aresetn_pcie_slr2_2_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_2"
          },
          "fanout_aresetn_pcie_slr2_3": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr2_3_0",
            "xci_path": "ip/ip_29/bd_22c0_fanout_aresetn_pcie_slr2_3_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_3"
          },
          "fanout_aresetn_pcie_slr2_4": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_pcie_slr2_4_0",
            "xci_path": "ip/ip_30/bd_22c0_fanout_aresetn_pcie_slr2_4_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_4"
          },
          "vcc": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "bd_22c0_vcc_0",
            "xci_path": "ip/ip_31/bd_22c0_vcc_0.xci",
            "inst_hier_path": "fanout_aresetn_pcie/vcc",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "aclk_pcie_net": {
            "ports": [
              "aclk_pcie",
              "fanout_aresetn_pcie_slr0_1/clk",
              "fanout_aresetn_pcie_slr0_2/clk",
              "fanout_aresetn_pcie_slr0_3/clk",
              "fanout_aresetn_pcie_slr0_4/clk",
              "fanout_aresetn_pcie_slr1_1/clk",
              "fanout_aresetn_pcie_slr1_2/clk",
              "fanout_aresetn_pcie_slr1_3/clk",
              "fanout_aresetn_pcie_slr1_4/clk",
              "fanout_aresetn_pcie_slr2_1/clk",
              "fanout_aresetn_pcie_slr2_2/clk",
              "fanout_aresetn_pcie_slr2_3/clk",
              "fanout_aresetn_pcie_slr2_4/clk"
            ]
          },
          "aresetn_pcie_net": {
            "ports": [
              "aresetn_pcie",
              "fanout_aresetn_pcie_slr0_1/d",
              "fanout_aresetn_pcie_slr1_1/d",
              "fanout_aresetn_pcie_slr2_1/d"
            ]
          },
          "aresetn_pcie_slr0": {
            "ports": [
              "fanout_aresetn_pcie_slr0_4/q",
              "aresetn_pcie_slr0"
            ]
          },
          "aresetn_pcie_slr0_2": {
            "ports": [
              "fanout_aresetn_pcie_slr0_1/q",
              "fanout_aresetn_pcie_slr0_2/d"
            ]
          },
          "aresetn_pcie_slr0_3": {
            "ports": [
              "fanout_aresetn_pcie_slr0_2/q",
              "fanout_aresetn_pcie_slr0_3/d"
            ]
          },
          "aresetn_pcie_slr0_4": {
            "ports": [
              "fanout_aresetn_pcie_slr0_3/q",
              "fanout_aresetn_pcie_slr0_4/d"
            ]
          },
          "aresetn_pcie_slr1": {
            "ports": [
              "fanout_aresetn_pcie_slr1_4/q",
              "aresetn_pcie_slr1"
            ]
          },
          "aresetn_pcie_slr1_2": {
            "ports": [
              "fanout_aresetn_pcie_slr1_1/q",
              "fanout_aresetn_pcie_slr1_2/d"
            ]
          },
          "aresetn_pcie_slr1_3": {
            "ports": [
              "fanout_aresetn_pcie_slr1_2/q",
              "fanout_aresetn_pcie_slr1_3/d"
            ]
          },
          "aresetn_pcie_slr1_4": {
            "ports": [
              "fanout_aresetn_pcie_slr1_3/q",
              "fanout_aresetn_pcie_slr1_4/d"
            ]
          },
          "aresetn_pcie_slr2": {
            "ports": [
              "fanout_aresetn_pcie_slr2_4/q",
              "aresetn_pcie_slr2"
            ]
          },
          "aresetn_pcie_slr2_2": {
            "ports": [
              "fanout_aresetn_pcie_slr2_1/q",
              "fanout_aresetn_pcie_slr2_2/d"
            ]
          },
          "aresetn_pcie_slr2_3": {
            "ports": [
              "fanout_aresetn_pcie_slr2_2/q",
              "fanout_aresetn_pcie_slr2_3/d"
            ]
          },
          "aresetn_pcie_slr2_4": {
            "ports": [
              "fanout_aresetn_pcie_slr2_3/q",
              "fanout_aresetn_pcie_slr2_4/d"
            ]
          },
          "vcc_net": {
            "ports": [
              "vcc/dout",
              "fanout_aresetn_pcie_slr0_1/resetn",
              "fanout_aresetn_pcie_slr0_2/resetn",
              "fanout_aresetn_pcie_slr0_3/resetn",
              "fanout_aresetn_pcie_slr0_4/resetn",
              "fanout_aresetn_pcie_slr1_1/resetn",
              "fanout_aresetn_pcie_slr1_2/resetn",
              "fanout_aresetn_pcie_slr1_3/resetn",
              "fanout_aresetn_pcie_slr1_4/resetn",
              "fanout_aresetn_pcie_slr2_1/resetn",
              "fanout_aresetn_pcie_slr2_2/resetn",
              "fanout_aresetn_pcie_slr2_3/resetn",
              "fanout_aresetn_pcie_slr2_4/resetn"
            ]
          }
        }
      },
      "fanout_aresetn_ctrl": {
        "ports": {
          "aclk_ctrl": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_ctrl": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_ctrl_slr0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aresetn_ctrl_slr1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aresetn_ctrl_slr2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "fanout_aresetn_ctrl_slr0_1": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr0_1_0",
            "xci_path": "ip/ip_32/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1"
          },
          "fanout_aresetn_ctrl_slr0_2": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr0_2_0",
            "xci_path": "ip/ip_33/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_2"
          },
          "fanout_aresetn_ctrl_slr0_3": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr0_3_0",
            "xci_path": "ip/ip_34/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_3"
          },
          "fanout_aresetn_ctrl_slr0_4": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr0_4_0",
            "xci_path": "ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_4"
          },
          "fanout_aresetn_ctrl_slr1_1": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr1_1_0",
            "xci_path": "ip/ip_36/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_1"
          },
          "fanout_aresetn_ctrl_slr1_2": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr1_2_0",
            "xci_path": "ip/ip_37/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_2"
          },
          "fanout_aresetn_ctrl_slr1_3": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr1_3_0",
            "xci_path": "ip/ip_38/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_3"
          },
          "fanout_aresetn_ctrl_slr1_4": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr1_4_0",
            "xci_path": "ip/ip_39/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_4"
          },
          "fanout_aresetn_ctrl_slr2_1": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr2_1_0",
            "xci_path": "ip/ip_40/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_1"
          },
          "fanout_aresetn_ctrl_slr2_2": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr2_2_0",
            "xci_path": "ip/ip_41/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_2"
          },
          "fanout_aresetn_ctrl_slr2_3": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr2_3_0",
            "xci_path": "ip/ip_42/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_3"
          },
          "fanout_aresetn_ctrl_slr2_4": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_ctrl_slr2_4_0",
            "xci_path": "ip/ip_43/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_4"
          },
          "vcc": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "bd_22c0_vcc_1",
            "xci_path": "ip/ip_44/bd_22c0_vcc_1.xci",
            "inst_hier_path": "fanout_aresetn_ctrl/vcc",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "aclk_ctrl_net": {
            "ports": [
              "aclk_ctrl",
              "fanout_aresetn_ctrl_slr0_1/clk",
              "fanout_aresetn_ctrl_slr0_2/clk",
              "fanout_aresetn_ctrl_slr0_3/clk",
              "fanout_aresetn_ctrl_slr0_4/clk",
              "fanout_aresetn_ctrl_slr1_1/clk",
              "fanout_aresetn_ctrl_slr1_2/clk",
              "fanout_aresetn_ctrl_slr1_3/clk",
              "fanout_aresetn_ctrl_slr1_4/clk",
              "fanout_aresetn_ctrl_slr2_1/clk",
              "fanout_aresetn_ctrl_slr2_2/clk",
              "fanout_aresetn_ctrl_slr2_3/clk",
              "fanout_aresetn_ctrl_slr2_4/clk"
            ]
          },
          "aresetn_ctrl_net": {
            "ports": [
              "aresetn_ctrl",
              "fanout_aresetn_ctrl_slr0_1/d",
              "fanout_aresetn_ctrl_slr1_1/d",
              "fanout_aresetn_ctrl_slr2_1/d"
            ]
          },
          "aresetn_ctrl_slr0": {
            "ports": [
              "fanout_aresetn_ctrl_slr0_4/q",
              "aresetn_ctrl_slr0"
            ]
          },
          "aresetn_ctrl_slr0_2": {
            "ports": [
              "fanout_aresetn_ctrl_slr0_1/q",
              "fanout_aresetn_ctrl_slr0_2/d"
            ]
          },
          "aresetn_ctrl_slr0_3": {
            "ports": [
              "fanout_aresetn_ctrl_slr0_2/q",
              "fanout_aresetn_ctrl_slr0_3/d"
            ]
          },
          "aresetn_ctrl_slr0_4": {
            "ports": [
              "fanout_aresetn_ctrl_slr0_3/q",
              "fanout_aresetn_ctrl_slr0_4/d"
            ]
          },
          "aresetn_ctrl_slr1": {
            "ports": [
              "fanout_aresetn_ctrl_slr1_4/q",
              "aresetn_ctrl_slr1"
            ]
          },
          "aresetn_ctrl_slr1_2": {
            "ports": [
              "fanout_aresetn_ctrl_slr1_1/q",
              "fanout_aresetn_ctrl_slr1_2/d"
            ]
          },
          "aresetn_ctrl_slr1_3": {
            "ports": [
              "fanout_aresetn_ctrl_slr1_2/q",
              "fanout_aresetn_ctrl_slr1_3/d"
            ]
          },
          "aresetn_ctrl_slr1_4": {
            "ports": [
              "fanout_aresetn_ctrl_slr1_3/q",
              "fanout_aresetn_ctrl_slr1_4/d"
            ]
          },
          "aresetn_ctrl_slr2": {
            "ports": [
              "fanout_aresetn_ctrl_slr2_4/q",
              "aresetn_ctrl_slr2"
            ]
          },
          "aresetn_ctrl_slr2_2": {
            "ports": [
              "fanout_aresetn_ctrl_slr2_1/q",
              "fanout_aresetn_ctrl_slr2_2/d"
            ]
          },
          "aresetn_ctrl_slr2_3": {
            "ports": [
              "fanout_aresetn_ctrl_slr2_2/q",
              "fanout_aresetn_ctrl_slr2_3/d"
            ]
          },
          "aresetn_ctrl_slr2_4": {
            "ports": [
              "fanout_aresetn_ctrl_slr2_3/q",
              "fanout_aresetn_ctrl_slr2_4/d"
            ]
          },
          "vcc_net": {
            "ports": [
              "vcc/dout",
              "fanout_aresetn_ctrl_slr0_1/resetn",
              "fanout_aresetn_ctrl_slr0_2/resetn",
              "fanout_aresetn_ctrl_slr0_3/resetn",
              "fanout_aresetn_ctrl_slr0_4/resetn",
              "fanout_aresetn_ctrl_slr1_1/resetn",
              "fanout_aresetn_ctrl_slr1_2/resetn",
              "fanout_aresetn_ctrl_slr1_3/resetn",
              "fanout_aresetn_ctrl_slr1_4/resetn",
              "fanout_aresetn_ctrl_slr2_1/resetn",
              "fanout_aresetn_ctrl_slr2_2/resetn",
              "fanout_aresetn_ctrl_slr2_3/resetn",
              "fanout_aresetn_ctrl_slr2_4/resetn"
            ]
          }
        }
      },
      "aclk_hbm_hierarchy": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk_ctrl": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_ctrl": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn_pcie": {
            "type": "rst",
            "direction": "I"
          },
          "aclk_freerun": {
            "type": "clk",
            "direction": "I"
          },
          "clock_program_done": {
            "type": "ce",
            "direction": "I"
          },
          "power_down": {
            "direction": "I"
          },
          "aclk_hbm": {
            "type": "clk",
            "direction": "O"
          },
          "aresetn_hbm": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "clk_hbm_adapt": {
            "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_clk_hbm_adapt_0",
            "xci_path": "ip/ip_45/bd_22c0_clk_hbm_adapt_0.xci",
            "inst_hier_path": "aclk_hbm_hierarchy/clk_hbm_adapt",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "cd_aclk_hbm_00"
              }
            }
          },
          "clkwiz_hbm": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "13",
            "xci_name": "bd_22c0_clkwiz_hbm_0",
            "xci_path": "ip/ip_46/bd_22c0_clkwiz_hbm_0.xci",
            "inst_hier_path": "aclk_hbm_hierarchy/clkwiz_hbm",
            "parameters": {
              "CLKOUT1_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "450"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "USE_DYN_RECONFIG": {
                "value": "true"
              },
              "USE_POWER_DOWN": {
                "value": "true"
              }
            },
            "interface_ports": {
              "s_axi_lite": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi_lite"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_lite": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "fanout_aresetn_hbm": {
            "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_fanout_aresetn_hbm_0",
            "xci_path": "ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.xci",
            "inst_hier_path": "aclk_hbm_hierarchy/fanout_aresetn_hbm"
          },
          "psreset_hbm": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "bd_22c0_psreset_hbm_0",
            "xci_path": "ip/ip_48/bd_22c0_psreset_hbm_0.xci",
            "inst_hier_path": "aclk_hbm_hierarchy/psreset_hbm",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "vcc": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "bd_22c0_vcc_2",
            "xci_path": "ip/ip_49/bd_22c0_vcc_2.xci",
            "inst_hier_path": "aclk_hbm_hierarchy/vcc",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_net": {
            "interface_ports": [
              "S_AXI",
              "clkwiz_hbm/s_axi_lite"
            ]
          }
        },
        "nets": {
          "aclk_ctrl_net": {
            "ports": [
              "aclk_ctrl",
              "clkwiz_hbm/s_axi_aclk"
            ]
          },
          "aclk_freerun_net": {
            "ports": [
              "aclk_freerun",
              "clkwiz_hbm/clk_in1"
            ]
          },
          "aclk_hbm_net": {
            "ports": [
              "clk_hbm_adapt/clk_out",
              "aclk_hbm",
              "fanout_aresetn_hbm/clk",
              "psreset_hbm/slowest_sync_clk"
            ]
          },
          "aresetn_ctrl_net": {
            "ports": [
              "aresetn_ctrl",
              "clkwiz_hbm/s_axi_aresetn",
              "psreset_hbm/aux_reset_in"
            ]
          },
          "aresetn_pcie_net": {
            "ports": [
              "aresetn_pcie",
              "psreset_hbm/ext_reset_in"
            ]
          },
          "clk_hbm_adapt_net": {
            "ports": [
              "clkwiz_hbm/clk_out1",
              "clk_hbm_adapt/clk_in"
            ]
          },
          "clk_hbm_locked_net": {
            "ports": [
              "clkwiz_hbm/locked",
              "psreset_hbm/dcm_locked"
            ]
          },
          "hbm_aresetn_int_net": {
            "ports": [
              "psreset_hbm/interconnect_aresetn",
              "fanout_aresetn_hbm/d"
            ]
          },
          "hbm_aresetn_net": {
            "ports": [
              "fanout_aresetn_hbm/q",
              "aresetn_hbm"
            ]
          },
          "power_down_net": {
            "ports": [
              "power_down",
              "clkwiz_hbm/power_down"
            ]
          },
          "startup_done_net": {
            "ports": [
              "clock_program_done",
              "clkwiz_hbm/clk_out1_ce"
            ]
          },
          "vcc_net": {
            "ports": [
              "vcc/dout",
              "fanout_aresetn_hbm/resetn"
            ]
          }
        }
      },
      "frequency_counters": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk_freerun": {
            "type": "clk",
            "direction": "I"
          },
          "aclk_ctrl": {
            "direction": "I"
          },
          "aclk_pcie": {
            "direction": "I"
          },
          "aresetn_ctrl": {
            "type": "rst",
            "direction": "I"
          },
          "aclk_hbm": {
            "direction": "I"
          },
          "aclk_hbm_refclk": {
            "type": "clk",
            "direction": "I"
          },
          "aclk_kernel_00": {
            "direction": "I"
          },
          "aclk_kernel_00_cont": {
            "direction": "I"
          },
          "aclk_kernel_01": {
            "direction": "I"
          },
          "aclk_kernel_01_cont": {
            "direction": "I"
          }
        },
        "components": {
          "axi_ic_ctrl_mgmt_freq": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/ip_50/bd_22c0_axi_ic_ctrl_mgmt_freq_0.xci",
            "inst_hier_path": "frequency_counters/axi_ic_ctrl_mgmt_freq",
            "xci_name": "bd_22c0_axi_ic_ctrl_mgmt_freq_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "bd_22c0_xbar_1",
                "xci_path": "ip/ip_51/bd_22c0_xbar_1.xci",
                "inst_hier_path": "frequency_counters/axi_ic_ctrl_mgmt_freq/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "bd_22c0_auto_cc_0",
                    "xci_path": "ip/ip_93/bd_22c0_auto_cc_0.xci",
                    "inst_hier_path": "frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_ic_ctrl_mgmt_freq_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_ic_ctrl_mgmt_freq": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_axi_ic_ctrl_mgmt_freq": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_axi_ic_ctrl_mgmt_freq": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_axi_ic_ctrl_mgmt_freq": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_ic_ctrl_mgmt_freq_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "axi_ic_ctrl_mgmt_freq_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "frequency_counter_aclk": {
            "vlnv": "xilinx.com:ip:shell_utils_frequency_counter:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_frequency_counter_aclk_0",
            "xci_path": "ip/ip_52/bd_22c0_frequency_counter_aclk_0.xci",
            "inst_hier_path": "frequency_counters/frequency_counter_aclk",
            "parameters": {
              "REF_CLK_FREQ_HZ": {
                "value": "100000"
              },
              "TEST_CLK_0_TYPE": {
                "value": "5"
              },
              "TEST_CLK_1_TYPE": {
                "value": "6"
              },
              "TEST_CLK_2_TYPE": {
                "value": "0"
              },
              "TEST_CLK_3_TYPE": {
                "value": "0"
              }
            }
          },
          "frequency_counter_aclk_hbm": {
            "vlnv": "xilinx.com:ip:shell_utils_frequency_counter:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_frequency_counter_aclk_hbm_0",
            "xci_path": "ip/ip_53/bd_22c0_frequency_counter_aclk_hbm_0.xci",
            "inst_hier_path": "frequency_counters/frequency_counter_aclk_hbm",
            "parameters": {
              "REF_CLK_FREQ_HZ": {
                "value": "100000"
              },
              "TEST_CLK_0_TYPE": {
                "value": "1"
              },
              "TEST_CLK_1_TYPE": {
                "value": "0"
              },
              "TEST_CLK_2_TYPE": {
                "value": "0"
              },
              "TEST_CLK_3_TYPE": {
                "value": "4"
              }
            }
          },
          "frequency_counter_aclk_kernel_00": {
            "vlnv": "xilinx.com:ip:shell_utils_frequency_counter:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_frequency_counter_aclk_kernel_00_0",
            "xci_path": "ip/ip_54/bd_22c0_frequency_counter_aclk_kernel_00_0.xci",
            "inst_hier_path": "frequency_counters/frequency_counter_aclk_kernel_00",
            "parameters": {
              "REF_CLK_FREQ_HZ": {
                "value": "100000"
              },
              "TEST_CLK_0_TYPE": {
                "value": "1"
              },
              "TEST_CLK_1_TYPE": {
                "value": "2"
              },
              "TEST_CLK_2_TYPE": {
                "value": "0"
              },
              "TEST_CLK_3_TYPE": {
                "value": "0"
              }
            }
          },
          "frequency_counter_aclk_kernel_01": {
            "vlnv": "xilinx.com:ip:shell_utils_frequency_counter:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_frequency_counter_aclk_kernel_01_0",
            "xci_path": "ip/ip_55/bd_22c0_frequency_counter_aclk_kernel_01_0.xci",
            "inst_hier_path": "frequency_counters/frequency_counter_aclk_kernel_01",
            "parameters": {
              "REF_CLK_FREQ_HZ": {
                "value": "100000"
              },
              "TEST_CLK_0_TYPE": {
                "value": "1"
              },
              "TEST_CLK_1_TYPE": {
                "value": "2"
              },
              "TEST_CLK_2_TYPE": {
                "value": "0"
              },
              "TEST_CLK_3_TYPE": {
                "value": "0"
              }
            }
          },
          "psreset_aclk_freerun": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "bd_22c0_psreset_aclk_freerun_0",
            "xci_path": "ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xci",
            "inst_hier_path": "frequency_counters/psreset_aclk_freerun",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_net": {
            "interface_ports": [
              "S_AXI",
              "axi_ic_ctrl_mgmt_freq/S00_AXI"
            ]
          },
          "axi_ic_ctrl_mgmt_freq_M00_AXI": {
            "interface_ports": [
              "axi_ic_ctrl_mgmt_freq/M00_AXI",
              "frequency_counter_aclk_kernel_00/S_AXI"
            ]
          },
          "axi_ic_ctrl_mgmt_freq_M01_AXI": {
            "interface_ports": [
              "axi_ic_ctrl_mgmt_freq/M01_AXI",
              "frequency_counter_aclk_kernel_01/S_AXI"
            ]
          },
          "axi_ic_ctrl_mgmt_freq_M02_AXI": {
            "interface_ports": [
              "axi_ic_ctrl_mgmt_freq/M02_AXI",
              "frequency_counter_aclk/S_AXI"
            ]
          },
          "axi_ic_ctrl_mgmt_freq_M03_AXI": {
            "interface_ports": [
              "axi_ic_ctrl_mgmt_freq/M03_AXI",
              "frequency_counter_aclk_hbm/S_AXI"
            ]
          }
        },
        "nets": {
          "aclk_ctrl_net": {
            "ports": [
              "aclk_ctrl",
              "axi_ic_ctrl_mgmt_freq/S00_ACLK",
              "frequency_counter_aclk/test_clk0"
            ]
          },
          "aclk_freerun_net": {
            "ports": [
              "aclk_freerun",
              "axi_ic_ctrl_mgmt_freq/ACLK",
              "axi_ic_ctrl_mgmt_freq/M00_ACLK",
              "axi_ic_ctrl_mgmt_freq/M01_ACLK",
              "axi_ic_ctrl_mgmt_freq/M02_ACLK",
              "axi_ic_ctrl_mgmt_freq/M03_ACLK",
              "frequency_counter_aclk/s_axi_aclk",
              "psreset_aclk_freerun/slowest_sync_clk",
              "frequency_counter_aclk_hbm/s_axi_aclk",
              "frequency_counter_aclk_kernel_00/s_axi_aclk",
              "frequency_counter_aclk_kernel_01/s_axi_aclk"
            ]
          },
          "aclk_hbm_net": {
            "ports": [
              "aclk_hbm",
              "frequency_counter_aclk_hbm/test_clk0"
            ]
          },
          "aclk_hbm_refclk_net": {
            "ports": [
              "aclk_hbm_refclk",
              "frequency_counter_aclk_hbm/test_clk3"
            ]
          },
          "aclk_pcie_net": {
            "ports": [
              "aclk_pcie",
              "frequency_counter_aclk/test_clk1"
            ]
          },
          "aresetn_aclk_freerun_net": {
            "ports": [
              "psreset_aclk_freerun/interconnect_aresetn",
              "axi_ic_ctrl_mgmt_freq/ARESETN",
              "axi_ic_ctrl_mgmt_freq/M00_ARESETN",
              "axi_ic_ctrl_mgmt_freq/M01_ARESETN",
              "axi_ic_ctrl_mgmt_freq/M02_ARESETN",
              "axi_ic_ctrl_mgmt_freq/M03_ARESETN",
              "frequency_counter_aclk/s_axi_aresetn",
              "frequency_counter_aclk_hbm/s_axi_aresetn",
              "frequency_counter_aclk_kernel_00/s_axi_aresetn",
              "frequency_counter_aclk_kernel_01/s_axi_aresetn"
            ]
          },
          "aresetn_ctrl_net": {
            "ports": [
              "aresetn_ctrl",
              "axi_ic_ctrl_mgmt_freq/S00_ARESETN",
              "psreset_aclk_freerun/ext_reset_in"
            ]
          },
          "clk_kernel_00_cont_net": {
            "ports": [
              "aclk_kernel_00_cont",
              "frequency_counter_aclk_kernel_00/test_clk0"
            ]
          },
          "clk_kernel_00_net": {
            "ports": [
              "aclk_kernel_00",
              "frequency_counter_aclk_kernel_00/test_clk1"
            ]
          },
          "clk_kernel_01_cont_net": {
            "ports": [
              "aclk_kernel_01_cont",
              "frequency_counter_aclk_kernel_01/test_clk0"
            ]
          },
          "clk_kernel_01_net": {
            "ports": [
              "aclk_kernel_01",
              "frequency_counter_aclk_kernel_01/test_clk1"
            ]
          }
        }
      },
      "aclk_kernel_00_hierarchy": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clock_program_done": {
            "direction": "I"
          },
          "shutdown_request_latch": {
            "direction": "I"
          },
          "requested_gapping_demand_rate": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gapping_demand_toggle": {
            "direction": "I"
          },
          "aclk_kernel_00_cont": {
            "type": "clk",
            "direction": "O"
          },
          "aclk_ctrl": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_ctrl": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn_pcie": {
            "type": "rst",
            "direction": "I"
          },
          "aclk_freerun": {
            "type": "clk",
            "direction": "I"
          },
          "power_down": {
            "direction": "I"
          },
          "aclk_kernel_00": {
            "type": "clk",
            "direction": "O"
          },
          "aresetn_kernel_00_slr0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel_00_slr1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel_00_slr2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "aclk_kernel_00_adapt": {
            "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_aclk_kernel_00_adapt_0",
            "xci_path": "ip/ip_57/bd_22c0_aclk_kernel_00_adapt_0.xci",
            "inst_hier_path": "aclk_kernel_00_hierarchy/aclk_kernel_00_adapt",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "cd_aclk_kernel_00"
              }
            }
          },
          "aclk_kernel_00_cont_adapt": {
            "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_aclk_kernel_00_cont_adapt_0",
            "xci_path": "ip/ip_58/bd_22c0_aclk_kernel_00_cont_adapt_0.xci",
            "inst_hier_path": "aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "cd_aclk_kernel_00"
              }
            }
          },
          "clkwiz_aclk_kernel_00": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "13",
            "xci_name": "bd_22c0_clkwiz_aclk_kernel_00_0",
            "xci_path": "ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xci",
            "inst_hier_path": "aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00",
            "parameters": {
              "CLKOUT1_DRIVES": {
                "value": "No_buffer"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "300"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "USE_DYN_RECONFIG": {
                "value": "true"
              },
              "USE_POWER_DOWN": {
                "value": "true"
              }
            },
            "interface_ports": {
              "s_axi_lite": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi_lite"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_lite": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "clock_throttling_aclk_kernel_00": {
            "vlnv": "xilinx.com:ip:shell_utils_clock_throttling:2.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_clock_throttling_aclk_kernel_00_0",
            "xci_path": "ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xci",
            "inst_hier_path": "aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00",
            "parameters": {
              "CLK_SLOW_DIV": {
                "value": "1"
              }
            }
          },
          "fanout_aresetn_kernel_00": {
            "ports": {
              "aclk_kernel_00_cont": {
                "type": "clk",
                "direction": "I"
              },
              "aresetn_kernel_00": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "aresetn_kernel_00_slr0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "aresetn_kernel_00_slr1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "aresetn_kernel_00_slr2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "fanout_aresetn_kernel_00_slr0_1": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr0_1_0",
                "xci_path": "ip/ip_61/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1"
              },
              "fanout_aresetn_kernel_00_slr0_2": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr0_2_0",
                "xci_path": "ip/ip_62/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2"
              },
              "fanout_aresetn_kernel_00_slr0_3": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr0_3_0",
                "xci_path": "ip/ip_63/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3"
              },
              "fanout_aresetn_kernel_00_slr0_4": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr0_4_0",
                "xci_path": "ip/ip_64/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4"
              },
              "fanout_aresetn_kernel_00_slr1_1": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr1_1_0",
                "xci_path": "ip/ip_65/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1"
              },
              "fanout_aresetn_kernel_00_slr1_2": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr1_2_0",
                "xci_path": "ip/ip_66/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2"
              },
              "fanout_aresetn_kernel_00_slr1_3": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr1_3_0",
                "xci_path": "ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3"
              },
              "fanout_aresetn_kernel_00_slr1_4": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr1_4_0",
                "xci_path": "ip/ip_68/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4"
              },
              "fanout_aresetn_kernel_00_slr2_1": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr2_1_0",
                "xci_path": "ip/ip_69/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1"
              },
              "fanout_aresetn_kernel_00_slr2_2": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr2_2_0",
                "xci_path": "ip/ip_70/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2"
              },
              "fanout_aresetn_kernel_00_slr2_3": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr2_3_0",
                "xci_path": "ip/ip_71/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3"
              },
              "fanout_aresetn_kernel_00_slr2_4": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_00_slr2_4_0",
                "xci_path": "ip/ip_72/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4"
              },
              "vcc": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "ip_revision": "8",
                "xci_name": "bd_22c0_vcc_3",
                "xci_path": "ip/ip_73/bd_22c0_vcc_3.xci",
                "inst_hier_path": "aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/vcc",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "aresetn_kernel_00_net": {
                "ports": [
                  "aresetn_kernel_00",
                  "fanout_aresetn_kernel_00_slr0_1/d",
                  "fanout_aresetn_kernel_00_slr1_1/d",
                  "fanout_aresetn_kernel_00_slr2_1/d"
                ]
              },
              "aresetn_kernel_00_slr0": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr0_4/q",
                  "aresetn_kernel_00_slr0"
                ]
              },
              "aresetn_kernel_00_slr0_2": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr0_1/q",
                  "fanout_aresetn_kernel_00_slr0_2/d"
                ]
              },
              "aresetn_kernel_00_slr0_3": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr0_2/q",
                  "fanout_aresetn_kernel_00_slr0_3/d"
                ]
              },
              "aresetn_kernel_00_slr0_4": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr0_3/q",
                  "fanout_aresetn_kernel_00_slr0_4/d"
                ]
              },
              "aresetn_kernel_00_slr1": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr1_4/q",
                  "aresetn_kernel_00_slr1"
                ]
              },
              "aresetn_kernel_00_slr1_2": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr1_1/q",
                  "fanout_aresetn_kernel_00_slr1_2/d"
                ]
              },
              "aresetn_kernel_00_slr1_3": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr1_2/q",
                  "fanout_aresetn_kernel_00_slr1_3/d"
                ]
              },
              "aresetn_kernel_00_slr1_4": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr1_3/q",
                  "fanout_aresetn_kernel_00_slr1_4/d"
                ]
              },
              "aresetn_kernel_00_slr2": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr2_4/q",
                  "aresetn_kernel_00_slr2"
                ]
              },
              "aresetn_kernel_00_slr2_2": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr2_1/q",
                  "fanout_aresetn_kernel_00_slr2_2/d"
                ]
              },
              "aresetn_kernel_00_slr2_3": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr2_2/q",
                  "fanout_aresetn_kernel_00_slr2_3/d"
                ]
              },
              "aresetn_kernel_00_slr2_4": {
                "ports": [
                  "fanout_aresetn_kernel_00_slr2_3/q",
                  "fanout_aresetn_kernel_00_slr2_4/d"
                ]
              },
              "clk_kernel_cont": {
                "ports": [
                  "aclk_kernel_00_cont",
                  "fanout_aresetn_kernel_00_slr0_1/clk",
                  "fanout_aresetn_kernel_00_slr0_2/clk",
                  "fanout_aresetn_kernel_00_slr0_3/clk",
                  "fanout_aresetn_kernel_00_slr0_4/clk",
                  "fanout_aresetn_kernel_00_slr1_1/clk",
                  "fanout_aresetn_kernel_00_slr1_2/clk",
                  "fanout_aresetn_kernel_00_slr1_3/clk",
                  "fanout_aresetn_kernel_00_slr1_4/clk",
                  "fanout_aresetn_kernel_00_slr2_1/clk",
                  "fanout_aresetn_kernel_00_slr2_2/clk",
                  "fanout_aresetn_kernel_00_slr2_3/clk",
                  "fanout_aresetn_kernel_00_slr2_4/clk"
                ]
              },
              "vcc": {
                "ports": [
                  "vcc/dout",
                  "fanout_aresetn_kernel_00_slr0_1/resetn",
                  "fanout_aresetn_kernel_00_slr0_2/resetn",
                  "fanout_aresetn_kernel_00_slr0_3/resetn",
                  "fanout_aresetn_kernel_00_slr0_4/resetn",
                  "fanout_aresetn_kernel_00_slr1_1/resetn",
                  "fanout_aresetn_kernel_00_slr1_2/resetn",
                  "fanout_aresetn_kernel_00_slr1_3/resetn",
                  "fanout_aresetn_kernel_00_slr1_4/resetn",
                  "fanout_aresetn_kernel_00_slr2_1/resetn",
                  "fanout_aresetn_kernel_00_slr2_2/resetn",
                  "fanout_aresetn_kernel_00_slr2_3/resetn",
                  "fanout_aresetn_kernel_00_slr2_4/resetn"
                ]
              }
            }
          },
          "psreset_kernel_00": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "bd_22c0_psreset_kernel_00_0",
            "xci_path": "ip/ip_74/bd_22c0_psreset_kernel_00_0.xci",
            "inst_hier_path": "aclk_kernel_00_hierarchy/psreset_kernel_00",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_net": {
            "interface_ports": [
              "S_AXI",
              "clkwiz_aclk_kernel_00/s_axi_lite"
            ]
          }
        },
        "nets": {
          "aclk_ctrl_net": {
            "ports": [
              "aclk_ctrl",
              "clkwiz_aclk_kernel_00/s_axi_aclk"
            ]
          },
          "aclk_freerun_net": {
            "ports": [
              "aclk_freerun",
              "clkwiz_aclk_kernel_00/clk_in1"
            ]
          },
          "aresetn_ctrl_net": {
            "ports": [
              "aresetn_ctrl",
              "clkwiz_aclk_kernel_00/s_axi_aresetn",
              "clock_throttling_aclk_kernel_00/Rst_In"
            ]
          },
          "aresetn_kernel_00_async_net": {
            "ports": [
              "clock_throttling_aclk_kernel_00/Rst_Async",
              "psreset_kernel_00/aux_reset_in"
            ]
          },
          "aresetn_pcie_net": {
            "ports": [
              "aresetn_pcie",
              "psreset_kernel_00/ext_reset_in"
            ]
          },
          "clk_kernel_00_cont_net": {
            "ports": [
              "aclk_kernel_00_cont_adapt/clk_out",
              "fanout_aresetn_kernel_00/aclk_kernel_00_cont",
              "psreset_kernel_00/slowest_sync_clk",
              "aclk_kernel_00_cont"
            ]
          },
          "clk_kernel_00_locked_net": {
            "ports": [
              "clkwiz_aclk_kernel_00/locked",
              "clock_throttling_aclk_kernel_00/Locked"
            ]
          },
          "clk_kernel_00_net": {
            "ports": [
              "aclk_kernel_00_adapt/clk_out",
              "aclk_kernel_00"
            ]
          },
          "clk_kernel_00_unbuffered_net": {
            "ports": [
              "clkwiz_aclk_kernel_00/clk_out1",
              "clock_throttling_aclk_kernel_00/Clk_In"
            ]
          },
          "clock_throttling_kernel_00_clk_out_cont_net": {
            "ports": [
              "clock_throttling_aclk_kernel_00/Clk_Out_Cont",
              "aclk_kernel_00_cont_adapt/clk_in"
            ]
          },
          "clock_throttling_kernel_00_clk_out_net": {
            "ports": [
              "clock_throttling_aclk_kernel_00/Clk_Out",
              "aclk_kernel_00_adapt/clk_in"
            ]
          },
          "fanout_aresetn_kernel_00_slr0_net": {
            "ports": [
              "fanout_aresetn_kernel_00/aresetn_kernel_00_slr0",
              "aresetn_kernel_00_slr0"
            ]
          },
          "fanout_aresetn_kernel_00_slr1_net": {
            "ports": [
              "fanout_aresetn_kernel_00/aresetn_kernel_00_slr1",
              "aresetn_kernel_00_slr1"
            ]
          },
          "fanout_aresetn_kernel_00_slr2_net": {
            "ports": [
              "fanout_aresetn_kernel_00/aresetn_kernel_00_slr2",
              "aresetn_kernel_00_slr2"
            ]
          },
          "gapping_demand_net": {
            "ports": [
              "requested_gapping_demand_rate",
              "clock_throttling_aclk_kernel_00/Rate_In"
            ]
          },
          "gapping_demand_toggle_net": {
            "ports": [
              "gapping_demand_toggle",
              "clock_throttling_aclk_kernel_00/Rate_Upd_Tog"
            ]
          },
          "power_down_net": {
            "ports": [
              "power_down",
              "clkwiz_aclk_kernel_00/power_down"
            ]
          },
          "psreset_kernel_00_net": {
            "ports": [
              "psreset_kernel_00/interconnect_aresetn",
              "fanout_aresetn_kernel_00/aresetn_kernel_00"
            ]
          },
          "shutdown_request_latched_net": {
            "ports": [
              "shutdown_request_latch",
              "clock_throttling_aclk_kernel_00/Shutdown_Latch"
            ]
          },
          "startup_done_net": {
            "ports": [
              "clock_program_done",
              "clock_throttling_aclk_kernel_00/Startup_Done"
            ]
          }
        }
      },
      "aclk_kernel_01_hierarchy": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clock_program_done": {
            "direction": "I"
          },
          "shutdown_request_latch": {
            "direction": "I"
          },
          "requested_gapping_demand_rate": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gapping_demand_toggle": {
            "direction": "I"
          },
          "aclk_kernel_01_cont": {
            "type": "clk",
            "direction": "O"
          },
          "aclk_ctrl": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_ctrl": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn_pcie": {
            "type": "rst",
            "direction": "I"
          },
          "aclk_freerun": {
            "type": "clk",
            "direction": "I"
          },
          "power_down": {
            "direction": "I"
          },
          "aclk_kernel_01": {
            "type": "clk",
            "direction": "O"
          },
          "aresetn_kernel_01_slr0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel_01_slr1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel_01_slr2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "aclk_kernel_01_adapt": {
            "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_aclk_kernel_01_adapt_0",
            "xci_path": "ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0.xci",
            "inst_hier_path": "aclk_kernel_01_hierarchy/aclk_kernel_01_adapt",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "cd_aclk_kernel_01"
              }
            }
          },
          "aclk_kernel_01_cont_adapt": {
            "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_aclk_kernel_01_cont_adapt_0",
            "xci_path": "ip/ip_76/bd_22c0_aclk_kernel_01_cont_adapt_0.xci",
            "inst_hier_path": "aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "cd_aclk_kernel_01"
              }
            }
          },
          "clkwiz_aclk_kernel_01": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "13",
            "xci_name": "bd_22c0_clkwiz_aclk_kernel_01_0",
            "xci_path": "ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xci",
            "inst_hier_path": "aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01",
            "parameters": {
              "CLKOUT1_DRIVES": {
                "value": "No_buffer"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "500"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "USE_DYN_RECONFIG": {
                "value": "true"
              },
              "USE_POWER_DOWN": {
                "value": "true"
              }
            },
            "interface_ports": {
              "s_axi_lite": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi_lite"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_lite": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "clock_throttling_aclk_kernel_01": {
            "vlnv": "xilinx.com:ip:shell_utils_clock_throttling:2.0",
            "ip_revision": "0",
            "xci_name": "bd_22c0_clock_throttling_aclk_kernel_01_0",
            "xci_path": "ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xci",
            "inst_hier_path": "aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01",
            "parameters": {
              "CLK_SLOW_DIV": {
                "value": "1"
              }
            }
          },
          "fanout_aresetn_kernel_01": {
            "ports": {
              "aclk_kernel_01_cont": {
                "type": "clk",
                "direction": "I"
              },
              "aresetn_kernel_01": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "aresetn_kernel_01_slr0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "aresetn_kernel_01_slr1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "aresetn_kernel_01_slr2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "fanout_aresetn_kernel_01_slr0_1": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr0_1_0",
                "xci_path": "ip/ip_79/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1"
              },
              "fanout_aresetn_kernel_01_slr0_2": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr0_2_0",
                "xci_path": "ip/ip_80/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2"
              },
              "fanout_aresetn_kernel_01_slr0_3": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr0_3_0",
                "xci_path": "ip/ip_81/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3"
              },
              "fanout_aresetn_kernel_01_slr0_4": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr0_4_0",
                "xci_path": "ip/ip_82/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4"
              },
              "fanout_aresetn_kernel_01_slr1_1": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr1_1_0",
                "xci_path": "ip/ip_83/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1"
              },
              "fanout_aresetn_kernel_01_slr1_2": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr1_2_0",
                "xci_path": "ip/ip_84/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2"
              },
              "fanout_aresetn_kernel_01_slr1_3": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr1_3_0",
                "xci_path": "ip/ip_85/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3"
              },
              "fanout_aresetn_kernel_01_slr1_4": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr1_4_0",
                "xci_path": "ip/ip_86/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4"
              },
              "fanout_aresetn_kernel_01_slr2_1": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr2_1_0",
                "xci_path": "ip/ip_87/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1"
              },
              "fanout_aresetn_kernel_01_slr2_2": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr2_2_0",
                "xci_path": "ip/ip_88/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2"
              },
              "fanout_aresetn_kernel_01_slr2_3": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr2_3_0",
                "xci_path": "ip/ip_89/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3"
              },
              "fanout_aresetn_kernel_01_slr2_4": {
                "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
                "ip_revision": "0",
                "xci_name": "bd_22c0_fanout_aresetn_kernel_01_slr2_4_0",
                "xci_path": "ip/ip_90/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4"
              },
              "vcc": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "ip_revision": "8",
                "xci_name": "bd_22c0_vcc_4",
                "xci_path": "ip/ip_91/bd_22c0_vcc_4.xci",
                "inst_hier_path": "aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/vcc",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "aresetn_kernel_01_net": {
                "ports": [
                  "aresetn_kernel_01",
                  "fanout_aresetn_kernel_01_slr0_1/d",
                  "fanout_aresetn_kernel_01_slr1_1/d",
                  "fanout_aresetn_kernel_01_slr2_1/d"
                ]
              },
              "aresetn_kernel_01_slr0": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr0_4/q",
                  "aresetn_kernel_01_slr0"
                ]
              },
              "aresetn_kernel_01_slr0_2": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr0_1/q",
                  "fanout_aresetn_kernel_01_slr0_2/d"
                ]
              },
              "aresetn_kernel_01_slr0_3": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr0_2/q",
                  "fanout_aresetn_kernel_01_slr0_3/d"
                ]
              },
              "aresetn_kernel_01_slr0_4": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr0_3/q",
                  "fanout_aresetn_kernel_01_slr0_4/d"
                ]
              },
              "aresetn_kernel_01_slr1": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr1_4/q",
                  "aresetn_kernel_01_slr1"
                ]
              },
              "aresetn_kernel_01_slr1_2": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr1_1/q",
                  "fanout_aresetn_kernel_01_slr1_2/d"
                ]
              },
              "aresetn_kernel_01_slr1_3": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr1_2/q",
                  "fanout_aresetn_kernel_01_slr1_3/d"
                ]
              },
              "aresetn_kernel_01_slr1_4": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr1_3/q",
                  "fanout_aresetn_kernel_01_slr1_4/d"
                ]
              },
              "aresetn_kernel_01_slr2": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr2_4/q",
                  "aresetn_kernel_01_slr2"
                ]
              },
              "aresetn_kernel_01_slr2_2": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr2_1/q",
                  "fanout_aresetn_kernel_01_slr2_2/d"
                ]
              },
              "aresetn_kernel_01_slr2_3": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr2_2/q",
                  "fanout_aresetn_kernel_01_slr2_3/d"
                ]
              },
              "aresetn_kernel_01_slr2_4": {
                "ports": [
                  "fanout_aresetn_kernel_01_slr2_3/q",
                  "fanout_aresetn_kernel_01_slr2_4/d"
                ]
              },
              "clk_kernel_cont": {
                "ports": [
                  "aclk_kernel_01_cont",
                  "fanout_aresetn_kernel_01_slr0_1/clk",
                  "fanout_aresetn_kernel_01_slr0_2/clk",
                  "fanout_aresetn_kernel_01_slr0_3/clk",
                  "fanout_aresetn_kernel_01_slr0_4/clk",
                  "fanout_aresetn_kernel_01_slr1_1/clk",
                  "fanout_aresetn_kernel_01_slr1_2/clk",
                  "fanout_aresetn_kernel_01_slr1_3/clk",
                  "fanout_aresetn_kernel_01_slr1_4/clk",
                  "fanout_aresetn_kernel_01_slr2_1/clk",
                  "fanout_aresetn_kernel_01_slr2_2/clk",
                  "fanout_aresetn_kernel_01_slr2_3/clk",
                  "fanout_aresetn_kernel_01_slr2_4/clk"
                ]
              },
              "vcc": {
                "ports": [
                  "vcc/dout",
                  "fanout_aresetn_kernel_01_slr0_1/resetn",
                  "fanout_aresetn_kernel_01_slr0_2/resetn",
                  "fanout_aresetn_kernel_01_slr0_3/resetn",
                  "fanout_aresetn_kernel_01_slr0_4/resetn",
                  "fanout_aresetn_kernel_01_slr1_1/resetn",
                  "fanout_aresetn_kernel_01_slr1_2/resetn",
                  "fanout_aresetn_kernel_01_slr1_3/resetn",
                  "fanout_aresetn_kernel_01_slr1_4/resetn",
                  "fanout_aresetn_kernel_01_slr2_1/resetn",
                  "fanout_aresetn_kernel_01_slr2_2/resetn",
                  "fanout_aresetn_kernel_01_slr2_3/resetn",
                  "fanout_aresetn_kernel_01_slr2_4/resetn"
                ]
              }
            }
          },
          "psreset_kernel_01": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "bd_22c0_psreset_kernel_01_0",
            "xci_path": "ip/ip_92/bd_22c0_psreset_kernel_01_0.xci",
            "inst_hier_path": "aclk_kernel_01_hierarchy/psreset_kernel_01",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_net": {
            "interface_ports": [
              "S_AXI",
              "clkwiz_aclk_kernel_01/s_axi_lite"
            ]
          }
        },
        "nets": {
          "aclk_ctrl_net": {
            "ports": [
              "aclk_ctrl",
              "clkwiz_aclk_kernel_01/s_axi_aclk"
            ]
          },
          "aclk_freerun_net": {
            "ports": [
              "aclk_freerun",
              "clkwiz_aclk_kernel_01/clk_in1"
            ]
          },
          "aresetn_ctrl_net": {
            "ports": [
              "aresetn_ctrl",
              "clkwiz_aclk_kernel_01/s_axi_aresetn",
              "clock_throttling_aclk_kernel_01/Rst_In"
            ]
          },
          "aresetn_kernel_01_async_net": {
            "ports": [
              "clock_throttling_aclk_kernel_01/Rst_Async",
              "psreset_kernel_01/aux_reset_in"
            ]
          },
          "aresetn_pcie_net": {
            "ports": [
              "aresetn_pcie",
              "psreset_kernel_01/ext_reset_in"
            ]
          },
          "clk_kernel_01_cont_net": {
            "ports": [
              "aclk_kernel_01_cont_adapt/clk_out",
              "fanout_aresetn_kernel_01/aclk_kernel_01_cont",
              "psreset_kernel_01/slowest_sync_clk",
              "aclk_kernel_01_cont"
            ]
          },
          "clk_kernel_01_locked_net": {
            "ports": [
              "clkwiz_aclk_kernel_01/locked",
              "clock_throttling_aclk_kernel_01/Locked"
            ]
          },
          "clk_kernel_01_net": {
            "ports": [
              "aclk_kernel_01_adapt/clk_out",
              "aclk_kernel_01"
            ]
          },
          "clk_kernel_01_unbuffered_net": {
            "ports": [
              "clkwiz_aclk_kernel_01/clk_out1",
              "clock_throttling_aclk_kernel_01/Clk_In"
            ]
          },
          "clock_throttling_kernel_01_clk_out_cont_net": {
            "ports": [
              "clock_throttling_aclk_kernel_01/Clk_Out_Cont",
              "aclk_kernel_01_cont_adapt/clk_in"
            ]
          },
          "clock_throttling_kernel_01_clk_out_net": {
            "ports": [
              "clock_throttling_aclk_kernel_01/Clk_Out",
              "aclk_kernel_01_adapt/clk_in"
            ]
          },
          "fanout_aresetn_kernel_01_slr0_net": {
            "ports": [
              "fanout_aresetn_kernel_01/aresetn_kernel_01_slr0",
              "aresetn_kernel_01_slr0"
            ]
          },
          "fanout_aresetn_kernel_01_slr1_net": {
            "ports": [
              "fanout_aresetn_kernel_01/aresetn_kernel_01_slr1",
              "aresetn_kernel_01_slr1"
            ]
          },
          "fanout_aresetn_kernel_01_slr2_net": {
            "ports": [
              "fanout_aresetn_kernel_01/aresetn_kernel_01_slr2",
              "aresetn_kernel_01_slr2"
            ]
          },
          "gapping_demand_net": {
            "ports": [
              "requested_gapping_demand_rate",
              "clock_throttling_aclk_kernel_01/Rate_In"
            ]
          },
          "gapping_demand_toggle_net": {
            "ports": [
              "gapping_demand_toggle",
              "clock_throttling_aclk_kernel_01/Rate_Upd_Tog"
            ]
          },
          "power_down_net": {
            "ports": [
              "power_down",
              "clkwiz_aclk_kernel_01/power_down"
            ]
          },
          "psreset_kernel_01_net": {
            "ports": [
              "psreset_kernel_01/interconnect_aresetn",
              "fanout_aresetn_kernel_01/aresetn_kernel_01"
            ]
          },
          "shutdown_request_latched_net": {
            "ports": [
              "shutdown_request_latch",
              "clock_throttling_aclk_kernel_01/Shutdown_Latch"
            ]
          },
          "startup_done_net": {
            "ports": [
              "clock_program_done",
              "clock_throttling_aclk_kernel_01/Startup_Done"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_ic_ctrl_mgmt_top_M00_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_top/M00_AXI",
          "aclk_kernel_00_hierarchy/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_top_M01_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_top/M01_AXI",
          "aclk_kernel_01_hierarchy/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_top_M02_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_top/M02_AXI",
          "build_info/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_top_M03_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_top/M03_AXI",
          "gapping_demand/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_top_M04_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_top/M04_AXI",
          "ucs_control_status/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_top_M05_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_top/M05_AXI",
          "frequency_counters/S_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_top_M06_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_top/M06_AXI",
          "aclk_hbm_hierarchy/S_AXI"
        ]
      },
      "s_axi_ctrl_mgmt": {
        "interface_ports": [
          "s_axi_ctrl_mgmt",
          "axi_ic_ctrl_mgmt_top/S00_AXI"
        ]
      }
    },
    "nets": {
      "aclk_ctrl_net": {
        "ports": [
          "aclk_ctrl",
          "aclk_kernel_00_hierarchy/aclk_ctrl",
          "aclk_kernel_01_hierarchy/aclk_ctrl",
          "axi_ic_ctrl_mgmt_top/ACLK",
          "axi_ic_ctrl_mgmt_top/M00_ACLK",
          "axi_ic_ctrl_mgmt_top/M01_ACLK",
          "axi_ic_ctrl_mgmt_top/M02_ACLK",
          "axi_ic_ctrl_mgmt_top/M03_ACLK",
          "axi_ic_ctrl_mgmt_top/M04_ACLK",
          "axi_ic_ctrl_mgmt_top/M05_ACLK",
          "axi_ic_ctrl_mgmt_top/M06_ACLK",
          "axi_ic_ctrl_mgmt_top/S00_ACLK",
          "build_info/S_AXI_ACLK",
          "fanout_aresetn_ctrl/aclk_ctrl",
          "frequency_counters/aclk_ctrl",
          "gapping_demand/aclk_ctrl",
          "ucs_control_status/aclk_ctrl",
          "aclk_hbm_hierarchy/aclk_ctrl"
        ]
      },
      "aclk_freerun_net": {
        "ports": [
          "aclk_freerun",
          "aclk_kernel_00_hierarchy/aclk_freerun",
          "aclk_kernel_01_hierarchy/aclk_freerun",
          "frequency_counters/aclk_freerun",
          "aclk_hbm_hierarchy/aclk_freerun"
        ]
      },
      "aclk_hbm_net": {
        "ports": [
          "aclk_hbm_hierarchy/aclk_hbm",
          "aclk_hbm",
          "frequency_counters/aclk_hbm"
        ]
      },
      "aclk_hbm_refclk_net": {
        "ports": [
          "aclk_hbm_refclk",
          "frequency_counters/aclk_hbm_refclk"
        ]
      },
      "aclk_kernel_00": {
        "ports": [
          "aclk_kernel_00_hierarchy/aclk_kernel_00",
          "aclk_kernel_00",
          "frequency_counters/aclk_kernel_00"
        ]
      },
      "aclk_kernel_00_cont_net": {
        "ports": [
          "aclk_kernel_00_hierarchy/aclk_kernel_00_cont",
          "frequency_counters/aclk_kernel_00_cont"
        ]
      },
      "aclk_kernel_01": {
        "ports": [
          "aclk_kernel_01_hierarchy/aclk_kernel_01",
          "aclk_kernel_01",
          "frequency_counters/aclk_kernel_01"
        ]
      },
      "aclk_kernel_01_cont_net": {
        "ports": [
          "aclk_kernel_01_hierarchy/aclk_kernel_01_cont",
          "frequency_counters/aclk_kernel_01_cont"
        ]
      },
      "aclk_pcie_net": {
        "ports": [
          "aclk_pcie",
          "fanout_aresetn_pcie/aclk_pcie",
          "frequency_counters/aclk_pcie"
        ]
      },
      "aresetn_ctrl_net": {
        "ports": [
          "aresetn_ctrl",
          "aclk_kernel_00_hierarchy/aresetn_ctrl",
          "aclk_kernel_01_hierarchy/aresetn_ctrl",
          "axi_ic_ctrl_mgmt_top/ARESETN",
          "axi_ic_ctrl_mgmt_top/M00_ARESETN",
          "axi_ic_ctrl_mgmt_top/M01_ARESETN",
          "axi_ic_ctrl_mgmt_top/M02_ARESETN",
          "axi_ic_ctrl_mgmt_top/M03_ARESETN",
          "axi_ic_ctrl_mgmt_top/M04_ARESETN",
          "axi_ic_ctrl_mgmt_top/M05_ARESETN",
          "axi_ic_ctrl_mgmt_top/M06_ARESETN",
          "axi_ic_ctrl_mgmt_top/S00_ARESETN",
          "build_info/S_AXI_ARESETN",
          "fanout_aresetn_ctrl/aresetn_ctrl",
          "frequency_counters/aresetn_ctrl",
          "gapping_demand/aresetn_ctrl",
          "ucs_control_status/aresetn_ctrl",
          "aclk_hbm_hierarchy/aresetn_ctrl"
        ]
      },
      "aresetn_ctrl_slr0": {
        "ports": [
          "fanout_aresetn_ctrl/aresetn_ctrl_slr0",
          "aresetn_ctrl_slr0"
        ]
      },
      "aresetn_ctrl_slr1": {
        "ports": [
          "fanout_aresetn_ctrl/aresetn_ctrl_slr1",
          "aresetn_ctrl_slr1"
        ]
      },
      "aresetn_ctrl_slr2": {
        "ports": [
          "fanout_aresetn_ctrl/aresetn_ctrl_slr2",
          "aresetn_ctrl_slr2"
        ]
      },
      "aresetn_hbm_net": {
        "ports": [
          "aclk_hbm_hierarchy/aresetn_hbm",
          "aresetn_hbm"
        ]
      },
      "aresetn_kernel_00_slr0_net": {
        "ports": [
          "aclk_kernel_00_hierarchy/aresetn_kernel_00_slr0",
          "aresetn_kernel_00_slr0"
        ]
      },
      "aresetn_kernel_00_slr1_net": {
        "ports": [
          "aclk_kernel_00_hierarchy/aresetn_kernel_00_slr1",
          "aresetn_kernel_00_slr1"
        ]
      },
      "aresetn_kernel_00_slr2_net": {
        "ports": [
          "aclk_kernel_00_hierarchy/aresetn_kernel_00_slr2",
          "aresetn_kernel_00_slr2"
        ]
      },
      "aresetn_kernel_01_slr0_net": {
        "ports": [
          "aclk_kernel_01_hierarchy/aresetn_kernel_01_slr0",
          "aresetn_kernel_01_slr0"
        ]
      },
      "aresetn_kernel_01_slr1_net": {
        "ports": [
          "aclk_kernel_01_hierarchy/aresetn_kernel_01_slr1",
          "aresetn_kernel_01_slr1"
        ]
      },
      "aresetn_kernel_01_slr2_net": {
        "ports": [
          "aclk_kernel_01_hierarchy/aresetn_kernel_01_slr2",
          "aresetn_kernel_01_slr2"
        ]
      },
      "aresetn_pcie_net": {
        "ports": [
          "aresetn_pcie",
          "aclk_kernel_00_hierarchy/aresetn_pcie",
          "aclk_kernel_01_hierarchy/aresetn_pcie",
          "fanout_aresetn_pcie/aresetn_pcie",
          "aclk_hbm_hierarchy/aresetn_pcie"
        ]
      },
      "aresetn_pcie_slr0": {
        "ports": [
          "fanout_aresetn_pcie/aresetn_pcie_slr0",
          "aresetn_pcie_slr0"
        ]
      },
      "aresetn_pcie_slr1": {
        "ports": [
          "fanout_aresetn_pcie/aresetn_pcie_slr1",
          "aresetn_pcie_slr1"
        ]
      },
      "aresetn_pcie_slr2": {
        "ports": [
          "fanout_aresetn_pcie/aresetn_pcie_slr2",
          "aresetn_pcie_slr2"
        ]
      },
      "clock_throttling_average_net": {
        "ports": [
          "gapping_demand/clock_throttling_average",
          "ucs_control_status/clock_throttling_average"
        ]
      },
      "gapping_demand_bready_net": {
        "ports": [
          "axi_ic_ctrl_mgmt_top/M03_AXI_bready",
          "gapping_demand/s_axi_bready"
        ]
      },
      "gapping_demand_bvalid_net": {
        "ports": [
          "gapping_demand/s_axi_bvalid",
          "axi_ic_ctrl_mgmt_top/M03_AXI_bvalid"
        ]
      },
      "gapping_demand_net": {
        "ports": [
          "gapping_demand/requested_gapping_demand_rate",
          "aclk_kernel_00_hierarchy/requested_gapping_demand_rate",
          "aclk_kernel_01_hierarchy/requested_gapping_demand_rate"
        ]
      },
      "gapping_demand_shutdown_request_ack_net": {
        "ports": [
          "gapping_demand/shutdown_request_ack",
          "ucs_control_status/shutdown_request_ack"
        ]
      },
      "gapping_demand_throttling_enabled_net": {
        "ports": [
          "gapping_demand/throttling_enabled",
          "ucs_control_status/throttling_enabled"
        ]
      },
      "gapping_demand_toggle_net": {
        "ports": [
          "gapping_demand/gapping_demand_toggle",
          "aclk_kernel_00_hierarchy/gapping_demand_toggle",
          "aclk_kernel_01_hierarchy/gapping_demand_toggle"
        ]
      },
      "power_down_net": {
        "ports": [
          "ucs_control_status/power_down",
          "aclk_kernel_00_hierarchy/power_down",
          "aclk_kernel_01_hierarchy/power_down",
          "aclk_hbm_hierarchy/power_down"
        ]
      },
      "shutdown_clocks_net": {
        "ports": [
          "shutdown_clocks",
          "ucs_control_status/shutdown_clocks"
        ]
      },
      "shutdown_request_latched_net": {
        "ports": [
          "ucs_control_status/shutdown_request_latch",
          "gapping_demand/shutdown_request_latch",
          "aclk_kernel_00_hierarchy/shutdown_request_latch",
          "aclk_kernel_01_hierarchy/shutdown_request_latch"
        ]
      },
      "startup_done_net": {
        "ports": [
          "ucs_control_status/clock_program_done",
          "aclk_kernel_00_hierarchy/clock_program_done",
          "aclk_kernel_01_hierarchy/clock_program_done",
          "aclk_hbm_hierarchy/clock_program_done"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_ctrl_mgmt": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_build_info_reg0": {
                "address_block": "/build_info/S_AXI/reg0",
                "offset": "0x1000000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_clkwiz_aclk_kernel_00_Reg": {
                "address_block": "/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg",
                "offset": "0x1003000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_clkwiz_aclk_kernel_01_Reg": {
                "address_block": "/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg",
                "offset": "0x1004000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_clkwiz_hbm_Reg": {
                "address_block": "/aclk_hbm_hierarchy/clkwiz_hbm/s_axi_lite/Reg",
                "offset": "0x100F000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_frequency_counter_aclk_hbm_reg0": {
                "address_block": "/frequency_counters/frequency_counter_aclk_hbm/S_AXI/reg0",
                "offset": "0x1010000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_frequency_counter_aclk_kernel_00_reg0": {
                "address_block": "/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0",
                "offset": "0x1009000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_frequency_counter_aclk_kernel_01_reg0": {
                "address_block": "/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0",
                "offset": "0x100A000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_frequency_counter_aclk_reg0": {
                "address_block": "/frequency_counters/frequency_counter_aclk/S_AXI/reg0",
                "offset": "0x1011000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_gpio_gapping_demand_Reg": {
                "address_block": "/gapping_demand/gpio_gapping_demand/S_AXI/Reg",
                "offset": "0x1001000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              },
              "SEG_gpio_ucs_control_status_Reg": {
                "address_block": "/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg",
                "offset": "0x1002000",
                "range": "4K",
                "is_combined_segments": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}