// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FaultDetector_compute_Pipeline_VITIS_LOOP_11_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        regions_load,
        regions_4_load,
        regions_8_load,
        regions_12_load,
        regions_16_load,
        regions_20_load,
        regions_24_load,
        regions_28_load,
        regions_32_load,
        regions_36_load,
        regions_40_load,
        regions_44_load,
        regions_48_load,
        regions_52_load,
        regions_56_load,
        regions_60_load,
        empty,
        icmp_ln24_3,
        in_AOV,
        n_regions_V_1,
        regions_64_load,
        regions_68_load,
        regions_72_load,
        regions_76_load,
        regions_80_load,
        regions_84_load,
        regions_88_load,
        regions_92_load,
        regions_96_load,
        regions_100_load_1,
        regions_104_load_1,
        regions_108_load_1,
        regions_112_load_1,
        regions_116_load_1,
        regions_120_load_1,
        regions_124_load_1,
        regions_1_load,
        regions_5_load,
        regions_9_load,
        regions_13_load,
        regions_17_load,
        regions_21_load,
        regions_25_load,
        regions_29_load,
        regions_33_load,
        regions_37_load,
        regions_41_load,
        regions_45_load,
        regions_49_load,
        regions_53_load,
        regions_57_load,
        regions_61_load,
        icmp_ln24_6,
        in_AOV_1,
        regions_65_load,
        regions_69_load,
        regions_73_load,
        regions_77_load,
        regions_81_load,
        regions_85_load,
        regions_89_load,
        regions_93_load,
        regions_97_load,
        regions_101_load_1,
        regions_105_load_1,
        regions_109_load_1,
        regions_113_load_1,
        regions_117_load_1,
        regions_121_load_1,
        regions_125_load_1,
        regions_2_load,
        regions_6_load,
        regions_10_load,
        regions_14_load,
        regions_18_load,
        regions_22_load,
        regions_26_load,
        regions_30_load,
        regions_34_load,
        regions_38_load,
        regions_42_load,
        regions_46_load,
        regions_50_load,
        regions_54_load,
        regions_58_load,
        regions_62_load,
        icmp_ln24_7,
        in_AOV_2,
        regions_66_load,
        regions_70_load,
        regions_74_load,
        regions_78_load,
        regions_82_load,
        regions_86_load,
        regions_90_load,
        regions_94_load,
        regions_98_load,
        regions_102_load_1,
        regions_106_load_1,
        regions_110_load_1,
        regions_114_load_1,
        regions_118_load_1,
        regions_122_load_1,
        regions_126_load_1,
        regions_3_load,
        regions_7_load,
        regions_11_load,
        regions_15_load,
        regions_19_load,
        regions_23_load,
        regions_27_load,
        regions_31_load,
        regions_35_load,
        regions_39_load,
        regions_43_load,
        regions_47_load,
        regions_51_load,
        regions_55_load,
        regions_59_load,
        regions_63_load,
        icmp_ln24_11,
        in_AOV_3,
        regions_67_load,
        regions_71_load,
        regions_75_load,
        regions_79_load,
        regions_83_load,
        regions_87_load,
        regions_91_load,
        regions_95_load,
        regions_99_load,
        regions_103_load_1,
        regions_107_load_1,
        regions_111_load_1,
        regions_115_load_1,
        regions_119_load_1,
        regions_123_load_1,
        regions_127_load_1,
        ap_return,
        grp_fu_4838_p_din0,
        grp_fu_4838_p_din1,
        grp_fu_4838_p_opcode,
        grp_fu_4838_p_dout0,
        grp_fu_4838_p_ce
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] regions_load;
input  [31:0] regions_4_load;
input  [31:0] regions_8_load;
input  [31:0] regions_12_load;
input  [31:0] regions_16_load;
input  [31:0] regions_20_load;
input  [31:0] regions_24_load;
input  [31:0] regions_28_load;
input  [31:0] regions_32_load;
input  [31:0] regions_36_load;
input  [31:0] regions_40_load;
input  [31:0] regions_44_load;
input  [31:0] regions_48_load;
input  [31:0] regions_52_load;
input  [31:0] regions_56_load;
input  [31:0] regions_60_load;
input  [158:0] empty;
input  [0:0] icmp_ln24_3;
input  [31:0] in_AOV;
input  [7:0] n_regions_V_1;
input  [31:0] regions_64_load;
input  [31:0] regions_68_load;
input  [31:0] regions_72_load;
input  [31:0] regions_76_load;
input  [31:0] regions_80_load;
input  [31:0] regions_84_load;
input  [31:0] regions_88_load;
input  [31:0] regions_92_load;
input  [31:0] regions_96_load;
input  [31:0] regions_100_load_1;
input  [31:0] regions_104_load_1;
input  [31:0] regions_108_load_1;
input  [31:0] regions_112_load_1;
input  [31:0] regions_116_load_1;
input  [31:0] regions_120_load_1;
input  [31:0] regions_124_load_1;
input  [31:0] regions_1_load;
input  [31:0] regions_5_load;
input  [31:0] regions_9_load;
input  [31:0] regions_13_load;
input  [31:0] regions_17_load;
input  [31:0] regions_21_load;
input  [31:0] regions_25_load;
input  [31:0] regions_29_load;
input  [31:0] regions_33_load;
input  [31:0] regions_37_load;
input  [31:0] regions_41_load;
input  [31:0] regions_45_load;
input  [31:0] regions_49_load;
input  [31:0] regions_53_load;
input  [31:0] regions_57_load;
input  [31:0] regions_61_load;
input  [0:0] icmp_ln24_6;
input  [31:0] in_AOV_1;
input  [31:0] regions_65_load;
input  [31:0] regions_69_load;
input  [31:0] regions_73_load;
input  [31:0] regions_77_load;
input  [31:0] regions_81_load;
input  [31:0] regions_85_load;
input  [31:0] regions_89_load;
input  [31:0] regions_93_load;
input  [31:0] regions_97_load;
input  [31:0] regions_101_load_1;
input  [31:0] regions_105_load_1;
input  [31:0] regions_109_load_1;
input  [31:0] regions_113_load_1;
input  [31:0] regions_117_load_1;
input  [31:0] regions_121_load_1;
input  [31:0] regions_125_load_1;
input  [31:0] regions_2_load;
input  [31:0] regions_6_load;
input  [31:0] regions_10_load;
input  [31:0] regions_14_load;
input  [31:0] regions_18_load;
input  [31:0] regions_22_load;
input  [31:0] regions_26_load;
input  [31:0] regions_30_load;
input  [31:0] regions_34_load;
input  [31:0] regions_38_load;
input  [31:0] regions_42_load;
input  [31:0] regions_46_load;
input  [31:0] regions_50_load;
input  [31:0] regions_54_load;
input  [31:0] regions_58_load;
input  [31:0] regions_62_load;
input  [0:0] icmp_ln24_7;
input  [31:0] in_AOV_2;
input  [31:0] regions_66_load;
input  [31:0] regions_70_load;
input  [31:0] regions_74_load;
input  [31:0] regions_78_load;
input  [31:0] regions_82_load;
input  [31:0] regions_86_load;
input  [31:0] regions_90_load;
input  [31:0] regions_94_load;
input  [31:0] regions_98_load;
input  [31:0] regions_102_load_1;
input  [31:0] regions_106_load_1;
input  [31:0] regions_110_load_1;
input  [31:0] regions_114_load_1;
input  [31:0] regions_118_load_1;
input  [31:0] regions_122_load_1;
input  [31:0] regions_126_load_1;
input  [31:0] regions_3_load;
input  [31:0] regions_7_load;
input  [31:0] regions_11_load;
input  [31:0] regions_15_load;
input  [31:0] regions_19_load;
input  [31:0] regions_23_load;
input  [31:0] regions_27_load;
input  [31:0] regions_31_load;
input  [31:0] regions_35_load;
input  [31:0] regions_39_load;
input  [31:0] regions_43_load;
input  [31:0] regions_47_load;
input  [31:0] regions_51_load;
input  [31:0] regions_55_load;
input  [31:0] regions_59_load;
input  [31:0] regions_63_load;
input  [0:0] icmp_ln24_11;
input  [31:0] in_AOV_3;
input  [31:0] regions_67_load;
input  [31:0] regions_71_load;
input  [31:0] regions_75_load;
input  [31:0] regions_79_load;
input  [31:0] regions_83_load;
input  [31:0] regions_87_load;
input  [31:0] regions_91_load;
input  [31:0] regions_95_load;
input  [31:0] regions_99_load;
input  [31:0] regions_103_load_1;
input  [31:0] regions_107_load_1;
input  [31:0] regions_111_load_1;
input  [31:0] regions_115_load_1;
input  [31:0] regions_119_load_1;
input  [31:0] regions_123_load_1;
input  [31:0] regions_127_load_1;
output  [1:0] ap_return;
output  [31:0] grp_fu_4838_p_din0;
output  [31:0] grp_fu_4838_p_din1;
output  [4:0] grp_fu_4838_p_opcode;
input  [0:0] grp_fu_4838_p_dout0;
output   grp_fu_4838_p_ce;

reg ap_idle;
reg[1:0] ap_return;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state25;
wire    ap_block_state25_pp0_stage24_iter0;
reg   [0:0] and_ln24_1_reg_2490;
reg   [0:0] and_ln24_2_reg_2515;
reg   [0:0] and_ln24_4_reg_2540;
reg   [0:0] and_ln24_5_reg_2565;
reg   [0:0] and_ln24_7_reg_2590;
reg   [0:0] and_ln24_8_reg_2615;
reg   [0:0] and_ln24_10_reg_2645;
wire   [0:0] and_ln24_11_fu_1821_p2;
reg   [0:0] icmp_ln1031_reg_2454;
reg   [0:0] icmp_ln11_reg_2445;
reg    ap_condition_exit_pp0_iter0_stage24;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [1:0] merge_reg_1180;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln11_fu_1208_p2;
wire   [4:0] add_ln11_fu_1214_p2;
reg   [4:0] add_ln11_reg_2449;
wire   [0:0] icmp_ln1031_fu_1224_p2;
wire   [3:0] trunc_ln24_fu_1230_p1;
reg   [3:0] trunc_ln24_reg_2458;
wire   [31:0] tmp_60_fu_1234_p18;
reg   [31:0] tmp_60_reg_2469;
wire   [0:0] icmp_ln24_fu_1289_p2;
reg   [0:0] icmp_ln24_reg_2475;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire   [0:0] icmp_ln24_1_fu_1295_p2;
reg   [0:0] icmp_ln24_1_reg_2480;
reg   [0:0] tmp_68_reg_2485;
wire    ap_CS_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
wire   [0:0] and_ln24_1_fu_1331_p2;
wire    ap_CS_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire   [31:0] tmp_61_fu_1336_p18;
reg   [31:0] tmp_61_reg_2494;
wire   [0:0] icmp_ln24_4_fu_1374_p2;
reg   [0:0] icmp_ln24_4_reg_2500;
wire    ap_CS_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
wire   [0:0] icmp_ln24_5_fu_1380_p2;
reg   [0:0] icmp_ln24_5_reg_2505;
reg   [0:0] tmp_70_reg_2510;
wire    ap_CS_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
wire   [0:0] and_ln24_2_fu_1390_p2;
wire    ap_CS_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
wire   [31:0] tmp_62_fu_1395_p18;
reg   [31:0] tmp_62_reg_2519;
wire   [0:0] icmp_ln24_8_fu_1433_p2;
reg   [0:0] icmp_ln24_8_reg_2525;
wire    ap_CS_fsm_state8;
wire    ap_block_state8_pp0_stage7_iter0;
wire   [0:0] icmp_ln24_9_fu_1439_p2;
reg   [0:0] icmp_ln24_9_reg_2530;
reg   [0:0] tmp_73_reg_2535;
wire    ap_CS_fsm_state9;
wire    ap_block_state9_pp0_stage8_iter0;
wire   [0:0] and_ln24_4_fu_1475_p2;
wire    ap_CS_fsm_state10;
wire    ap_block_state10_pp0_stage9_iter0;
wire   [31:0] tmp_63_fu_1480_p18;
reg   [31:0] tmp_63_reg_2544;
wire   [0:0] icmp_ln24_12_fu_1518_p2;
reg   [0:0] icmp_ln24_12_reg_2550;
wire    ap_CS_fsm_state11;
wire    ap_block_state11_pp0_stage10_iter0;
wire   [0:0] icmp_ln24_13_fu_1524_p2;
reg   [0:0] icmp_ln24_13_reg_2555;
reg   [0:0] tmp_75_reg_2560;
wire    ap_CS_fsm_state12;
wire    ap_block_state12_pp0_stage11_iter0;
wire   [0:0] and_ln24_5_fu_1534_p2;
wire    ap_CS_fsm_state13;
wire    ap_block_state13_pp0_stage12_iter0;
wire   [31:0] tmp_64_fu_1539_p18;
reg   [31:0] tmp_64_reg_2569;
wire   [0:0] icmp_ln24_14_fu_1577_p2;
reg   [0:0] icmp_ln24_14_reg_2575;
wire    ap_CS_fsm_state14;
wire    ap_block_state14_pp0_stage13_iter0;
wire   [0:0] icmp_ln24_15_fu_1583_p2;
reg   [0:0] icmp_ln24_15_reg_2580;
reg   [0:0] tmp_78_reg_2585;
wire    ap_CS_fsm_state15;
wire    ap_block_state15_pp0_stage14_iter0;
wire   [0:0] and_ln24_7_fu_1619_p2;
wire    ap_CS_fsm_state16;
wire    ap_block_state16_pp0_stage15_iter0;
wire   [31:0] tmp_65_fu_1624_p18;
reg   [31:0] tmp_65_reg_2594;
wire   [0:0] icmp_ln24_17_fu_1662_p2;
reg   [0:0] icmp_ln24_17_reg_2600;
wire    ap_CS_fsm_state17;
wire    ap_block_state17_pp0_stage16_iter0;
wire   [0:0] icmp_ln24_18_fu_1668_p2;
reg   [0:0] icmp_ln24_18_reg_2605;
reg   [0:0] tmp_80_reg_2610;
wire    ap_CS_fsm_state18;
wire    ap_block_state18_pp0_stage17_iter0;
wire   [0:0] and_ln24_8_fu_1678_p2;
wire    ap_CS_fsm_state19;
wire    ap_block_state19_pp0_stage18_iter0;
wire   [31:0] tmp_66_fu_1683_p18;
reg   [31:0] tmp_66_reg_2619;
wire   [0:0] icmp_ln24_21_fu_1713_p2;
reg   [0:0] icmp_ln24_21_reg_2625;
wire   [0:0] icmp_ln24_19_fu_1736_p2;
reg   [0:0] icmp_ln24_19_reg_2630;
wire    ap_CS_fsm_state20;
wire    ap_block_state20_pp0_stage19_iter0;
wire   [0:0] icmp_ln24_20_fu_1742_p2;
reg   [0:0] icmp_ln24_20_reg_2635;
reg   [0:0] tmp_83_reg_2640;
wire    ap_CS_fsm_state21;
wire    ap_block_state21_pp0_stage20_iter0;
wire   [0:0] and_ln24_10_fu_1762_p2;
wire    ap_CS_fsm_state22;
wire    ap_block_state22_pp0_stage21_iter0;
wire   [31:0] tmp_67_fu_1767_p18;
reg   [31:0] tmp_67_reg_2649;
wire   [0:0] icmp_ln24_22_fu_1805_p2;
reg   [0:0] icmp_ln24_22_reg_2655;
wire    ap_CS_fsm_state23;
wire    ap_block_state23_pp0_stage22_iter0;
wire   [0:0] icmp_ln24_23_fu_1811_p2;
reg   [0:0] icmp_ln24_23_reg_2660;
reg   [0:0] tmp_85_reg_2665;
wire    ap_CS_fsm_state24;
wire    ap_block_state24_pp0_stage23_iter0;
reg   [1:0] ap_phi_mux_merge_phi_fu_1185_p6;
reg   [4:0] i_3_fu_348;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i;
reg   [31:0] grp_fu_1196_p0;
reg   [31:0] grp_fu_1196_p1;
wire   [7:0] zext_ln11_fu_1220_p1;
wire   [3:0] tmp_60_fu_1234_p17;
wire   [31:0] bitcast_ln24_fu_1272_p1;
wire   [7:0] tmp_fu_1275_p4;
wire   [22:0] trunc_ln24_1_fu_1285_p1;
wire   [7:0] tmp_s_fu_1301_p4;
wire   [0:0] icmp_ln24_2_fu_1314_p2;
wire   [0:0] or_ln24_fu_1310_p2;
wire   [0:0] or_ln24_1_fu_1320_p2;
wire   [0:0] and_ln24_fu_1325_p2;
wire   [31:0] bitcast_ln24_1_fu_1357_p1;
wire   [7:0] tmp_69_fu_1360_p4;
wire   [22:0] trunc_ln24_2_fu_1370_p1;
wire   [0:0] or_ln24_2_fu_1386_p2;
wire   [31:0] bitcast_ln24_2_fu_1416_p1;
wire   [7:0] tmp_71_fu_1419_p4;
wire   [22:0] trunc_ln24_3_fu_1429_p1;
wire   [7:0] tmp_72_fu_1445_p4;
wire   [0:0] icmp_ln24_10_fu_1458_p2;
wire   [0:0] or_ln24_3_fu_1454_p2;
wire   [0:0] or_ln24_4_fu_1464_p2;
wire   [0:0] and_ln24_3_fu_1469_p2;
wire   [31:0] bitcast_ln24_3_fu_1501_p1;
wire   [7:0] tmp_74_fu_1504_p4;
wire   [22:0] trunc_ln24_4_fu_1514_p1;
wire   [0:0] or_ln24_5_fu_1530_p2;
wire   [31:0] bitcast_ln24_4_fu_1560_p1;
wire   [7:0] tmp_76_fu_1563_p4;
wire   [22:0] trunc_ln24_5_fu_1573_p1;
wire   [7:0] tmp_77_fu_1589_p4;
wire   [0:0] icmp_ln24_16_fu_1602_p2;
wire   [0:0] or_ln24_6_fu_1598_p2;
wire   [0:0] or_ln24_7_fu_1608_p2;
wire   [0:0] and_ln24_6_fu_1613_p2;
wire   [31:0] bitcast_ln24_5_fu_1645_p1;
wire   [7:0] tmp_79_fu_1648_p4;
wire   [22:0] trunc_ln24_6_fu_1658_p1;
wire   [0:0] or_ln24_8_fu_1674_p2;
wire   [7:0] tmp_82_fu_1704_p4;
wire   [31:0] bitcast_ln24_6_fu_1719_p1;
wire   [7:0] tmp_81_fu_1722_p4;
wire   [22:0] trunc_ln24_7_fu_1732_p1;
wire   [0:0] or_ln24_9_fu_1748_p2;
wire   [0:0] or_ln24_10_fu_1752_p2;
wire   [0:0] and_ln24_9_fu_1756_p2;
wire   [31:0] bitcast_ln24_7_fu_1788_p1;
wire   [7:0] tmp_84_fu_1791_p4;
wire   [22:0] trunc_ln24_8_fu_1801_p1;
wire   [0:0] or_ln24_11_fu_1817_p2;
reg   [4:0] grp_fu_1196_opcode;
reg   [1:0] ap_return_preg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [24:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_return_preg = 2'd0;
#0 ap_done_reg = 1'b0;
end

FaultDetector_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U482(
    .din0(regions_load),
    .din1(regions_4_load),
    .din2(regions_8_load),
    .din3(regions_12_load),
    .din4(regions_16_load),
    .din5(regions_20_load),
    .din6(regions_24_load),
    .din7(regions_28_load),
    .din8(regions_32_load),
    .din9(regions_36_load),
    .din10(regions_40_load),
    .din11(regions_44_load),
    .din12(regions_48_load),
    .din13(regions_52_load),
    .din14(regions_56_load),
    .din15(regions_60_load),
    .din16(tmp_60_fu_1234_p17),
    .dout(tmp_60_fu_1234_p18)
);

FaultDetector_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U483(
    .din0(regions_64_load),
    .din1(regions_68_load),
    .din2(regions_72_load),
    .din3(regions_76_load),
    .din4(regions_80_load),
    .din5(regions_84_load),
    .din6(regions_88_load),
    .din7(regions_92_load),
    .din8(regions_96_load),
    .din9(regions_100_load_1),
    .din10(regions_104_load_1),
    .din11(regions_108_load_1),
    .din12(regions_112_load_1),
    .din13(regions_116_load_1),
    .din14(regions_120_load_1),
    .din15(regions_124_load_1),
    .din16(trunc_ln24_reg_2458),
    .dout(tmp_61_fu_1336_p18)
);

FaultDetector_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U484(
    .din0(regions_1_load),
    .din1(regions_5_load),
    .din2(regions_9_load),
    .din3(regions_13_load),
    .din4(regions_17_load),
    .din5(regions_21_load),
    .din6(regions_25_load),
    .din7(regions_29_load),
    .din8(regions_33_load),
    .din9(regions_37_load),
    .din10(regions_41_load),
    .din11(regions_45_load),
    .din12(regions_49_load),
    .din13(regions_53_load),
    .din14(regions_57_load),
    .din15(regions_61_load),
    .din16(trunc_ln24_reg_2458),
    .dout(tmp_62_fu_1395_p18)
);

FaultDetector_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U485(
    .din0(regions_65_load),
    .din1(regions_69_load),
    .din2(regions_73_load),
    .din3(regions_77_load),
    .din4(regions_81_load),
    .din5(regions_85_load),
    .din6(regions_89_load),
    .din7(regions_93_load),
    .din8(regions_97_load),
    .din9(regions_101_load_1),
    .din10(regions_105_load_1),
    .din11(regions_109_load_1),
    .din12(regions_113_load_1),
    .din13(regions_117_load_1),
    .din14(regions_121_load_1),
    .din15(regions_125_load_1),
    .din16(trunc_ln24_reg_2458),
    .dout(tmp_63_fu_1480_p18)
);

FaultDetector_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U486(
    .din0(regions_2_load),
    .din1(regions_6_load),
    .din2(regions_10_load),
    .din3(regions_14_load),
    .din4(regions_18_load),
    .din5(regions_22_load),
    .din6(regions_26_load),
    .din7(regions_30_load),
    .din8(regions_34_load),
    .din9(regions_38_load),
    .din10(regions_42_load),
    .din11(regions_46_load),
    .din12(regions_50_load),
    .din13(regions_54_load),
    .din14(regions_58_load),
    .din15(regions_62_load),
    .din16(trunc_ln24_reg_2458),
    .dout(tmp_64_fu_1539_p18)
);

FaultDetector_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U487(
    .din0(regions_66_load),
    .din1(regions_70_load),
    .din2(regions_74_load),
    .din3(regions_78_load),
    .din4(regions_82_load),
    .din5(regions_86_load),
    .din6(regions_90_load),
    .din7(regions_94_load),
    .din8(regions_98_load),
    .din9(regions_102_load_1),
    .din10(regions_106_load_1),
    .din11(regions_110_load_1),
    .din12(regions_114_load_1),
    .din13(regions_118_load_1),
    .din14(regions_122_load_1),
    .din15(regions_126_load_1),
    .din16(trunc_ln24_reg_2458),
    .dout(tmp_65_fu_1624_p18)
);

FaultDetector_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U488(
    .din0(regions_3_load),
    .din1(regions_7_load),
    .din2(regions_11_load),
    .din3(regions_15_load),
    .din4(regions_19_load),
    .din5(regions_23_load),
    .din6(regions_27_load),
    .din7(regions_31_load),
    .din8(regions_35_load),
    .din9(regions_39_load),
    .din10(regions_43_load),
    .din11(regions_47_load),
    .din12(regions_51_load),
    .din13(regions_55_load),
    .din14(regions_59_load),
    .din15(regions_63_load),
    .din16(trunc_ln24_reg_2458),
    .dout(tmp_66_fu_1683_p18)
);

FaultDetector_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U489(
    .din0(regions_67_load),
    .din1(regions_71_load),
    .din2(regions_75_load),
    .din3(regions_79_load),
    .din4(regions_83_load),
    .din5(regions_87_load),
    .din6(regions_91_load),
    .din7(regions_95_load),
    .din8(regions_99_load),
    .din9(regions_103_load_1),
    .din10(regions_107_load_1),
    .din11(regions_111_load_1),
    .din12(regions_115_load_1),
    .din13(regions_119_load_1),
    .din14(regions_123_load_1),
    .din15(regions_127_load_1),
    .din16(trunc_ln24_reg_2458),
    .dout(tmp_67_fu_1767_p18)
);

FaultDetector_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage24),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 2'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln11_reg_2445 == 1'd1) | ((icmp_ln1031_reg_2454 == 1'd0) | ((1'd1 == and_ln24_11_fu_1821_p2) & (1'd1 == and_ln24_10_reg_2645) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490)))))) begin
            ap_return_preg <= ap_phi_mux_merge_phi_fu_1185_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        i_3_fu_348 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (((((((((icmp_ln11_reg_2445 == 1'd0) & (1'd0 == and_ln24_10_reg_2645) & (icmp_ln1031_reg_2454 == 1'd1)) | ((icmp_ln11_reg_2445 == 1'd0) & (1'd0 == and_ln24_11_fu_1821_p2) & (icmp_ln1031_reg_2454 == 1'd1))) | ((icmp_ln11_reg_2445 == 1'd0) & (1'd0 == and_ln24_8_reg_2615) & (icmp_ln1031_reg_2454 == 1'd1))) | ((icmp_ln11_reg_2445 == 1'd0) & (1'd0 == and_ln24_7_reg_2590) & (icmp_ln1031_reg_2454 == 1'd1))) | ((icmp_ln11_reg_2445 == 1'd0) & (1'd0 == and_ln24_5_reg_2565) & (icmp_ln1031_reg_2454 == 1'd1))) | ((icmp_ln11_reg_2445 == 1'd0) & (1'd0 == and_ln24_4_reg_2540) & (icmp_ln1031_reg_2454 == 1'd1))) | ((icmp_ln11_reg_2445 == 1'd0) & (1'd0 == and_ln24_2_reg_2515) & (icmp_ln1031_reg_2454 == 1'd1))) | ((icmp_ln11_reg_2445 == 1'd0) & (1'd0 == and_ln24_1_reg_2490) & (icmp_ln1031_reg_2454 == 1'd1))))) begin
        i_3_fu_348 <= add_ln11_reg_2449;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_11_fu_1821_p2) & (1'd1 == and_ln24_10_reg_2645) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state25))) begin
        merge_reg_1180 <= 2'd2;
    end else if (((icmp_ln1031_fu_1224_p2 == 1'd0) & (icmp_ln11_fu_1208_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        merge_reg_1180 <= 2'd1;
    end else if (((icmp_ln11_fu_1208_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        merge_reg_1180 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        add_ln11_reg_2449 <= add_ln11_fu_1214_p2;
        icmp_ln11_reg_2445 <= icmp_ln11_fu_1208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state22))) begin
        and_ln24_10_reg_2645 <= and_ln24_10_fu_1762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln24_1_reg_2490 <= and_ln24_1_fu_1331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state7))) begin
        and_ln24_2_reg_2515 <= and_ln24_2_fu_1390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state10))) begin
        and_ln24_4_reg_2540 <= and_ln24_4_fu_1475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state13))) begin
        and_ln24_5_reg_2565 <= and_ln24_5_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state16))) begin
        and_ln24_7_reg_2590 <= and_ln24_7_fu_1619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state19))) begin
        and_ln24_8_reg_2615 <= and_ln24_8_fu_1678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_1208_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        icmp_ln1031_reg_2454 <= icmp_ln1031_fu_1224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln24_12_reg_2550 <= icmp_ln24_12_fu_1518_p2;
        icmp_ln24_13_reg_2555 <= icmp_ln24_13_fu_1524_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state14))) begin
        icmp_ln24_14_reg_2575 <= icmp_ln24_14_fu_1577_p2;
        icmp_ln24_15_reg_2580 <= icmp_ln24_15_fu_1583_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state17))) begin
        icmp_ln24_17_reg_2600 <= icmp_ln24_17_fu_1662_p2;
        icmp_ln24_18_reg_2605 <= icmp_ln24_18_fu_1668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln24_19_reg_2630 <= icmp_ln24_19_fu_1736_p2;
        icmp_ln24_20_reg_2635 <= icmp_ln24_20_fu_1742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln24_1_reg_2480 <= icmp_ln24_1_fu_1295_p2;
        icmp_ln24_reg_2475 <= icmp_ln24_fu_1289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_8_fu_1678_p2) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state19))) begin
        icmp_ln24_21_reg_2625 <= icmp_ln24_21_fu_1713_p2;
        tmp_66_reg_2619 <= tmp_66_fu_1683_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_10_reg_2645) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state23))) begin
        icmp_ln24_22_reg_2655 <= icmp_ln24_22_fu_1805_p2;
        icmp_ln24_23_reg_2660 <= icmp_ln24_23_fu_1811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln24_4_reg_2500 <= icmp_ln24_4_fu_1374_p2;
        icmp_ln24_5_reg_2505 <= icmp_ln24_5_fu_1380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state8))) begin
        icmp_ln24_8_reg_2525 <= icmp_ln24_8_fu_1433_p2;
        icmp_ln24_9_reg_2530 <= icmp_ln24_9_fu_1439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1031_fu_1224_p2 == 1'd1) & (icmp_ln11_fu_1208_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        tmp_60_reg_2469 <= tmp_60_fu_1234_p18;
        trunc_ln24_reg_2458 <= trunc_ln24_fu_1230_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_1_fu_1331_p2) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_61_reg_2494 <= tmp_61_fu_1336_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_2_fu_1390_p2) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_62_reg_2519 <= tmp_62_fu_1395_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_4_fu_1475_p2) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_63_reg_2544 <= tmp_63_fu_1480_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_5_fu_1534_p2) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state13))) begin
        tmp_64_reg_2569 <= tmp_64_fu_1539_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_7_fu_1619_p2) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state16))) begin
        tmp_65_reg_2594 <= tmp_65_fu_1624_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_10_fu_1762_p2) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state22))) begin
        tmp_67_reg_2649 <= tmp_67_fu_1767_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_68_reg_2485 <= grp_fu_4838_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_70_reg_2510 <= grp_fu_4838_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_73_reg_2535 <= grp_fu_4838_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_75_reg_2560 <= grp_fu_4838_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state15))) begin
        tmp_78_reg_2585 <= grp_fu_4838_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state18))) begin
        tmp_80_reg_2610 <= grp_fu_4838_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state21))) begin
        tmp_83_reg_2640 <= grp_fu_4838_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_10_reg_2645) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state24))) begin
        tmp_85_reg_2665 <= grp_fu_4838_p_dout0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln11_reg_2445 == 1'd1) | ((icmp_ln1031_reg_2454 == 1'd0) | ((1'd1 == and_ln24_11_fu_1821_p2) & (1'd1 == and_ln24_10_reg_2645) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490)))))) begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_11_fu_1821_p2) & (1'd1 == and_ln24_10_reg_2645) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_phi_mux_merge_phi_fu_1185_p6 = 2'd2;
    end else begin
        ap_phi_mux_merge_phi_fu_1185_p6 = merge_reg_1180;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln11_reg_2445 == 1'd1) | ((icmp_ln1031_reg_2454 == 1'd0) | ((1'd1 == and_ln24_11_fu_1821_p2) & (1'd1 == and_ln24_10_reg_2645) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490)))))) begin
        ap_return = ap_phi_mux_merge_phi_fu_1185_p6;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_i = 5'd0;
    end else begin
        ap_sig_allocacmp_i = i_3_fu_348;
    end
end

always @ (*) begin
    if ((((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_10_reg_2645) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_1196_opcode = 5'd3;
    end else if ((((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_8_reg_2615) & (1'd1 == and_ln24_7_reg_2590) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_5_reg_2565) & (1'd1 == and_ln24_4_reg_2540) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state14)) | ((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'd1 == and_ln24_2_reg_2515) & (1'd1 == and_ln24_1_reg_2490) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln11_reg_2445 == 1'd0) & (icmp_ln1031_reg_2454 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_1196_opcode = 5'd5;
    end else begin
        grp_fu_1196_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1196_p0 = tmp_67_reg_2649;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1196_p0 = tmp_66_reg_2619;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1196_p0 = tmp_65_reg_2594;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1196_p0 = tmp_64_reg_2569;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1196_p0 = tmp_63_reg_2544;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1196_p0 = tmp_62_reg_2519;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1196_p0 = tmp_61_reg_2494;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1196_p0 = tmp_60_reg_2469;
    end else begin
        grp_fu_1196_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_1196_p1 = in_AOV_3;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_1196_p1 = in_AOV_2;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_1196_p1 = in_AOV_1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_1196_p1 = in_AOV;
    end else begin
        grp_fu_1196_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_1214_p2 = (ap_sig_allocacmp_i + 5'd1);

assign and_ln24_10_fu_1762_p2 = (tmp_83_reg_2640 & and_ln24_9_fu_1756_p2);

assign and_ln24_11_fu_1821_p2 = (tmp_85_reg_2665 & or_ln24_11_fu_1817_p2);

assign and_ln24_1_fu_1331_p2 = (tmp_68_reg_2485 & and_ln24_fu_1325_p2);

assign and_ln24_2_fu_1390_p2 = (tmp_70_reg_2510 & or_ln24_2_fu_1386_p2);

assign and_ln24_3_fu_1469_p2 = (or_ln24_4_fu_1464_p2 & or_ln24_3_fu_1454_p2);

assign and_ln24_4_fu_1475_p2 = (tmp_73_reg_2535 & and_ln24_3_fu_1469_p2);

assign and_ln24_5_fu_1534_p2 = (tmp_75_reg_2560 & or_ln24_5_fu_1530_p2);

assign and_ln24_6_fu_1613_p2 = (or_ln24_7_fu_1608_p2 & or_ln24_6_fu_1598_p2);

assign and_ln24_7_fu_1619_p2 = (tmp_78_reg_2585 & and_ln24_6_fu_1613_p2);

assign and_ln24_8_fu_1678_p2 = (tmp_80_reg_2610 & or_ln24_8_fu_1674_p2);

assign and_ln24_9_fu_1756_p2 = (or_ln24_9_fu_1748_p2 & or_ln24_10_fu_1752_p2);

assign and_ln24_fu_1325_p2 = (or_ln24_fu_1310_p2 & or_ln24_1_fu_1320_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage24;

assign bitcast_ln24_1_fu_1357_p1 = tmp_61_reg_2494;

assign bitcast_ln24_2_fu_1416_p1 = tmp_62_reg_2519;

assign bitcast_ln24_3_fu_1501_p1 = tmp_63_reg_2544;

assign bitcast_ln24_4_fu_1560_p1 = tmp_64_reg_2569;

assign bitcast_ln24_5_fu_1645_p1 = tmp_65_reg_2594;

assign bitcast_ln24_6_fu_1719_p1 = tmp_66_reg_2619;

assign bitcast_ln24_7_fu_1788_p1 = tmp_67_reg_2649;

assign bitcast_ln24_fu_1272_p1 = tmp_60_reg_2469;

assign grp_fu_4838_p_ce = 1'b1;

assign grp_fu_4838_p_din0 = grp_fu_1196_p0;

assign grp_fu_4838_p_din1 = grp_fu_1196_p1;

assign grp_fu_4838_p_opcode = grp_fu_1196_opcode;

assign icmp_ln1031_fu_1224_p2 = ((zext_ln11_fu_1220_p1 < n_regions_V_1) ? 1'b1 : 1'b0);

assign icmp_ln11_fu_1208_p2 = ((ap_sig_allocacmp_i == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln24_10_fu_1458_p2 = ((tmp_72_fu_1445_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_12_fu_1518_p2 = ((tmp_74_fu_1504_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_13_fu_1524_p2 = ((trunc_ln24_4_fu_1514_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_14_fu_1577_p2 = ((tmp_76_fu_1563_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_15_fu_1583_p2 = ((trunc_ln24_5_fu_1573_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_16_fu_1602_p2 = ((tmp_77_fu_1589_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_17_fu_1662_p2 = ((tmp_79_fu_1648_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_18_fu_1668_p2 = ((trunc_ln24_6_fu_1658_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_19_fu_1736_p2 = ((tmp_81_fu_1722_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_1_fu_1295_p2 = ((trunc_ln24_1_fu_1285_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_20_fu_1742_p2 = ((trunc_ln24_7_fu_1732_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_21_fu_1713_p2 = ((tmp_82_fu_1704_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_22_fu_1805_p2 = ((tmp_84_fu_1791_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_23_fu_1811_p2 = ((trunc_ln24_8_fu_1801_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_2_fu_1314_p2 = ((tmp_s_fu_1301_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_4_fu_1374_p2 = ((tmp_69_fu_1360_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_5_fu_1380_p2 = ((trunc_ln24_2_fu_1370_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_8_fu_1433_p2 = ((tmp_71_fu_1419_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln24_9_fu_1439_p2 = ((trunc_ln24_3_fu_1429_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_1289_p2 = ((tmp_fu_1275_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln24_10_fu_1752_p2 = (icmp_ln24_21_reg_2625 | icmp_ln24_11);

assign or_ln24_11_fu_1817_p2 = (icmp_ln24_23_reg_2660 | icmp_ln24_22_reg_2655);

assign or_ln24_1_fu_1320_p2 = (icmp_ln24_3 | icmp_ln24_2_fu_1314_p2);

assign or_ln24_2_fu_1386_p2 = (icmp_ln24_5_reg_2505 | icmp_ln24_4_reg_2500);

assign or_ln24_3_fu_1454_p2 = (icmp_ln24_9_reg_2530 | icmp_ln24_8_reg_2525);

assign or_ln24_4_fu_1464_p2 = (icmp_ln24_6 | icmp_ln24_10_fu_1458_p2);

assign or_ln24_5_fu_1530_p2 = (icmp_ln24_13_reg_2555 | icmp_ln24_12_reg_2550);

assign or_ln24_6_fu_1598_p2 = (icmp_ln24_15_reg_2580 | icmp_ln24_14_reg_2575);

assign or_ln24_7_fu_1608_p2 = (icmp_ln24_7 | icmp_ln24_16_fu_1602_p2);

assign or_ln24_8_fu_1674_p2 = (icmp_ln24_18_reg_2605 | icmp_ln24_17_reg_2600);

assign or_ln24_9_fu_1748_p2 = (icmp_ln24_20_reg_2635 | icmp_ln24_19_reg_2630);

assign or_ln24_fu_1310_p2 = (icmp_ln24_reg_2475 | icmp_ln24_1_reg_2480);

assign tmp_60_fu_1234_p17 = ap_sig_allocacmp_i[3:0];

assign tmp_69_fu_1360_p4 = {{bitcast_ln24_1_fu_1357_p1[30:23]}};

assign tmp_71_fu_1419_p4 = {{bitcast_ln24_2_fu_1416_p1[30:23]}};

assign tmp_72_fu_1445_p4 = {{empty[94:87]}};

assign tmp_74_fu_1504_p4 = {{bitcast_ln24_3_fu_1501_p1[30:23]}};

assign tmp_76_fu_1563_p4 = {{bitcast_ln24_4_fu_1560_p1[30:23]}};

assign tmp_77_fu_1589_p4 = {{empty[126:119]}};

assign tmp_79_fu_1648_p4 = {{bitcast_ln24_5_fu_1645_p1[30:23]}};

assign tmp_81_fu_1722_p4 = {{bitcast_ln24_6_fu_1719_p1[30:23]}};

assign tmp_82_fu_1704_p4 = {{empty[158:151]}};

assign tmp_84_fu_1791_p4 = {{bitcast_ln24_7_fu_1788_p1[30:23]}};

assign tmp_fu_1275_p4 = {{bitcast_ln24_fu_1272_p1[30:23]}};

assign tmp_s_fu_1301_p4 = {{empty[62:55]}};

assign trunc_ln24_1_fu_1285_p1 = bitcast_ln24_fu_1272_p1[22:0];

assign trunc_ln24_2_fu_1370_p1 = bitcast_ln24_1_fu_1357_p1[22:0];

assign trunc_ln24_3_fu_1429_p1 = bitcast_ln24_2_fu_1416_p1[22:0];

assign trunc_ln24_4_fu_1514_p1 = bitcast_ln24_3_fu_1501_p1[22:0];

assign trunc_ln24_5_fu_1573_p1 = bitcast_ln24_4_fu_1560_p1[22:0];

assign trunc_ln24_6_fu_1658_p1 = bitcast_ln24_5_fu_1645_p1[22:0];

assign trunc_ln24_7_fu_1732_p1 = bitcast_ln24_6_fu_1719_p1[22:0];

assign trunc_ln24_8_fu_1801_p1 = bitcast_ln24_7_fu_1788_p1[22:0];

assign trunc_ln24_fu_1230_p1 = ap_sig_allocacmp_i[3:0];

assign zext_ln11_fu_1220_p1 = ap_sig_allocacmp_i;

endmodule //FaultDetector_compute_Pipeline_VITIS_LOOP_11_1
