// Seed: 3895946278
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output wand id_2,
    output supply1 id_3,
    input tri1 id_4
);
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(1, id_0, id_6);
  wire id_7;
  wire id_8, id_9, id_10;
  wire id_11;
endmodule
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri0 module_1,
    output supply0 id_11
);
  integer id_13;
  logic [7:0] id_14;
  module_0(
      id_8, id_5, id_1, id_5, id_8
  );
  assign id_14[1] = 1;
endmodule
