Running: /media/kuro/HocTap/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/kuro/Documents/FPGA/ElbertV2/ledTest/ledTb2_isim_beh.exe" -prj "/home/kuro/Documents/FPGA/ElbertV2/ledTest/ledTb2_beh.prj" "work.ledTb2" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/kuro/Documents/FPGA/ElbertV2/ledTest/../../quadDec/Binary_to_BCD.v" into library work
WARNING:HDLCompiler:693 - "/home/kuro/Documents/FPGA/ElbertV2/ledTest/../../quadDec/Binary_to_BCD.v" Line 36: Parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/kuro/Documents/FPGA/ElbertV2/ledTest/../../quadDec/Binary_to_BCD.v" Line 37: Parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/kuro/Documents/FPGA/ElbertV2/ledTest/../../quadDec/Binary_to_BCD.v" Line 38: Parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/kuro/Documents/FPGA/ElbertV2/ledTest/../../quadDec/Binary_to_BCD.v" Line 39: Parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/kuro/Documents/FPGA/ElbertV2/ledTest/../../quadDec/Binary_to_BCD.v" Line 40: Parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/kuro/Documents/FPGA/ElbertV2/ledTest/../../quadDec/Binary_to_BCD.v" Line 41: Parameter declaration becomes local in Binary_to_BCD with formal parameter declaration list
Analyzing Verilog file "/home/kuro/Documents/FPGA/ElbertV2/ledTest/led.v" into library work
Analyzing Verilog file "/home/kuro/Documents/FPGA/ElbertV2/ledTest/ledTb2.v" into library work
Analyzing Verilog file "/media/kuro/HocTap/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/kuro/Documents/FPGA/ElbertV2/ledTest/led.v" Line 73: Size mismatch in connection of port <i_Start>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 95508 KB
Fuse CPU Usage: 1370 ms
Compiling module Binary_to_BCD(INPUT_WIDTH='b0110...
Compiling module led
Compiling module ledTb2
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/kuro/Documents/FPGA/ElbertV2/ledTest/ledTb2_isim_beh.exe
Fuse Memory Usage: 655804 KB
Fuse CPU Usage: 1390 ms
GCC CPU Usage: 150 ms
