TimeQuest Timing Analyzer report for zxgate
Thu Nov 26 12:12:32 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk50'
 13. Slow Model Setup: 'clock'
 14. Slow Model Setup: 'phi'
 15. Slow Model Hold: 'phi'
 16. Slow Model Hold: 'clk50'
 17. Slow Model Hold: 'clock'
 18. Slow Model Recovery: 'phi'
 19. Slow Model Removal: 'phi'
 20. Slow Model Minimum Pulse Width: 'clk50'
 21. Slow Model Minimum Pulse Width: 'clock'
 22. Slow Model Minimum Pulse Width: 'phi'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'clk50'
 37. Fast Model Setup: 'clock'
 38. Fast Model Setup: 'phi'
 39. Fast Model Hold: 'phi'
 40. Fast Model Hold: 'clk50'
 41. Fast Model Hold: 'clock'
 42. Fast Model Recovery: 'phi'
 43. Fast Model Removal: 'phi'
 44. Fast Model Minimum Pulse Width: 'clk50'
 45. Fast Model Minimum Pulse Width: 'clock'
 46. Fast Model Minimum Pulse Width: 'phi'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Output Enable Times
 52. Minimum Output Enable Times
 53. Output Disable Times
 54. Minimum Output Disable Times
 55. Multicorner Timing Analysis Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; zxgate                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; zxgate.sdc    ; OK     ; Thu Nov 26 12:12:31 2015 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------+---------------------------------------+
; Clock Name ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source   ; Targets                               ;
+------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------+---------------------------------------+
; clk50      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;          ; { clk50 }                             ;
; clock      ; Generated ; 140.000 ; 7.14 MHz  ; 0.000 ; 70.000  ;            ; 7         ; 1           ;       ;        ;           ;            ; false    ; clk50  ; clk50    ; { div50[2] }                          ;
; phi        ; Generated ; 280.000 ; 3.57 MHz  ; 0.000 ; 140.000 ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock  ; div50[2] ; { top:c_top|res_clk:c_res_clk|i_phi } ;
+------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 30.36 MHz  ; 30.36 MHz       ; phi        ;                                                       ;
; 164.47 MHz ; 163.03 MHz      ; clk50      ; limit due to high minimum pulse width violation (tch) ;
; 339.33 MHz ; 339.33 MHz      ; clock      ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk50 ; 6.349   ; 0.000         ;
; clock ; 127.636 ; 0.000         ;
; phi   ; 128.885 ; 0.000         ;
+-------+---------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; phi   ; -0.552 ; -0.938        ;
; clk50 ; 0.499  ; 0.000         ;
; clock ; 0.499  ; 0.000         ;
+-------+--------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; phi   ; 275.102 ; 0.000         ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; phi   ; 1.641 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; clk50 ; 6.933   ; 0.000                ;
; clock ; 68.758  ; 0.000                ;
; phi   ; 137.223 ; 0.000                ;
+-------+---------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk50'                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                    ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.349  ; div50[2]                                   ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clock        ; clk50       ; 10.000       ; -0.283     ; 3.712      ;
; 6.958  ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.405     ; 7.591      ;
; 6.958  ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.405     ; 7.591      ;
; 6.958  ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.405     ; 7.591      ;
; 6.976  ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.408     ; 7.570      ;
; 6.976  ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.408     ; 7.570      ;
; 6.976  ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.408     ; 7.570      ;
; 7.152  ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.405     ; 7.397      ;
; 7.152  ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.405     ; 7.397      ;
; 7.152  ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.405     ; 7.397      ;
; 7.170  ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.408     ; 7.376      ;
; 7.170  ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.408     ; 7.376      ;
; 7.170  ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.408     ; 7.376      ;
; 8.486  ; div50[2]                                   ; div50[0]                                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.304     ; 1.554      ;
; 8.491  ; div50[2]                                   ; div50[2]                                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.304     ; 1.549      ;
; 8.523  ; div50[2]                                   ; div50[1]                                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.304     ; 1.517      ;
; 10.302 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|ohs                                                                                                                                            ; phi          ; clk50       ; 20.000       ; -5.528     ; 4.210      ;
; 10.464 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|ibank                                                                                                                                          ; phi          ; clk50       ; 20.000       ; -5.533     ; 4.043      ;
; 10.496 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|ohs                                                                                                                                            ; phi          ; clk50       ; 20.000       ; -5.528     ; 4.016      ;
; 10.664 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|ibank                                                                                                                                          ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.843      ;
; 10.853 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.654      ;
; 10.853 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.654      ;
; 10.853 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.654      ;
; 10.853 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.654      ;
; 10.853 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.654      ;
; 10.853 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.654      ;
; 10.853 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.654      ;
; 10.853 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.654      ;
; 10.853 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.654      ;
; 11.053 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.454      ;
; 11.053 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.454      ;
; 11.053 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.454      ;
; 11.053 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.454      ;
; 11.053 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.454      ;
; 11.053 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.454      ;
; 11.053 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.454      ;
; 11.053 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.454      ;
; 11.053 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.533     ; 3.454      ;
; 11.329 ; top:c_top|modes97:c_modes97|mode_v_inv     ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.422     ; 3.203      ;
; 11.329 ; top:c_top|modes97:c_modes97|mode_v_inv     ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.422     ; 3.203      ;
; 11.329 ; top:c_top|modes97:c_modes97|mode_v_inv     ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.422     ; 3.203      ;
; 11.347 ; top:c_top|modes97:c_modes97|mode_v_inv     ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.425     ; 3.182      ;
; 11.347 ; top:c_top|modes97:c_modes97|mode_v_inv     ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.425     ; 3.182      ;
; 11.347 ; top:c_top|modes97:c_modes97|mode_v_inv     ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.425     ; 3.182      ;
; 11.742 ; top:c_top|video81:c_video81|line_cnt[6]    ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; phi          ; clk50       ; 20.000       ; -5.533     ; 2.765      ;
; 11.936 ; top:c_top|video81:c_video81|line_cnt[7]    ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; phi          ; clk50       ; 20.000       ; -5.533     ; 2.571      ;
; 12.804 ; top:c_top|video81:c_video81|video_pixel[7] ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; clock        ; clk50       ; 20.000       ; -2.788     ; 4.362      ;
; 12.804 ; top:c_top|video81:c_video81|video_pixel[7] ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; clock        ; clk50       ; 20.000       ; -2.788     ; 4.362      ;
; 12.804 ; top:c_top|video81:c_video81|video_pixel[7] ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; clock        ; clk50       ; 20.000       ; -2.788     ; 4.362      ;
; 12.822 ; top:c_top|video81:c_video81|video_pixel[7] ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; clock        ; clk50       ; 20.000       ; -2.791     ; 4.341      ;
; 12.822 ; top:c_top|video81:c_video81|video_pixel[7] ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; clock        ; clk50       ; 20.000       ; -2.791     ; 4.341      ;
; 12.822 ; top:c_top|video81:c_video81|video_pixel[7] ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; clock        ; clk50       ; 20.000       ; -2.791     ; 4.341      ;
; 13.920 ; DBLSCAN:scan2x|ohs                         ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.000      ; 6.120      ;
; 15.231 ; DBLSCAN:scan2x|ovs_t1                      ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.000      ; 4.809      ;
; 15.231 ; DBLSCAN:scan2x|ovs_t1                      ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.000      ; 4.809      ;
; 15.237 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.840      ;
; 15.237 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.840      ;
; 15.237 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.840      ;
; 15.237 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.840      ;
; 15.237 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.840      ;
; 15.237 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.840      ;
; 15.237 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.840      ;
; 15.237 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.840      ;
; 15.237 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.840      ;
; 15.357 ; div50[0]                                   ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.026      ; 4.709      ;
; 15.357 ; div50[0]                                   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.026      ; 4.709      ;
; 15.597 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 20.000       ; 0.126      ; 4.483      ;
; 15.597 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 20.000       ; 0.126      ; 4.483      ;
; 15.597 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 20.000       ; 0.126      ; 4.483      ;
; 15.597 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 20.000       ; 0.126      ; 4.483      ;
; 15.597 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 20.000       ; 0.126      ; 4.483      ;
; 15.597 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 20.000       ; 0.126      ; 4.483      ;
; 15.597 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 20.000       ; 0.126      ; 4.483      ;
; 15.597 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; clk50        ; clk50       ; 20.000       ; 0.126      ; 4.483      ;
; 15.597 ; div50[0]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 20.000       ; 0.126      ; 4.483      ;
; 15.609 ; div50[1]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.468      ;
; 15.609 ; div50[1]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.468      ;
; 15.609 ; div50[1]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.468      ;
; 15.609 ; div50[1]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.468      ;
; 15.609 ; div50[1]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.468      ;
; 15.609 ; div50[1]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.468      ;
; 15.609 ; div50[1]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.468      ;
; 15.609 ; div50[1]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.468      ;
; 15.609 ; div50[1]                                   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 20.000       ; 0.123      ; 4.468      ;
; 15.729 ; div50[1]                                   ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.026      ; 4.337      ;
; 15.729 ; div50[1]                                   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.026      ; 4.337      ;
; 15.814 ; DBLSCAN:scan2x|vs_cnt[1]                   ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.000      ; 4.226      ;
; 15.828 ; DBLSCAN:scan2x|ovs                         ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.000      ; 4.212      ;
; 15.828 ; DBLSCAN:scan2x|ovs                         ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.000      ; 4.212      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.636 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.716     ; 9.688      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.859 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.708     ; 9.473      ;
; 127.942 ; T80s:c_Z80|T80:u0|A[14]                                                                                        ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.608     ; 9.490      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.023 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.719     ; 9.298      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.080 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.700     ; 9.260      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.088 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.712     ; 9.240      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.335 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.714     ; 8.991      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.345 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.737     ; 8.958      ;
; 128.442 ; T80s:c_Z80|MREQ_n                                                                                              ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.603     ; 8.995      ;
; 128.455 ; T80s:c_Z80|T80:u0|M1_n                                                                                         ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.630     ; 8.955      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.457 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.706     ; 8.877      ;
; 128.468 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.694     ; 8.878      ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'phi'                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 128.885 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.097     ; 11.058     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.334 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.607     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.430 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.109     ; 10.501     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.717 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.099     ; 10.224     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
; 129.879 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.111     ; 10.050     ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'phi'                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.552 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.721      ; 2.436      ;
; -0.154 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a3~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.732      ; 2.845      ;
; -0.092 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 2.716      ; 2.891      ;
; -0.075 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.710      ; 2.902      ;
; -0.034 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 2.696      ; 2.929      ;
; -0.031 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 2.702      ; 2.938      ;
; 0.104  ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 2.733      ; 3.104      ;
; 0.254  ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a7~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.734      ; 3.255      ;
; 0.365  ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.714      ; 3.346      ;
; 0.499  ; cnt[0]                                                  ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; cnt[1]                                                  ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|NMI_s                                 ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|TState[1]                             ; T80s:c_Z80|T80:u0|TState[1]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|Alternate                             ; T80s:c_Z80|T80:u0|Alternate                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|XY_Ind                                ; T80s:c_Z80|T80:u0|XY_Ind                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|BTR_r                                 ; T80s:c_Z80|T80:u0|BTR_r                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|PC[0]                                 ; T80s:c_Z80|T80:u0|PC[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|R[7]                                  ; T80s:c_Z80|T80:u0|R[7]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|res_clk:c_res_clk|timer[0]                    ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|res_clk:c_res_clk|timer[1]                    ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|IntE_FF1                              ; T80s:c_Z80|T80:u0|IntE_FF1                                                                                    ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TState[0]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TState[2]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ISet[0]                               ; T80s:c_Z80|T80:u0|ISet[0]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ISet[1]                               ; T80s:c_Z80|T80:u0|ISet[1]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|modes97:c_modes97|mode_v_inv                  ; top:c_top|modes97:c_modes97|mode_v_inv                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|video81:c_video81|faking                      ; top:c_top|video81:c_video81|faking                                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.548  ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a15~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 2.722      ; 3.537      ;
; 0.574  ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.706      ; 3.547      ;
; 0.574  ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.708      ; 3.549      ;
; 0.741  ; cnt[1]                                                  ; Tick1us                                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.047      ;
; 0.745  ; T80s:c_Z80|T80:u0|OldNMI_n                              ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; cnt[1]                                                  ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.053      ;
; 0.748  ; T80s:c_Z80|T80:u0|A[6]                                  ; T80s:c_Z80|T80:u0|INT_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.054      ;
; 0.751  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 1.057      ;
; 0.753  ; T80s:c_Z80|T80:u0|R[6]                                  ; T80s:c_Z80|T80:u0|R[6]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.059      ;
; 0.758  ; T80s:c_Z80|T80:u0|ACC[6]                                ; T80s:c_Z80|T80:u0|Ap[6]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.064      ;
; 0.763  ; T80s:c_Z80|T80:u0|ACC[3]                                ; T80s:c_Z80|T80:u0|Ap[3]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.069      ;
; 0.763  ; T80s:c_Z80|T80:u0|ACC[2]                                ; T80s:c_Z80|T80:u0|Ap[2]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.069      ;
; 0.765  ; T80s:c_Z80|T80:u0|ACC[4]                                ; T80s:c_Z80|T80:u0|Ap[4]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.071      ;
; 0.767  ; top:c_top|res_clk:c_res_clk|timer[0]                    ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.073      ;
; 0.768  ; top:c_top|res_clk:c_res_clk|timer[1]                    ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.074      ;
; 0.769  ; T80s:c_Z80|T80:u0|ACC[0]                                ; T80s:c_Z80|T80:u0|Ap[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.075      ;
; 0.771  ; T80s:c_Z80|T80:u0|ACC[7]                                ; T80s:c_Z80|T80:u0|Ap[7]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.077      ;
; 0.772  ; top:c_top|res_clk:c_res_clk|timer[1]                    ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.078      ;
; 0.777  ; T80s:c_Z80|T80:u0|ACC[1]                                ; T80s:c_Z80|T80:u0|Ap[1]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.083      ;
; 0.789  ; T80s:c_Z80|T80:u0|MCycle[1]                             ; T80s:c_Z80|T80:u0|Pre_XY_F_M[1]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 1.095      ;
; 0.804  ; T80s:c_Z80|T80:u0|MCycle[0]                             ; T80s:c_Z80|T80:u0|Pre_XY_F_M[0]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 1.110      ;
; 0.889  ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a8~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.736      ; 3.892      ;
; 0.893  ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.739      ; 3.899      ;
; 0.894  ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a9~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 2.728      ; 3.889      ;
; 0.917  ; T80s:c_Z80|T80:u0|Ap[1]                                 ; T80s:c_Z80|T80:u0|ACC[1]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.223      ;
; 0.918  ; T80s:c_Z80|T80:u0|Ap[0]                                 ; T80s:c_Z80|T80:u0|ACC[0]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.224      ;
; 0.920  ; T80s:c_Z80|T80:u0|ACC[5]                                ; T80s:c_Z80|T80:u0|Ap[5]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.226      ;
; 0.920  ; T80s:c_Z80|T80:u0|Ap[7]                                 ; T80s:c_Z80|T80:u0|ACC[7]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.226      ;
; 0.923  ; T80s:c_Z80|T80:u0|F[2]                                  ; T80s:c_Z80|T80:u0|Fp[2]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.229      ;
; 0.928  ; cnt[0]                                                  ; Tick1us                                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.234      ;
; 0.934  ; T80s:c_Z80|T80:u0|Auto_Wait_t1                          ; T80s:c_Z80|T80:u0|Auto_Wait_t2                                                                                ; phi          ; phi         ; 0.000        ; 0.000      ; 1.240      ;
; 0.935  ; T80s:c_Z80|T80:u0|Alternate                             ; T80s:c_Z80|T80:u0|RegAddrB_r[2]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 1.241      ;
; 0.940  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 2.714      ; 3.921      ;
; 0.953  ; T80s:c_Z80|T80:u0|F[7]                                  ; T80s:c_Z80|T80:u0|Fp[7]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.259      ;
; 0.976  ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|modes97:c_modes97|mode_ram[1]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.282      ;
; 0.976  ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.282      ;
; 1.014  ; T80s:c_Z80|T80:u0|ACC[1]                                ; T80s:c_Z80|T80:u0|I[1]                                                                                        ; phi          ; phi         ; 0.000        ; -0.004     ; 1.316      ;
; 1.053  ; T80s:c_Z80|T80:u0|ACC[7]                                ; T80s:c_Z80|T80:u0|I[7]                                                                                        ; phi          ; phi         ; 0.000        ; 0.014      ; 1.373      ;
; 1.053  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.359      ;
; 1.058  ; T80s:c_Z80|T80:u0|ACC[6]                                ; T80s:c_Z80|T80:u0|I[6]                                                                                        ; phi          ; phi         ; 0.000        ; -0.004     ; 1.360      ;
; 1.070  ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TState[1]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 1.376      ;
; 1.075  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]                                                            ; phi          ; phi         ; 0.000        ; 0.001      ; 1.382      ;
; 1.076  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][0]                                                            ; phi          ; phi         ; 0.000        ; 0.001      ; 1.383      ;
; 1.119  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 1.425      ;
; 1.131  ; T80s:c_Z80|T80:u0|BusB[5]                               ; T80s:c_Z80|T80:u0|F[5]                                                                                        ; phi          ; phi         ; 0.000        ; 0.002      ; 1.439      ;
; 1.156  ; T80s:c_Z80|T80:u0|IR[4]                                 ; T80s:c_Z80|T80:u0|No_BTR                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.462      ;
; 1.159  ; top:c_top|video81:c_video81|line_cnt[0]                 ; top:c_top|video81:c_video81|line_cnt[0]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.465      ;
; 1.161  ; T80s:c_Z80|T80:u0|Ap[3]                                 ; T80s:c_Z80|T80:u0|ACC[3]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.467      ;
; 1.165  ; T80s:c_Z80|T80:u0|Ap[2]                                 ; T80s:c_Z80|T80:u0|ACC[2]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.471      ;
; 1.168  ; T80s:c_Z80|T80:u0|No_BTR                                ; T80s:c_Z80|T80:u0|BTR_r                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.474      ;
; 1.172  ; T80s:c_Z80|T80:u0|R[3]                                  ; T80s:c_Z80|T80:u0|R[3]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; T80s:c_Z80|T80:u0|Ap[4]                                 ; T80s:c_Z80|T80:u0|ACC[4]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; T80s:c_Z80|T80:u0|R[1]                                  ; T80s:c_Z80|T80:u0|R[1]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.478      ;
; 1.177  ; T80s:c_Z80|T80:u0|R[5]                                  ; T80s:c_Z80|T80:u0|R[5]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; top:c_top|video81:c_video81|line_cnt[1]                 ; top:c_top|video81:c_video81|line_cnt[1]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; cnt[0]                                                  ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.483      ;
; 1.179  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.485      ;
; 1.179  ; T80s:c_Z80|T80:u0|Ap[6]                                 ; T80s:c_Z80|T80:u0|ACC[6]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.485      ;
; 1.180  ; top:c_top|video81:c_video81|line_cnt[2]                 ; top:c_top|video81:c_video81|line_cnt[2]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.486      ;
; 1.182  ; top:c_top|video81:c_video81|line_cnt[4]                 ; top:c_top|video81:c_video81|line_cnt[4]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.488      ;
; 1.190  ; T80s:c_Z80|T80:u0|Alternate                             ; T80s:c_Z80|T80:u0|RegAddrC[2]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.496      ;
; 1.196  ; top:c_top|res_clk:c_res_clk|timer[0]                    ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.502      ;
; 1.220  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 1.526      ;
; 1.221  ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.527      ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk50'                                                                                                                                                                                                                                                 ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; div50[0]                   ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; div50[1]                   ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; audio_div[0]               ; audio_div[0]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|ibank       ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|obank       ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|vs_cnt[0]   ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|vs_cnt[1]   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|vs_cnt[2]   ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.746 ; DBLSCAN:scan2x|vs_cnt[2]   ; DBLSCAN:scan2x|O_VSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; DBLSCAN:scan2x|obank       ; DBLSCAN:scan2x|obank_t1                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.053      ;
; 0.753 ; DBLSCAN:scan2x|hpos_i[8]   ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; audio_div[10]              ; audio_div[10]                                                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; DBLSCAN:scan2x|vs_cnt[0]   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.059      ;
; 0.766 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|ovs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.072      ;
; 0.768 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.074      ;
; 0.770 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.076      ;
; 0.771 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.077      ;
; 0.771 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.077      ;
; 0.774 ; div50[1]                   ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.080      ;
; 0.775 ; div50[1]                   ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.081      ;
; 0.778 ; div50[0]                   ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.084      ;
; 0.927 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.233      ;
; 0.932 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.238      ;
; 0.933 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.239      ;
; 0.936 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.242      ;
; 1.057 ; DBLSCAN:scan2x|ohs_t1      ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.363      ;
; 1.112 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.418      ;
; 1.140 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.446      ;
; 1.156 ; audio_div[2]               ; audio_div[2]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.462      ;
; 1.162 ; audio_div[0]               ; audio_div[1]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.468      ;
; 1.164 ; audio_div[4]               ; audio_div[4]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; audio_div[6]               ; audio_div[6]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.470      ;
; 1.169 ; audio_div[8]               ; audio_div[8]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; audio_div[9]               ; audio_div[9]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.475      ;
; 1.170 ; DBLSCAN:scan2x|vsync_in_t1 ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.476      ;
; 1.172 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.478      ;
; 1.177 ; DBLSCAN:scan2x|hpos_i[1]   ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.484      ;
; 1.189 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.495      ;
; 1.198 ; DBLSCAN:scan2x|hpos_o[1]   ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.504      ;
; 1.200 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.506      ;
; 1.203 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.509      ;
; 1.208 ; audio_div[1]               ; audio_div[1]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.514      ;
; 1.211 ; div50[2]                   ; div50[1]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.304     ; 1.517      ;
; 1.216 ; div50[0]                   ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.522      ;
; 1.217 ; audio_div[3]               ; audio_div[3]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; audio_div[5]               ; audio_div[5]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; audio_div[7]               ; audio_div[7]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.524      ;
; 1.225 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.532      ;
; 1.232 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.538      ;
; 1.234 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.540      ;
; 1.243 ; div50[2]                   ; div50[2]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.304     ; 1.549      ;
; 1.246 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.552      ;
; 1.247 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.553      ;
; 1.248 ; div50[2]                   ; div50[0]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.304     ; 1.554      ;
; 1.250 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.556      ;
; 1.357 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.148      ; 1.772      ;
; 1.360 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.145      ; 1.772      ;
; 1.372 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.145      ; 1.784      ;
; 1.375 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.145      ; 1.787      ;
; 1.376 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.145      ; 1.788      ;
; 1.413 ; DBLSCAN:scan2x|hpos_i[1]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.145      ; 1.825      ;
; 1.414 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.101      ; 1.782      ;
; 1.417 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.101      ; 1.785      ;
; 1.418 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.101      ; 1.786      ;
; 1.423 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.101      ; 1.791      ;
; 1.425 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.101      ; 1.793      ;
; 1.439 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.101      ; 1.807      ;
; 1.474 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.780      ;
; 1.530 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.836      ;
; 1.531 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.837      ;
; 1.629 ; DBLSCAN:scan2x|ohs         ; DBLSCAN:scan2x|ohs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.935      ;
; 1.640 ; audio_div[0]               ; audio_div[2]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.946      ;
; 1.643 ; audio_div[4]               ; audio_div[5]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; audio_div[6]               ; audio_div[7]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.949      ;
; 1.648 ; audio_div[8]               ; audio_div[9]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.954      ;
; 1.651 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.957      ;
; 1.656 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.962      ;
; 1.667 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.973      ;
; 1.677 ; DBLSCAN:scan2x|hpos_o[1]   ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.983      ;
; 1.679 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.985      ;
; 1.685 ; audio_div[1]               ; audio_div[2]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.991      ;
; 1.693 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.999      ;
; 1.697 ; audio_div[3]               ; audio_div[4]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; audio_div[5]               ; audio_div[6]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.003      ;
; 1.698 ; audio_div[7]               ; audio_div[8]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.004      ;
; 1.704 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.145      ; 2.116      ;
; 1.705 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.012      ;
; 1.712 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.018      ;
; 1.714 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.020      ;
; 1.726 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.032      ;
; 1.727 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.033      ;
; 1.729 ; audio_div[4]               ; audio_div[6]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; audio_div[6]               ; audio_div[8]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.035      ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|row_count[2]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_read     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.304     ; 0.805      ;
; 0.745 ; top:c_top|video81:c_video81|video_pixel[5]                                                    ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.920 ; top:c_top|video81:c_video81|video_pixel[1]                                                    ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.226      ;
; 1.132 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.438      ;
; 1.136 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.442      ;
; 1.137 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.443      ;
; 1.139 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.445      ;
; 1.159 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.465      ;
; 1.159 ; top:c_top|video81:c_video81|video_pixel[4]                                                    ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.465      ;
; 1.172 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.478      ;
; 1.222 ; top:c_top|video81:c_video81|video_pixel[0]                                                    ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.528      ;
; 1.224 ; top:c_top|video81:c_video81|video_pixel[6]                                                    ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.530      ;
; 1.226 ; top:c_top|video81:c_video81|video_pixel[2]                                                    ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; top:c_top|video81:c_video81|video_pixel[3]                                                    ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.532      ;
; 1.474 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; -0.010     ; 1.770      ;
; 1.478 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; -0.010     ; 1.774      ;
; 1.548 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.854      ;
; 1.551 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.857      ;
; 1.561 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.867      ;
; 1.564 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.870      ;
; 2.678 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; -0.010     ; 2.974      ;
; 2.681 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; -0.010     ; 2.977      ;
; 3.924 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.620     ; 1.610      ;
; 3.924 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.620     ; 1.610      ;
; 3.926 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.620     ; 1.612      ;
; 3.929 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.620     ; 1.615      ;
; 4.177 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.620     ; 1.863      ;
; 4.178 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.620     ; 1.864      ;
; 4.180 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.620     ; 1.866      ;
; 4.814 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -2.630     ; 2.490      ;
; 4.839 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -2.603     ; 2.542      ;
; 4.856 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -2.609     ; 2.553      ;
; 4.921 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.620     ; 2.607      ;
; 5.327 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -2.609     ; 3.024      ;
; 5.487 ; top:c_top|video81:c_video81|faking                                                            ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -2.622     ; 3.171      ;
; 6.128 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.620     ; 3.814      ;
; 6.148 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.620     ; 3.834      ;
; 6.329 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.620     ; 4.015      ;
; 6.360 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.620     ; 4.046      ;
; 6.489 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.620     ; 4.175      ;
; 6.547 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.608     ; 4.245      ;
; 6.724 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.608     ; 4.422      ;
; 6.734 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.608     ; 4.432      ;
; 6.772 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.620     ; 4.458      ;
; 7.008 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.608     ; 4.706      ;
; 7.024 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.608     ; 4.722      ;
; 7.035 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -2.619     ; 4.722      ;
; 7.038 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -2.619     ; 4.725      ;
; 7.262 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.608     ; 4.960      ;
; 7.294 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.620     ; 4.980      ;
; 7.303 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.620     ; 4.989      ;
; 7.370 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.623     ; 5.053      ;
; 7.401 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.623     ; 5.084      ;
; 7.459 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.608     ; 5.157      ;
; 7.505 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -2.619     ; 5.192      ;
; 7.508 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -2.619     ; 5.195      ;
; 7.547 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.623     ; 5.230      ;
; 7.831 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.623     ; 5.514      ;
; 7.847 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.623     ; 5.530      ;
; 8.085 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.623     ; 5.768      ;
; 8.152 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.623     ; 5.835      ;
; 8.253 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -2.609     ; 5.950      ;
; 8.282 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.623     ; 5.965      ;
; 8.329 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.623     ; 6.012      ;
; 8.389 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.623     ; 6.072      ;
; 8.447 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -2.609     ; 6.144      ;
; 8.487 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.185      ;
; 8.492 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.600     ; 6.198      ;
; 8.518 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.216      ;
; 8.587 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.285      ;
; 8.613 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.623     ; 6.296      ;
; 8.629 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.623     ; 6.312      ;
; 8.664 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.362      ;
; 8.669 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.600     ; 6.375      ;
; 8.729 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.600     ; 6.435      ;
; 8.867 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.623     ; 6.550      ;
; 8.900 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.410     ; 6.796      ;
; 8.948 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.646      ;
; 8.953 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.600     ; 6.659      ;
; 8.964 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.662      ;
; 8.969 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.600     ; 6.675      ;
; 9.059 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.757      ;
; 9.064 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.623     ; 6.747      ;
; 9.077 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.410     ; 6.973      ;
; 9.090 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.788      ;
; 9.122 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.603     ; 6.825      ;
; 9.137 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.410     ; 7.033      ;
; 9.202 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.900      ;
; 9.207 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.600     ; 6.913      ;
; 9.236 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.608     ; 6.934      ;
; 9.239 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.630     ; 6.915      ;
; 9.252 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.603     ; 6.955      ;
; 9.270 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.630     ; 6.946      ;
; 9.299 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.603     ; 7.002      ;
; 9.359 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.603     ; 7.062      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'phi'                                                                                                                                                     ;
+---------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 275.102 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][1]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.946      ;
; 275.102 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][1]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.946      ;
; 275.109 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][2]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.939      ;
; 275.109 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][2]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.939      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[18]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[19]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[24]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[25]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[26]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.180 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.875      ;
; 275.324 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][1]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.724      ;
; 275.324 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][1]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.724      ;
; 275.331 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][2]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.717      ;
; 275.331 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][2]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.717      ;
; 275.394 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][0]      ; phi          ; phi         ; 280.000      ; 0.006      ; 4.652      ;
; 275.394 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][0]      ; phi          ; phi         ; 280.000      ; 0.006      ; 4.652      ;
; 275.394 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1]      ; phi          ; phi         ; 280.000      ; 0.006      ; 4.652      ;
; 275.394 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][1]      ; phi          ; phi         ; 280.000      ; 0.006      ; 4.652      ;
; 275.394 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][2]      ; phi          ; phi         ; 280.000      ; 0.006      ; 4.652      ;
; 275.394 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][2]      ; phi          ; phi         ; 280.000      ; 0.006      ; 4.652      ;
; 275.394 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3]      ; phi          ; phi         ; 280.000      ; 0.006      ; 4.652      ;
; 275.394 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][3]      ; phi          ; phi         ; 280.000      ; 0.006      ; 4.652      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[18]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[19]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[24]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[25]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[26]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.402 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.653      ;
; 275.406 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][0]      ; phi          ; phi         ; 280.000      ; 0.007      ; 4.641      ;
; 275.406 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][0]      ; phi          ; phi         ; 280.000      ; 0.007      ; 4.641      ;
; 275.406 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][1]      ; phi          ; phi         ; 280.000      ; 0.007      ; 4.641      ;
; 275.406 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][4]      ; phi          ; phi         ; 280.000      ; 0.007      ; 4.641      ;
; 275.406 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][4]      ; phi          ; phi         ; 280.000      ; 0.007      ; 4.641      ;
; 275.406 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][2]      ; phi          ; phi         ; 280.000      ; 0.007      ; 4.641      ;
; 275.406 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][3]      ; phi          ; phi         ; 280.000      ; 0.007      ; 4.641      ;
; 275.406 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][3]      ; phi          ; phi         ; 280.000      ; 0.007      ; 4.641      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0]      ; phi          ; phi         ; 280.000      ; 0.010      ; 4.637      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1]      ; phi          ; phi         ; 280.000      ; 0.010      ; 4.637      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][4]      ; phi          ; phi         ; 280.000      ; 0.010      ; 4.637      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4]      ; phi          ; phi         ; 280.000      ; 0.010      ; 4.637      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2]      ; phi          ; phi         ; 280.000      ; 0.010      ; 4.637      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; phi          ; phi         ; 280.000      ; 0.010      ; 4.637      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][0]      ; phi          ; phi         ; 280.000      ; 0.011      ; 4.631      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]      ; phi          ; phi         ; 280.000      ; 0.011      ; 4.631      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][1]      ; phi          ; phi         ; 280.000      ; 0.011      ; 4.631      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]      ; phi          ; phi         ; 280.000      ; 0.011      ; 4.631      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]      ; phi          ; phi         ; 280.000      ; 0.011      ; 4.631      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][2]      ; phi          ; phi         ; 280.000      ; 0.011      ; 4.631      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]      ; phi          ; phi         ; 280.000      ; 0.011      ; 4.631      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][3]      ; phi          ; phi         ; 280.000      ; 0.011      ; 4.631      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]      ; phi          ; phi         ; 280.000      ; 0.011      ; 4.631      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.446 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; phi          ; phi         ; 280.000      ; 0.010      ; 4.604      ;
; 275.526 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][1]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.522      ;
; 275.526 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][1]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.522      ;
; 275.533 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][2]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.515      ;
; 275.533 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][2]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.515      ;
; 275.546 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]      ; phi          ; phi         ; 280.000      ; 0.017      ; 4.511      ;
; 275.546 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.511      ;
; 275.546 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.511      ;
; 275.546 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.511      ;
; 275.546 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.511      ;
; 275.546 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[20]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.511      ;
; 275.546 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[21]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.511      ;
; 275.546 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[22]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.511      ;
; 275.546 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[23]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.511      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]            ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.584 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]           ; phi          ; phi         ; 280.000      ; 0.017      ; 4.473      ;
; 275.604 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16]           ; phi          ; phi         ; 280.000      ; 0.015      ; 4.451      ;
+---------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'phi'                                                                                                                                                 ;
+-------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.641 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_chr13               ; phi          ; phi         ; 0.000        ; -0.001     ; 1.946      ;
; 2.561 ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|modes97:c_modes97|mode_reset               ; phi          ; phi         ; 0.000        ; 0.011      ; 2.878      ;
; 2.763 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_reset               ; phi          ; phi         ; 0.000        ; 0.011      ; 3.080      ;
; 2.975 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.289      ;
; 2.975 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.289      ;
; 2.975 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.289      ;
; 2.975 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.289      ;
; 2.975 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received    ; phi          ; phi         ; 0.000        ; 0.008      ; 3.289      ;
; 2.985 ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|modes97:c_modes97|mode_reset               ; phi          ; phi         ; 0.000        ; 0.011      ; 3.302      ;
; 2.990 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]   ; phi          ; phi         ; 0.000        ; 0.014      ; 3.310      ;
; 2.990 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; phi          ; phi         ; 0.000        ; 0.014      ; 3.310      ;
; 2.990 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample     ; phi          ; phi         ; 0.000        ; 0.014      ; 3.310      ;
; 2.990 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]  ; phi          ; phi         ; 0.000        ; 0.014      ; 3.310      ;
; 2.990 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]  ; phi          ; phi         ; 0.000        ; 0.014      ; 3.310      ;
; 2.990 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s     ; phi          ; phi         ; 0.000        ; 0.014      ; 3.310      ;
; 2.990 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7] ; phi          ; phi         ; 0.000        ; 0.014      ; 3.310      ;
; 2.990 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5] ; phi          ; phi         ; 0.000        ; 0.014      ; 3.310      ;
; 3.045 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.352      ;
; 3.045 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.352      ;
; 3.045 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.352      ;
; 3.045 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.352      ;
; 3.045 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.352      ;
; 3.045 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.352      ;
; 3.065 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_rom0                ; phi          ; phi         ; 0.000        ; -0.020     ; 3.351      ;
; 3.177 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.491      ;
; 3.177 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.491      ;
; 3.177 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.491      ;
; 3.177 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.491      ;
; 3.177 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received    ; phi          ; phi         ; 0.000        ; 0.008      ; 3.491      ;
; 3.192 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]   ; phi          ; phi         ; 0.000        ; 0.014      ; 3.512      ;
; 3.192 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; phi          ; phi         ; 0.000        ; 0.014      ; 3.512      ;
; 3.192 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample     ; phi          ; phi         ; 0.000        ; 0.014      ; 3.512      ;
; 3.192 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]  ; phi          ; phi         ; 0.000        ; 0.014      ; 3.512      ;
; 3.192 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]  ; phi          ; phi         ; 0.000        ; 0.014      ; 3.512      ;
; 3.192 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s     ; phi          ; phi         ; 0.000        ; 0.014      ; 3.512      ;
; 3.192 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7] ; phi          ; phi         ; 0.000        ; 0.014      ; 3.512      ;
; 3.192 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5] ; phi          ; phi         ; 0.000        ; 0.014      ; 3.512      ;
; 3.247 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.554      ;
; 3.247 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.554      ;
; 3.247 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.554      ;
; 3.247 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.554      ;
; 3.247 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.554      ;
; 3.247 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.554      ;
; 3.399 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.713      ;
; 3.399 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.713      ;
; 3.399 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.713      ;
; 3.399 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]  ; phi          ; phi         ; 0.000        ; 0.008      ; 3.713      ;
; 3.399 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received    ; phi          ; phi         ; 0.000        ; 0.008      ; 3.713      ;
; 3.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]   ; phi          ; phi         ; 0.000        ; 0.014      ; 3.734      ;
; 3.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; phi          ; phi         ; 0.000        ; 0.014      ; 3.734      ;
; 3.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample     ; phi          ; phi         ; 0.000        ; 0.014      ; 3.734      ;
; 3.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]  ; phi          ; phi         ; 0.000        ; 0.014      ; 3.734      ;
; 3.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]  ; phi          ; phi         ; 0.000        ; 0.014      ; 3.734      ;
; 3.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s     ; phi          ; phi         ; 0.000        ; 0.014      ; 3.734      ;
; 3.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7] ; phi          ; phi         ; 0.000        ; 0.014      ; 3.734      ;
; 3.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5] ; phi          ; phi         ; 0.000        ; 0.014      ; 3.734      ;
; 3.469 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.776      ;
; 3.469 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.776      ;
; 3.469 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.776      ;
; 3.469 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.776      ;
; 3.469 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.776      ;
; 3.469 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0] ; phi          ; phi         ; 0.000        ; 0.001      ; 3.776      ;
; 3.493 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][0]   ; phi          ; phi         ; 0.000        ; -0.007     ; 3.792      ;
; 3.493 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]   ; phi          ; phi         ; 0.000        ; -0.007     ; 3.792      ;
; 3.493 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3]   ; phi          ; phi         ; 0.000        ; -0.007     ; 3.792      ;
; 3.494 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][4]   ; phi          ; phi         ; 0.000        ; -0.008     ; 3.792      ;
; 3.494 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4]   ; phi          ; phi         ; 0.000        ; -0.008     ; 3.792      ;
; 3.695 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][0]   ; phi          ; phi         ; 0.000        ; -0.007     ; 3.994      ;
; 3.695 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]   ; phi          ; phi         ; 0.000        ; -0.007     ; 3.994      ;
; 3.695 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3]   ; phi          ; phi         ; 0.000        ; -0.007     ; 3.994      ;
; 3.696 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][4]   ; phi          ; phi         ; 0.000        ; -0.008     ; 3.994      ;
; 3.696 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4]   ; phi          ; phi         ; 0.000        ; -0.008     ; 3.994      ;
; 3.706 ; s_n_reset                            ; cnt[0]                                               ; phi          ; phi         ; 0.000        ; 0.003      ; 4.015      ;
; 3.706 ; s_n_reset                            ; cnt[1]                                               ; phi          ; phi         ; 0.000        ; 0.003      ; 4.015      ;
; 3.706 ; s_n_reset                            ; Tick1us                                              ; phi          ; phi         ; 0.000        ; 0.003      ; 4.015      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|IStatus[0]                         ; phi          ; phi         ; 0.000        ; -0.003     ; 4.009      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|OldNMI_n                           ; phi          ; phi         ; 0.000        ; -0.011     ; 4.001      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|NMI_s                              ; phi          ; phi         ; 0.000        ; -0.011     ; 4.001      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|NMICycle                           ; phi          ; phi         ; 0.000        ; -0.007     ; 4.005      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|MCycles[2]                         ; phi          ; phi         ; 0.000        ; -0.006     ; 4.006      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[3]                   ; phi          ; phi         ; 0.000        ; -0.036     ; 3.976      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[2]                   ; phi          ; phi         ; 0.000        ; -0.036     ; 3.976      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Save_ALU_r                         ; phi          ; phi         ; 0.000        ; -0.036     ; 3.976      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[1]                        ; phi          ; phi         ; 0.000        ; -0.011     ; 4.001      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[2]                        ; phi          ; phi         ; 0.000        ; -0.033     ; 3.979      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[0]                        ; phi          ; phi         ; 0.000        ; -0.033     ; 3.979      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[3]                        ; phi          ; phi         ; 0.000        ; -0.012     ; 4.000      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[4]                   ; phi          ; phi         ; 0.000        ; -0.036     ; 3.976      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Auto_Wait_t1                       ; phi          ; phi         ; 0.000        ; -0.034     ; 3.978      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TState[1]                          ; phi          ; phi         ; 0.000        ; -0.038     ; 3.974      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[4]                                 ; phi          ; phi         ; 0.000        ; -0.017     ; 3.995      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|XY_State[1]                        ; phi          ; phi         ; 0.000        ; -0.020     ; 3.992      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|XY_State[0]                        ; phi          ; phi         ; 0.000        ; -0.020     ; 3.992      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Alternate                          ; phi          ; phi         ; 0.000        ; -0.021     ; 3.991      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|XY_Ind                             ; phi          ; phi         ; 0.000        ; -0.021     ; 3.991      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[2]                                 ; phi          ; phi         ; 0.000        ; -0.017     ; 3.995      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[2]                               ; phi          ; phi         ; 0.000        ; -0.028     ; 3.984      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[0]                              ; phi          ; phi         ; 0.000        ; -0.042     ; 3.970      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[0]                               ; phi          ; phi         ; 0.000        ; -0.046     ; 3.966      ;
; 3.706 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[0]                              ; phi          ; phi         ; 0.000        ; -0.041     ; 3.971      ;
+-------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'phi'                                                                                                                                                            ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg0   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg0   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg1   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg1   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg10  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg10  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg11  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg11  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg2   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg2   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg3   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg3   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg4   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg4   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg5   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg5   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg6   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg6   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg7   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg7   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg8   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg8   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg9   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg9   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg1  ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; 5.031  ; 5.031  ; Rise       ; clock           ;
;  d[0]     ; clk50      ; 3.306  ; 3.306  ; Rise       ; clock           ;
;  d[1]     ; clk50      ; 3.309  ; 3.309  ; Rise       ; clock           ;
;  d[2]     ; clk50      ; 3.697  ; 3.697  ; Rise       ; clock           ;
;  d[3]     ; clk50      ; 3.369  ; 3.369  ; Rise       ; clock           ;
;  d[4]     ; clk50      ; 4.630  ; 4.630  ; Rise       ; clock           ;
;  d[5]     ; clk50      ; 3.864  ; 3.864  ; Rise       ; clock           ;
;  d[6]     ; clk50      ; 5.031  ; 5.031  ; Rise       ; clock           ;
;  d[7]     ; clk50      ; 3.423  ; 3.423  ; Rise       ; clock           ;
; d[*]      ; clk50      ; 4.210  ; 4.210  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 2.614  ; 2.614  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 4.070  ; 4.070  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 3.256  ; 3.256  ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 1.667  ; 1.667  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 2.022  ; 2.022  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 3.042  ; 3.042  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 4.210  ; 4.210  ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 2.392  ; 2.392  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; -0.081 ; -0.081 ; Rise       ; phi             ;
; kbd_data  ; clk50      ; -0.978 ; -0.978 ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 2.451  ; 2.451  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 3.271  ; 3.271  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 3.747  ; 3.747  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; -0.572 ; -0.572 ; Fall       ; phi             ;
;  d[1]     ; clk50      ; -0.789 ; -0.789 ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.028  ; 0.028  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 0.178  ; 0.178  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; -0.171 ; -0.171 ; Fall       ; phi             ;
;  d[5]     ; clk50      ; -0.433 ; -0.433 ; Fall       ; phi             ;
;  d[6]     ; clk50      ; 3.747  ; 3.747  ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.057  ; 0.057  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; -3.040 ; -3.040 ; Rise       ; clock           ;
;  d[0]     ; clk50      ; -3.040 ; -3.040 ; Rise       ; clock           ;
;  d[1]     ; clk50      ; -3.043 ; -3.043 ; Rise       ; clock           ;
;  d[2]     ; clk50      ; -3.431 ; -3.431 ; Rise       ; clock           ;
;  d[3]     ; clk50      ; -3.103 ; -3.103 ; Rise       ; clock           ;
;  d[4]     ; clk50      ; -4.364 ; -4.364 ; Rise       ; clock           ;
;  d[5]     ; clk50      ; -3.598 ; -3.598 ; Rise       ; clock           ;
;  d[6]     ; clk50      ; -4.765 ; -4.765 ; Rise       ; clock           ;
;  d[7]     ; clk50      ; -3.157 ; -3.157 ; Rise       ; clock           ;
; d[*]      ; clk50      ; 0.060  ; 0.060  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; -0.836 ; -0.836 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; -2.043 ; -2.043 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; -1.590 ; -1.590 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 0.060  ; 0.060  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; -0.297 ; -0.297 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; -0.999 ; -0.999 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; -2.671 ; -2.671 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; -0.843 ; -0.843 ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; 0.347  ; 0.347  ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 1.244  ; 1.244  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; -0.912 ; -0.912 ; Rise       ; phi             ;
; v_inv     ; clk50      ; -0.958 ; -0.958 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 1.055  ; 1.055  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.838  ; 0.838  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 1.055  ; 1.055  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.238  ; 0.238  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 0.088  ; 0.088  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; 0.437  ; 0.437  ; Fall       ; phi             ;
;  d[5]     ; clk50      ; 0.699  ; 0.699  ; Fall       ; phi             ;
;  d[6]     ; clk50      ; -2.492 ; -2.492 ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.209  ; 0.209  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; vgaB      ; clk50      ; 8.844  ; 8.844  ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 9.145  ; 9.145  ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 9.211  ; 9.211  ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 9.176  ; 9.176  ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 8.504  ; 8.504  ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 13.845 ; 13.845 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 13.845 ; 13.845 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 12.250 ; 12.250 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 13.703 ; 13.703 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 19.619 ; 19.619 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 19.284 ; 19.284 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 18.281 ; 18.281 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 19.594 ; 19.594 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 18.125 ; 18.125 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 18.371 ; 18.371 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 17.582 ; 17.582 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 18.662 ; 18.662 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 19.619 ; 19.619 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 18.379 ; 18.379 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 15.058 ; 15.058 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 14.412 ; 14.412 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 13.779 ; 13.779 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 14.252 ; 14.252 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 17.722 ; 17.722 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 17.261 ; 17.261 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 14.671 ; 14.671 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.948 ; 13.948 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.161 ; 13.161 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 13.987 ; 13.987 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 13.888 ; 13.888 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 14.671 ; 14.671 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.896 ; 13.896 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 14.266 ; 14.266 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 14.589 ; 14.589 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 13.582 ; 13.582 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 18.793 ; 18.793 ; Rise       ; phi             ;
; we_n      ; clk50      ; 13.581 ; 13.581 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 18.516 ; 18.516 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 18.206 ; 18.206 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 17.085 ; 17.085 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 18.516 ; 18.516 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 17.047 ; 17.047 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 17.171 ; 17.171 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 16.382 ; 16.382 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 17.464 ; 17.464 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 18.423 ; 18.423 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 17.301 ; 17.301 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; vgaB      ; clk50      ; 8.844  ; 8.844  ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 9.145  ; 9.145  ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 9.211  ; 9.211  ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 9.176  ; 9.176  ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 8.504  ; 8.504  ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 12.250 ; 12.250 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 13.845 ; 13.845 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 12.250 ; 12.250 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 13.703 ; 13.703 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 13.779 ; 13.779 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 16.668 ; 16.668 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 16.095 ; 16.095 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 16.232 ; 16.232 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 14.754 ; 14.754 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 14.962 ; 14.962 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 14.162 ; 14.162 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 16.476 ; 16.476 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 17.433 ; 17.433 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 15.761 ; 15.761 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 15.058 ; 15.058 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 14.412 ; 14.412 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 13.779 ; 13.779 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 14.252 ; 14.252 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 15.504 ; 15.504 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 15.634 ; 15.634 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 13.161 ; 13.161 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.948 ; 13.948 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.161 ; 13.161 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 13.987 ; 13.987 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 13.888 ; 13.888 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 14.671 ; 14.671 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.896 ; 13.896 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 14.266 ; 14.266 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 14.589 ; 14.589 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 13.582 ; 13.582 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 15.588 ; 15.588 ; Rise       ; phi             ;
; we_n      ; clk50      ; 13.581 ; 13.581 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 15.047 ; 15.047 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 18.206 ; 18.206 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 17.085 ; 17.085 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 18.516 ; 18.516 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 15.291 ; 15.291 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 15.739 ; 15.739 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 15.254 ; 15.254 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 16.350 ; 16.350 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 16.534 ; 16.534 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 15.047 ; 15.047 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; d[*]      ; clk50      ; 12.986 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.406 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.406 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 14.153 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.986 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.377 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.377 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.764 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.774 ;      ; Rise       ; phi             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; d[*]      ; clk50      ; 12.986 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.406 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.406 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 14.153 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.986 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.377 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.377 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.764 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.774 ;      ; Rise       ; phi             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 12.986    ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.406    ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.406    ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 14.153    ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.986    ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.377    ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.377    ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.764    ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.774    ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 12.986    ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.406    ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.406    ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 14.153    ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.986    ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.377    ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.377    ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.764    ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.774    ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk50 ; 8.752   ; 0.000         ;
; clock ; 134.966 ; 0.000         ;
; phi   ; 135.801 ; 0.000         ;
+-------+---------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; phi   ; -0.650 ; -6.079        ;
; clk50 ; 0.215  ; 0.000         ;
; clock ; 0.215  ; 0.000         ;
+-------+--------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; phi   ; 277.914 ; 0.000         ;
+-------+---------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; phi   ; 0.667 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; clk50 ; 7.873   ; 0.000                ;
; clock ; 69.000  ; 0.000                ;
; phi   ; 138.077 ; 0.000                ;
+-------+---------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                   ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 8.752  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|ibank                                                                                                                                         ; clock        ; clk50       ; 10.000       ; -0.120     ; 1.301      ;
; 9.389  ; div50[2]                                                                                                                                                      ; div50[2]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.141     ; 0.643      ;
; 9.493  ; div50[2]                                                                                                                                                      ; div50[1]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.141     ; 0.539      ;
; 9.497  ; div50[2]                                                                                                                                                      ; div50[0]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.141     ; 0.535      ;
; 14.941 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.574     ; 2.484      ;
; 14.941 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.574     ; 2.484      ;
; 14.941 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.574     ; 2.484      ;
; 14.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.577     ; 2.470      ;
; 14.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.577     ; 2.470      ;
; 14.952 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.577     ; 2.470      ;
; 15.026 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.574     ; 2.399      ;
; 15.026 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.574     ; 2.399      ;
; 15.026 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.574     ; 2.399      ;
; 15.037 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.577     ; 2.385      ;
; 15.037 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.577     ; 2.385      ;
; 15.037 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.577     ; 2.385      ;
; 15.963 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                           ; phi          ; clk50       ; 20.000       ; -2.638     ; 1.431      ;
; 16.048 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                           ; phi          ; clk50       ; 20.000       ; -2.638     ; 1.346      ;
; 16.049 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                         ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.340      ;
; 16.071 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.318      ;
; 16.071 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.318      ;
; 16.071 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.318      ;
; 16.071 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.318      ;
; 16.071 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.318      ;
; 16.071 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.318      ;
; 16.071 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.318      ;
; 16.071 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.318      ;
; 16.071 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.318      ;
; 16.138 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                         ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.251      ;
; 16.160 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.229      ;
; 16.160 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.229      ;
; 16.160 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.229      ;
; 16.160 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.229      ;
; 16.160 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.229      ;
; 16.160 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.229      ;
; 16.160 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.229      ;
; 16.160 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.229      ;
; 16.160 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.643     ; 1.229      ;
; 16.339 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.586     ; 1.074      ;
; 16.339 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.586     ; 1.074      ;
; 16.339 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.586     ; 1.074      ;
; 16.350 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.589     ; 1.060      ;
; 16.350 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.589     ; 1.060      ;
; 16.350 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.589     ; 1.060      ;
; 16.422 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; phi          ; clk50       ; 20.000       ; -2.643     ; 0.967      ;
; 16.507 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; phi          ; clk50       ; 20.000       ; -2.643     ; 0.882      ;
; 17.285 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; clock        ; clk50       ; 20.000       ; -1.295     ; 1.419      ;
; 17.285 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; clock        ; clk50       ; 20.000       ; -1.295     ; 1.419      ;
; 17.285 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; clock        ; clk50       ; 20.000       ; -1.295     ; 1.419      ;
; 17.296 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; clock        ; clk50       ; 20.000       ; -1.298     ; 1.405      ;
; 17.296 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; clock        ; clk50       ; 20.000       ; -1.298     ; 1.405      ;
; 17.296 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; clock        ; clk50       ; 20.000       ; -1.298     ; 1.405      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 134.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.730      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.000 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.330     ; 3.702      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.038 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.332     ; 3.662      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.044 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.320     ; 3.668      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.064 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.340     ; 3.628      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.152 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.336     ; 3.544      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.159 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.354     ; 3.519      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.160 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -1.324     ; 3.548      ;
; 135.200 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a3~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.348     ; 3.484      ;
; 135.200 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a3~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.348     ; 3.484      ;
; 135.200 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a3~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.348     ; 3.484      ;
; 135.200 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a3~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.348     ; 3.484      ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'phi'                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.801 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.064     ; 4.167      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.830 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.063     ; 4.139      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.928 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.058     ; 4.046      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.966 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.072     ; 3.994      ;
; 135.995 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.071     ; 3.966      ;
; 135.995 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.071     ; 3.966      ;
; 135.995 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.071     ; 3.966      ;
; 135.995 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.071     ; 3.966      ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'phi'                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.650 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.348      ; 0.836      ;
; -0.528 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a3~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.356      ; 0.966      ;
; -0.497 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.344      ; 0.985      ;
; -0.476 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a14~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.356      ; 1.018      ;
; -0.474 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.338      ; 1.002      ;
; -0.439 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.324      ; 1.023      ;
; -0.436 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.328      ; 1.030      ;
; -0.391 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a7~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.359      ; 1.106      ;
; -0.331 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a15~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.346      ; 1.153      ;
; -0.319 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.340      ; 1.159      ;
; -0.304 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.332      ; 1.166      ;
; -0.301 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.331      ; 1.168      ;
; -0.237 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a9~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.352      ; 1.253      ;
; -0.233 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a8~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.360      ; 1.265      ;
; -0.227 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a2~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.362      ; 1.273      ;
; -0.149 ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.340      ; 1.329      ;
; -0.087 ; top:c_top|video81:c_video81|row_count[1]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.344      ; 1.395      ;
; 0.020  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.328      ; 1.486      ;
; 0.045  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a5~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.329      ; 1.512      ;
; 0.052  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.338      ; 1.528      ;
; 0.054  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.324      ; 1.516      ;
; 0.058  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.344      ; 1.540      ;
; 0.179  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.333      ; 1.650      ;
; 0.195  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.317      ; 1.650      ;
; 0.200  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a3~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.356      ; 1.694      ;
; 0.200  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.348      ; 1.686      ;
; 0.203  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a7~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.359      ; 1.700      ;
; 0.208  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.320      ; 1.666      ;
; 0.215  ; cnt[0]                                                  ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; cnt[1]                                                  ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|NMI_s                                 ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[1]                             ; T80s:c_Z80|T80:u0|TState[1]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|Alternate                             ; T80s:c_Z80|T80:u0|Alternate                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|XY_Ind                                ; T80s:c_Z80|T80:u0|XY_Ind                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|BTR_r                                 ; T80s:c_Z80|T80:u0|BTR_r                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|PC[0]                                 ; T80s:c_Z80|T80:u0|PC[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|R[7]                                  ; T80s:c_Z80|T80:u0|R[7]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[0]                    ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[1]                    ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|IntE_FF1                              ; T80s:c_Z80|T80:u0|IntE_FF1                                                                                    ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TState[0]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[2]                             ; T80s:c_Z80|T80:u0|TState[2]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ISet[0]                               ; T80s:c_Z80|T80:u0|ISet[0]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ISet[1]                               ; T80s:c_Z80|T80:u0|ISet[1]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|modes97:c_modes97|mode_v_inv                  ; top:c_top|modes97:c_modes97|mode_v_inv                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|video81:c_video81|faking                      ; top:c_top|video81:c_video81|faking                                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.220  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a4~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.327      ; 1.685      ;
; 0.223  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.321      ; 1.682      ;
; 0.223  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.313      ; 1.674      ;
; 0.225  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.333      ; 1.696      ;
; 0.241  ; cnt[1]                                                  ; Tick1us                                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; cnt[1]                                                  ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; T80s:c_Z80|T80:u0|R[6]                                  ; T80s:c_Z80|T80:u0|R[6]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; T80s:c_Z80|T80:u0|OldNMI_n                              ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; T80s:c_Z80|T80:u0|ACC[6]                                ; T80s:c_Z80|T80:u0|Ap[6]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; T80s:c_Z80|T80:u0|ACC[2]                                ; T80s:c_Z80|T80:u0|Ap[2]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; T80s:c_Z80|T80:u0|ACC[3]                                ; T80s:c_Z80|T80:u0|Ap[3]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.400      ;
; 0.250  ; T80s:c_Z80|T80:u0|ACC[4]                                ; T80s:c_Z80|T80:u0|Ap[4]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; top:c_top|res_clk:c_res_clk|timer[1]                    ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; top:c_top|res_clk:c_res_clk|timer[0]                    ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; T80s:c_Z80|T80:u0|ACC[0]                                ; T80s:c_Z80|T80:u0|Ap[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; T80s:c_Z80|T80:u0|ACC[7]                                ; T80s:c_Z80|T80:u0|Ap[7]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; T80s:c_Z80|T80:u0|ACC[1]                                ; T80s:c_Z80|T80:u0|Ap[1]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.405      ;
; 0.255  ; top:c_top|res_clk:c_res_clk|timer[1]                    ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.407      ;
; 0.261  ; T80s:c_Z80|T80:u0|MCycle[1]                             ; T80s:c_Z80|T80:u0|Pre_XY_F_M[1]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 0.413      ;
; 0.262  ; T80s:c_Z80|T80:u0|A[6]                                  ; T80s:c_Z80|T80:u0|INT_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.414      ;
; 0.267  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.344      ; 1.749      ;
; 0.272  ; T80s:c_Z80|T80:u0|MCycle[0]                             ; T80s:c_Z80|T80:u0|Pre_XY_F_M[0]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 0.424      ;
; 0.282  ; top:c_top|video81:c_video81|row_count[2]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.331      ; 1.751      ;
; 0.295  ; T80s:c_Z80|T80:u0|Ap[1]                                 ; T80s:c_Z80|T80:u0|ACC[1]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.447      ;
; 0.296  ; T80s:c_Z80|T80:u0|Ap[0]                                 ; T80s:c_Z80|T80:u0|ACC[0]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.448      ;
; 0.297  ; T80s:c_Z80|T80:u0|Alternate                             ; T80s:c_Z80|T80:u0|RegAddrB_r[2]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 0.449      ;
; 0.299  ; T80s:c_Z80|T80:u0|Ap[7]                                 ; T80s:c_Z80|T80:u0|ACC[7]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.451      ;
; 0.301  ; cnt[0]                                                  ; Tick1us                                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.453      ;
; 0.327  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.479      ;
; 0.332  ; T80s:c_Z80|T80:u0|TState[0]                             ; T80s:c_Z80|T80:u0|TState[1]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.484      ;
; 0.335  ; T80s:c_Z80|T80:u0|ACC[5]                                ; T80s:c_Z80|T80:u0|Ap[5]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.487      ;
; 0.336  ; T80s:c_Z80|T80:u0|F[2]                                  ; T80s:c_Z80|T80:u0|Fp[2]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.488      ;
; 0.339  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]                                                            ; phi          ; phi         ; 0.000        ; -0.001     ; 0.490      ;
; 0.339  ; T80s:c_Z80|T80:u0|ACC[7]                                ; T80s:c_Z80|T80:u0|I[7]                                                                                        ; phi          ; phi         ; 0.000        ; 0.014      ; 0.505      ;
; 0.340  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][0]                                                            ; phi          ; phi         ; 0.000        ; -0.001     ; 0.491      ;
; 0.345  ; T80s:c_Z80|T80:u0|Auto_Wait_t1                          ; T80s:c_Z80|T80:u0|Auto_Wait_t2                                                                                ; phi          ; phi         ; 0.000        ; 0.000      ; 0.497      ;
; 0.346  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a6~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.337      ; 1.821      ;
; 0.347  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.335      ; 1.820      ;
; 0.347  ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|modes97:c_modes97|mode_ram[1]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.499      ;
; 0.348  ; top:c_top|res_clk:c_res_clk|timer[2]                    ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.500      ;
; 0.350  ; T80s:c_Z80|T80:u0|ACC[6]                                ; T80s:c_Z80|T80:u0|I[6]                                                                                        ; phi          ; phi         ; 0.000        ; -0.002     ; 0.500      ;
; 0.351  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.345      ; 1.834      ;
; 0.351  ; T80s:c_Z80|T80:u0|F[7]                                  ; T80s:c_Z80|T80:u0|Fp[7]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.503      ;
; 0.353  ; top:c_top|video81:c_video81|row_count[0]                ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.341      ; 1.832      ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk50'                                                                                                                                                                                                                                                 ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; div50[0]                   ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; div50[1]                   ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_div[0]               ; audio_div[0]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|ibank       ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|obank       ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|vs_cnt[0]   ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|vs_cnt[1]   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|vs_cnt[2]   ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; DBLSCAN:scan2x|obank       ; DBLSCAN:scan2x|obank_t1                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; DBLSCAN:scan2x|hpos_i[8]   ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; audio_div[10]              ; audio_div[10]                                                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; DBLSCAN:scan2x|vs_cnt[0]   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|ovs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; div50[1]                   ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; div50[1]                   ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; div50[0]                   ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.409      ;
; 0.263 ; DBLSCAN:scan2x|vs_cnt[2]   ; DBLSCAN:scan2x|O_VSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.415      ;
; 0.294 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.446      ;
; 0.300 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.452      ;
; 0.301 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.453      ;
; 0.301 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.453      ;
; 0.327 ; DBLSCAN:scan2x|ohs_t1      ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.479      ;
; 0.354 ; audio_div[2]               ; audio_div[2]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; audio_div[4]               ; audio_div[4]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; audio_div[6]               ; audio_div[6]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; audio_div[0]               ; audio_div[1]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; audio_div[8]               ; audio_div[8]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; audio_div[9]               ; audio_div[9]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; DBLSCAN:scan2x|hpos_i[1]   ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; DBLSCAN:scan2x|vsync_in_t1 ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; audio_div[1]               ; audio_div[1]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; audio_div[3]               ; audio_div[3]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; audio_div[5]               ; audio_div[5]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; audio_div[7]               ; audio_div[7]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; DBLSCAN:scan2x|hpos_o[1]   ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.527      ;
; 0.382 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; div50[2]                   ; div50[0]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.141     ; 0.535      ;
; 0.385 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; div50[2]                   ; div50[1]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.141     ; 0.539      ;
; 0.390 ; div50[0]                   ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.542      ;
; 0.394 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.546      ;
; 0.402 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.071      ; 0.611      ;
; 0.403 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.609      ;
; 0.410 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.616      ;
; 0.412 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.618      ;
; 0.413 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.619      ;
; 0.414 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.615      ;
; 0.415 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.616      ;
; 0.416 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.617      ;
; 0.417 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.618      ;
; 0.420 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.621      ;
; 0.428 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.629      ;
; 0.432 ; DBLSCAN:scan2x|hpos_i[1]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.638      ;
; 0.441 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.593      ;
; 0.454 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.606      ;
; 0.462 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.614      ;
; 0.491 ; div50[2]                   ; div50[2]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.141     ; 0.643      ;
; 0.493 ; audio_div[0]               ; audio_div[2]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; audio_div[4]               ; audio_div[5]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; audio_div[6]               ; audio_div[7]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.646      ;
; 0.496 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; audio_div[8]               ; audio_div[9]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.649      ;
; 0.499 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.651      ;
; 0.502 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.708      ;
; 0.503 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; audio_div[1]               ; audio_div[2]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; audio_div[3]               ; audio_div[4]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; audio_div[5]               ; audio_div[6]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; DBLSCAN:scan2x|hpos_o[1]   ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; audio_div[7]               ; audio_div[8]                                                                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.713      ;
; 0.512 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.667      ;
; 0.521 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.722      ;
; 0.521 ; DBLSCAN:scan2x|hpos_o[1]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.722      ;
; 0.522 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.675      ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|video81:c_video81|row_count[2]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_read     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.141     ; 0.367      ;
; 0.243 ; top:c_top|video81:c_video81|video_pixel[5]                                                    ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.291 ; top:c_top|video81:c_video81|video_pixel[1]                                                    ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.443      ;
; 0.353 ; top:c_top|video81:c_video81|video_pixel[4]                                                    ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.361 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.368 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; top:c_top|video81:c_video81|video_pixel[0]                                                    ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.372 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; top:c_top|video81:c_video81|video_pixel[6]                                                    ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; top:c_top|video81:c_video81|video_pixel[2]                                                    ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; top:c_top|video81:c_video81|video_pixel[3]                                                    ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.470 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; -0.011     ; 0.611      ;
; 0.475 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; -0.011     ; 0.616      ;
; 0.478 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.630      ;
; 0.483 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.635      ;
; 0.493 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.864 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; -0.011     ; 1.005      ;
; 0.868 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; -0.011     ; 1.009      ;
; 1.700 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.282     ; 0.570      ;
; 1.701 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.282     ; 0.571      ;
; 1.705 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.282     ; 0.575      ;
; 1.708 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.282     ; 0.578      ;
; 1.772 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.282     ; 0.642      ;
; 1.774 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.282     ; 0.644      ;
; 1.775 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.282     ; 0.645      ;
; 1.969 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -1.259     ; 0.862      ;
; 1.984 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -1.276     ; 0.860      ;
; 1.990 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.282     ; 0.860      ;
; 2.006 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -1.286     ; 0.872      ;
; 2.111 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -1.276     ; 0.987      ;
; 2.257 ; top:c_top|video81:c_video81|faking                                                            ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -1.277     ; 1.132      ;
; 2.359 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.276     ; 1.235      ;
; 2.389 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.276     ; 1.265      ;
; 2.390 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.276     ; 1.266      ;
; 2.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.276     ; 1.278      ;
; 2.444 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.276     ; 1.320      ;
; 2.571 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.264     ; 1.459      ;
; 2.575 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.276     ; 1.451      ;
; 2.626 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.264     ; 1.514      ;
; 2.638 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.264     ; 1.526      ;
; 2.650 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.276     ; 1.526      ;
; 2.651 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -1.287     ; 1.516      ;
; 2.655 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -1.287     ; 1.520      ;
; 2.697 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.570      ;
; 2.703 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.264     ; 1.591      ;
; 2.706 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.276     ; 1.582      ;
; 2.717 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.264     ; 1.605      ;
; 2.721 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.594      ;
; 2.752 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.625      ;
; 2.759 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -1.287     ; 1.624      ;
; 2.763 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -1.287     ; 1.628      ;
; 2.827 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.264     ; 1.715      ;
; 2.829 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.702      ;
; 2.843 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.716      ;
; 2.845 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.264     ; 1.733      ;
; 2.900 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -0.911     ; 2.141      ;
; 2.953 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.826      ;
; 2.955 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -0.911     ; 2.196      ;
; 2.964 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.837      ;
; 2.966 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -0.911     ; 2.207      ;
; 2.971 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.844      ;
; 3.019 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.892      ;
; 3.030 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.903      ;
; 3.032 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -0.911     ; 2.273      ;
; 3.046 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -0.911     ; 2.287      ;
; 3.058 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.256     ; 1.954      ;
; 3.096 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.969      ;
; 3.097 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -1.276     ; 1.973      ;
; 3.110 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.279     ; 1.983      ;
; 3.113 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.256     ; 2.009      ;
; 3.124 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.256     ; 2.020      ;
; 3.137 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.264     ; 2.025      ;
; 3.156 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -0.911     ; 2.397      ;
; 3.161 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.264     ; 2.049      ;
; 3.174 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -0.911     ; 2.415      ;
; 3.182 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -1.276     ; 2.058      ;
; 3.190 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.256     ; 2.086      ;
; 3.192 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.264     ; 2.080      ;
; 3.201 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.264     ; 2.089      ;
; 3.204 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.256     ; 2.100      ;
; 3.220 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.279     ; 2.093      ;
; 3.238 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.279     ; 2.111      ;
; 3.240 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.264     ; 2.128      ;
; 3.260 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.266     ; 2.146      ;
; 3.264 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.264     ; 2.152      ;
; 3.269 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.264     ; 2.157      ;
; 3.283 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.264     ; 2.171      ;
; 3.295 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.264     ; 2.183      ;
; 3.314 ; T80s:c_Z80|T80:u0|RFSH_n                                                                      ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.256     ; 2.210      ;
; 3.315 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.266     ; 2.201      ;
; 3.326 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.266     ; 2.212      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'phi'                                                                                                     ;
+---------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 277.914 ; s_n_reset ; T80s:c_Z80|RD_n                    ; phi          ; phi         ; 280.000      ; -0.381     ; 1.737      ;
; 277.914 ; s_n_reset ; T80s:c_Z80|IORQ_n                  ; phi          ; phi         ; 280.000      ; -0.381     ; 1.737      ;
; 277.914 ; s_n_reset ; T80s:c_Z80|WR_n                    ; phi          ; phi         ; 280.000      ; -0.381     ; 1.737      ;
; 278.262 ; s_n_reset ; cnt[0]                             ; phi          ; phi         ; 280.000      ; 0.005      ; 1.775      ;
; 278.262 ; s_n_reset ; cnt[1]                             ; phi          ; phi         ; 280.000      ; 0.005      ; 1.775      ;
; 278.262 ; s_n_reset ; Tick1us                            ; phi          ; phi         ; 280.000      ; 0.005      ; 1.775      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|IStatus[0]       ; phi          ; phi         ; 280.000      ; -0.002     ; 1.768      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|OldNMI_n         ; phi          ; phi         ; 280.000      ; -0.010     ; 1.760      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|NMI_s            ; phi          ; phi         ; 280.000      ; -0.010     ; 1.760      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|NMICycle         ; phi          ; phi         ; 280.000      ; -0.006     ; 1.764      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|MCycles[2]       ; phi          ; phi         ; 280.000      ; -0.007     ; 1.763      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Read_To_Reg_r[3] ; phi          ; phi         ; 280.000      ; -0.032     ; 1.738      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Read_To_Reg_r[2] ; phi          ; phi         ; 280.000      ; -0.032     ; 1.738      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Save_ALU_r       ; phi          ; phi         ; 280.000      ; -0.032     ; 1.738      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|ALU_Op_r[1]      ; phi          ; phi         ; 280.000      ; -0.011     ; 1.759      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|ALU_Op_r[2]      ; phi          ; phi         ; 280.000      ; -0.032     ; 1.738      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|ALU_Op_r[0]      ; phi          ; phi         ; 280.000      ; -0.032     ; 1.738      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|ALU_Op_r[3]      ; phi          ; phi         ; 280.000      ; -0.012     ; 1.758      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Read_To_Reg_r[4] ; phi          ; phi         ; 280.000      ; -0.032     ; 1.738      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Auto_Wait_t1     ; phi          ; phi         ; 280.000      ; -0.033     ; 1.737      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TState[1]        ; phi          ; phi         ; 280.000      ; -0.033     ; 1.737      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|DI_Reg[4]               ; phi          ; phi         ; 280.000      ; -0.010     ; 1.760      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|XY_State[1]      ; phi          ; phi         ; 280.000      ; -0.018     ; 1.752      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|XY_State[0]      ; phi          ; phi         ; 280.000      ; -0.018     ; 1.752      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Alternate        ; phi          ; phi         ; 280.000      ; -0.018     ; 1.752      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|XY_Ind           ; phi          ; phi         ; 280.000      ; -0.018     ; 1.752      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|DI_Reg[2]               ; phi          ; phi         ; 280.000      ; -0.010     ; 1.760      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|I[2]             ; phi          ; phi         ; 280.000      ; -0.026     ; 1.744      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[0]            ; phi          ; phi         ; 280.000      ; -0.040     ; 1.730      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|I[0]             ; phi          ; phi         ; 280.000      ; -0.042     ; 1.728      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[0]            ; phi          ; phi         ; 280.000      ; -0.034     ; 1.736      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|DI_Reg[0]               ; phi          ; phi         ; 280.000      ; -0.010     ; 1.760      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[0]       ; phi          ; phi         ; 280.000      ; -0.022     ; 1.748      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|No_BTR           ; phi          ; phi         ; 280.000      ; -0.011     ; 1.759      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|BTR_r            ; phi          ; phi         ; 280.000      ; -0.011     ; 1.759      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[0]            ; phi          ; phi         ; 280.000      ; -0.001     ; 1.769      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PreserveC_r      ; phi          ; phi         ; 280.000      ; -0.031     ; 1.739      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[2]            ; phi          ; phi         ; 280.000      ; -0.013     ; 1.757      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[1]       ; phi          ; phi         ; 280.000      ; -0.022     ; 1.748      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[1]            ; phi          ; phi         ; 280.000      ; -0.023     ; 1.747      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[2]       ; phi          ; phi         ; 280.000      ; -0.022     ; 1.748      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[2]            ; phi          ; phi         ; 280.000      ; -0.014     ; 1.756      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|DI_Reg[3]               ; phi          ; phi         ; 280.000      ; -0.010     ; 1.760      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[3]       ; phi          ; phi         ; 280.000      ; -0.020     ; 1.750      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[3]            ; phi          ; phi         ; 280.000      ; -0.014     ; 1.756      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|I[3]             ; phi          ; phi         ; 280.000      ; -0.013     ; 1.757      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[3]            ; phi          ; phi         ; 280.000      ; -0.021     ; 1.749      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[3]           ; phi          ; phi         ; 280.000      ; -0.021     ; 1.749      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|R[3]             ; phi          ; phi         ; 280.000      ; -0.026     ; 1.744      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|R[4]             ; phi          ; phi         ; 280.000      ; -0.026     ; 1.744      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|I[4]             ; phi          ; phi         ; 280.000      ; -0.042     ; 1.728      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[4]            ; phi          ; phi         ; 280.000      ; -0.021     ; 1.749      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[4]           ; phi          ; phi         ; 280.000      ; -0.021     ; 1.749      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[1]            ; phi          ; phi         ; 280.000      ; -0.040     ; 1.730      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|I[1]             ; phi          ; phi         ; 280.000      ; -0.042     ; 1.728      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|R[1]             ; phi          ; phi         ; 280.000      ; -0.026     ; 1.744      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[1]           ; phi          ; phi         ; 280.000      ; -0.040     ; 1.730      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[11]           ; phi          ; phi         ; 280.000      ; -0.016     ; 1.754      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[12]           ; phi          ; phi         ; 280.000      ; -0.016     ; 1.754      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[13]           ; phi          ; phi         ; 280.000      ; -0.016     ; 1.754      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[5]            ; phi          ; phi         ; 280.000      ; -0.023     ; 1.747      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[5]            ; phi          ; phi         ; 280.000      ; -0.021     ; 1.749      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|R[5]             ; phi          ; phi         ; 280.000      ; -0.026     ; 1.744      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|I[5]             ; phi          ; phi         ; 280.000      ; -0.026     ; 1.744      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[5]           ; phi          ; phi         ; 280.000      ; -0.021     ; 1.749      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Fp[1]            ; phi          ; phi         ; 280.000      ; -0.034     ; 1.736      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|F[1]             ; phi          ; phi         ; 280.000      ; -0.037     ; 1.733      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[4]            ; phi          ; phi         ; 280.000      ; -0.013     ; 1.757      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[8]            ; phi          ; phi         ; 280.000      ; -0.016     ; 1.754      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|SP[14]           ; phi          ; phi         ; 280.000      ; -0.017     ; 1.753      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|MREQ_n                  ; phi          ; phi         ; 280.000      ; -0.033     ; 1.737      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|R[6]             ; phi          ; phi         ; 280.000      ; -0.026     ; 1.744      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|Ap[6]            ; phi          ; phi         ; 280.000      ; -0.040     ; 1.730      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|ACC[6]           ; phi          ; phi         ; 280.000      ; -0.040     ; 1.730      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|I[6]             ; phi          ; phi         ; 280.000      ; -0.042     ; 1.728      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|DI_Reg[7]               ; phi          ; phi         ; 280.000      ; -0.010     ; 1.760      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[7]       ; phi          ; phi         ; 280.000      ; -0.022     ; 1.748      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[7]            ; phi          ; phi         ; 280.000      ; -0.023     ; 1.747      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[8]       ; phi          ; phi         ; 280.000      ; -0.042     ; 1.728      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[8]            ; phi          ; phi         ; 280.000      ; -0.017     ; 1.753      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[9]       ; phi          ; phi         ; 280.000      ; -0.042     ; 1.728      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[9]            ; phi          ; phi         ; 280.000      ; -0.019     ; 1.751      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[10]      ; phi          ; phi         ; 280.000      ; -0.041     ; 1.729      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[10]           ; phi          ; phi         ; 280.000      ; -0.017     ; 1.753      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[13]      ; phi          ; phi         ; 280.000      ; -0.041     ; 1.729      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[13]           ; phi          ; phi         ; 280.000      ; -0.017     ; 1.753      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[14]      ; phi          ; phi         ; 280.000      ; -0.041     ; 1.729      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|PC[14]           ; phi          ; phi         ; 280.000      ; -0.019     ; 1.751      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[4]       ; phi          ; phi         ; 280.000      ; -0.020     ; 1.750      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[5]       ; phi          ; phi         ; 280.000      ; -0.020     ; 1.750      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[6]       ; phi          ; phi         ; 280.000      ; -0.022     ; 1.748      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[11]      ; phi          ; phi         ; 280.000      ; -0.041     ; 1.729      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|TmpAddr[12]      ; phi          ; phi         ; 280.000      ; -0.041     ; 1.729      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|A[14]            ; phi          ; phi         ; 280.000      ; -0.028     ; 1.742      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|A[1]             ; phi          ; phi         ; 280.000      ; -0.034     ; 1.736      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|DO[1]            ; phi          ; phi         ; 280.000      ; -0.028     ; 1.742      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|DO[0]            ; phi          ; phi         ; 280.000      ; -0.033     ; 1.737      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|DO[6]            ; phi          ; phi         ; 280.000      ; -0.033     ; 1.737      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|RFSH_n           ; phi          ; phi         ; 280.000      ; -0.036     ; 1.734      ;
; 278.262 ; s_n_reset ; T80s:c_Z80|T80:u0|A[11]            ; phi          ; phi         ; 280.000      ; -0.028     ; 1.742      ;
+---------+-----------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'phi'                                                                                                                                                 ;
+-------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.667 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_chr13               ; phi          ; phi         ; 0.000        ; -0.002     ; 0.817      ;
; 0.984 ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|modes97:c_modes97|mode_reset               ; phi          ; phi         ; 0.000        ; 0.012      ; 1.148      ;
; 1.024 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_reset               ; phi          ; phi         ; 0.000        ; 0.012      ; 1.188      ;
; 1.082 ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|modes97:c_modes97|mode_reset               ; phi          ; phi         ; 0.000        ; 0.012      ; 1.246      ;
; 1.087 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.247      ;
; 1.087 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.247      ;
; 1.087 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.247      ;
; 1.087 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.247      ;
; 1.087 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received    ; phi          ; phi         ; 0.000        ; 0.008      ; 1.247      ;
; 1.094 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]   ; phi          ; phi         ; 0.000        ; 0.015      ; 1.261      ;
; 1.094 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; phi          ; phi         ; 0.000        ; 0.015      ; 1.261      ;
; 1.094 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample     ; phi          ; phi         ; 0.000        ; 0.015      ; 1.261      ;
; 1.094 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]  ; phi          ; phi         ; 0.000        ; 0.015      ; 1.261      ;
; 1.094 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]  ; phi          ; phi         ; 0.000        ; 0.015      ; 1.261      ;
; 1.094 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s     ; phi          ; phi         ; 0.000        ; 0.015      ; 1.261      ;
; 1.094 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7] ; phi          ; phi         ; 0.000        ; 0.015      ; 1.261      ;
; 1.094 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5] ; phi          ; phi         ; 0.000        ; 0.015      ; 1.261      ;
; 1.120 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.273      ;
; 1.120 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.273      ;
; 1.120 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.273      ;
; 1.120 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.273      ;
; 1.120 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.273      ;
; 1.120 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.273      ;
; 1.127 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.287      ;
; 1.127 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.287      ;
; 1.127 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.287      ;
; 1.127 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.287      ;
; 1.127 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received    ; phi          ; phi         ; 0.000        ; 0.008      ; 1.287      ;
; 1.134 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]   ; phi          ; phi         ; 0.000        ; 0.015      ; 1.301      ;
; 1.134 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; phi          ; phi         ; 0.000        ; 0.015      ; 1.301      ;
; 1.134 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample     ; phi          ; phi         ; 0.000        ; 0.015      ; 1.301      ;
; 1.134 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]  ; phi          ; phi         ; 0.000        ; 0.015      ; 1.301      ;
; 1.134 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]  ; phi          ; phi         ; 0.000        ; 0.015      ; 1.301      ;
; 1.134 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s     ; phi          ; phi         ; 0.000        ; 0.015      ; 1.301      ;
; 1.134 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7] ; phi          ; phi         ; 0.000        ; 0.015      ; 1.301      ;
; 1.134 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5] ; phi          ; phi         ; 0.000        ; 0.015      ; 1.301      ;
; 1.152 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_rom0                ; phi          ; phi         ; 0.000        ; -0.013     ; 1.291      ;
; 1.160 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.313      ;
; 1.160 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.313      ;
; 1.160 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.313      ;
; 1.160 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.313      ;
; 1.160 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.313      ;
; 1.160 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.313      ;
; 1.185 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.345      ;
; 1.185 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.345      ;
; 1.185 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.345      ;
; 1.185 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]  ; phi          ; phi         ; 0.000        ; 0.008      ; 1.345      ;
; 1.185 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received    ; phi          ; phi         ; 0.000        ; 0.008      ; 1.345      ;
; 1.192 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]   ; phi          ; phi         ; 0.000        ; 0.015      ; 1.359      ;
; 1.192 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; phi          ; phi         ; 0.000        ; 0.015      ; 1.359      ;
; 1.192 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample     ; phi          ; phi         ; 0.000        ; 0.015      ; 1.359      ;
; 1.192 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]  ; phi          ; phi         ; 0.000        ; 0.015      ; 1.359      ;
; 1.192 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]  ; phi          ; phi         ; 0.000        ; 0.015      ; 1.359      ;
; 1.192 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s     ; phi          ; phi         ; 0.000        ; 0.015      ; 1.359      ;
; 1.192 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7] ; phi          ; phi         ; 0.000        ; 0.015      ; 1.359      ;
; 1.192 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5] ; phi          ; phi         ; 0.000        ; 0.015      ; 1.359      ;
; 1.218 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.371      ;
; 1.218 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.371      ;
; 1.218 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.371      ;
; 1.218 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.371      ;
; 1.218 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.371      ;
; 1.218 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0] ; phi          ; phi         ; 0.000        ; 0.001      ; 1.371      ;
; 1.284 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][0]   ; phi          ; phi         ; 0.000        ; -0.001     ; 1.435      ;
; 1.284 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]   ; phi          ; phi         ; 0.000        ; -0.001     ; 1.435      ;
; 1.284 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3]   ; phi          ; phi         ; 0.000        ; -0.001     ; 1.435      ;
; 1.288 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][4]   ; phi          ; phi         ; 0.000        ; -0.002     ; 1.438      ;
; 1.288 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4]   ; phi          ; phi         ; 0.000        ; -0.002     ; 1.438      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]        ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]        ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]        ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]        ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]        ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.317 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]        ; phi          ; phi         ; 0.000        ; 0.017      ; 1.486      ;
; 1.324 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][0]   ; phi          ; phi         ; 0.000        ; -0.001     ; 1.475      ;
; 1.324 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4]   ; phi          ; phi         ; 0.000        ; -0.001     ; 1.475      ;
; 1.324 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3]   ; phi          ; phi         ; 0.000        ; -0.001     ; 1.475      ;
; 1.328 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][4]   ; phi          ; phi         ; 0.000        ; -0.002     ; 1.478      ;
; 1.328 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4]   ; phi          ; phi         ; 0.000        ; -0.002     ; 1.478      ;
; 1.336 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0]   ; phi          ; phi         ; 0.000        ; 0.018      ; 1.506      ;
; 1.336 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]         ; phi          ; phi         ; 0.000        ; 0.018      ; 1.506      ;
; 1.336 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]         ; phi          ; phi         ; 0.000        ; 0.018      ; 1.506      ;
; 1.336 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]         ; phi          ; phi         ; 0.000        ; 0.018      ; 1.506      ;
; 1.336 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]         ; phi          ; phi         ; 0.000        ; 0.018      ; 1.506      ;
; 1.336 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[20]        ; phi          ; phi         ; 0.000        ; 0.018      ; 1.506      ;
; 1.336 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[21]        ; phi          ; phi         ; 0.000        ; 0.018      ; 1.506      ;
; 1.336 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[22]        ; phi          ; phi         ; 0.000        ; 0.018      ; 1.506      ;
; 1.336 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[23]        ; phi          ; phi         ; 0.000        ; 0.018      ; 1.506      ;
; 1.357 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.526      ;
; 1.357 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.526      ;
; 1.357 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.526      ;
; 1.357 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.526      ;
; 1.357 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.526      ;
; 1.357 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]         ; phi          ; phi         ; 0.000        ; 0.017      ; 1.526      ;
; 1.357 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]        ; phi          ; phi         ; 0.000        ; 0.017      ; 1.526      ;
+-------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'phi'                                                                                                                                                            ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg0   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg0   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg1   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg1   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg10  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg10  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg11  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg11  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg2   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg2   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg3   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg3   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg4   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg4   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg5   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg5   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg6   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg6   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg7   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg7   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg8   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg8   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg9   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a0~porta_address_reg9   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a10~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a11~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a12~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_iq71:auto_generated|ram_block1a13~porta_address_reg1  ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; 1.776  ; 1.776  ; Rise       ; clock           ;
;  d[0]     ; clk50      ; 1.239  ; 1.239  ; Rise       ; clock           ;
;  d[1]     ; clk50      ; 1.270  ; 1.270  ; Rise       ; clock           ;
;  d[2]     ; clk50      ; 1.331  ; 1.331  ; Rise       ; clock           ;
;  d[3]     ; clk50      ; 1.265  ; 1.265  ; Rise       ; clock           ;
;  d[4]     ; clk50      ; 1.678  ; 1.678  ; Rise       ; clock           ;
;  d[5]     ; clk50      ; 1.399  ; 1.399  ; Rise       ; clock           ;
;  d[6]     ; clk50      ; 1.776  ; 1.776  ; Rise       ; clock           ;
;  d[7]     ; clk50      ; 1.335  ; 1.335  ; Rise       ; clock           ;
; d[*]      ; clk50      ; 1.016  ; 1.016  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 0.545  ; 0.545  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 0.994  ; 0.994  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 0.742  ; 0.742  ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 0.267  ; 0.267  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 0.375  ; 0.375  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 0.649  ; 0.649  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 1.016  ; 1.016  ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 0.511  ; 0.511  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; -0.252 ; -0.252 ; Rise       ; phi             ;
; kbd_data  ; clk50      ; -0.562 ; -0.562 ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.579  ; 0.579  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 0.843  ; 0.843  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 0.920  ; 0.920  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; -0.406 ; -0.406 ; Fall       ; phi             ;
;  d[1]     ; clk50      ; -0.487 ; -0.487 ; Fall       ; phi             ;
;  d[2]     ; clk50      ; -0.248 ; -0.248 ; Fall       ; phi             ;
;  d[3]     ; clk50      ; -0.182 ; -0.182 ; Fall       ; phi             ;
;  d[4]     ; clk50      ; -0.279 ; -0.279 ; Fall       ; phi             ;
;  d[5]     ; clk50      ; -0.379 ; -0.379 ; Fall       ; phi             ;
;  d[6]     ; clk50      ; 0.920  ; 0.920  ; Fall       ; phi             ;
;  d[7]     ; clk50      ; -0.164 ; -0.164 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; -1.119 ; -1.119 ; Rise       ; clock           ;
;  d[0]     ; clk50      ; -1.119 ; -1.119 ; Rise       ; clock           ;
;  d[1]     ; clk50      ; -1.150 ; -1.150 ; Rise       ; clock           ;
;  d[2]     ; clk50      ; -1.211 ; -1.211 ; Rise       ; clock           ;
;  d[3]     ; clk50      ; -1.145 ; -1.145 ; Rise       ; clock           ;
;  d[4]     ; clk50      ; -1.558 ; -1.558 ; Rise       ; clock           ;
;  d[5]     ; clk50      ; -1.279 ; -1.279 ; Rise       ; clock           ;
;  d[6]     ; clk50      ; -1.656 ; -1.656 ; Rise       ; clock           ;
;  d[7]     ; clk50      ; -1.215 ; -1.215 ; Rise       ; clock           ;
; d[*]      ; clk50      ; 0.294  ; 0.294  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 0.046  ; 0.046  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; -0.354 ; -0.354 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; -0.179 ; -0.179 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 0.294  ; 0.294  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 0.187  ; 0.187  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 0.000  ; 0.000  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; -0.510 ; -0.510 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 0.000  ; 0.000  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; 0.372  ; 0.372  ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 0.682  ; 0.682  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; -0.073 ; -0.073 ; Rise       ; phi             ;
; v_inv     ; clk50      ; -0.123 ; -0.123 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 0.607  ; 0.607  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.526  ; 0.526  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 0.607  ; 0.607  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.368  ; 0.368  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 0.302  ; 0.302  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; 0.399  ; 0.399  ; Fall       ; phi             ;
;  d[5]     ; clk50      ; 0.499  ; 0.499  ; Fall       ; phi             ;
;  d[6]     ; clk50      ; -0.597 ; -0.597 ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.284  ; 0.284  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; vgaB      ; clk50      ; 4.013 ; 4.013 ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 4.124 ; 4.124 ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 4.076 ; 4.076 ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 4.138 ; 4.138 ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 3.909 ; 3.909 ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 5.980 ; 5.980 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 5.980 ; 5.980 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 5.449 ; 5.449 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 5.903 ; 5.903 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 8.341 ; 8.341 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 8.256 ; 8.256 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 7.881 ; 7.881 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 8.304 ; 8.304 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 7.882 ; 7.882 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 7.913 ; 7.913 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 7.665 ; 7.665 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 8.075 ; 8.075 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 8.341 ; 8.341 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 7.867 ; 7.867 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 6.738 ; 6.738 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 6.598 ; 6.598 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 6.309 ; 6.309 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 6.487 ; 6.487 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 7.561 ; 7.561 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 7.454 ; 7.454 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 6.665 ; 6.665 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.446 ; 6.446 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.200 ; 6.200 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.585 ; 6.585 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 6.415 ; 6.415 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 6.665 ; 6.665 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 6.419 ; 6.419 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.604 ; 6.604 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.626 ; 6.626 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 5.953 ; 5.953 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 7.909 ; 7.909 ; Rise       ; phi             ;
; we_n      ; clk50      ; 5.957 ; 5.957 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 7.936 ; 7.936 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 7.851 ; 7.851 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 7.476 ; 7.476 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 7.899 ; 7.899 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 7.477 ; 7.477 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 7.508 ; 7.508 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 7.260 ; 7.260 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 7.670 ; 7.670 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 7.936 ; 7.936 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 7.462 ; 7.462 ; Fall       ; phi             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; vgaB      ; clk50      ; 4.013 ; 4.013 ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 4.124 ; 4.124 ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 4.076 ; 4.076 ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 4.138 ; 4.138 ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 3.909 ; 3.909 ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 5.449 ; 5.449 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 5.980 ; 5.980 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 5.449 ; 5.449 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 5.903 ; 5.903 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 6.309 ; 6.309 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 7.381 ; 7.381 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 7.156 ; 7.156 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 7.141 ; 7.141 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 6.710 ; 6.710 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 6.766 ; 6.766 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 6.511 ; 6.511 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 7.350 ; 7.350 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 7.618 ; 7.618 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 6.991 ; 6.991 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 6.738 ; 6.738 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 6.598 ; 6.598 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 6.309 ; 6.309 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 6.487 ; 6.487 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 6.846 ; 6.846 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 6.872 ; 6.872 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 6.200 ; 6.200 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.446 ; 6.446 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.200 ; 6.200 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.585 ; 6.585 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 6.415 ; 6.415 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 6.665 ; 6.665 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 6.419 ; 6.419 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.604 ; 6.604 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.626 ; 6.626 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 5.953 ; 5.953 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 7.013 ; 7.013 ; Rise       ; phi             ;
; we_n      ; clk50      ; 5.957 ; 5.957 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 6.713 ; 6.713 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 7.851 ; 7.851 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 7.476 ; 7.476 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 7.899 ; 7.899 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 6.868 ; 6.868 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 6.994 ; 6.994 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 6.829 ; 6.829 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 7.248 ; 7.248 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 7.292 ; 7.292 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 6.713 ; 6.713 ; Fall       ; phi             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; d[*]      ; clk50      ; 5.863 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.006 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.006 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.223 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.863 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.986 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.986 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.105 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.115 ;      ; Rise       ; phi             ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; d[*]      ; clk50      ; 5.863 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.006 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.006 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.223 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.863 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.986 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.986 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.105 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.115 ;      ; Rise       ; phi             ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 5.863     ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.006     ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.006     ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.223     ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.863     ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.986     ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.986     ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.105     ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.115     ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 5.863     ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.006     ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.006     ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.223     ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.863     ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.986     ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.986     ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.105     ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.115     ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; 6.349   ; -0.650 ; 275.102  ; 0.667   ; 6.933               ;
;  clk50           ; 6.349   ; 0.215  ; N/A      ; N/A     ; 6.933               ;
;  clock           ; 127.636 ; 0.215  ; N/A      ; N/A     ; 68.758              ;
;  phi             ; 128.885 ; -0.650 ; 275.102  ; 0.667   ; 137.223             ;
; Design-wide TNS  ; 0.0     ; -6.079 ; 0.0      ; 0.0     ; 0.0                 ;
;  clk50           ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clock           ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  phi             ; 0.000   ; -6.079 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; 5.031  ; 5.031  ; Rise       ; clock           ;
;  d[0]     ; clk50      ; 3.306  ; 3.306  ; Rise       ; clock           ;
;  d[1]     ; clk50      ; 3.309  ; 3.309  ; Rise       ; clock           ;
;  d[2]     ; clk50      ; 3.697  ; 3.697  ; Rise       ; clock           ;
;  d[3]     ; clk50      ; 3.369  ; 3.369  ; Rise       ; clock           ;
;  d[4]     ; clk50      ; 4.630  ; 4.630  ; Rise       ; clock           ;
;  d[5]     ; clk50      ; 3.864  ; 3.864  ; Rise       ; clock           ;
;  d[6]     ; clk50      ; 5.031  ; 5.031  ; Rise       ; clock           ;
;  d[7]     ; clk50      ; 3.423  ; 3.423  ; Rise       ; clock           ;
; d[*]      ; clk50      ; 4.210  ; 4.210  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 2.614  ; 2.614  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 4.070  ; 4.070  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 3.256  ; 3.256  ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 1.667  ; 1.667  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 2.022  ; 2.022  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 3.042  ; 3.042  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 4.210  ; 4.210  ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 2.392  ; 2.392  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; -0.081 ; -0.081 ; Rise       ; phi             ;
; kbd_data  ; clk50      ; -0.562 ; -0.562 ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 2.451  ; 2.451  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 3.271  ; 3.271  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 3.747  ; 3.747  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; -0.406 ; -0.406 ; Fall       ; phi             ;
;  d[1]     ; clk50      ; -0.487 ; -0.487 ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.028  ; 0.028  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 0.178  ; 0.178  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; -0.171 ; -0.171 ; Fall       ; phi             ;
;  d[5]     ; clk50      ; -0.379 ; -0.379 ; Fall       ; phi             ;
;  d[6]     ; clk50      ; 3.747  ; 3.747  ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.057  ; 0.057  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; -1.119 ; -1.119 ; Rise       ; clock           ;
;  d[0]     ; clk50      ; -1.119 ; -1.119 ; Rise       ; clock           ;
;  d[1]     ; clk50      ; -1.150 ; -1.150 ; Rise       ; clock           ;
;  d[2]     ; clk50      ; -1.211 ; -1.211 ; Rise       ; clock           ;
;  d[3]     ; clk50      ; -1.145 ; -1.145 ; Rise       ; clock           ;
;  d[4]     ; clk50      ; -1.558 ; -1.558 ; Rise       ; clock           ;
;  d[5]     ; clk50      ; -1.279 ; -1.279 ; Rise       ; clock           ;
;  d[6]     ; clk50      ; -1.656 ; -1.656 ; Rise       ; clock           ;
;  d[7]     ; clk50      ; -1.215 ; -1.215 ; Rise       ; clock           ;
; d[*]      ; clk50      ; 0.294  ; 0.294  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 0.046  ; 0.046  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; -0.354 ; -0.354 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; -0.179 ; -0.179 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 0.294  ; 0.294  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 0.187  ; 0.187  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 0.000  ; 0.000  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; -0.510 ; -0.510 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 0.000  ; 0.000  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; 0.372  ; 0.372  ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 1.244  ; 1.244  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; -0.073 ; -0.073 ; Rise       ; phi             ;
; v_inv     ; clk50      ; -0.123 ; -0.123 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 1.055  ; 1.055  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.838  ; 0.838  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 1.055  ; 1.055  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.368  ; 0.368  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 0.302  ; 0.302  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; 0.437  ; 0.437  ; Fall       ; phi             ;
;  d[5]     ; clk50      ; 0.699  ; 0.699  ; Fall       ; phi             ;
;  d[6]     ; clk50      ; -0.597 ; -0.597 ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.284  ; 0.284  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; vgaB      ; clk50      ; 8.844  ; 8.844  ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 9.145  ; 9.145  ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 9.211  ; 9.211  ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 9.176  ; 9.176  ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 8.504  ; 8.504  ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 13.845 ; 13.845 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 13.845 ; 13.845 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 12.250 ; 12.250 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 13.703 ; 13.703 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 19.619 ; 19.619 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 19.284 ; 19.284 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 18.281 ; 18.281 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 19.594 ; 19.594 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 18.125 ; 18.125 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 18.371 ; 18.371 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 17.582 ; 17.582 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 18.662 ; 18.662 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 19.619 ; 19.619 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 18.379 ; 18.379 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 15.058 ; 15.058 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 14.412 ; 14.412 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 13.779 ; 13.779 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 14.252 ; 14.252 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 17.722 ; 17.722 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 17.261 ; 17.261 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 14.671 ; 14.671 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.948 ; 13.948 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.161 ; 13.161 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 13.987 ; 13.987 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 13.888 ; 13.888 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 14.671 ; 14.671 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.896 ; 13.896 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 14.266 ; 14.266 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 14.589 ; 14.589 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 13.582 ; 13.582 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 18.793 ; 18.793 ; Rise       ; phi             ;
; we_n      ; clk50      ; 13.581 ; 13.581 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 18.516 ; 18.516 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 18.206 ; 18.206 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 17.085 ; 17.085 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 18.516 ; 18.516 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 17.047 ; 17.047 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 17.171 ; 17.171 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 16.382 ; 16.382 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 17.464 ; 17.464 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 18.423 ; 18.423 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 17.301 ; 17.301 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; vgaB      ; clk50      ; 4.013 ; 4.013 ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 4.124 ; 4.124 ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 4.076 ; 4.076 ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 4.138 ; 4.138 ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 3.909 ; 3.909 ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 5.449 ; 5.449 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 5.980 ; 5.980 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 5.449 ; 5.449 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 5.903 ; 5.903 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 6.309 ; 6.309 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 7.381 ; 7.381 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 7.156 ; 7.156 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 7.141 ; 7.141 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 6.710 ; 6.710 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 6.766 ; 6.766 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 6.511 ; 6.511 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 7.350 ; 7.350 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 7.618 ; 7.618 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 6.991 ; 6.991 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 6.738 ; 6.738 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 6.598 ; 6.598 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 6.309 ; 6.309 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 6.487 ; 6.487 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 6.846 ; 6.846 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 6.872 ; 6.872 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 6.200 ; 6.200 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.446 ; 6.446 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.200 ; 6.200 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.585 ; 6.585 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 6.415 ; 6.415 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 6.665 ; 6.665 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 6.419 ; 6.419 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.604 ; 6.604 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.626 ; 6.626 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 5.953 ; 5.953 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 7.013 ; 7.013 ; Rise       ; phi             ;
; we_n      ; clk50      ; 5.957 ; 5.957 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 6.713 ; 6.713 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 7.851 ; 7.851 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 7.476 ; 7.476 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 7.899 ; 7.899 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 6.868 ; 6.868 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 6.994 ; 6.994 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 6.829 ; 6.829 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 7.248 ; 7.248 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 7.292 ; 7.292 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 6.713 ; 6.713 ; Fall       ; phi             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 524      ; 0        ; 0        ; 0        ;
; clock      ; clk50    ; 21       ; 15       ; 0        ; 0        ;
; phi        ; clk50    ; 42       ; 0        ; 0        ; 0        ;
; clock      ; clock    ; 25       ; 0        ; 0        ; 0        ;
; phi        ; clock    ; 373      ; 10       ; 0        ; 0        ;
; clock      ; phi      ; 48       ; 0        ; 0        ; 0        ;
; phi        ; phi      ; 8849412  ; 256      ; 831      ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 524      ; 0        ; 0        ; 0        ;
; clock      ; clk50    ; 21       ; 15       ; 0        ; 0        ;
; phi        ; clk50    ; 42       ; 0        ; 0        ; 0        ;
; clock      ; clock    ; 25       ; 0        ; 0        ; 0        ;
; phi        ; clock    ; 373      ; 10       ; 0        ; 0        ;
; clock      ; phi      ; 48       ; 0        ; 0        ; 0        ;
; phi        ; phi      ; 8849412  ; 256      ; 831      ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; phi        ; phi      ; 504      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; phi        ; phi      ; 504      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 26 12:12:31 2015
Info: Command: quartus_sta zxgate -c zxgate
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'zxgate.sdc'
Warning (332060): Node: T80s:c_Z80|IORQ_n was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: audio_div[10] was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.349         0.000 clk50 
    Info (332119):   127.636         0.000 clock 
    Info (332119):   128.885         0.000 phi 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.552
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.552        -0.938 phi 
    Info (332119):     0.499         0.000 clk50 
    Info (332119):     0.499         0.000 clock 
Info (332146): Worst-case recovery slack is 275.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   275.102         0.000 phi 
Info (332146): Worst-case removal slack is 1.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.641         0.000 phi 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 clk50 
    Info (332119):    68.758         0.000 clock 
    Info (332119):   137.223         0.000 phi 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: T80s:c_Z80|IORQ_n was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: audio_div[10] was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 8.752
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.752         0.000 clk50 
    Info (332119):   134.966         0.000 clock 
    Info (332119):   135.801         0.000 phi 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.650
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.650        -6.079 phi 
    Info (332119):     0.215         0.000 clk50 
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 277.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   277.914         0.000 phi 
Info (332146): Worst-case removal slack is 0.667
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.667         0.000 phi 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clk50 
    Info (332119):    69.000         0.000 clock 
    Info (332119):   138.077         0.000 phi 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 530 megabytes
    Info: Processing ended: Thu Nov 26 12:12:32 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


