@W: MT530 :"c:\users\lu121lin\documents\libro\uebungen\vorlesungsskripte\aufgabe_1\hex4x7seg.vhd":57:8:57:9|Found inferred clock aufgabe1|clk which controls 17 sequential elements including u1.sel[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
