--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
@@ -75,8 +75,14 @@
 #define AR934X_GMAC_SIZE	0x14
 #define AR934X_WMAC_BASE	(AR71XX_APB_BASE + 0x00100000)
 #define AR934X_WMAC_SIZE	0x20000
+#define AR934X_AUD_DPLL_BASE	(AR71XX_APB_BASE + 0x00116200)
+#define AR934X_AUD_DPLL_SIZE	0x10
 #define AR934X_EHCI_BASE	0x1b000000
 #define AR934X_EHCI_SIZE	0x1000
+#define AR934X_DMA_BASE		(AR71XX_APB_BASE + 0x000A0000)
+#define AR934X_DMA_SIZE		0x6C
+#define AR934X_STEREO_BASE	(AR71XX_APB_BASE + 0x000B0000)
+#define AR934X_STEREO_SIZE	0x18
 
 /*
  * DDR_CTRL block
@@ -186,6 +192,8 @@
 #define AR934X_PLL_DDR_CONFIG_REG		0x04
 #define AR934X_PLL_CPU_DDR_CLK_CTRL_REG		0x08
 #define AR934X_PLL_ETH_XMII_CONTROL_REG		0x2c
+#define AR934X_PLL_AUDIO_CONFIG_REG		0x30
+#define AR934X_PLL_AUDIO_MOD_REG		0x34
 
 #define AR934X_PLL_CPU_CONFIG_NFRAC_SHIFT	0
 #define AR934X_PLL_CPU_CONFIG_NFRAC_MASK	0x3f
@@ -218,6 +226,20 @@
 #define AR934X_PLL_CPU_DDR_CLK_CTRL_DDRCLK_FROM_DDRPLL	BIT(21)
 #define AR934X_PLL_CPU_DDR_CLK_CTRL_AHBCLK_FROM_DDRPLL	BIT(24)
 
+#define AR934X_PLL_AUDIO_CONFIG_EXT_DIV_SHIFT		12
+#define AR934X_PLL_AUDIO_CONFIG_EXT_DIV_MASK		0x7
+#define AR934X_PLL_AUDIO_CONFIG_POSTPLLPWD_SHIFT	7
+#define AR934X_PLL_AUDIO_CONFIG_POSTPLLPWD_MASK		0x7
+#define AR934X_PLL_AUDIO_CONFIG_PLLPWD			BIT(5)
+#define AR934X_PLL_AUDIO_CONFIG_BYPASS			BIT(4)
+#define AR934X_PLL_AUDIO_CONFIG_REFDIV_SHIFT		0
+#define AR934X_PLL_AUDIO_CONFIG_REFDIV_MASK		0xf
+
+#define AR934X_PLL_AUDIO_MOD_TGT_DIV_FRAC_SHIFT	11
+#define AR934X_PLL_AUDIO_MOD_TGT_DIV_FRAC_MASK	0x3ffff
+#define AR934X_PLL_AUDIO_MOD_TGT_DIV_INT_SHIFT	1
+#define AR934X_PLL_AUDIO_MOD_TGT_DIV_INT_MASK	0x3f
+
 /*
  * USB_CONFIG block
  */
@@ -460,8 +482,29 @@
 #define AR934X_GPIO_REG_OUT_FUNC3	0x38
 #define AR934X_GPIO_REG_OUT_FUNC4	0x3c
 #define AR934X_GPIO_REG_OUT_FUNC5	0x40
+#define AR934X_GPIO_REG_IN_ENABLE0	0x44
+#define AR934X_GPIO_REG_IN_ENABLE1	0x48
+#define AR934X_GPIO_REG_IN_ENABLE2	0x4C
+#define AR934X_GPIO_REG_IN_ENABLE3	0x50
+#define AR934X_GPIO_REG_IN_ENABLE4	0x54
+#define AR934X_GPIO_REG_IN_ENABLE9	0x68
 #define AR934X_GPIO_REG_FUNC		0x6c
 
+#define AR934X_GPIO_OUT_MUX_I2S_CLK		12
+#define AR934X_GPIO_OUT_MUX_I2S_WS		13
+#define AR934X_GPIO_OUT_MUX_I2S_SD		14
+#define AR934X_GPIO_OUT_MUX_I2S_MCK		15
+#define AR934X_GPIO_OUT_MUX_SPDIF_OUT		25
+#define AR934X_GPIO_IN_MUX_SPI_MISO		0
+#define AR934X_GPIO_IN_MUX_UART0_SIN		1
+#define AR934X_GPIO_IN_MUX_I2S_WS		4
+#define AR934X_GPIO_IN_MUX_I2S_MIC_SD		5
+#define AR934X_GPIO_IN_MUX_I2S_CLK		6
+#define AR934X_GPIO_IN_MUX_I2S_MCK		7
+#define AR934X_GPIO_IN_MUX_I2S_ETH_RX_ERR	8
+#define AR934X_GPIO_IN_MUX_I2S_ETH_RX_COL	9
+#define AR934X_GPIO_IN_MUX_I2S_ETH_RX_CRS	10
+
 #define AR71XX_GPIO_COUNT		16
 #define AR724X_GPIO_COUNT		18
 #define AR913X_GPIO_COUNT		22
@@ -588,4 +631,123 @@
 #define AR934X_ETH_CFG_RMII_GMAC0_MASTER BIT(12)
 #define AR933X_ETH_CFG_SW_ACC_MSB_FIRST	BIT(13)
 
+/*
+ * DPLL block
+ */
+
+#define AR934X_DPLL_REG_1		0x00
+#define AR934X_DPLL_REG_2		0x04
+
+#define AR934X_DPLL_2_RANGE		BIT(31)
+#define AR934X_DPLL_2_KI_SHIFT		26
+#define AR934X_DPLL_2_KI_MASK		0xf
+#define AR934X_DPLL_2_KD_SHIFT		19
+#define AR934X_DPLL_2_KD_MASK		0x7f
+
+#define AR934X_DPLL_REG_3		0x08
+
+#define AR934X_DPLL_3_DO_MEAS		BIT(30)
+#define AR934X_DPLL_3_PHASESH_SHIFT	23
+#define AR934X_DPLL_3_PHASESH_MASK	0x7f
+#define AR934X_DPLL_3_SQSUM_DVC_SHIFT	3
+#define AR934X_DPLL_3_SQSUM_DVC_MASK	0xfffff
+
+#define AR934X_DPLL_REG_4		0x0c
+
+#define AR934X_DPLL_4_MEAS_DONE		BIT(3)
+
+
+/*
+ * DMA block (MBOX/PCM)
+ */
+#define AR934X_DMA_REG_MBOX_FIFO			0x00
+#define AR934X_DMA_REG_MBOX_FIFO_STATUS			0x08
+#define AR934X_DMA_REG_SLIC_MBOX_FIFO_STATUS		0x0c
+#define AR934X_DMA_REG_MBOX_DMA_POLICY			0x10
+
+#define AR934X_DMA_MBOX_DMA_POLICY_TX_FIFO_THRESH_SHIFT	4
+#define AR934X_DMA_MBOX_DMA_POLICY_TX_FIFO_THRESH_MASK	0xf
+#define AR934X_DMA_MBOX_DMA_POLICY_TX_QUANTUM		BIT(3)
+#define AR934X_DMA_MBOX_DMA_POLICY_RX_QUANTUM		BIT(1)
+
+#define AR934X_DMA_REG_SLIC_MBOX_DMA_POLICY		0x14
+#define AR934X_DMA_REG_MBOX0_DMA_RX_DESCRIPTOR_BASE	0x18
+#define AR934X_DMA_REG_MBOX0_DMA_RX_CONTROL		0x1c
+#define AR934X_DMA_REG_MBOX0_DMA_TX_DESCRIPTOR_BASE	0x20
+#define AR934X_DMA_REG_MBOX0_DMA_TX_CONTROL		0x24
+#define AR934X_DMA_REG_MBOX1_DMA_RX_DESCRIPTOR_BASE	0x28
+#define AR934X_DMA_REG_MBOX1_DMA_RX_CONTROL		0x2c
+#define AR934X_DMA_REG_MBOX1_DMA_TX_DESCRIPTOR_BASE	0x30
+#define AR934X_DMA_REG_MBOX1_DMA_TX_CONTROL		0x34
+
+#define AR934X_DMA_MBOX_DMA_CONTROL_RESUME		BIT(2)
+#define AR934X_DMA_MBOX_DMA_CONTROL_START		BIT(1)
+#define AR934X_DMA_MBOX_DMA_CONTROL_STOP		BIT(0)
+
+#define AR934X_DMA_REG_MBOX_FRAME			0x38
+#define AR934X_DMA_REG_SLIC_MBOX_FRAME			0x3c
+#define AR934X_DMA_REG_FIFO_TIMEOUT			0x40
+#define AR934X_DMA_REG_MBOX_INT_STATUS			0x44
+#define AR934X_DMA_REG_SLIC_MBOX_INT_STATUS		0x48
+
+#define AR934X_DMA_MBOX_INT_STATUS_RX_DMA_COMPLETE	BIT(10)
+#define AR934X_DMA_MBOX_INT_STATUS_TX_DMA_COMPLETE	BIT(6)
+
+#define AR934X_DMA_REG_MBOX_INT_ENABLE			0x4c
+#define AR934X_DMA_REG_SLIC_MBOX_INT_ENABLE		0x50
+
+#define AR934X_DMA_MBOX1_INT_RX_COMPLETE		BIT(11)
+#define AR934X_DMA_MBOX0_INT_RX_COMPLETE		BIT(10)
+#define AR934X_DMA_MBOX1_INT_TX_EOM_COMPLETE		BIT(9)
+#define AR934X_DMA_MBOX0_INT_TX_EOM_COMPLETE		BIT(8)
+#define AR934X_DMA_MBOX1_INT_TX_COMPLETE		BIT(7)
+#define AR934X_DMA_MBOX0_INT_TX_COMPLETE		BIT(6)
+
+#define AR934X_DMA_REG_MBOX_FIFO_RESET			0x54
+#define AR934X_DMA_REG_SLIC_MBOX_FIFO_RESET		0x58
+
+#define AR934X_DMA_MBOX1_FIFO_RESET_RX			BIT(3)
+#define AR934X_DMA_MBOX0_FIFO_RESET_RX			BIT(2)
+#define AR934X_DMA_MBOX1_FIFO_RESET_TX			BIT(1)
+#define AR934X_DMA_MBOX0_FIFO_RESET_TX			BIT(0)
+
+/*
+ * STEREO block
+ */
+#define	AR934X_STEREO_REG_CONFIG			0x00
+
+#define	AR934X_STEREO_CONFIG_SPDIF_ENABLE		BIT(23)
+#define AR934X_STEREO_CONFIG_I2S_ENABLE			BIT(21)
+#define AR934X_STEREO_CONFIG_MIC_RESET			BIT(20)
+#define AR934X_STEREO_CONFIG_RESET			BIT(19)
+#define AR934X_STEREO_CONFIG_I2S_DELAY			BIT(18)
+#define AR934X_STEREO_CONFIG_PCM_SWAP			BIT(17)
+#define AR934X_STEREO_CONFIG_MIC_WORD_SIZE		BIT(16)
+#define AR934X_STEREO_CONFIG_STEREO_MONO_SHIFT		14
+#define AR934X_STEREO_CONFIG_STEREO_MONO_MASK		0x03
+#define AR934X_STEREO_CONFIG_STEREO_MONO_STEREO		0
+#define AR934X_STEREO_CONFIG_STEREO_MONO_CH0		1
+#define AR934X_STEREO_CONFIG_STEREO_MONO_CH1		2
+
+#define AR934X_STEREO_CONFIG_DATA_WORD_SIZE_SHIFT	12
+#define AR934X_STEREO_CONFIG_DATA_WORD_SIZE_MASK	0x03
+#define AR934X_STEREO_CONFIG_DATA_WORD_8		0
+#define AR934X_STEREO_CONFIG_DATA_WORD_16		1
+#define AR934X_STEREO_CONFIG_DATA_WORD_24		2
+#define AR934X_STEREO_CONFIG_DATA_WORD_32		3
+
+#define AR934X_STEREO_CONFIG_I2S_WORK_SIZE		BIT(11)
+#define AR934X_STEREO_CONFIG_MCK_SEL			BIT(10)
+#define AR934X_STEREO_CONFIG_SAMPLE_CNT_CLEAR_TYPE	BIT(9)
+#define AR934X_STEREO_CONFIG_MASTER			BIT(8)
+#define AR934X_STEREO_CONFIG_POSEDGE_SHIFT		0
+#define AR934X_STEREO_CONFIG_POSEDGE_MASK		0xff
+
+#define	AR934X_STEREO_REG_VOLUME			0x04
+#define	AR934X_STEREO_REG_MASTER_CLOCK			0x08
+#define	AR934X_STEREO_REG_TX_SAMPLE_CNT_LSB		0x0c
+#define	AR934X_STEREO_REG_TX_SAMPLE_CNT_MSB		0x10
+#define	AR934X_STEREO_REG_RX_SAMPLE_CNT_LSB		0x14
+#define	AR934X_STEREO_REG_RX_SAMPLE_CNT_MSB 		0x18
+
 #endif /* __ASM_MACH_AR71XX_REGS_H */
