{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Barrel Shifter\n",
    "\n",
    "A Barrel shifter performs the operation `v << s` (or `v >> s` with flipped bits) where `s` is not constant.\n",
    "An elegant implementation is the approach via cascaded multiplexer elements."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This `cshift` primitive is later instanced procedurally, iterating through the variable `i` "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Shifter element in MyHDL"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.insert(0, \"../..\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cyhdl import *\n",
    "\n",
    "@block\n",
    "def cshift(q : Signal.Output, a : Signal, b : Signal, sbit : Signal, \n",
    "           msb : Signal,\n",
    "           # These can take a signal or a fixed bool:\n",
    "           asr, rotate,\n",
    "           WRAP : bool):\n",
    "    carry = Signal(bool()) # Carry bit\n",
    "    u, v = [ Signal(bool()) for i in range(2) ]\n",
    "        \n",
    "    @always_comb\n",
    "    def assign_carry():\n",
    "        if asr: # arithmetic shift right\n",
    "            carry.next = sbit & msb\n",
    "        else:\n",
    "            carry.next = 0\n",
    "\n",
    "    @always_comb\n",
    "    def assign():\n",
    "        u.next = a & ~sbit\n",
    "        \n",
    "        if rotate == False:         \n",
    "            if WRAP:\n",
    "                v.next = carry\n",
    "            else:\n",
    "                v.next = b & sbit\n",
    "        else:\n",
    "            v.next = b & sbit\n",
    "            \n",
    "    @always_comb\n",
    "    def assign_q():    \n",
    "        q.next = u | v\n",
    "        \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Shifter stage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def shifter_stage(\n",
    "    shifter,\n",
    "    w_in : Signal,\n",
    "    w_out : Signal.Output,\n",
    "    msb : Signal,\n",
    "    nmux : int, sbit : Signal, DATA_WIDTH : int, W_POWER : int, asr : bool, rotate : bool\n",
    "):\n",
    "    inst = []\n",
    "\n",
    "    # Create signal array\n",
    "    w = [ Signal(bool()) for i in range(DATA_WIDTH) ]\n",
    "    wo = concat(*reversed(w))\n",
    "    wi = [ w_in[i] for i in range(DATA_WIDTH) ]\n",
    "\n",
    "    MUX_W = DATA_WIDTH // nmux\n",
    "\n",
    "    for imux in range(nmux):\n",
    "        tmp = imux * MUX_W\n",
    "        # print(imux)\n",
    "        for i in range(tmp, tmp + MUX_W):\n",
    "            j = i + MUX_W//2\n",
    "            m = j % DATA_WIDTH\n",
    "            inst.append(shifter(w[m], wi[m], wi[i], sbit, msb, asr, rotate,\n",
    "                         j >= DATA_WIDTH ))\n",
    "\n",
    "    @always_comb\n",
    "    def assign():\n",
    "        w_out.next = wo\n",
    "\n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### The barrel shifter implementation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def barrel_shifter(shifter, clk : ClkSignal, ce : Signal, val : Signal, s : Signal, result : Signal.Output, \\\n",
    "                   rotate = False, W_POWER = 5 ):\n",
    "    \n",
    "    DATA_WIDTH = 2 ** W_POWER\n",
    "    print(\"DATA WIDTH\", DATA_WIDTH, \"ROTATE\", rotate)\n",
    "        \n",
    "    worker = [ val ]\n",
    "    worker = worker + [ Signal(intbv()[DATA_WIDTH:]) for i in range(W_POWER) ]\n",
    "    msb = val[DATA_WIDTH-1]\n",
    "\n",
    "    sbit = [ s[i] for i in range(len(s))]\n",
    "    \n",
    "    shifter_stages = []\n",
    "    for stage in range(W_POWER):\n",
    "        K = W_POWER - stage - 1\n",
    "        print(\"Stage %d\" % stage)\n",
    "        shifter_stages.append( \\\n",
    "                shifter_stage(shifter, worker[stage], worker[stage + 1], msb, 2 ** stage, sbit[K], \\\n",
    "                            DATA_WIDTH, W_POWER, False, rotate) \\\n",
    "                             )\n",
    "        \n",
    "    @always(clk.posedge)\n",
    "    def assign():\n",
    "        if ce == True:\n",
    "            result.next = worker[W_POWER]\n",
    "        \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Translate and test\n",
    "\n",
    "The translation into the target RTL or HDL takes place via a test bench factory function. This allows us to switch between different simulator back end methods. Here, we can choose between `GHDL` and `CXXRTL`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cyrite.simulation import *\n",
    "\n",
    "from myirl.targets import pyosys\n",
    "\n",
    "class example_design(cyrite.Module):\n",
    "    def __init__(self, name, simclass, *args, **kwargs):\n",
    "        super().__init__(name, simclass, *args, **kwargs)\n",
    "        self.W_POWER = 4\n",
    "        self.debug = False\n",
    "\n",
    "        # Top level signal set\n",
    "        self.clk = self.ClkSignal(name=\"clk\")\n",
    "        self.ce = self.Signal(bool())\n",
    "        self.val, self.result = [ self.Signal(intbv(0xaa00)[2 ** self.W_POWER:]) for i in range(2) ]\n",
    "        self.result.rename(\"result\")\n",
    "        self.s = self.Signal(intbv()[self.W_POWER:])\n",
    "    \n",
    "    def build(self):\n",
    "        return barrel_shifter(cshift,\n",
    "            clk = self.clk,\n",
    "            ce = self.ce,\n",
    "            val = self.val,\n",
    "            s = self.s,\n",
    "            result = self.result,\n",
    "            rotate = False,\n",
    "            W_POWER = self.W_POWER\n",
    "        )\n",
    "    \n",
    "    def emit_rtlil(self, fileprefix):\n",
    "        tgt = pyosys.RTLIL(\"barrel_shifter\")\n",
    "        inst = self.build()\n",
    "        d = inst.elab(tgt)\n",
    "        d[0].write_rtlil(fileprefix)\n",
    "\n",
    "    @cyrite.testbench('ns')\n",
    "    def tb_rtl(self):\n",
    "        \n",
    "        inst = self.build()\n",
    "\n",
    "        clk = self.clk\n",
    "        ce = self.ce\n",
    "        val = self.val\n",
    "        result = self.result\n",
    "        s = self.s\n",
    "        \n",
    "        @self.always(delay(2))\n",
    "        def clkgen():\n",
    "            clk.next = ~clk\n",
    "\n",
    "        TEST_VALUES = [\n",
    "            (0xdead, 8, 0xad00),\n",
    "            (0x8f01, 15, 0x8000),\n",
    "        ]\n",
    "\n",
    "        @self.sequence\n",
    "        def stim():\n",
    "            for item in TEST_VALUES:\n",
    "                ce.next = False\n",
    "                s.next = item[1]\n",
    "                val.next = item[0]\n",
    "                yield(clk.posedge)\n",
    "                ce.next = True\n",
    "                yield(clk.posedge)\n",
    "                yield(clk.posedge)\n",
    "\n",
    "                print(result, type(result))\n",
    "                assert result == item[2]\n",
    "\n",
    "            raise StopSimulation\n",
    "\n",
    "        return instances()    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DATA WIDTH 16 ROTATE False\n",
      "Stage 0\n",
      "\u001b[32m Module rtlil_bs: Existing instance cshift, rename to cshift_1 \u001b[0m\n",
      "Stage 1\n",
      "\u001b[32m Module rtlil_bs: Existing instance shifter_stage, rename to shifter_stage_1 \u001b[0m\n",
      "Stage 2\n",
      "\u001b[32m Module rtlil_bs: Existing instance shifter_stage, rename to shifter_stage_2 \u001b[0m\n",
      "Stage 3\n",
      "\u001b[32m Module rtlil_bs: Existing instance shifter_stage, rename to shifter_stage_3 \u001b[0m\n",
      " Elaborating component shifter_stage_obj_wrapped_wrapperu_16u_16c_1_8c_1_16_4_0_0 \n",
      "\u001b[32m Adding module with name `shifter_stage_3` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'w15' : \t<SigSpec at 0x317c1f0> IN: False OUT: False\n",
      "WIRE 'w14' : \t<SigSpec at 0x34ac840> IN: False OUT: False\n",
      "WIRE 'w13' : \t<SigSpec at 0x34b00a0> IN: False OUT: False\n",
      "WIRE 'w12' : \t<SigSpec at 0x2708420> IN: False OUT: False\n",
      "WIRE 'w11' : \t<SigSpec at 0x34b3390> IN: False OUT: False\n",
      "WIRE 'w10' : \t<SigSpec at 0x34b7090> IN: False OUT: False\n",
      "WIRE 'w9' : \t<SigSpec at 0x34b7410> IN: False OUT: False\n",
      "WIRE 'w8' : \t<SigSpec at 0x34b77c0> IN: False OUT: False\n",
      "WIRE 'w7' : \t<SigSpec at 0x32f0880> IN: False OUT: False\n",
      "WIRE 'w6' : \t<SigSpec at 0x34b7ce0> IN: False OUT: False\n",
      "WIRE 'w5' : \t<SigSpec at 0x32b6350> IN: False OUT: False\n",
      "WIRE 'w4' : \t<SigSpec at 0x3406210> IN: False OUT: False\n",
      "WIRE 'w3' : \t<SigSpec at 0x34c5a60> IN: False OUT: False\n",
      "WIRE 'w2' : \t<SigSpec at 0x34062c0> IN: False OUT: False\n",
      "WIRE 'w1' : \t<SigSpec at 0x34c3e40> IN: False OUT: False\n",
      "WIRE 'w0' : \t<SigSpec at 0x34c6030> IN: False OUT: False\n",
      "WIRE 'w_in' : \t<SigSpec at 0x34bc2e0> IN: True OUT: False\n",
      "WIRE 'w_out' : \t<SigSpec at 0x34b89c0> IN: False OUT: True\n",
      "WIRE 'msb' : \t<SigSpec at 0x34b8b10> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x34b8070> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN w_out <= [ <w15>:<w14>:<w13>:<w12>:<w11>:<w10>:<w9>:<w8>:<w7>:<w6>:<w5>:<w4>:<w3>:<w2>:<w1>:<w0> ]\n",
      "DEBUG: Already created synmapper target for w_out <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component shifter_stage_obj_wrapped_wrapperu_16u_16c_1_4c_1_16_4_0_0 \n",
      "\u001b[32m Adding module with name `shifter_stage_2` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'w15' : \t<SigSpec at 0x34c24e0> IN: False OUT: False\n",
      "WIRE 'w14' : \t<SigSpec at 0x34c2860> IN: False OUT: False\n",
      "WIRE 'w13' : \t<SigSpec at 0x34de2b0> IN: False OUT: False\n",
      "WIRE 'w12' : \t<SigSpec at 0x34de5d0> IN: False OUT: False\n",
      "WIRE 'w11' : \t<SigSpec at 0x34dea00> IN: False OUT: False\n",
      "WIRE 'w10' : \t<SigSpec at 0x34ded20> IN: False OUT: False\n",
      "WIRE 'w9' : \t<SigSpec at 0x34df0b0> IN: False OUT: False\n",
      "WIRE 'w8' : \t<SigSpec at 0x34df440> IN: False OUT: False\n",
      "WIRE 'w7' : \t<SigSpec at 0x34df7d0> IN: False OUT: False\n",
      "WIRE 'w6' : \t<SigSpec at 0x34dfb60> IN: False OUT: False\n",
      "WIRE 'w5' : \t<SigSpec at 0x34dfef0> IN: False OUT: False\n",
      "WIRE 'w4' : \t<SigSpec at 0x34e0280> IN: False OUT: False\n",
      "WIRE 'w3' : \t<SigSpec at 0x34e0610> IN: False OUT: False\n",
      "WIRE 'w2' : \t<SigSpec at 0x34e0930> IN: False OUT: False\n",
      "WIRE 'w1' : \t<SigSpec at 0x34e0cc0> IN: False OUT: False\n",
      "WIRE 'w0' : \t<SigSpec at 0x34e1050> IN: False OUT: False\n",
      "WIRE 'w_in' : \t<SigSpec at 0x34e13e0> IN: True OUT: False\n",
      "WIRE 'w_out' : \t<SigSpec at 0x34e1990> IN: False OUT: True\n",
      "WIRE 'msb' : \t<SigSpec at 0x34e1f40> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x34e24f0> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN w_out <= [ <w15>:<w14>:<w13>:<w12>:<w11>:<w10>:<w9>:<w8>:<w7>:<w6>:<w5>:<w4>:<w3>:<w2>:<w1>:<w0> ]\n",
      "DEBUG: Already created synmapper target for w_out <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component shifter_stage_obj_wrapped_wrapperu_16u_16c_1_2c_1_16_4_0_0 \n",
      "\u001b[32m Adding module with name `shifter_stage_1` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'w15' : \t<SigSpec at 0x34dd880> IN: False OUT: False\n",
      "WIRE 'w14' : \t<SigSpec at 0x34ddc00> IN: False OUT: False\n",
      "WIRE 'w13' : \t<SigSpec at 0x34ddfd0> IN: False OUT: False\n",
      "WIRE 'w12' : \t<SigSpec at 0x34ed940> IN: False OUT: False\n",
      "WIRE 'w11' : \t<SigSpec at 0x34edd70> IN: False OUT: False\n",
      "WIRE 'w10' : \t<SigSpec at 0x34ee090> IN: False OUT: False\n",
      "WIRE 'w9' : \t<SigSpec at 0x34ee420> IN: False OUT: False\n",
      "WIRE 'w8' : \t<SigSpec at 0x34ee7b0> IN: False OUT: False\n",
      "WIRE 'w7' : \t<SigSpec at 0x34eeb40> IN: False OUT: False\n",
      "WIRE 'w6' : \t<SigSpec at 0x34eeed0> IN: False OUT: False\n",
      "WIRE 'w5' : \t<SigSpec at 0x34ef260> IN: False OUT: False\n",
      "WIRE 'w4' : \t<SigSpec at 0x34ef5f0> IN: False OUT: False\n",
      "WIRE 'w3' : \t<SigSpec at 0x34efa80> IN: False OUT: False\n",
      "WIRE 'w2' : \t<SigSpec at 0x34efda0> IN: False OUT: False\n",
      "WIRE 'w1' : \t<SigSpec at 0x34f0130> IN: False OUT: False\n",
      "WIRE 'w0' : \t<SigSpec at 0x34f04c0> IN: False OUT: False\n",
      "WIRE 'w_in' : \t<SigSpec at 0x34f0850> IN: True OUT: False\n",
      "WIRE 'w_out' : \t<SigSpec at 0x34f0e00> IN: False OUT: True\n",
      "WIRE 'msb' : \t<SigSpec at 0x34f13b0> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x34f1960> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN w_out <= [ <w15>:<w14>:<w13>:<w12>:<w11>:<w10>:<w9>:<w8>:<w7>:<w6>:<w5>:<w4>:<w3>:<w2>:<w1>:<w0> ]\n",
      "DEBUG: Already created synmapper target for w_out <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component cshiftu_1c_1c_1u_1u_1_0_0_1 \n",
      "\u001b[32m Adding module with name `cshift_1` \u001b[0m\n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'carry' : \t<SigSpec at 0x34c3bd0> IN: False OUT: False\n",
      "WIRE 'u' : \t<SigSpec at 0x34c4f90> IN: False OUT: False\n",
      "WIRE 'v' : \t<SigSpec at 0x34ecc60> IN: False OUT: False\n",
      "WIRE 'q' : \t<SigSpec at 0x34ecf80> IN: False OUT: True\n",
      "WIRE 'a' : \t<SigSpec at 0x34ed3b0> IN: True OUT: False\n",
      "WIRE 'b' : \t<SigSpec at 0x34c5000> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x34fc740> IN: True OUT: False\n",
      "WIRE 'msb' : \t<SigSpec at 0x34fcad0> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN carry <= 0\n",
      "DEBUG: Already created synmapper target for carry <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN carry <= and(sbit, msb)\n",
      "DEBUG: Already created synmapper target for carry <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN u <= and(a, NOT(<sbit>))\n",
      "DEBUG: Already created synmapper target for u <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= and(b, sbit)\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= and(b, sbit)\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= carry\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN q <= or(u, v)\n",
      "DEBUG: Already created synmapper target for q <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component cshiftu_1c_1c_1u_1u_1_0_0_0 \n",
      "\u001b[32m Adding module with name `cshift` \u001b[0m\n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'carry' : \t<SigSpec at 0x35057c0> IN: False OUT: False\n",
      "WIRE 'u' : \t<SigSpec at 0x34fb810> IN: False OUT: False\n",
      "WIRE 'v' : \t<SigSpec at 0x34fb9f0> IN: False OUT: False\n",
      "WIRE 'q' : \t<SigSpec at 0x34fbb20> IN: False OUT: True\n",
      "WIRE 'a' : \t<SigSpec at 0x34fbd60> IN: True OUT: False\n",
      "WIRE 'b' : \t<SigSpec at 0x34fbe60> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x34fc1f0> IN: True OUT: False\n",
      "WIRE 'msb' : \t<SigSpec at 0x34fc360> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN carry <= 0\n",
      "DEBUG: Already created synmapper target for carry <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN carry <= and(sbit, msb)\n",
      "DEBUG: Already created synmapper target for carry <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN u <= and(a, NOT(<sbit>))\n",
      "DEBUG: Already created synmapper target for u <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= and(b, sbit)\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= and(b, sbit)\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= carry\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN q <= or(u, v)\n",
      "DEBUG: Already created synmapper target for q <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component shifter_stage_obj_wrapped_wrapperu_16u_16c_1_1c_1_16_4_0_0 \n",
      "\u001b[32m Adding module with name `shifter_stage` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'w15' : \t<SigSpec at 0x350fd30> IN: False OUT: False\n",
      "WIRE 'w14' : \t<SigSpec at 0x3506360> IN: False OUT: False\n",
      "WIRE 'w13' : \t<SigSpec at 0x3506730> IN: False OUT: False\n",
      "WIRE 'w12' : \t<SigSpec at 0x3511780> IN: False OUT: False\n",
      "WIRE 'w11' : \t<SigSpec at 0x3511ae0> IN: False OUT: False\n",
      "WIRE 'w10' : \t<SigSpec at 0x3511e00> IN: False OUT: False\n",
      "WIRE 'w9' : \t<SigSpec at 0x3512190> IN: False OUT: False\n",
      "WIRE 'w8' : \t<SigSpec at 0x3512520> IN: False OUT: False\n",
      "WIRE 'w7' : \t<SigSpec at 0x3512a40> IN: False OUT: False\n",
      "WIRE 'w6' : \t<SigSpec at 0x3512dd0> IN: False OUT: False\n",
      "WIRE 'w5' : \t<SigSpec at 0x3513160> IN: False OUT: False\n",
      "WIRE 'w4' : \t<SigSpec at 0x35134f0> IN: False OUT: False\n",
      "WIRE 'w3' : \t<SigSpec at 0x3513760> IN: False OUT: False\n",
      "WIRE 'w2' : \t<SigSpec at 0x3513860> IN: False OUT: False\n",
      "WIRE 'w1' : \t<SigSpec at 0x3513bf0> IN: False OUT: False\n",
      "WIRE 'w0' : \t<SigSpec at 0x3513f80> IN: False OUT: False\n",
      "WIRE 'w_in' : \t<SigSpec at 0x3514400> IN: True OUT: False\n",
      "WIRE 'w_out' : \t<SigSpec at 0x3514790> IN: False OUT: True\n",
      "WIRE 'msb' : \t<SigSpec at 0x3514b20> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x3514eb0> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN w_out <= [ <w15>:<w14>:<w13>:<w12>:<w11>:<w10>:<w9>:<w8>:<w7>:<w6>:<w5>:<w4>:<w3>:<w2>:<w1>:<w0> ]\n",
      "DEBUG: Already created synmapper target for w_out <class 'myirl.library.shift.SAlias'>\n",
      "\u001b[32m Adding module with name `barrel_shifter` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'worker4' : \t<SigSpec at 0x3510b60> IN: False OUT: False\n",
      "WIRE 'worker1' : \t<SigSpec at 0x3510f00> IN: False OUT: False\n",
      "WIRE 'worker2' : \t<SigSpec at 0x35110d0> IN: False OUT: False\n",
      "WIRE 'worker3' : \t<SigSpec at 0x3511410> IN: False OUT: False\n",
      "WIRE 'clk' : \t<SigSpec at 0x351f4e0> IN: True OUT: False\n",
      "WIRE 'ce' : \t<SigSpec at 0x351f600> IN: True OUT: False\n",
      "WIRE 'val' : \t<SigSpec at 0x351f9b0> IN: True OUT: False\n",
      "WIRE 's' : \t<SigSpec at 0x351ff80> IN: True OUT: False\n",
      "WIRE 'result' : \t<SigSpec at 0x35204c0> IN: False OUT: True\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN result <= worker4\n",
      "DEBUG: Already created synmapper target for result <class 'myirl.library.shift.SAlias'>\n",
      "\u001b[7;34m FINALIZE implementation `barrel_shifter` of `barrel_shifter` \u001b[0m\n",
      "\n",
      "-- Running command `hierarchy -top \\barrel_shifter' --\n",
      "\n",
      "1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "1.1. Analyzing design hierarchy..\n",
      "Top module:  \\barrel_shifter\n",
      "Used module:     \\shifter_stage_3\n",
      "Used module:         \\cshift_1\n",
      "Used module:         \\cshift\n",
      "Used module:     \\shifter_stage_2\n",
      "Used module:     \\shifter_stage_1\n",
      "Used module:     \\shifter_stage\n",
      "\n",
      "1.2. Analyzing design hierarchy..\n",
      "Top module:  \\barrel_shifter\n",
      "Used module:     \\shifter_stage_3\n",
      "Used module:         \\cshift_1\n",
      "Used module:         \\cshift\n",
      "Used module:     \\shifter_stage_2\n",
      "Used module:     \\shifter_stage_1\n",
      "Used module:     \\shifter_stage\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `write_rtlil test.il' --\n",
      "\n",
      "2. Executing RTLIL backend.\n"
     ]
    }
   ],
   "source": [
    "from yosys.simulator import CXXRTL\n",
    "\n",
    "d = example_design(\"rtlil_bs\", CXXRTL)\n",
    "d.emit_rtlil(\"test\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[32m Module testbench: Existing instance barrel_shifter, rename to barrel_shifter_1 \u001b[0m\n",
      "DATA WIDTH 16 ROTATE False\n",
      "Stage 0\n",
      "\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_4 \u001b[0m\n",
      "\u001b[32m Module testbench: Existing instance cshift, rename to cshift_2 \u001b[0m\n",
      "\u001b[32m Module testbench: Existing instance cshift, rename to cshift_3 \u001b[0m\n",
      "Stage 1\n",
      "\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_5 \u001b[0m\n",
      "Stage 2\n",
      "\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_6 \u001b[0m\n",
      "Stage 3\n",
      "\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_7 \u001b[0m\n",
      "DEBUG: Skip non-simulation type <class '__main__.example_design'>\n",
      "DEBUG: Skip non-simulation type <class 'list'>\n",
      "============================================================================\n",
      " Elaborating component shifter_stage_obj_wrapped_wrapperu_16u_16c_1_8c_1_16_4_0_0 \n",
      "\u001b[32m Adding module with name `shifter_stage_7` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'w15' : \t<SigSpec at 0x35272d0> IN: False OUT: False\n",
      "WIRE 'w14' : \t<SigSpec at 0x3527320> IN: False OUT: False\n",
      "WIRE 'w13' : \t<SigSpec at 0x3527370> IN: False OUT: False\n",
      "WIRE 'w12' : \t<SigSpec at 0x3509c40> IN: False OUT: False\n",
      "WIRE 'w11' : \t<SigSpec at 0x33e29e0> IN: False OUT: False\n",
      "WIRE 'w10' : \t<SigSpec at 0x33e1b20> IN: False OUT: False\n",
      "WIRE 'w9' : \t<SigSpec at 0x33e0c00> IN: False OUT: False\n",
      "WIRE 'w8' : \t<SigSpec at 0x33dd060> IN: False OUT: False\n",
      "WIRE 'w7' : \t<SigSpec at 0x34cc640> IN: False OUT: False\n",
      "WIRE 'w6' : \t<SigSpec at 0x34eaaa0> IN: False OUT: False\n",
      "WIRE 'w5' : \t<SigSpec at 0x34e9b50> IN: False OUT: False\n",
      "WIRE 'w4' : \t<SigSpec at 0x34e8cb0> IN: False OUT: False\n",
      "WIRE 'w3' : \t<SigSpec at 0x34fa8a0> IN: False OUT: False\n",
      "WIRE 'w2' : \t<SigSpec at 0x34f4190> IN: False OUT: False\n",
      "WIRE 'w1' : \t<SigSpec at 0x34f8ab0> IN: False OUT: False\n",
      "WIRE 'w0' : \t<SigSpec at 0x34f7540> IN: False OUT: False\n",
      "WIRE 'w_in' : \t<SigSpec at 0x34f6680> IN: True OUT: False\n",
      "WIRE 'w_out' : \t<SigSpec at 0x34f5780> IN: False OUT: True\n",
      "WIRE 'msb' : \t<SigSpec at 0x34f4240> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x351a800> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN w_out <= [ <w15>:<w14>:<w13>:<w12>:<w11>:<w10>:<w9>:<w8>:<w7>:<w6>:<w5>:<w4>:<w3>:<w2>:<w1>:<w0> ]\n",
      "DEBUG: Already created synmapper target for w_out <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component shifter_stage_obj_wrapped_wrapperu_16u_16c_1_4c_1_16_4_0_0 \n",
      "\u001b[32m Adding module with name `shifter_stage_6` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'w15' : \t<SigSpec at 0x35373c0> IN: False OUT: False\n",
      "WIRE 'w14' : \t<SigSpec at 0x3537520> IN: False OUT: False\n",
      "WIRE 'w13' : \t<SigSpec at 0x35376d0> IN: False OUT: False\n",
      "WIRE 'w12' : \t<SigSpec at 0x35377d0> IN: False OUT: False\n",
      "WIRE 'w11' : \t<SigSpec at 0x35379e0> IN: False OUT: False\n",
      "WIRE 'w10' : \t<SigSpec at 0x3537ab0> IN: False OUT: False\n",
      "WIRE 'w9' : \t<SigSpec at 0x3537c20> IN: False OUT: False\n",
      "WIRE 'w8' : \t<SigSpec at 0x35149b0> IN: False OUT: False\n",
      "WIRE 'w7' : \t<SigSpec at 0x35112d0> IN: False OUT: False\n",
      "WIRE 'w6' : \t<SigSpec at 0x3512050> IN: False OUT: False\n",
      "WIRE 'w5' : \t<SigSpec at 0x350c5b0> IN: False OUT: False\n",
      "WIRE 'w4' : \t<SigSpec at 0x3514fa0> IN: False OUT: False\n",
      "WIRE 'w3' : \t<SigSpec at 0x3514480> IN: False OUT: False\n",
      "WIRE 'w2' : \t<SigSpec at 0x3514540> IN: False OUT: False\n",
      "WIRE 'w1' : \t<SigSpec at 0x34c28d0> IN: False OUT: False\n",
      "WIRE 'w0' : \t<SigSpec at 0x34c2a40> IN: False OUT: False\n",
      "WIRE 'w_in' : \t<SigSpec at 0x3537ff0> IN: True OUT: False\n",
      "WIRE 'w_out' : \t<SigSpec at 0x34deda0> IN: False OUT: True\n",
      "WIRE 'msb' : \t<SigSpec at 0x34deee0> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x353c520> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN w_out <= [ <w15>:<w14>:<w13>:<w12>:<w11>:<w10>:<w9>:<w8>:<w7>:<w6>:<w5>:<w4>:<w3>:<w2>:<w1>:<w0> ]\n",
      "DEBUG: Already created synmapper target for w_out <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component shifter_stage_obj_wrapped_wrapperu_16u_16c_1_2c_1_16_4_0_0 \n",
      "\u001b[32m Adding module with name `shifter_stage_5` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'w15' : \t<SigSpec at 0x353baa0> IN: False OUT: False\n",
      "WIRE 'w14' : \t<SigSpec at 0x353be20> IN: False OUT: False\n",
      "WIRE 'w13' : \t<SigSpec at 0x353c1f0> IN: False OUT: False\n",
      "WIRE 'w12' : \t<SigSpec at 0x3546850> IN: False OUT: False\n",
      "WIRE 'w11' : \t<SigSpec at 0x3546c80> IN: False OUT: False\n",
      "WIRE 'w10' : \t<SigSpec at 0x3546fa0> IN: False OUT: False\n",
      "WIRE 'w9' : \t<SigSpec at 0x3547330> IN: False OUT: False\n",
      "WIRE 'w8' : \t<SigSpec at 0x35476c0> IN: False OUT: False\n",
      "WIRE 'w7' : \t<SigSpec at 0x3547be0> IN: False OUT: False\n",
      "WIRE 'w6' : \t<SigSpec at 0x3547f70> IN: False OUT: False\n",
      "WIRE 'w5' : \t<SigSpec at 0x3548300> IN: False OUT: False\n",
      "WIRE 'w4' : \t<SigSpec at 0x3548690> IN: False OUT: False\n",
      "WIRE 'w3' : \t<SigSpec at 0x3548a20> IN: False OUT: False\n",
      "WIRE 'w2' : \t<SigSpec at 0x3548d40> IN: False OUT: False\n",
      "WIRE 'w1' : \t<SigSpec at 0x35490d0> IN: False OUT: False\n",
      "WIRE 'w0' : \t<SigSpec at 0x3549460> IN: False OUT: False\n",
      "WIRE 'w_in' : \t<SigSpec at 0x3549b00> IN: True OUT: False\n",
      "WIRE 'w_out' : \t<SigSpec at 0x354a0b0> IN: False OUT: True\n",
      "WIRE 'msb' : \t<SigSpec at 0x354a660> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x354ac10> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN w_out <= [ <w15>:<w14>:<w13>:<w12>:<w11>:<w10>:<w9>:<w8>:<w7>:<w6>:<w5>:<w4>:<w3>:<w2>:<w1>:<w0> ]\n",
      "DEBUG: Already created synmapper target for w_out <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component cshiftu_1c_1c_1u_1u_1_0_0_1 \n",
      "\u001b[32m Adding module with name `cshift_3` \u001b[0m\n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'carry' : \t<SigSpec at 0x35457d0> IN: False OUT: False\n",
      "WIRE 'u' : \t<SigSpec at 0x3545b50> IN: False OUT: False\n",
      "WIRE 'v' : \t<SigSpec at 0x3545d00> IN: False OUT: False\n",
      "WIRE 'q' : \t<SigSpec at 0x3545e00> IN: False OUT: True\n",
      "WIRE 'a' : \t<SigSpec at 0x3546230> IN: True OUT: False\n",
      "WIRE 'b' : \t<SigSpec at 0x3546550> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x35466c0> IN: True OUT: False\n",
      "WIRE 'msb' : \t<SigSpec at 0x3555780> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN carry <= 0\n",
      "DEBUG: Already created synmapper target for carry <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN carry <= and(sbit, msb)\n",
      "DEBUG: Already created synmapper target for carry <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN u <= and(a, NOT(<sbit>))\n",
      "DEBUG: Already created synmapper target for u <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= and(b, sbit)\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= and(b, sbit)\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= carry\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN q <= or(u, v)\n",
      "DEBUG: Already created synmapper target for q <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component cshiftu_1c_1c_1u_1u_1_0_0_0 \n",
      "\u001b[32m Adding module with name `cshift_2` \u001b[0m\n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'carry' : \t<SigSpec at 0x355d620> IN: False OUT: False\n",
      "WIRE 'u' : \t<SigSpec at 0x35546b0> IN: False OUT: False\n",
      "WIRE 'v' : \t<SigSpec at 0x3554890> IN: False OUT: False\n",
      "WIRE 'q' : \t<SigSpec at 0x35549c0> IN: False OUT: True\n",
      "WIRE 'a' : \t<SigSpec at 0x3554c00> IN: True OUT: False\n",
      "WIRE 'b' : \t<SigSpec at 0x3554d00> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x3554e70> IN: True OUT: False\n",
      "WIRE 'msb' : \t<SigSpec at 0x3554fe0> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN carry <= 0\n",
      "DEBUG: Already created synmapper target for carry <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN carry <= and(sbit, msb)\n",
      "DEBUG: Already created synmapper target for carry <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN u <= and(a, NOT(<sbit>))\n",
      "DEBUG: Already created synmapper target for u <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= and(b, sbit)\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= and(b, sbit)\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN v <= carry\n",
      "DEBUG: Already created synmapper target for v <class 'myirl.emulation.signals.Signal'>\n",
      "DEBUG SIG ASSIGN q <= or(u, v)\n",
      "DEBUG: Already created synmapper target for q <class 'myirl.library.shift.SAlias'>\n",
      " Elaborating component shifter_stage_obj_wrapped_wrapperu_16u_16c_1_1c_1_16_4_0_0 \n",
      "\u001b[32m Adding module with name `shifter_stage_4` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'w15' : \t<SigSpec at 0x3566520> IN: False OUT: False\n",
      "WIRE 'w14' : \t<SigSpec at 0x355e1c0> IN: False OUT: False\n",
      "WIRE 'w13' : \t<SigSpec at 0x355e590> IN: False OUT: False\n",
      "WIRE 'w12' : \t<SigSpec at 0x3567f70> IN: False OUT: False\n",
      "WIRE 'w11' : \t<SigSpec at 0x35682d0> IN: False OUT: False\n",
      "WIRE 'w10' : \t<SigSpec at 0x35685f0> IN: False OUT: False\n",
      "WIRE 'w9' : \t<SigSpec at 0x3568980> IN: False OUT: False\n",
      "WIRE 'w8' : \t<SigSpec at 0x3568af0> IN: False OUT: False\n",
      "WIRE 'w7' : \t<SigSpec at 0x3569010> IN: False OUT: False\n",
      "WIRE 'w6' : \t<SigSpec at 0x35693a0> IN: False OUT: False\n",
      "WIRE 'w5' : \t<SigSpec at 0x3569730> IN: False OUT: False\n",
      "WIRE 'w4' : \t<SigSpec at 0x3569ac0> IN: False OUT: False\n",
      "WIRE 'w3' : \t<SigSpec at 0x3569f50> IN: False OUT: False\n",
      "WIRE 'w2' : \t<SigSpec at 0x356a270> IN: False OUT: False\n",
      "WIRE 'w1' : \t<SigSpec at 0x356a600> IN: False OUT: False\n",
      "WIRE 'w0' : \t<SigSpec at 0x356a990> IN: False OUT: False\n",
      "WIRE 'w_in' : \t<SigSpec at 0x356ae10> IN: True OUT: False\n",
      "WIRE 'w_out' : \t<SigSpec at 0x356af80> IN: False OUT: True\n",
      "WIRE 'msb' : \t<SigSpec at 0x356b310> IN: True OUT: False\n",
      "WIRE 'sbit' : \t<SigSpec at 0x356b6a0> IN: True OUT: False\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN w_out <= [ <w15>:<w14>:<w13>:<w12>:<w11>:<w10>:<w9>:<w8>:<w7>:<w6>:<w5>:<w4>:<w3>:<w2>:<w1>:<w0> ]\n",
      "DEBUG: Already created synmapper target for w_out <class 'myirl.library.shift.SAlias'>\n",
      "\u001b[32m Adding module with name `barrel_shifter_1` \u001b[0m\n",
      " DEBUG: SKIP NON-SIGNAL ARGUMENT `shifter` : <class 'myirl.emulation.myhdl.wrapped_wrapper'> \n",
      "\u001b[7;31m=== WIRE DUMP ===\u001b[0m\n",
      "WIRE 'worker4' : \t<SigSpec at 0x3567330> IN: False OUT: False\n",
      "WIRE 'worker1' : \t<SigSpec at 0x3567490> IN: False OUT: False\n",
      "WIRE 'worker2' : \t<SigSpec at 0x3567640> IN: False OUT: False\n",
      "WIRE 'worker3' : \t<SigSpec at 0x3567740> IN: False OUT: False\n",
      "WIRE 'clk' : \t<SigSpec at 0x3567950> IN: True OUT: False\n",
      "WIRE 'ce' : \t<SigSpec at 0x3567a50> IN: True OUT: False\n",
      "WIRE 'val' : \t<SigSpec at 0x3575650> IN: True OUT: False\n",
      "WIRE 's' : \t<SigSpec at 0x35759e0> IN: True OUT: False\n",
      "WIRE 'result' : \t<SigSpec at 0x3575ce0> IN: False OUT: True\n",
      "\u001b[7;31m=================\u001b[0m\n",
      "DEBUG SIG ASSIGN result <= worker4\n",
      "DEBUG: Already created synmapper target for result <class 'myirl.library.shift.SAlias'>\n",
      "\u001b[7;34m FINALIZE implementation `barrel_shifter_1` of `barrel_shifter` \u001b[0m\n",
      "DEBUG UID barrel_shifter_1_2922\n",
      "Output filename: test.il\n",
      "\n",
      "-- Running command `hierarchy -top \\barrel_shifter_1' --\n",
      "\n",
      "3. Executing HIERARCHY pass (managing design hierarchy).\n",
      "DEBUG COMPILE FOR barrel_shifter_1_2922\n",
      "\n",
      "3.1. Analyzing design hierarchy..\n",
      "Top module:  \\barrel_shifter_1\n",
      "Used module:     \\shifter_stage_7\n",
      "Used module:         \\cshift_3\n",
      "Used module:         \\cshift_2\n",
      "Used module:     \\shifter_stage_6\n",
      "Used module:     \\shifter_stage_5\n",
      "Used module:     \\shifter_stage_4\n",
      "\n",
      "3.2. Analyzing design hierarchy..\n",
      "Top module:  \\barrel_shifter_1\n",
      "Used module:     \\shifter_stage_7\n",
      "Used module:         \\cshift_3\n",
      "Used module:         \\cshift_2\n",
      "Used module:     \\shifter_stage_6\n",
      "Used module:     \\shifter_stage_5\n",
      "Used module:     \\shifter_stage_4\n",
      "Removed 0 unused modules.\n",
      "Compiling /tmp/barrel_shifter_1_2922.pyx because it changed.\n",
      "[1/1] Cythonizing /tmp/barrel_shifter_1_2922.pyx\n",
      "running build_ext\n",
      "building 'barrel_shifter_1_2922' extension\n",
      "x86_64-linux-gnu-gcc -pthread -Wno-unused-result -Wsign-compare -DNDEBUG -g -fwrapv -O2 -Wall -g -ffile-prefix-map=/build/python3.9-RNBry6/python3.9-3.9.2=. -fstack-protector-strong -Wformat -Werror=format-security -g -fwrapv -O2 -g -ffile-prefix-map=/build/python3.9-RNBry6/python3.9-3.9.2=. -fstack-protector-strong -Wformat -Werror=format-security -Wdate-time -D_FORTIFY_SOURCE=2 -fPIC -DCOSIM_NAMESPACE=barrel_shifter_1_2922 -I../../myirl/kernel/../ -I/tmp/ -I/usr/share/yosys/include -I/usr/include/python3.9 -c /tmp/barrel_shifter_1_2922.cpp -o build/temp.linux-x86_64-3.9/tmp/barrel_shifter_1_2922.o\n",
      "x86_64-linux-gnu-gcc -pthread -Wno-unused-result -Wsign-compare -DNDEBUG -g -fwrapv -O2 -Wall -g -ffile-prefix-map=/build/python3.9-RNBry6/python3.9-3.9.2=. -fstack-protector-strong -Wformat -Werror=format-security -g -fwrapv -O2 -g -ffile-prefix-map=/build/python3.9-RNBry6/python3.9-3.9.2=. -fstack-protector-strong -Wformat -Werror=format-security -Wdate-time -D_FORTIFY_SOURCE=2 -fPIC -DCOSIM_NAMESPACE=barrel_shifter_1_2922 -I../../myirl/kernel/../ -I/tmp/ -I/usr/share/yosys/include -I/usr/include/python3.9 -c /tmp/barrel_shifter_1_2922_rtl.cpp -o build/temp.linux-x86_64-3.9/tmp/barrel_shifter_1_2922_rtl.o\n",
      "x86_64-linux-gnu-g++ -pthread -shared -Wl,-O1 -Wl,-Bsymbolic-functions -Wl,-z,relro -g -fwrapv -O2 -Wl,-z,relro -g -fwrapv -O2 -g -ffile-prefix-map=/build/python3.9-RNBry6/python3.9-3.9.2=. -fstack-protector-strong -Wformat -Werror=format-security -Wdate-time -D_FORTIFY_SOURCE=2 build/temp.linux-x86_64-3.9/tmp/barrel_shifter_1_2922.o build/temp.linux-x86_64-3.9/tmp/barrel_shifter_1_2922_rtl.o -o build/lib.linux-x86_64-3.9/barrel_shifter_1_2922.cpython-39-x86_64-linux-gnu.so\n",
      "copying build/lib.linux-x86_64-3.9/barrel_shifter_1_2922.cpython-39-x86_64-linux-gnu.so -> \n",
      "Open for writing: tb_rtl.vcd\n",
      "\u001b[7;35m CXXRTL context: SKIP INTERFACE ITEM `shifter` \u001b[0m\n",
      "\u001b[7;35m CXXRTL context: SKIP INTERFACE ITEM `rotate` \u001b[0m\n",
      "\u001b[7;35m CXXRTL context: SKIP INTERFACE ITEM `W_POWER` \u001b[0m\n",
      "<result> : 0xad00 <class 'cyrite.simulation.signals.Signal'>\n",
      "<result> : 0x8000 <class 'cyrite.simulation.signals.Signal'>\n",
      "STOP SIMULATION @22\n",
      "\u001b[7;35m Declare obj 'tb_rtl' in context '(example_design 'testbench')'(<class '__main__.example_design'>) \u001b[0m\n",
      "\u001b[32m Module testbench: Existing instance barrel_shifter, rename to barrel_shifter_2 \u001b[0m\n",
      "DATA WIDTH 16 ROTATE False\n",
      "Stage 0\n",
      "\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_8 \u001b[0m\n",
      "\u001b[32m Module testbench: Existing instance cshift, rename to cshift_4 \u001b[0m\n",
      "\u001b[32m Module testbench: Existing instance cshift, rename to cshift_5 \u001b[0m\n",
      "Stage 1\n",
      "\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_9 \u001b[0m\n",
      "Stage 2\n",
      "\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_10 \u001b[0m\n",
      "Stage 3\n",
      "\u001b[32m Module testbench: Existing instance shifter_stage, rename to shifter_stage_11 \u001b[0m\n",
      "============================================================================\n",
      " Writing 'shifter_stage_11' to file /tmp/shifter_stage_11.vhdl \n",
      " DEBUG: omit `shifter` from interface, (passthrough type <class 'myirl.emulation.myhdl.wrapped_wrapper'>) \n",
      " DEBUG: omit `nmux` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `DATA_WIDTH` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `W_POWER` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `asr` from interface, (passthrough type <class 'bool'>) \n",
      " DEBUG: omit `rotate` from interface, (passthrough type <class 'bool'>) \n",
      " Writing 'shifter_stage_10' to file /tmp/shifter_stage_10.vhdl \n",
      " DEBUG: omit `shifter` from interface, (passthrough type <class 'myirl.emulation.myhdl.wrapped_wrapper'>) \n",
      " DEBUG: omit `nmux` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `DATA_WIDTH` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `W_POWER` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `asr` from interface, (passthrough type <class 'bool'>) \n",
      " DEBUG: omit `rotate` from interface, (passthrough type <class 'bool'>) \n",
      " Writing 'shifter_stage_9' to file /tmp/shifter_stage_9.vhdl \n",
      " DEBUG: omit `shifter` from interface, (passthrough type <class 'myirl.emulation.myhdl.wrapped_wrapper'>) \n",
      " DEBUG: omit `nmux` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `DATA_WIDTH` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `W_POWER` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `asr` from interface, (passthrough type <class 'bool'>) \n",
      " DEBUG: omit `rotate` from interface, (passthrough type <class 'bool'>) \n",
      " Writing 'cshift_5' to file /tmp/cshift_5.vhdl \n",
      " DEBUG: omit `asr` from interface, (passthrough type <class 'bool'>) \n",
      " DEBUG: omit `rotate` from interface, (passthrough type <class 'bool'>) \n",
      " DEBUG: omit `WRAP` from interface, (passthrough type <class 'bool'>) \n",
      " Writing 'cshift_4' to file /tmp/cshift_4.vhdl \n",
      " DEBUG: omit `asr` from interface, (passthrough type <class 'bool'>) \n",
      " DEBUG: omit `rotate` from interface, (passthrough type <class 'bool'>) \n",
      " DEBUG: omit `WRAP` from interface, (passthrough type <class 'bool'>) \n",
      " Writing 'shifter_stage_8' to file /tmp/shifter_stage_8.vhdl \n",
      " DEBUG: omit `shifter` from interface, (passthrough type <class 'myirl.emulation.myhdl.wrapped_wrapper'>) \n",
      " DEBUG: omit `nmux` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `DATA_WIDTH` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `W_POWER` from interface, (passthrough type <class 'int'>) \n",
      " DEBUG: omit `asr` from interface, (passthrough type <class 'bool'>) \n",
      " DEBUG: omit `rotate` from interface, (passthrough type <class 'bool'>) \n",
      " Writing 'barrel_shifter_2' to file /tmp/barrel_shifter_2.vhdl \n",
      " DEBUG: omit `shifter` from interface, (passthrough type <class 'myirl.emulation.myhdl.wrapped_wrapper'>) \n",
      " DEBUG: omit `rotate` from interface, (passthrough type <class 'bool'>) \n",
      " DEBUG: omit `W_POWER` from interface, (passthrough type <class 'int'>) \n",
      " Writing 'tb_rtl' to file /tmp/tb_rtl.vhdl \n",
      " DEBUG: omit `self` from interface, (passthrough type <class '__main__.example_design'>) \n",
      " Creating library file /tmp/module_defs.vhdl \n",
      "DEBUG_FILES ['/tmp/shifter_stage_11.vhdl', '/tmp/shifter_stage_10.vhdl', '/tmp/shifter_stage_9.vhdl', '/tmp/cshift_5.vhdl', '/tmp/cshift_4.vhdl', '/tmp/shifter_stage_8.vhdl', '/tmp/barrel_shifter_2.vhdl', '/tmp/tb_rtl.vhdl', '/tmp/module_defs.vhdl']\n",
      "==== COSIM stdout ====\n",
      "analyze /home/testing/src/myhdl2/myirl/targets/../test/vhdl/txt_util.vhdl\n",
      "analyze /home/testing/src/myhdl2/myirl/targets/libmyirl.vhdl\n",
      "analyze /tmp/cshift_4.vhdl\n",
      "analyze /tmp/cshift_5.vhdl\n",
      "analyze /tmp/shifter_stage_8.vhdl\n",
      "analyze /tmp/shifter_stage_9.vhdl\n",
      "analyze /tmp/shifter_stage_10.vhdl\n",
      "analyze /tmp/shifter_stage_11.vhdl\n",
      "analyze /tmp/barrel_shifter_2.vhdl\n",
      "analyze /tmp/tb_rtl.vhdl\n",
      "elaborate tb_rtl\n",
      "\n",
      "==== COSIM stdout ====\n",
      "0xAD00 <class 'myirl.emulation.signals.Signal'>\n",
      "0x8000 <class 'myirl.emulation.signals.Signal'>\n",
      "simulation stopped @22ns\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from myirl.test.ghdl import GHDL\n",
    "\n",
    "# XXX Note: we must carry out the simulation backend sequence in this order. Otherwise,\n",
    "# a yet undetermined sticky effect will report a combinatorial loop error.\n",
    "for sim in CXXRTL, GHDL:\n",
    "    d = example_design(\"testbench\", sim)\n",
    "    tb = d.tb_rtl()\n",
    "    print(76 * '=')\n",
    "    tb.run(60)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Further Optimization\n",
    "\n",
    "A bit more optimization can be done by moving the code into a cythonizeable library. See\n",
    "[Cythonized barrel shifter](example_cython_barrelshifter.ipynb)\n",
    "\n",
    "This primitive approach however is not very compact and this design should not be mass-instanced using CXXRTL due to issues with combinatorial logic.\n",
    "\n",
    "See [Compact barrel shifter implementation](bshift_compact.ipynb) for an improved version."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
