// Generated by CIRCT 42e53322a
module top(	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:2:3
  input  [3:0] A,	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:2:21
               B,	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:2:33
  input        Cin,	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:2:45
  output [3:0] Sum,	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:2:60
  output       Cout	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:2:74
);

  wire       _GEN;	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:27:11
  wire       _GEN_0;	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:21:11
  wire       _GEN_1;	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:15:11
  wire [2:0] _GEN_2 = {_GEN, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN_1}};	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:3:14, :4:14, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :15:11, :21:11, :27:11
  wire       _GEN_3 = A[0] ^ B[0];	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:11:10, :12:10, :13:10
  assign _GEN_1 = _GEN_3 ? Cin : B[0];	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:12:10, :13:10, :15:11
  wire       _GEN_4 = A[1] ^ B[1];	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:16:11, :17:11, :19:11
  assign _GEN_0 = _GEN_4 ? _GEN_2[0] : B[1];	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:10:10, :17:11, :18:11, :19:11, :21:11
  wire       _GEN_5 = A[2] ^ B[2];	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:22:11, :23:11, :25:11
  assign _GEN = _GEN_5 ? _GEN_2[1] : B[2];	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:10:10, :23:11, :24:11, :25:11, :27:11
  wire       _GEN_6 = A[3] ^ B[3];	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:28:11, :29:11, :31:11
  assign Sum = {_GEN_6 ^ _GEN_2[2], _GEN_5 ^ _GEN_2[1], _GEN_4 ^ _GEN_2[0], _GEN_3 ^ Cin};	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:10:10, :13:10, :14:10, :18:11, :19:11, :20:11, :24:11, :25:11, :26:11, :30:11, :31:11, :32:11, :34:11, :35:5
  assign Cout = _GEN_6 ? _GEN_2[2] : B[3];	// /tmp/tmp.bOF3mBznae/2349_CreativEval_h2vFiles_assets_IP-RTL-toy_adder4bit_adder4bit_6_topModule.cleaned.mlir:10:10, :29:11, :30:11, :31:11, :33:11, :35:5
endmodule

