{
  "module_name": "pinctrl-sc8280xp.c",
  "hash_id": "6ddaefccb757b280338215490a5880c08b487b856c755352423b64b00c710337",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sc8280xp.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_SIZE 0x1000\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7)\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t},\t\t\t\t\t\\\n\t\t.nfuncs = 8,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\\\n\t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.egpio_enable = 12,\t\t\\\n\t\t.egpio_present = 11,\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\nstatic const struct pinctrl_pin_desc sc8280xp_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\tPINCTRL_PIN(147, \"GPIO_147\"),\n\tPINCTRL_PIN(148, \"GPIO_148\"),\n\tPINCTRL_PIN(149, \"GPIO_149\"),\n\tPINCTRL_PIN(150, \"GPIO_150\"),\n\tPINCTRL_PIN(151, \"GPIO_151\"),\n\tPINCTRL_PIN(152, \"GPIO_152\"),\n\tPINCTRL_PIN(153, \"GPIO_153\"),\n\tPINCTRL_PIN(154, \"GPIO_154\"),\n\tPINCTRL_PIN(155, \"GPIO_155\"),\n\tPINCTRL_PIN(156, \"GPIO_156\"),\n\tPINCTRL_PIN(157, \"GPIO_157\"),\n\tPINCTRL_PIN(158, \"GPIO_158\"),\n\tPINCTRL_PIN(159, \"GPIO_159\"),\n\tPINCTRL_PIN(160, \"GPIO_160\"),\n\tPINCTRL_PIN(161, \"GPIO_161\"),\n\tPINCTRL_PIN(162, \"GPIO_162\"),\n\tPINCTRL_PIN(163, \"GPIO_163\"),\n\tPINCTRL_PIN(164, \"GPIO_164\"),\n\tPINCTRL_PIN(165, \"GPIO_165\"),\n\tPINCTRL_PIN(166, \"GPIO_166\"),\n\tPINCTRL_PIN(167, \"GPIO_167\"),\n\tPINCTRL_PIN(168, \"GPIO_168\"),\n\tPINCTRL_PIN(169, \"GPIO_169\"),\n\tPINCTRL_PIN(170, \"GPIO_170\"),\n\tPINCTRL_PIN(171, \"GPIO_171\"),\n\tPINCTRL_PIN(172, \"GPIO_172\"),\n\tPINCTRL_PIN(173, \"GPIO_173\"),\n\tPINCTRL_PIN(174, \"GPIO_174\"),\n\tPINCTRL_PIN(175, \"GPIO_175\"),\n\tPINCTRL_PIN(176, \"GPIO_176\"),\n\tPINCTRL_PIN(177, \"GPIO_177\"),\n\tPINCTRL_PIN(178, \"GPIO_178\"),\n\tPINCTRL_PIN(179, \"GPIO_179\"),\n\tPINCTRL_PIN(180, \"GPIO_180\"),\n\tPINCTRL_PIN(181, \"GPIO_181\"),\n\tPINCTRL_PIN(182, \"GPIO_182\"),\n\tPINCTRL_PIN(183, \"GPIO_183\"),\n\tPINCTRL_PIN(184, \"GPIO_184\"),\n\tPINCTRL_PIN(185, \"GPIO_185\"),\n\tPINCTRL_PIN(186, \"GPIO_186\"),\n\tPINCTRL_PIN(187, \"GPIO_187\"),\n\tPINCTRL_PIN(188, \"GPIO_188\"),\n\tPINCTRL_PIN(189, \"GPIO_189\"),\n\tPINCTRL_PIN(190, \"GPIO_190\"),\n\tPINCTRL_PIN(191, \"GPIO_191\"),\n\tPINCTRL_PIN(192, \"GPIO_192\"),\n\tPINCTRL_PIN(193, \"GPIO_193\"),\n\tPINCTRL_PIN(194, \"GPIO_194\"),\n\tPINCTRL_PIN(195, \"GPIO_195\"),\n\tPINCTRL_PIN(196, \"GPIO_196\"),\n\tPINCTRL_PIN(197, \"GPIO_197\"),\n\tPINCTRL_PIN(198, \"GPIO_198\"),\n\tPINCTRL_PIN(199, \"GPIO_199\"),\n\tPINCTRL_PIN(200, \"GPIO_200\"),\n\tPINCTRL_PIN(201, \"GPIO_201\"),\n\tPINCTRL_PIN(202, \"GPIO_202\"),\n\tPINCTRL_PIN(203, \"GPIO_203\"),\n\tPINCTRL_PIN(204, \"GPIO_204\"),\n\tPINCTRL_PIN(205, \"GPIO_205\"),\n\tPINCTRL_PIN(206, \"GPIO_206\"),\n\tPINCTRL_PIN(207, \"GPIO_207\"),\n\tPINCTRL_PIN(208, \"GPIO_208\"),\n\tPINCTRL_PIN(209, \"GPIO_209\"),\n\tPINCTRL_PIN(210, \"GPIO_210\"),\n\tPINCTRL_PIN(211, \"GPIO_211\"),\n\tPINCTRL_PIN(212, \"GPIO_212\"),\n\tPINCTRL_PIN(213, \"GPIO_213\"),\n\tPINCTRL_PIN(214, \"GPIO_214\"),\n\tPINCTRL_PIN(215, \"GPIO_215\"),\n\tPINCTRL_PIN(216, \"GPIO_216\"),\n\tPINCTRL_PIN(217, \"GPIO_217\"),\n\tPINCTRL_PIN(218, \"GPIO_218\"),\n\tPINCTRL_PIN(219, \"GPIO_219\"),\n\tPINCTRL_PIN(220, \"GPIO_220\"),\n\tPINCTRL_PIN(221, \"GPIO_221\"),\n\tPINCTRL_PIN(222, \"GPIO_222\"),\n\tPINCTRL_PIN(223, \"GPIO_223\"),\n\tPINCTRL_PIN(224, \"GPIO_224\"),\n\tPINCTRL_PIN(225, \"GPIO_225\"),\n\tPINCTRL_PIN(226, \"GPIO_226\"),\n\tPINCTRL_PIN(227, \"GPIO_227\"),\n\tPINCTRL_PIN(228, \"UFS_RESET\"),\n\tPINCTRL_PIN(229, \"UFS1_RESET\"),\n\tPINCTRL_PIN(230, \"SDC2_CLK\"),\n\tPINCTRL_PIN(231, \"SDC2_CMD\"),\n\tPINCTRL_PIN(232, \"SDC2_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\nDECLARE_MSM_GPIO_PINS(133);\nDECLARE_MSM_GPIO_PINS(134);\nDECLARE_MSM_GPIO_PINS(135);\nDECLARE_MSM_GPIO_PINS(136);\nDECLARE_MSM_GPIO_PINS(137);\nDECLARE_MSM_GPIO_PINS(138);\nDECLARE_MSM_GPIO_PINS(139);\nDECLARE_MSM_GPIO_PINS(140);\nDECLARE_MSM_GPIO_PINS(141);\nDECLARE_MSM_GPIO_PINS(142);\nDECLARE_MSM_GPIO_PINS(143);\nDECLARE_MSM_GPIO_PINS(144);\nDECLARE_MSM_GPIO_PINS(145);\nDECLARE_MSM_GPIO_PINS(146);\nDECLARE_MSM_GPIO_PINS(147);\nDECLARE_MSM_GPIO_PINS(148);\nDECLARE_MSM_GPIO_PINS(149);\nDECLARE_MSM_GPIO_PINS(150);\nDECLARE_MSM_GPIO_PINS(151);\nDECLARE_MSM_GPIO_PINS(152);\nDECLARE_MSM_GPIO_PINS(153);\nDECLARE_MSM_GPIO_PINS(154);\nDECLARE_MSM_GPIO_PINS(155);\nDECLARE_MSM_GPIO_PINS(156);\nDECLARE_MSM_GPIO_PINS(157);\nDECLARE_MSM_GPIO_PINS(158);\nDECLARE_MSM_GPIO_PINS(159);\nDECLARE_MSM_GPIO_PINS(160);\nDECLARE_MSM_GPIO_PINS(161);\nDECLARE_MSM_GPIO_PINS(162);\nDECLARE_MSM_GPIO_PINS(163);\nDECLARE_MSM_GPIO_PINS(164);\nDECLARE_MSM_GPIO_PINS(165);\nDECLARE_MSM_GPIO_PINS(166);\nDECLARE_MSM_GPIO_PINS(167);\nDECLARE_MSM_GPIO_PINS(168);\nDECLARE_MSM_GPIO_PINS(169);\nDECLARE_MSM_GPIO_PINS(170);\nDECLARE_MSM_GPIO_PINS(171);\nDECLARE_MSM_GPIO_PINS(172);\nDECLARE_MSM_GPIO_PINS(173);\nDECLARE_MSM_GPIO_PINS(174);\nDECLARE_MSM_GPIO_PINS(175);\nDECLARE_MSM_GPIO_PINS(176);\nDECLARE_MSM_GPIO_PINS(177);\nDECLARE_MSM_GPIO_PINS(178);\nDECLARE_MSM_GPIO_PINS(179);\nDECLARE_MSM_GPIO_PINS(180);\nDECLARE_MSM_GPIO_PINS(181);\nDECLARE_MSM_GPIO_PINS(182);\nDECLARE_MSM_GPIO_PINS(183);\nDECLARE_MSM_GPIO_PINS(184);\nDECLARE_MSM_GPIO_PINS(185);\nDECLARE_MSM_GPIO_PINS(186);\nDECLARE_MSM_GPIO_PINS(187);\nDECLARE_MSM_GPIO_PINS(188);\nDECLARE_MSM_GPIO_PINS(189);\nDECLARE_MSM_GPIO_PINS(190);\nDECLARE_MSM_GPIO_PINS(191);\nDECLARE_MSM_GPIO_PINS(192);\nDECLARE_MSM_GPIO_PINS(193);\nDECLARE_MSM_GPIO_PINS(194);\nDECLARE_MSM_GPIO_PINS(195);\nDECLARE_MSM_GPIO_PINS(196);\nDECLARE_MSM_GPIO_PINS(197);\nDECLARE_MSM_GPIO_PINS(198);\nDECLARE_MSM_GPIO_PINS(199);\nDECLARE_MSM_GPIO_PINS(200);\nDECLARE_MSM_GPIO_PINS(201);\nDECLARE_MSM_GPIO_PINS(202);\nDECLARE_MSM_GPIO_PINS(203);\nDECLARE_MSM_GPIO_PINS(204);\nDECLARE_MSM_GPIO_PINS(205);\nDECLARE_MSM_GPIO_PINS(206);\nDECLARE_MSM_GPIO_PINS(207);\nDECLARE_MSM_GPIO_PINS(208);\nDECLARE_MSM_GPIO_PINS(209);\nDECLARE_MSM_GPIO_PINS(210);\nDECLARE_MSM_GPIO_PINS(211);\nDECLARE_MSM_GPIO_PINS(212);\nDECLARE_MSM_GPIO_PINS(213);\nDECLARE_MSM_GPIO_PINS(214);\nDECLARE_MSM_GPIO_PINS(215);\nDECLARE_MSM_GPIO_PINS(216);\nDECLARE_MSM_GPIO_PINS(217);\nDECLARE_MSM_GPIO_PINS(218);\nDECLARE_MSM_GPIO_PINS(219);\nDECLARE_MSM_GPIO_PINS(220);\nDECLARE_MSM_GPIO_PINS(221);\nDECLARE_MSM_GPIO_PINS(222);\nDECLARE_MSM_GPIO_PINS(223);\nDECLARE_MSM_GPIO_PINS(224);\nDECLARE_MSM_GPIO_PINS(225);\nDECLARE_MSM_GPIO_PINS(226);\nDECLARE_MSM_GPIO_PINS(227);\n\nstatic const unsigned int ufs_reset_pins[] = { 228 };\nstatic const unsigned int ufs1_reset_pins[] = { 229 };\nstatic const unsigned int sdc2_clk_pins[] = { 230 };\nstatic const unsigned int sdc2_cmd_pins[] = { 231 };\nstatic const unsigned int sdc2_data_pins[] = { 232 };\n\nenum sc8280xp_functions {\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_usb,\n\tmsm_mux_audio_ref,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cci_timer0,\n\tmsm_mux_cci_timer1,\n\tmsm_mux_cci_timer2,\n\tmsm_mux_cci_timer3,\n\tmsm_mux_cci_timer4,\n\tmsm_mux_cci_timer5,\n\tmsm_mux_cci_timer6,\n\tmsm_mux_cci_timer7,\n\tmsm_mux_cci_timer8,\n\tmsm_mux_cci_timer9,\n\tmsm_mux_cmu_rng,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ddr_pxi1,\n\tmsm_mux_ddr_pxi2,\n\tmsm_mux_ddr_pxi3,\n\tmsm_mux_ddr_pxi4,\n\tmsm_mux_ddr_pxi5,\n\tmsm_mux_ddr_pxi6,\n\tmsm_mux_ddr_pxi7,\n\tmsm_mux_dp2_hot,\n\tmsm_mux_dp3_hot,\n\tmsm_mux_edp0_lcd,\n\tmsm_mux_edp1_lcd,\n\tmsm_mux_edp2_lcd,\n\tmsm_mux_edp3_lcd,\n\tmsm_mux_edp_hot,\n\tmsm_mux_egpio,\n\tmsm_mux_emac0_dll,\n\tmsm_mux_emac0_mcg0,\n\tmsm_mux_emac0_mcg1,\n\tmsm_mux_emac0_mcg2,\n\tmsm_mux_emac0_mcg3,\n\tmsm_mux_emac0_phy,\n\tmsm_mux_emac0_ptp,\n\tmsm_mux_emac1_dll0,\n\tmsm_mux_emac1_dll1,\n\tmsm_mux_emac1_mcg0,\n\tmsm_mux_emac1_mcg1,\n\tmsm_mux_emac1_mcg2,\n\tmsm_mux_emac1_mcg3,\n\tmsm_mux_emac1_phy,\n\tmsm_mux_emac1_ptp,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gcc_gp4,\n\tmsm_mux_gcc_gp5,\n\tmsm_mux_gpio,\n\tmsm_mux_hs1_mi2s,\n\tmsm_mux_hs2_mi2s,\n\tmsm_mux_hs3_mi2s,\n\tmsm_mux_ibi_i3c,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_lpass_slimbus,\n\tmsm_mux_mdp0_vsync0,\n\tmsm_mux_mdp0_vsync1,\n\tmsm_mux_mdp0_vsync2,\n\tmsm_mux_mdp0_vsync3,\n\tmsm_mux_mdp0_vsync4,\n\tmsm_mux_mdp0_vsync5,\n\tmsm_mux_mdp0_vsync6,\n\tmsm_mux_mdp0_vsync7,\n\tmsm_mux_mdp0_vsync8,\n\tmsm_mux_mdp1_vsync0,\n\tmsm_mux_mdp1_vsync1,\n\tmsm_mux_mdp1_vsync2,\n\tmsm_mux_mdp1_vsync3,\n\tmsm_mux_mdp1_vsync4,\n\tmsm_mux_mdp1_vsync5,\n\tmsm_mux_mdp1_vsync6,\n\tmsm_mux_mdp1_vsync7,\n\tmsm_mux_mdp1_vsync8,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mi2s0_data0,\n\tmsm_mux_mi2s0_data1,\n\tmsm_mux_mi2s0_sck,\n\tmsm_mux_mi2s0_ws,\n\tmsm_mux_mi2s1_data0,\n\tmsm_mux_mi2s1_data1,\n\tmsm_mux_mi2s1_sck,\n\tmsm_mux_mi2s1_ws,\n\tmsm_mux_mi2s2_data0,\n\tmsm_mux_mi2s2_data1,\n\tmsm_mux_mi2s2_sck,\n\tmsm_mux_mi2s2_ws,\n\tmsm_mux_mi2s_mclk1,\n\tmsm_mux_mi2s_mclk2,\n\tmsm_mux_pcie2a_clkreq,\n\tmsm_mux_pcie2b_clkreq,\n\tmsm_mux_pcie3a_clkreq,\n\tmsm_mux_pcie3b_clkreq,\n\tmsm_mux_pcie4_clkreq,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bist,\n\tmsm_mux_pll_clk,\n\tmsm_mux_prng_rosc0,\n\tmsm_mux_prng_rosc1,\n\tmsm_mux_prng_rosc2,\n\tmsm_mux_prng_rosc3,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qspi,\n\tmsm_mux_qspi_clk,\n\tmsm_mux_qspi_cs,\n\tmsm_mux_qup0,\n\tmsm_mux_qup1,\n\tmsm_mux_qup10,\n\tmsm_mux_qup11,\n\tmsm_mux_qup12,\n\tmsm_mux_qup13,\n\tmsm_mux_qup14,\n\tmsm_mux_qup15,\n\tmsm_mux_qup16,\n\tmsm_mux_qup17,\n\tmsm_mux_qup18,\n\tmsm_mux_qup19,\n\tmsm_mux_qup2,\n\tmsm_mux_qup20,\n\tmsm_mux_qup21,\n\tmsm_mux_qup22,\n\tmsm_mux_qup23,\n\tmsm_mux_qup3,\n\tmsm_mux_qup4,\n\tmsm_mux_qup5,\n\tmsm_mux_qup6,\n\tmsm_mux_qup7,\n\tmsm_mux_qup8,\n\tmsm_mux_qup9,\n\tmsm_mux_rgmii_0,\n\tmsm_mux_rgmii_1,\n\tmsm_mux_sd_write,\n\tmsm_mux_sdc40,\n\tmsm_mux_sdc42,\n\tmsm_mux_sdc43,\n\tmsm_mux_sdc4_clk,\n\tmsm_mux_sdc4_cmd,\n\tmsm_mux_tb_trig,\n\tmsm_mux_tgu,\n\tmsm_mux_tsense_pwm1,\n\tmsm_mux_tsense_pwm2,\n\tmsm_mux_tsense_pwm3,\n\tmsm_mux_tsense_pwm4,\n\tmsm_mux_usb0_dp,\n\tmsm_mux_usb0_phy,\n\tmsm_mux_usb0_sbrx,\n\tmsm_mux_usb0_sbtx,\n\tmsm_mux_usb0_usb4,\n\tmsm_mux_usb1_dp,\n\tmsm_mux_usb1_phy,\n\tmsm_mux_usb1_sbrx,\n\tmsm_mux_usb1_sbtx,\n\tmsm_mux_usb1_usb4,\n\tmsm_mux_usb2phy_ac,\n\tmsm_mux_vsense_trigger,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio78\",\n\t\"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\", \"gpio85\",\n\t\"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\", \"gpio92\",\n\t\"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\", \"gpio99\",\n\t\"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\", \"gpio105\",\n\t\"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\", \"gpio111\",\n\t\"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\", \"gpio117\",\n\t\"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\", \"gpio123\",\n\t\"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\", \"gpio129\",\n\t\"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\", \"gpio135\",\n\t\"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\", \"gpio141\",\n\t\"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio146\", \"gpio147\",\n\t\"gpio148\", \"gpio149\", \"gpio150\", \"gpio151\", \"gpio152\", \"gpio153\",\n\t\"gpio154\", \"gpio155\", \"gpio156\", \"gpio157\", \"gpio158\", \"gpio159\",\n\t\"gpio160\", \"gpio161\", \"gpio162\", \"gpio163\", \"gpio164\", \"gpio165\",\n\t\"gpio166\", \"gpio167\", \"gpio168\", \"gpio169\", \"gpio170\", \"gpio171\",\n\t\"gpio172\", \"gpio173\", \"gpio174\", \"gpio175\", \"gpio176\", \"gpio177\",\n\t\"gpio178\", \"gpio179\", \"gpio180\", \"gpio181\", \"gpio182\", \"gpio183\",\n\t\"gpio184\", \"gpio185\", \"gpio186\", \"gpio187\", \"gpio188\", \"gpio189\",\n\t\"gpio190\", \"gpio191\", \"gpio192\", \"gpio193\", \"gpio194\", \"gpio195\",\n\t\"gpio196\", \"gpio197\", \"gpio198\", \"gpio199\", \"gpio200\", \"gpio201\",\n\t\"gpio202\", \"gpio203\", \"gpio204\", \"gpio205\", \"gpio206\", \"gpio207\",\n\t\"gpio208\", \"gpio209\", \"gpio210\", \"gpio211\", \"gpio212\", \"gpio213\",\n\t\"gpio214\", \"gpio215\", \"gpio216\", \"gpio217\", \"gpio218\", \"gpio219\",\n\t\"gpio220\", \"gpio221\", \"gpio222\", \"gpio223\", \"gpio224\", \"gpio225\",\n\t\"gpio226\", \"gpio227\",\n};\n\nstatic const char * const atest_char_groups[] = {\n\t\"gpio134\", \"gpio139\", \"gpio140\", \"gpio142\", \"gpio143\",\n};\n\nstatic const char * const atest_usb_groups[] = {\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio78\",\n\t\"gpio79\", \"gpio97\", \"gpio98\", \"gpio101\", \"gpio102\", \"gpio103\",\n\t\"gpio104\", \"gpio105\", \"gpio110\", \"gpio111\", \"gpio112\", \"gpio113\",\n\t\"gpio114\", \"gpio121\", \"gpio122\", \"gpio130\", \"gpio131\", \"gpio135\",\n\t\"gpio137\", \"gpio138\", \"gpio148\", \"gpio149\",\n};\n\nstatic const char * const audio_ref_groups[] = {\n\t\"gpio80\",\n};\n\nstatic const char * const cam_mclk_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio16\", \"gpio17\", \"gpio33\", \"gpio34\", \"gpio119\",\n\t\"gpio120\",\n};\n\nstatic const char * const cci_async_groups[] = {\n\t\"gpio15\", \"gpio119\", \"gpio120\", \"gpio160\", \"gpio161\", \"gpio167\",\n};\n\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio113\", \"gpio114\",\n\t\"gpio115\", \"gpio116\", \"gpio117\", \"gpio118\", \"gpio123\", \"gpio124\",\n\t\"gpio145\", \"gpio146\", \"gpio164\", \"gpio165\",\n};\n\nstatic const char * const cci_timer0_groups[] = {\n\t\"gpio119\",\n};\n\nstatic const char * const cci_timer1_groups[] = {\n\t\"gpio120\",\n};\n\nstatic const char * const cci_timer2_groups[] = {\n\t\"gpio14\",\n};\n\nstatic const char * const cci_timer3_groups[] = {\n\t\"gpio15\",\n};\n\nstatic const char * const cci_timer4_groups[] = {\n\t\"gpio161\",\n};\n\nstatic const char * const cci_timer5_groups[] = {\n\t\"gpio139\",\n};\n\nstatic const char * const cci_timer6_groups[] = {\n\t\"gpio162\",\n};\n\nstatic const char * const cci_timer7_groups[] = {\n\t\"gpio163\",\n};\n\nstatic const char * const cci_timer8_groups[] = {\n\t\"gpio167\",\n};\n\nstatic const char * const cci_timer9_groups[] = {\n\t\"gpio160\",\n};\n\nstatic const char * const cmu_rng_groups[] = {\n\t\"gpio123\", \"gpio124\", \"gpio126\", \"gpio136\",\n};\n\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio187\",\n};\n\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio188\",\n};\n\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio190\",\n};\n\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio125\",\n};\n\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio42\", \"gpio45\", \"gpio46\", \"gpio47\",\n};\n\nstatic const char * const ddr_pxi0_groups[] = {\n\t\"gpio121\", \"gpio126\",\n};\n\nstatic const char * const ddr_pxi1_groups[] = {\n\t\"gpio124\", \"gpio125\",\n};\n\nstatic const char * const ddr_pxi2_groups[] = {\n\t\"gpio123\", \"gpio138\",\n};\n\nstatic const char * const ddr_pxi3_groups[] = {\n\t\"gpio120\", \"gpio137\",\n};\n\nstatic const char * const ddr_pxi4_groups[] = {\n\t\"gpio216\", \"gpio217\",\n};\n\nstatic const char * const ddr_pxi5_groups[] = {\n\t\"gpio214\", \"gpio215\",\n};\n\nstatic const char * const ddr_pxi6_groups[] = {\n\t\"gpio79\", \"gpio218\",\n};\n\nstatic const char * const ddr_pxi7_groups[] = {\n\t\"gpio135\", \"gpio136\",\n};\n\nstatic const char * const dp2_hot_groups[] = {\n\t\"gpio20\",\n};\n\nstatic const char * const dp3_hot_groups[] = {\n\t\"gpio45\",\n};\n\nstatic const char * const edp0_lcd_groups[] = {\n\t\"gpio26\",\n};\n\nstatic const char * const edp1_lcd_groups[] = {\n\t\"gpio27\",\n};\n\nstatic const char * const edp2_lcd_groups[] = {\n\t\"gpio28\",\n};\n\nstatic const char * const edp3_lcd_groups[] = {\n\t\"gpio29\",\n};\n\nstatic const char * const edp_hot_groups[] = {\n\t\"gpio2\", \"gpio3\", \"gpio6\", \"gpio7\",\n};\n\nstatic const char * const egpio_groups[] = {\n\t\"gpio189\", \"gpio190\", \"gpio191\", \"gpio192\", \"gpio193\", \"gpio194\",\n\t\"gpio195\", \"gpio196\", \"gpio197\", \"gpio198\", \"gpio199\", \"gpio200\",\n\t\"gpio201\", \"gpio202\", \"gpio203\", \"gpio204\", \"gpio205\", \"gpio206\",\n\t\"gpio207\", \"gpio208\", \"gpio209\", \"gpio210\", \"gpio211\", \"gpio212\",\n\t\"gpio213\", \"gpio214\", \"gpio215\", \"gpio216\", \"gpio217\", \"gpio218\",\n\t\"gpio219\", \"gpio220\", \"gpio221\", \"gpio222\", \"gpio223\", \"gpio224\",\n\t\"gpio225\", \"gpio226\", \"gpio227\",\n};\n\nstatic const char * const emac0_dll_groups[] = {\n\t\"gpio216\", \"gpio217\",\n};\n\nstatic const char * const emac0_mcg0_groups[] = {\n\t\"gpio160\",\n};\n\nstatic const char * const emac0_mcg1_groups[] = {\n\t\"gpio161\",\n};\n\nstatic const char * const emac0_mcg2_groups[] = {\n\t\"gpio162\",\n};\n\nstatic const char * const emac0_mcg3_groups[] = {\n\t\"gpio163\",\n};\n\nstatic const char * const emac0_phy_groups[] = {\n\t\"gpio127\",\n};\n\nstatic const char * const emac0_ptp_groups[] = {\n\t\"gpio130\", \"gpio130\", \"gpio131\", \"gpio131\", \"gpio156\", \"gpio156\",\n\t\"gpio157\", \"gpio157\", \"gpio158\", \"gpio158\", \"gpio159\", \"gpio159\",\n};\n\nstatic const char * const emac1_dll0_groups[] = {\n\t\"gpio215\",\n};\n\nstatic const char * const emac1_dll1_groups[] = {\n\t\"gpio218\",\n};\n\nstatic const char * const emac1_mcg0_groups[] = {\n\t\"gpio57\",\n};\n\nstatic const char * const emac1_mcg1_groups[] = {\n\t\"gpio58\",\n};\n\nstatic const char * const emac1_mcg2_groups[] = {\n\t\"gpio68\",\n};\n\nstatic const char * const emac1_mcg3_groups[] = {\n\t\"gpio69\",\n};\n\nstatic const char * const emac1_phy_groups[] = {\n\t\"gpio54\",\n};\n\nstatic const char * const emac1_ptp_groups[] = {\n\t\"gpio55\", \"gpio55\", \"gpio56\", \"gpio56\", \"gpio93\", \"gpio93\", \"gpio94\",\n\t\"gpio94\", \"gpio95\", \"gpio95\", \"gpio96\", \"gpio96\",\n};\n\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio119\", \"gpio149\",\n};\n\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio114\", \"gpio120\",\n};\n\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio115\", \"gpio139\",\n};\n\nstatic const char * const gcc_gp4_groups[] = {\n\t\"gpio160\", \"gpio162\",\n};\n\nstatic const char * const gcc_gp5_groups[] = {\n\t\"gpio167\", \"gpio168\",\n};\n\nstatic const char * const hs1_mi2s_groups[] = {\n\t\"gpio208\", \"gpio209\", \"gpio210\", \"gpio211\",\n};\n\nstatic const char * const hs2_mi2s_groups[] = {\n\t\"gpio91\", \"gpio92\", \"gpio218\", \"gpio219\",\n};\n\nstatic const char * const hs3_mi2s_groups[] = {\n\t\"gpio224\", \"gpio225\", \"gpio226\", \"gpio227\",\n};\n\nstatic const char * const ibi_i3c_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio36\", \"gpio37\", \"gpio128\", \"gpio129\", \"gpio154\",\n\t\"gpio155\",\n};\n\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio140\",\n};\n\nstatic const char * const lpass_slimbus_groups[] = {\n\t\"gpio220\", \"gpio221\",\n};\n\nstatic const char * const mdp0_vsync0_groups[] = {\n\t\"gpio1\",\n};\n\nstatic const char * const mdp0_vsync1_groups[] = {\n\t\"gpio2\",\n};\n\nstatic const char * const mdp0_vsync2_groups[] = {\n\t\"gpio8\",\n};\n\nstatic const char * const mdp0_vsync3_groups[] = {\n\t\"gpio9\",\n};\n\nstatic const char * const mdp0_vsync4_groups[] = {\n\t\"gpio10\",\n};\n\nstatic const char * const mdp0_vsync5_groups[] = {\n\t\"gpio11\",\n};\n\nstatic const char * const mdp0_vsync6_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const mdp0_vsync7_groups[] = {\n\t\"gpio13\",\n};\n\nstatic const char * const mdp0_vsync8_groups[] = {\n\t\"gpio16\",\n};\n\nstatic const char * const mdp1_vsync0_groups[] = {\n\t\"gpio17\",\n};\n\nstatic const char * const mdp1_vsync1_groups[] = {\n\t\"gpio18\",\n};\n\nstatic const char * const mdp1_vsync2_groups[] = {\n\t\"gpio19\",\n};\n\nstatic const char * const mdp1_vsync3_groups[] = {\n\t\"gpio20\",\n};\n\nstatic const char * const mdp1_vsync4_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char * const mdp1_vsync5_groups[] = {\n\t\"gpio37\",\n};\n\nstatic const char * const mdp1_vsync6_groups[] = {\n\t\"gpio38\",\n};\n\nstatic const char * const mdp1_vsync7_groups[] = {\n\t\"gpio39\",\n};\n\nstatic const char * const mdp1_vsync8_groups[] = {\n\t\"gpio40\",\n};\n\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio8\", \"gpio100\", \"gpio101\",\n};\n\nstatic const char * const mi2s0_data0_groups[] = {\n\t\"gpio95\",\n};\n\nstatic const char * const mi2s0_data1_groups[] = {\n\t\"gpio96\",\n};\n\nstatic const char * const mi2s0_sck_groups[] = {\n\t\"gpio93\",\n};\n\nstatic const char * const mi2s0_ws_groups[] = {\n\t\"gpio94\",\n};\n\nstatic const char * const mi2s1_data0_groups[] = {\n\t\"gpio222\",\n};\n\nstatic const char * const mi2s1_data1_groups[] = {\n\t\"gpio223\",\n};\n\nstatic const char * const mi2s1_sck_groups[] = {\n\t\"gpio220\",\n};\n\nstatic const char * const mi2s1_ws_groups[] = {\n\t\"gpio221\",\n};\n\nstatic const char * const mi2s2_data0_groups[] = {\n\t\"gpio214\",\n};\n\nstatic const char * const mi2s2_data1_groups[] = {\n\t\"gpio215\",\n};\n\nstatic const char * const mi2s2_sck_groups[] = {\n\t\"gpio212\",\n};\n\nstatic const char * const mi2s2_ws_groups[] = {\n\t\"gpio213\",\n};\n\nstatic const char * const mi2s_mclk1_groups[] = {\n\t\"gpio80\", \"gpio216\",\n};\n\nstatic const char * const mi2s_mclk2_groups[] = {\n\t\"gpio217\",\n};\n\nstatic const char * const pcie2a_clkreq_groups[] = {\n\t\"gpio142\",\n};\n\nstatic const char * const pcie2b_clkreq_groups[] = {\n\t\"gpio144\",\n};\n\nstatic const char * const pcie3a_clkreq_groups[] = {\n\t\"gpio150\",\n};\n\nstatic const char * const pcie3b_clkreq_groups[] = {\n\t\"gpio152\",\n};\n\nstatic const char * const pcie4_clkreq_groups[] = {\n\t\"gpio140\",\n};\n\nstatic const char * const phase_flag_groups[] = {\n\t\"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio87\", \"gpio88\", \"gpio89\",\n\t\"gpio90\", \"gpio91\", \"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio132\",\n\t\"gpio144\", \"gpio145\", \"gpio146\", \"gpio147\", \"gpio195\", \"gpio196\",\n\t\"gpio197\", \"gpio198\", \"gpio202\", \"gpio219\", \"gpio220\", \"gpio221\",\n\t\"gpio222\", \"gpio223\", \"gpio224\", \"gpio225\", \"gpio226\", \"gpio227\",\n};\n\nstatic const char * const pll_bist_groups[] = {\n\t\"gpio84\",\n};\n\nstatic const char * const pll_clk_groups[] = {\n\t\"gpio84\", \"gpio86\",\n};\n\nstatic const char * const prng_rosc0_groups[] = {\n\t\"gpio189\",\n};\n\nstatic const char * const prng_rosc1_groups[] = {\n\t\"gpio191\",\n};\n\nstatic const char * const prng_rosc2_groups[] = {\n\t\"gpio193\",\n};\n\nstatic const char * const prng_rosc3_groups[] = {\n\t\"gpio194\",\n};\n\nstatic const char * const qdss_cti_groups[] = {\n\t\"gpio3\", \"gpio4\", \"gpio7\", \"gpio21\", \"gpio30\", \"gpio30\", \"gpio31\",\n\t\"gpio31\",\n};\n\nstatic const char * const qdss_gpio_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\", \"gpio16\",\n\t\"gpio17\", \"gpio80\", \"gpio96\", \"gpio115\", \"gpio116\", \"gpio117\",\n\t\"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\", \"gpio161\",\n\t\"gpio162\", \"gpio195\", \"gpio196\", \"gpio197\", \"gpio198\", \"gpio201\",\n\t\"gpio202\", \"gpio206\", \"gpio207\", \"gpio212\", \"gpio213\", \"gpio214\",\n\t\"gpio215\", \"gpio216\", \"gpio217\", \"gpio222\", \"gpio223\",\n};\n\nstatic const char * const qspi_clk_groups[] = {\n\t\"gpio74\",\n};\n\nstatic const char * const qspi_cs_groups[] = {\n\t\"gpio75\", \"gpio81\",\n};\n\nstatic const char * const qspi_groups[] = {\n\t\"gpio76\", \"gpio78\", \"gpio79\",\n};\n\nstatic const char * const qup0_groups[] = {\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\",\n};\n\nstatic const char * const qup10_groups[] = {\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\",\n};\n\nstatic const char * const qup11_groups[] = {\n\t\"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n};\n\nstatic const char * const qup12_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\n\nstatic const char * const qup13_groups[] = {\n\t\"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\",\n};\n\nstatic const char * const qup14_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\n\nstatic const char * const qup15_groups[] = {\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\",\n};\n\nstatic const char * const qup16_groups[] = {\n\t\"gpio70\", \"gpio71\", \"gpio72\", \"gpio73\",\n};\n\nstatic const char * const qup17_groups[] = {\n\t\"gpio61\", \"gpio62\", \"gpio63\", \"gpio64\",\n};\n\nstatic const char * const qup18_groups[] = {\n\t\"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\",\n};\n\nstatic const char * const qup19_groups[] = {\n\t\"gpio55\", \"gpio56\", \"gpio57\", \"gpio58\",\n};\n\nstatic const char * const qup1_groups[] = {\n\t\"gpio158\", \"gpio159\", \"gpio160\", \"gpio161\",\n};\n\nstatic const char * const qup20_groups[] = {\n\t\"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\", \"gpio92\", \"gpio110\",\n};\n\nstatic const char * const qup21_groups[] = {\n\t\"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n};\n\nstatic const char * const qup22_groups[] = {\n\t\"gpio83\", \"gpio84\", \"gpio85\", \"gpio86\",\n};\n\nstatic const char * const qup23_groups[] = {\n\t\"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\",\n};\n\nstatic const char * const qup2_groups[] = {\n\t\"gpio121\", \"gpio122\", \"gpio123\", \"gpio124\",\n};\n\nstatic const char * const qup3_groups[] = {\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\",\n};\n\nstatic const char * const qup4_groups[] = {\n\t\"gpio111\", \"gpio112\", \"gpio171\", \"gpio172\", \"gpio173\", \"gpio174\",\n\t\"gpio175\",\n};\n\nstatic const char * const qup5_groups[] = {\n\t\"gpio111\", \"gpio112\", \"gpio145\", \"gpio146\",\n};\n\nstatic const char * const qup6_groups[] = {\n\t\"gpio154\", \"gpio155\", \"gpio156\", \"gpio157\",\n};\n\nstatic const char * const qup7_groups[] = {\n\t\"gpio125\", \"gpio126\", \"gpio128\", \"gpio129\",\n};\n\nstatic const char * const qup8_groups[] = {\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\",\n};\n\nstatic const char * const qup9_groups[] = {\n\t\"gpio41\", \"gpio42\", \"gpio43\", \"gpio44\",\n};\n\nstatic const char * const rgmii_0_groups[] = {\n\t\"gpio175\", \"gpio176\", \"gpio177\", \"gpio178\", \"gpio179\", \"gpio180\",\n\t\"gpio181\", \"gpio182\", \"gpio183\", \"gpio184\", \"gpio185\", \"gpio186\",\n\t\"gpio187\", \"gpio188\",\n};\n\nstatic const char * const rgmii_1_groups[] = {\n\t\"gpio97\", \"gpio98\", \"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\",\n\t\"gpio103\", \"gpio104\", \"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\",\n\t\"gpio109\", \"gpio110\",\n};\n\nstatic const char * const sd_write_groups[] = {\n\t\"gpio130\",\n};\n\nstatic const char * const sdc40_groups[] = {\n\t\"gpio76\",\n};\n\nstatic const char * const sdc42_groups[] = {\n\t\"gpio78\",\n};\n\nstatic const char * const sdc43_groups[] = {\n\t\"gpio79\",\n};\n\nstatic const char * const sdc4_clk_groups[] = {\n\t\"gpio74\",\n};\n\nstatic const char * const sdc4_cmd_groups[] = {\n\t\"gpio75\",\n};\n\nstatic const char * const tb_trig_groups[] = {\n\t\"gpio153\", \"gpio157\",\n};\n\nstatic const char * const tgu_groups[] = {\n\t\"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\", \"gpio105\", \"gpio106\",\n\t\"gpio107\", \"gpio108\",\n};\n\nstatic const char * const tsense_pwm1_groups[] = {\n\t\"gpio70\",\n};\n\nstatic const char * const tsense_pwm2_groups[] = {\n\t\"gpio69\",\n};\n\nstatic const char * const tsense_pwm3_groups[] = {\n\t\"gpio67\",\n};\n\nstatic const char * const tsense_pwm4_groups[] = {\n\t\"gpio65\",\n};\n\nstatic const char * const usb0_dp_groups[] = {\n\t\"gpio21\",\n};\n\nstatic const char * const usb0_phy_groups[] = {\n\t\"gpio166\",\n};\n\nstatic const char * const usb0_sbrx_groups[] = {\n\t\"gpio170\",\n};\n\nstatic const char * const usb0_sbtx_groups[] = {\n\t\"gpio168\", \"gpio169\",\n};\n\nstatic const char * const usb0_usb4_groups[] = {\n\t\"gpio132\",\n};\n\nstatic const char * const usb1_dp_groups[] = {\n\t\"gpio9\",\n};\n\nstatic const char * const usb1_phy_groups[] = {\n\t\"gpio49\",\n};\n\nstatic const char * const usb1_sbrx_groups[] = {\n\t\"gpio53\",\n};\n\nstatic const char * const usb1_sbtx_groups[] = {\n\t\"gpio51\", \"gpio52\",\n};\n\nstatic const char * const usb1_usb4_groups[] = {\n\t\"gpio32\",\n};\n\nstatic const char * const usb2phy_ac_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio133\", \"gpio134\", \"gpio148\", \"gpio149\",\n};\n\nstatic const char * const vsense_trigger_groups[] = {\n\t\"gpio81\",\n};\n\nstatic const struct pinfunction sc8280xp_functions[] = {\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_usb),\n\tMSM_PIN_FUNCTION(audio_ref),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cci_timer0),\n\tMSM_PIN_FUNCTION(cci_timer1),\n\tMSM_PIN_FUNCTION(cci_timer2),\n\tMSM_PIN_FUNCTION(cci_timer3),\n\tMSM_PIN_FUNCTION(cci_timer4),\n\tMSM_PIN_FUNCTION(cci_timer5),\n\tMSM_PIN_FUNCTION(cci_timer6),\n\tMSM_PIN_FUNCTION(cci_timer7),\n\tMSM_PIN_FUNCTION(cci_timer8),\n\tMSM_PIN_FUNCTION(cci_timer9),\n\tMSM_PIN_FUNCTION(cmu_rng),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ddr_pxi1),\n\tMSM_PIN_FUNCTION(ddr_pxi2),\n\tMSM_PIN_FUNCTION(ddr_pxi3),\n\tMSM_PIN_FUNCTION(ddr_pxi4),\n\tMSM_PIN_FUNCTION(ddr_pxi5),\n\tMSM_PIN_FUNCTION(ddr_pxi6),\n\tMSM_PIN_FUNCTION(ddr_pxi7),\n\tMSM_PIN_FUNCTION(dp2_hot),\n\tMSM_PIN_FUNCTION(dp3_hot),\n\tMSM_PIN_FUNCTION(edp0_lcd),\n\tMSM_PIN_FUNCTION(edp1_lcd),\n\tMSM_PIN_FUNCTION(edp2_lcd),\n\tMSM_PIN_FUNCTION(edp3_lcd),\n\tMSM_PIN_FUNCTION(edp_hot),\n\tMSM_PIN_FUNCTION(egpio),\n\tMSM_PIN_FUNCTION(emac0_dll),\n\tMSM_PIN_FUNCTION(emac0_mcg0),\n\tMSM_PIN_FUNCTION(emac0_mcg1),\n\tMSM_PIN_FUNCTION(emac0_mcg2),\n\tMSM_PIN_FUNCTION(emac0_mcg3),\n\tMSM_PIN_FUNCTION(emac0_phy),\n\tMSM_PIN_FUNCTION(emac0_ptp),\n\tMSM_PIN_FUNCTION(emac1_dll0),\n\tMSM_PIN_FUNCTION(emac1_dll1),\n\tMSM_PIN_FUNCTION(emac1_mcg0),\n\tMSM_PIN_FUNCTION(emac1_mcg1),\n\tMSM_PIN_FUNCTION(emac1_mcg2),\n\tMSM_PIN_FUNCTION(emac1_mcg3),\n\tMSM_PIN_FUNCTION(emac1_phy),\n\tMSM_PIN_FUNCTION(emac1_ptp),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gcc_gp4),\n\tMSM_PIN_FUNCTION(gcc_gp5),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(hs1_mi2s),\n\tMSM_PIN_FUNCTION(hs2_mi2s),\n\tMSM_PIN_FUNCTION(hs3_mi2s),\n\tMSM_PIN_FUNCTION(ibi_i3c),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(lpass_slimbus),\n\tMSM_PIN_FUNCTION(mdp0_vsync0),\n\tMSM_PIN_FUNCTION(mdp0_vsync1),\n\tMSM_PIN_FUNCTION(mdp0_vsync2),\n\tMSM_PIN_FUNCTION(mdp0_vsync3),\n\tMSM_PIN_FUNCTION(mdp0_vsync4),\n\tMSM_PIN_FUNCTION(mdp0_vsync5),\n\tMSM_PIN_FUNCTION(mdp0_vsync6),\n\tMSM_PIN_FUNCTION(mdp0_vsync7),\n\tMSM_PIN_FUNCTION(mdp0_vsync8),\n\tMSM_PIN_FUNCTION(mdp1_vsync0),\n\tMSM_PIN_FUNCTION(mdp1_vsync1),\n\tMSM_PIN_FUNCTION(mdp1_vsync2),\n\tMSM_PIN_FUNCTION(mdp1_vsync3),\n\tMSM_PIN_FUNCTION(mdp1_vsync4),\n\tMSM_PIN_FUNCTION(mdp1_vsync5),\n\tMSM_PIN_FUNCTION(mdp1_vsync6),\n\tMSM_PIN_FUNCTION(mdp1_vsync7),\n\tMSM_PIN_FUNCTION(mdp1_vsync8),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mi2s0_data0),\n\tMSM_PIN_FUNCTION(mi2s0_data1),\n\tMSM_PIN_FUNCTION(mi2s0_sck),\n\tMSM_PIN_FUNCTION(mi2s0_ws),\n\tMSM_PIN_FUNCTION(mi2s1_data0),\n\tMSM_PIN_FUNCTION(mi2s1_data1),\n\tMSM_PIN_FUNCTION(mi2s1_sck),\n\tMSM_PIN_FUNCTION(mi2s1_ws),\n\tMSM_PIN_FUNCTION(mi2s2_data0),\n\tMSM_PIN_FUNCTION(mi2s2_data1),\n\tMSM_PIN_FUNCTION(mi2s2_sck),\n\tMSM_PIN_FUNCTION(mi2s2_ws),\n\tMSM_PIN_FUNCTION(mi2s_mclk1),\n\tMSM_PIN_FUNCTION(mi2s_mclk2),\n\tMSM_PIN_FUNCTION(pcie2a_clkreq),\n\tMSM_PIN_FUNCTION(pcie2b_clkreq),\n\tMSM_PIN_FUNCTION(pcie3a_clkreq),\n\tMSM_PIN_FUNCTION(pcie3b_clkreq),\n\tMSM_PIN_FUNCTION(pcie4_clkreq),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bist),\n\tMSM_PIN_FUNCTION(pll_clk),\n\tMSM_PIN_FUNCTION(prng_rosc0),\n\tMSM_PIN_FUNCTION(prng_rosc1),\n\tMSM_PIN_FUNCTION(prng_rosc2),\n\tMSM_PIN_FUNCTION(prng_rosc3),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qspi),\n\tMSM_PIN_FUNCTION(qspi_clk),\n\tMSM_PIN_FUNCTION(qspi_cs),\n\tMSM_PIN_FUNCTION(qup0),\n\tMSM_PIN_FUNCTION(qup1),\n\tMSM_PIN_FUNCTION(qup2),\n\tMSM_PIN_FUNCTION(qup3),\n\tMSM_PIN_FUNCTION(qup4),\n\tMSM_PIN_FUNCTION(qup5),\n\tMSM_PIN_FUNCTION(qup6),\n\tMSM_PIN_FUNCTION(qup7),\n\tMSM_PIN_FUNCTION(qup8),\n\tMSM_PIN_FUNCTION(qup9),\n\tMSM_PIN_FUNCTION(qup10),\n\tMSM_PIN_FUNCTION(qup11),\n\tMSM_PIN_FUNCTION(qup12),\n\tMSM_PIN_FUNCTION(qup13),\n\tMSM_PIN_FUNCTION(qup14),\n\tMSM_PIN_FUNCTION(qup15),\n\tMSM_PIN_FUNCTION(qup16),\n\tMSM_PIN_FUNCTION(qup17),\n\tMSM_PIN_FUNCTION(qup18),\n\tMSM_PIN_FUNCTION(qup19),\n\tMSM_PIN_FUNCTION(qup20),\n\tMSM_PIN_FUNCTION(qup21),\n\tMSM_PIN_FUNCTION(qup22),\n\tMSM_PIN_FUNCTION(qup23),\n\tMSM_PIN_FUNCTION(rgmii_0),\n\tMSM_PIN_FUNCTION(rgmii_1),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(sdc40),\n\tMSM_PIN_FUNCTION(sdc42),\n\tMSM_PIN_FUNCTION(sdc43),\n\tMSM_PIN_FUNCTION(sdc4_clk),\n\tMSM_PIN_FUNCTION(sdc4_cmd),\n\tMSM_PIN_FUNCTION(tb_trig),\n\tMSM_PIN_FUNCTION(tgu),\n\tMSM_PIN_FUNCTION(tsense_pwm1),\n\tMSM_PIN_FUNCTION(tsense_pwm2),\n\tMSM_PIN_FUNCTION(tsense_pwm3),\n\tMSM_PIN_FUNCTION(tsense_pwm4),\n\tMSM_PIN_FUNCTION(usb0_dp),\n\tMSM_PIN_FUNCTION(usb0_phy),\n\tMSM_PIN_FUNCTION(usb0_sbrx),\n\tMSM_PIN_FUNCTION(usb0_sbtx),\n\tMSM_PIN_FUNCTION(usb0_usb4),\n\tMSM_PIN_FUNCTION(usb1_dp),\n\tMSM_PIN_FUNCTION(usb1_phy),\n\tMSM_PIN_FUNCTION(usb1_sbrx),\n\tMSM_PIN_FUNCTION(usb1_sbtx),\n\tMSM_PIN_FUNCTION(usb1_usb4),\n\tMSM_PIN_FUNCTION(usb2phy_ac),\n\tMSM_PIN_FUNCTION(vsense_trigger),\n};\n\nstatic const struct msm_pingroup sc8280xp_groups[] = {\n\t[0] = PINGROUP(0, qup12, _, _, _, _, _, _),\n\t[1] = PINGROUP(1, qup12, mdp0_vsync0, _, _, _, _, _),\n\t[2] = PINGROUP(2, edp_hot, qup12, mdp0_vsync1, _, _, _, _),\n\t[3] = PINGROUP(3, edp_hot, qup12, qdss_cti, _, _, _, _),\n\t[4] = PINGROUP(4, qup14, ibi_i3c, qdss_cti, _, _, _, _),\n\t[5] = PINGROUP(5, qup14, ibi_i3c, _, _, _, _, _),\n\t[6] = PINGROUP(6, edp_hot, qup14, cam_mclk, _, _, _, _),\n\t[7] = PINGROUP(7, edp_hot, qup14, qdss_cti, cam_mclk, _, _, _),\n\t[8] = PINGROUP(8, mdp_vsync, mdp0_vsync2, _, _, _, _, _),\n\t[9] = PINGROUP(9, usb1_dp, mdp0_vsync3, _, _, _, _, _),\n\t[10] = PINGROUP(10, cci_i2c, mdp0_vsync4, _, qdss_gpio, _, _, _),\n\t[11] = PINGROUP(11, cci_i2c, mdp0_vsync5, _, qdss_gpio, _, _, _),\n\t[12] = PINGROUP(12, cci_i2c, mdp0_vsync6, _, qdss_gpio, _, _, _),\n\t[13] = PINGROUP(13, cci_i2c, mdp0_vsync7, _, qdss_gpio, _, _, _),\n\t[14] = PINGROUP(14, cci_timer2, qdss_gpio, _, _, _, _, _),\n\t[15] = PINGROUP(15, cci_timer3, cci_async, _, qdss_gpio, _, _, _),\n\t[16] = PINGROUP(16, cam_mclk, mdp0_vsync8, _, qdss_gpio, _, _, _),\n\t[17] = PINGROUP(17, cam_mclk, mdp1_vsync0, _, qdss_gpio, _, _, _),\n\t[18] = PINGROUP(18, qup11, mdp1_vsync1, _, _, _, _, _),\n\t[19] = PINGROUP(19, qup11, mdp1_vsync2, _, _, _, _, _),\n\t[20] = PINGROUP(20, qup11, dp2_hot, mdp1_vsync3, _, _, _, _),\n\t[21] = PINGROUP(21, qup11, usb0_dp, qdss_cti, _, _, _, _),\n\t[22] = PINGROUP(22, qup10, _, _, _, _, _, _),\n\t[23] = PINGROUP(23, qup10, _, _, _, _, _, _),\n\t[24] = PINGROUP(24, qup10, usb2phy_ac, _, _, _, _, _),\n\t[25] = PINGROUP(25, qup10, usb2phy_ac, _, _, _, _, _),\n\t[26] = PINGROUP(26, qup13, edp0_lcd, _, _, _, _, _),\n\t[27] = PINGROUP(27, qup13, edp1_lcd, _, _, _, _, _),\n\t[28] = PINGROUP(28, qup13, edp2_lcd, _, _, _, _, _),\n\t[29] = PINGROUP(29, qup13, edp3_lcd, _, _, _, _, _),\n\t[30] = PINGROUP(30, qdss_cti, qdss_cti, _, _, _, _, _),\n\t[31] = PINGROUP(31, qdss_cti, qdss_cti, _, _, _, _, _),\n\t[32] = PINGROUP(32, usb1_usb4, _, _, _, _, _, _),\n\t[33] = PINGROUP(33, cam_mclk, _, _, _, _, _, _),\n\t[34] = PINGROUP(34, cam_mclk, _, _, _, _, _, _),\n\t[35] = PINGROUP(35, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, qup15, ibi_i3c, mdp1_vsync4, _, _, _, _),\n\t[37] = PINGROUP(37, qup15, ibi_i3c, mdp1_vsync5, _, _, _, _),\n\t[38] = PINGROUP(38, qup15, mdp1_vsync6, _, _, _, _, _),\n\t[39] = PINGROUP(39, qup15, mdp1_vsync7, _, _, _, _, _),\n\t[40] = PINGROUP(40, mdp1_vsync8, _, _, _, _, _, _),\n\t[41] = PINGROUP(41, qup9, _, _, _, _, _, _),\n\t[42] = PINGROUP(42, qup9, ddr_bist, _, _, _, _, _),\n\t[43] = PINGROUP(43, qup8, qup9, _, _, _, _, _),\n\t[44] = PINGROUP(44, qup8, qup9, _, _, _, _, _),\n\t[45] = PINGROUP(45, qup8, dp3_hot, ddr_bist, _, _, _, _),\n\t[46] = PINGROUP(46, qup8, ddr_bist, _, _, _, _, _),\n\t[47] = PINGROUP(47, ddr_bist, _, _, _, _, _, _),\n\t[48] = PINGROUP(48, _, _, _, _, _, _, _),\n\t[49] = PINGROUP(49, usb1_phy, _, _, _, _, _, _),\n\t[50] = PINGROUP(50, _, _, _, _, _, _, _),\n\t[51] = PINGROUP(51, usb1_sbtx, _, _, _, _, _, _),\n\t[52] = PINGROUP(52, usb1_sbtx, _, _, _, _, _, _),\n\t[53] = PINGROUP(53, usb1_sbrx, _, _, _, _, _, _),\n\t[54] = PINGROUP(54, emac1_phy, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, emac1_ptp, emac1_ptp, qup19, _, _, _, _),\n\t[56] = PINGROUP(56, emac1_ptp, emac1_ptp, qup19, _, _, _, _),\n\t[57] = PINGROUP(57, qup19, emac1_mcg0, _, _, _, _, _),\n\t[58] = PINGROUP(58, qup19, emac1_mcg1, _, _, _, _, _),\n\t[59] = PINGROUP(59, qup23, _, _, _, _, _, _),\n\t[60] = PINGROUP(60, qup23, _, _, _, _, _, _),\n\t[61] = PINGROUP(61, qup23, qup17, _, _, _, _, _),\n\t[62] = PINGROUP(62, qup23, qup17, _, _, _, _, _),\n\t[63] = PINGROUP(63, qup17, _, _, _, _, _, _),\n\t[64] = PINGROUP(64, qup17, _, _, _, _, _, _),\n\t[65] = PINGROUP(65, tsense_pwm4, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, qup18, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, qup18, tsense_pwm3, _, _, _, _, _),\n\t[68] = PINGROUP(68, qup18, emac1_mcg2, _, _, _, _, _),\n\t[69] = PINGROUP(69, qup18, emac1_mcg3, tsense_pwm2, _, _, _, _),\n\t[70] = PINGROUP(70, qup16, tsense_pwm1, _, _, _, _, _),\n\t[71] = PINGROUP(71, qup16, atest_usb, _, _, _, _, _),\n\t[72] = PINGROUP(72, qup16, atest_usb, _, _, _, _, _),\n\t[73] = PINGROUP(73, qup16, atest_usb, _, _, _, _, _),\n\t[74] = PINGROUP(74, qspi_clk, sdc4_clk, atest_usb, _, _, _, _),\n\t[75] = PINGROUP(75, qspi_cs, sdc4_cmd, atest_usb, _, _, _, _),\n\t[76] = PINGROUP(76, qspi, sdc40, atest_usb, _, _, _, _),\n\t[77] = PINGROUP(77, _, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, qspi, sdc42, atest_usb, _, _, _, _),\n\t[79] = PINGROUP(79, qspi, sdc43, atest_usb, ddr_pxi6, _, _, _),\n\t[80] = PINGROUP(80, mi2s_mclk1, audio_ref, phase_flag, _, qdss_gpio, _, _),\n\t[81] = PINGROUP(81, qup21, qspi_cs, phase_flag, _, vsense_trigger, _, _),\n\t[82] = PINGROUP(82, qup21, phase_flag, _, _, _, _, _),\n\t[83] = PINGROUP(83, qup21, qup22, phase_flag, _, _, _, _),\n\t[84] = PINGROUP(84, qup21, qup22, pll_bist, pll_clk, _, _, _),\n\t[85] = PINGROUP(85, qup22, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, qup22, _, pll_clk, _, _, _, _),\n\t[87] = PINGROUP(87, qup20, phase_flag, _, _, _, _, _),\n\t[88] = PINGROUP(88, qup20, phase_flag, _, _, _, _, _),\n\t[89] = PINGROUP(89, qup20, phase_flag, _, _, _, _, _),\n\t[90] = PINGROUP(90, qup20, phase_flag, _, _, _, _, _),\n\t[91] = PINGROUP(91, qup20, hs2_mi2s, phase_flag, _, _, _, _),\n\t[92] = PINGROUP(92, qup20, hs2_mi2s, phase_flag, _, _, _, _),\n\t[93] = PINGROUP(93, mi2s0_sck, emac1_ptp, emac1_ptp, phase_flag, _, _, _),\n\t[94] = PINGROUP(94, mi2s0_ws, emac1_ptp, emac1_ptp, phase_flag, _, _, _),\n\t[95] = PINGROUP(95, mi2s0_data0, emac1_ptp, emac1_ptp, phase_flag, _, _, _),\n\t[96] = PINGROUP(96, mi2s0_data1, emac1_ptp, emac1_ptp, qdss_gpio, _, _, _),\n\t[97] = PINGROUP(97, rgmii_1, atest_usb, _, _, _, _, _),\n\t[98] = PINGROUP(98, rgmii_1, atest_usb, _, _, _, _, _),\n\t[99] = PINGROUP(99, rgmii_1, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, mdp_vsync, rgmii_1, _, _, _, _, _),\n\t[101] = PINGROUP(101, mdp_vsync, rgmii_1, tgu, atest_usb, _, _, _),\n\t[102] = PINGROUP(102, rgmii_1, tgu, atest_usb, _, _, _, _),\n\t[103] = PINGROUP(103, rgmii_1, tgu, atest_usb, _, _, _, _),\n\t[104] = PINGROUP(104, rgmii_1, tgu, atest_usb, _, _, _, _),\n\t[105] = PINGROUP(105, rgmii_1, tgu, atest_usb, _, _, _, _),\n\t[106] = PINGROUP(106, rgmii_1, tgu, _, _, _, _, _),\n\t[107] = PINGROUP(107, rgmii_1, tgu, _, _, _, _, _),\n\t[108] = PINGROUP(108, rgmii_1, tgu, _, _, _, _, _),\n\t[109] = PINGROUP(109, rgmii_1, _, _, _, _, _, _),\n\t[110] = PINGROUP(110, qup20, rgmii_1, atest_usb, _, _, _, _),\n\t[111] = PINGROUP(111, qup4, qup5, atest_usb, _, _, _, _),\n\t[112] = PINGROUP(112, qup4, qup5, atest_usb, _, _, _, _),\n\t[113] = PINGROUP(113, cci_i2c, atest_usb, _, _, _, _, _),\n\t[114] = PINGROUP(114, cci_i2c, gcc_gp2, atest_usb, _, _, _, _),\n\t[115] = PINGROUP(115, cci_i2c, gcc_gp3, qdss_gpio, _, _, _, _),\n\t[116] = PINGROUP(116, cci_i2c, qdss_gpio, _, _, _, _, _),\n\t[117] = PINGROUP(117, cci_i2c, _, qdss_gpio, _, _, _, _),\n\t[118] = PINGROUP(118, cci_i2c, _, qdss_gpio, _, _, _, _),\n\t[119] = PINGROUP(119, cam_mclk, cci_timer0, cci_async, gcc_gp1, qdss_gpio, _, _),\n\t[120] = PINGROUP(120, cam_mclk, cci_timer1, cci_async, gcc_gp2, qdss_gpio, ddr_pxi3, _),\n\t[121] = PINGROUP(121, qup2, qdss_gpio, _, atest_usb, ddr_pxi0, _, _),\n\t[122] = PINGROUP(122, qup2, qdss_gpio, atest_usb, _, _, _, _),\n\t[123] = PINGROUP(123, qup2, cci_i2c, cmu_rng, ddr_pxi2, _, _, _),\n\t[124] = PINGROUP(124, qup2, cci_i2c, cmu_rng, ddr_pxi1, _, _, _),\n\t[125] = PINGROUP(125, qup7, dbg_out, ddr_pxi1, _, _, _, _),\n\t[126] = PINGROUP(126, qup7, cmu_rng, ddr_pxi0, _, _, _, _),\n\t[127] = PINGROUP(127, emac0_phy, _, _, _, _, _, _),\n\t[128] = PINGROUP(128, qup7, ibi_i3c, _, _, _, _, _),\n\t[129] = PINGROUP(129, qup7, ibi_i3c, _, _, _, _, _),\n\t[130] = PINGROUP(130, emac0_ptp, emac0_ptp, sd_write, atest_usb, _, _, _),\n\t[131] = PINGROUP(131, emac0_ptp, emac0_ptp, atest_usb, _, _, _, _),\n\t[132] = PINGROUP(132, usb0_usb4, phase_flag, _, _, _, _, _),\n\t[133] = PINGROUP(133, usb2phy_ac, _, _, _, _, _, _),\n\t[134] = PINGROUP(134, usb2phy_ac, atest_char, _, _, _, _, _),\n\t[135] = PINGROUP(135, qup0, qup3, _, atest_usb, ddr_pxi7, _, _),\n\t[136] = PINGROUP(136, qup0, qup3, cmu_rng, ddr_pxi7, _, _, _),\n\t[137] = PINGROUP(137, qup3, qup0, _, atest_usb, ddr_pxi3, _, _),\n\t[138] = PINGROUP(138, qup3, qup0, _, atest_usb, ddr_pxi2, _, _),\n\t[139] = PINGROUP(139, cci_timer5, gcc_gp3, atest_char, _, _, _, _),\n\t[140] = PINGROUP(140, pcie4_clkreq, jitter_bist, atest_char, _, _, _, _),\n\t[141] = PINGROUP(141, _, _, _, _, _, _, _),\n\t[142] = PINGROUP(142, pcie2a_clkreq, atest_char, _, _, _, _, _),\n\t[143] = PINGROUP(143, _, atest_char, _, _, _, _, _),\n\t[144] = PINGROUP(144, pcie2b_clkreq, phase_flag, _, _, _, _, _),\n\t[145] = PINGROUP(145, qup5, cci_i2c, phase_flag, _, _, _, _),\n\t[146] = PINGROUP(146, qup5, cci_i2c, phase_flag, _, _, _, _),\n\t[147] = PINGROUP(147, _, phase_flag, _, _, _, _, _),\n\t[148] = PINGROUP(148, usb2phy_ac, _, atest_usb, _, _, _, _),\n\t[149] = PINGROUP(149, usb2phy_ac, gcc_gp1, atest_usb, _, _, _, _),\n\t[150] = PINGROUP(150, pcie3a_clkreq, _, _, _, _, _, _),\n\t[151] = PINGROUP(151, _, _, _, _, _, _, _),\n\t[152] = PINGROUP(152, pcie3b_clkreq, _, _, _, _, _, _),\n\t[153] = PINGROUP(153, _, tb_trig, _, _, _, _, _),\n\t[154] = PINGROUP(154, qup6, ibi_i3c, _, _, _, _, _),\n\t[155] = PINGROUP(155, qup6, ibi_i3c, _, _, _, _, _),\n\t[156] = PINGROUP(156, qup6, emac0_ptp, emac0_ptp, _, _, _, _),\n\t[157] = PINGROUP(157, qup6, emac0_ptp, emac0_ptp, tb_trig, _, _, _),\n\t[158] = PINGROUP(158, qup1, emac0_ptp, emac0_ptp, _, _, _, _),\n\t[159] = PINGROUP(159, qup1, emac0_ptp, emac0_ptp, _, _, _, _),\n\t[160] = PINGROUP(160, cci_timer9, qup1, cci_async, emac0_mcg0, gcc_gp4, _, _),\n\t[161] = PINGROUP(161, cci_timer4, cci_async, qup1, emac0_mcg1, qdss_gpio, _, _),\n\t[162] = PINGROUP(162, cci_timer6, emac0_mcg2, gcc_gp4, qdss_gpio, _, _, _),\n\t[163] = PINGROUP(163, cci_timer7, emac0_mcg3, _, _, _, _, _),\n\t[164] = PINGROUP(164, cci_i2c, _, _, _, _, _, _),\n\t[165] = PINGROUP(165, cci_i2c, _, _, _, _, _, _),\n\t[166] = PINGROUP(166, usb0_phy, _, _, _, _, _, _),\n\t[167] = PINGROUP(167, cci_timer8, cci_async, gcc_gp5, _, _, _, _),\n\t[168] = PINGROUP(168, usb0_sbtx, gcc_gp5, _, _, _, _, _),\n\t[169] = PINGROUP(169, usb0_sbtx, _, _, _, _, _, _),\n\t[170] = PINGROUP(170, usb0_sbrx, _, _, _, _, _, _),\n\t[171] = PINGROUP(171, qup4, _, _, _, _, _, _),\n\t[172] = PINGROUP(172, qup4, _, _, _, _, _, _),\n\t[173] = PINGROUP(173, qup4, _, _, _, _, _, _),\n\t[174] = PINGROUP(174, qup4, _, _, _, _, _, _),\n\t[175] = PINGROUP(175, qup4, rgmii_0, _, _, _, _, _),\n\t[176] = PINGROUP(176, rgmii_0, _, _, _, _, _, _),\n\t[177] = PINGROUP(177, rgmii_0, _, _, _, _, _, _),\n\t[178] = PINGROUP(178, rgmii_0, _, _, _, _, _, _),\n\t[179] = PINGROUP(179, rgmii_0, _, _, _, _, _, _),\n\t[180] = PINGROUP(180, rgmii_0, _, _, _, _, _, _),\n\t[181] = PINGROUP(181, rgmii_0, _, _, _, _, _, _),\n\t[182] = PINGROUP(182, rgmii_0, _, _, _, _, _, _),\n\t[183] = PINGROUP(183, rgmii_0, _, _, _, _, _, _),\n\t[184] = PINGROUP(184, rgmii_0, _, _, _, _, _, _),\n\t[185] = PINGROUP(185, rgmii_0, _, _, _, _, _, _),\n\t[186] = PINGROUP(186, rgmii_0, _, _, _, _, _, _),\n\t[187] = PINGROUP(187, rgmii_0, cri_trng0, _, _, _, _, _),\n\t[188] = PINGROUP(188, rgmii_0, cri_trng1, _, _, _, _, _),\n\t[189] = PINGROUP(189, prng_rosc0, _, _, _, _, _, egpio),\n\t[190] = PINGROUP(190, cri_trng, _, _, _, _, _, egpio),\n\t[191] = PINGROUP(191, prng_rosc1, _, _, _, _, _, egpio),\n\t[192] = PINGROUP(192, _, _, _, _, _, _, egpio),\n\t[193] = PINGROUP(193, prng_rosc2, _, _, _, _, _, egpio),\n\t[194] = PINGROUP(194, prng_rosc3, _, _, _, _, _, egpio),\n\t[195] = PINGROUP(195, phase_flag, _, qdss_gpio, _, _, _, egpio),\n\t[196] = PINGROUP(196, phase_flag, _, qdss_gpio, _, _, _, egpio),\n\t[197] = PINGROUP(197, phase_flag, _, qdss_gpio, _, _, _, egpio),\n\t[198] = PINGROUP(198, phase_flag, _, qdss_gpio, _, _, _, egpio),\n\t[199] = PINGROUP(199, _, _, _, _, _, _, egpio),\n\t[200] = PINGROUP(200, _, _, _, _, _, _, egpio),\n\t[201] = PINGROUP(201, qdss_gpio, _, _, _, _, _, egpio),\n\t[202] = PINGROUP(202, phase_flag, _, qdss_gpio, _, _, _, egpio),\n\t[203] = PINGROUP(203, _, _, _, _, _, _, egpio),\n\t[204] = PINGROUP(204, _, _, _, _, _, _, egpio),\n\t[205] = PINGROUP(205, _, _, _, _, _, _, egpio),\n\t[206] = PINGROUP(206, qdss_gpio, _, _, _, _, _, egpio),\n\t[207] = PINGROUP(207, qdss_gpio, _, _, _, _, _, egpio),\n\t[208] = PINGROUP(208, hs1_mi2s, _, _, _, _, _, egpio),\n\t[209] = PINGROUP(209, hs1_mi2s, _, _, _, _, _, egpio),\n\t[210] = PINGROUP(210, hs1_mi2s, _, _, _, _, _, egpio),\n\t[211] = PINGROUP(211, hs1_mi2s, _, _, _, _, _, egpio),\n\t[212] = PINGROUP(212, mi2s2_sck, qdss_gpio, _, _, _, _, egpio),\n\t[213] = PINGROUP(213, mi2s2_ws, qdss_gpio, _, _, _, _, egpio),\n\t[214] = PINGROUP(214, mi2s2_data0, qdss_gpio, ddr_pxi5, _, _, _, egpio),\n\t[215] = PINGROUP(215, mi2s2_data1, qdss_gpio, emac1_dll0, ddr_pxi5, _, _, egpio),\n\t[216] = PINGROUP(216, mi2s_mclk1, qdss_gpio, emac0_dll, ddr_pxi4, _, _, egpio),\n\t[217] = PINGROUP(217, mi2s_mclk2, qdss_gpio, emac0_dll, ddr_pxi4, _, _, egpio),\n\t[218] = PINGROUP(218, hs2_mi2s, emac1_dll1, ddr_pxi6, _, _, _, egpio),\n\t[219] = PINGROUP(219, hs2_mi2s, phase_flag, _, _, _, _, egpio),\n\t[220] = PINGROUP(220, lpass_slimbus, mi2s1_sck, phase_flag, _, _, _, egpio),\n\t[221] = PINGROUP(221, lpass_slimbus, mi2s1_ws, phase_flag, _, _, _, egpio),\n\t[222] = PINGROUP(222, mi2s1_data0, phase_flag, _, qdss_gpio, _, _, egpio),\n\t[223] = PINGROUP(223, mi2s1_data1, phase_flag, _, qdss_gpio, _, _, egpio),\n\t[224] = PINGROUP(224, hs3_mi2s, phase_flag, _, _, _, _, egpio),\n\t[225] = PINGROUP(225, hs3_mi2s, phase_flag, _, _, _, _, egpio),\n\t[226] = PINGROUP(226, hs3_mi2s, phase_flag, _, _, _, _, egpio),\n\t[227] = PINGROUP(227, hs3_mi2s, phase_flag, _, _, _, _, egpio),\n\t[228] = UFS_RESET(ufs_reset, 0xf1000),\n\t[229] = UFS_RESET(ufs1_reset, 0xf3000),\n\t[230] = SDC_QDSD_PINGROUP(sdc2_clk, 0xe8000, 14, 6),\n\t[231] = SDC_QDSD_PINGROUP(sdc2_cmd, 0xe8000, 11, 3),\n\t[232] = SDC_QDSD_PINGROUP(sdc2_data, 0xe8000, 9, 0),\n};\n\nstatic const struct msm_gpio_wakeirq_map sc8280xp_pdc_map[] = {\n\t{ 3, 245 }, { 4, 263 }, { 7, 254 }, { 21, 220 }, { 25, 244 },\n\t{ 26, 211 }, { 27, 172 }, { 29, 203 }, { 30, 169 }, { 31, 180 },\n\t{ 32, 181 }, { 33, 182 }, { 36, 206 }, { 39, 246 }, { 40, 183 },\n\t{ 42, 179 }, { 46, 247 }, { 53, 248 }, { 54, 190 }, { 55, 249 },\n\t{ 56, 250 }, { 58, 251 }, { 59, 207 }, { 62, 252 }, { 63, 191 },\n\t{ 64, 192 }, { 65, 193 }, { 69, 253 }, { 73, 255 }, { 84, 256 },\n\t{ 85, 208 }, { 90, 257 }, { 102, 214 }, { 103, 215 }, { 104, 216 },\n\t{ 107, 217 }, { 110, 218 }, { 124, 224 }, { 125, 189 },\n\t{ 126, 200 }, { 127, 225 }, { 128, 262 }, { 129, 201 },\n\t{ 130, 209 }, { 131, 173 }, { 132, 202 }, { 136, 210 },\n\t{ 138, 171 }, { 139, 226 }, { 140, 227 }, { 142, 228 },\n\t{ 144, 229 }, { 145, 230 }, { 146, 231 }, { 148, 232 },\n\t{ 149, 233 }, { 150, 234 }, { 152, 235 }, { 154, 212 },\n\t{ 157, 213 }, { 161, 219 }, { 170, 236 }, { 171, 221 },\n\t{ 174, 222 }, { 175, 237 }, { 176, 223 }, { 177, 170 },\n\t{ 180, 238 }, { 181, 239 }, { 182, 240 }, { 183, 241 },\n\t{ 184, 242 }, { 185, 243 }, { 190, 178 }, { 193, 184 },\n\t{ 196, 185 }, { 198, 186 }, { 200, 174 }, { 201, 175 },\n\t{ 205, 176 }, { 206, 177 }, { 208, 187 }, { 210, 198 },\n\t{ 211, 199 }, { 212, 204 }, { 215, 205 }, { 220, 188 },\n\t{ 221, 194 }, { 223, 195 }, { 225, 196 }, { 227, 197 },\n};\n\nstatic struct msm_pinctrl_soc_data sc8280xp_pinctrl = {\n\t.pins = sc8280xp_pins,\n\t.npins = ARRAY_SIZE(sc8280xp_pins),\n\t.functions = sc8280xp_functions,\n\t.nfunctions = ARRAY_SIZE(sc8280xp_functions),\n\t.groups = sc8280xp_groups,\n\t.ngroups = ARRAY_SIZE(sc8280xp_groups),\n\t.ngpios = 230,\n\t.wakeirq_map = sc8280xp_pdc_map,\n\t.nwakeirq_map = ARRAY_SIZE(sc8280xp_pdc_map),\n\t.egpio_func = 7,\n};\n\nstatic int sc8280xp_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &sc8280xp_pinctrl);\n}\n\nstatic const struct of_device_id sc8280xp_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,sc8280xp-tlmm\", },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, sc8280xp_pinctrl_of_match);\n\nstatic struct platform_driver sc8280xp_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"sc8280xp-tlmm\",\n\t\t.of_match_table = sc8280xp_pinctrl_of_match,\n\t},\n\t.probe = sc8280xp_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sc8280xp_pinctrl_init(void)\n{\n\treturn platform_driver_register(&sc8280xp_pinctrl_driver);\n}\narch_initcall(sc8280xp_pinctrl_init);\n\nstatic void __exit sc8280xp_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&sc8280xp_pinctrl_driver);\n}\nmodule_exit(sc8280xp_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm SC8280XP TLMM pinctrl driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}