( ( nil
  version "2.1"
  mapType "incremental"
  blockName "sixteenbitcpu_top_pads"
  repList "auCdl schematic"
  stopList "auCdl"
  hierDelim "."
  netlistDir "/home/u1367608/cs6710/VSLI_Project/tsmc_template/virtuoso/calibre/lvs"
 )
( model
( "SC_LIB/INVX4/schematic" "INVX4" )
( "16bitcpu/flopenr_8_00/schematic" "flopenr_8_00" )
( "SC_LIB/TIE0/schematic" "TIE0" )
( "16bitcpu/pad_out_buffered_SPC_30/schematic" "pad_out_buffered_SPC_30" )
( "16bitcpu/mux2_WIDTH16_2/schematic" "mux2_WIDTH16_2" )
( "16bitcpu/pad_out_buffered_SPC_15/schematic" "pad_out_buffered_SPC_15" )
( "16bitcpu/pad_out_buffered_SPC_27/schematic" "pad_out_buffered_SPC_27" )
( "16bitcpu/pcALU_16_5fff_DW01_inc_0/schematic" "pcALU_16_5fff_DW01_inc_0" )
( "SC_LIB/MUX2X1/schematic" "MUX2X1" )
( "16bitcpu/pad_out_buffered_SPC_7/schematic" "pad_out_buffered_SPC_7" )
( "16bitcpu/pad_out_buffered_SPC_2/schematic" "pad_out_buffered_SPC_2" )
( "16bitcpu/pad_out_buffered_SPC_19/schematic" "pad_out_buffered_SPC_19" )
( "PADS_LIB/pad_out/schematic" "pad_out" )
( "16bitcpu/datapathDraft_16_4_0000_5fff_6ffe_cffd/schematic" "datapathDraft_16_4_0000_5fff_6ffe_cffd" )
( "SC_LIB/DFFQX1/schematic" "DFFQX1" )
( "16bitcpu/pad_out_buffered_SPC_16/schematic" "pad_out_buffered_SPC_16" )
( "16bitcpu/pcALU_16_5fff_DW01_add_0_DW01_add_1/schematic" "pcALU_16_5fff_DW01_add_0_DW01_add_1" )
( "16bitcpu/flopenr_16_0000_3/schematic" "flopenr_16_0000_3" )
( "16bitcpu/arrozYlecheCPU/schematic" "arrozYlecheCPU" )
( "16bitcpu/pad_out_buffered_SPC_20/schematic" "pad_out_buffered_SPC_20" )
( "16bitcpu/flopenr_16_0000_0/schematic" "flopenr_16_0000_0" )
( "SC_LIB/XOR2X1/schematic" "XOR2X1" )
( "16bitcpu/pad_out_buffered_SPC_31/schematic" "pad_out_buffered_SPC_31" )
( "16bitcpu/pcALU_16_5fff_DW01_sub_0/schematic" "pcALU_16_5fff_DW01_sub_0" )
( "16bitcpu/pad_out_buffered_SPC_21/schematic" "pad_out_buffered_SPC_21" )
( "16bitcpu/pad_out_buffered_SPC_23/schematic" "pad_out_buffered_SPC_23" )
( "PADS_LIB/pad_vdd/schematic" "pad_vdd" )
( "16bitcpu/ALU_WIDTH16_DW_cmp_0/schematic" "ALU_WIDTH16_DW_cmp_0" )
( "16bitcpu/shifter_WIDTH16/schematic" "shifter_WIDTH16" )
( "16bitcpu/pad_out_buffered_SPC_13/schematic" "pad_out_buffered_SPC_13" )
( "16bitcpu/pad_out_buffered_SPC_10/schematic" "pad_out_buffered_SPC_10" )
( "SC_LIB/INVX2/schematic" "INVX2" )
( "16bitcpu/ALU_WIDTH16_DW_cmp_1/schematic" "ALU_WIDTH16_DW_cmp_1" )
( "16bitcpu/mux4_WIDTH16/schematic" "mux4_WIDTH16" )
( "SC_LIB/TIE1/schematic" "TIE1" )
( "16bitcpu/pad_out_buffered_SPC_1/schematic" "pad_out_buffered_SPC_1" )
( "16bitcpu/flopenr_16_0000_2/schematic" "flopenr_16_0000_2" )
( "16bitcpu/pad_out_buffered_SPC_28/schematic" "pad_out_buffered_SPC_28" )
( "SC_LIB/NAND3X1/schematic" "NAND3X1" )
( "SC_LIB/NOR2X1/schematic" "NOR2X1" )
( "SC_LIB/BUFX1/schematic" "BUFX1" )
( "16bitcpu/ALU_WIDTH16/schematic" "ALU_WIDTH16" )
( "16bitcpu/pad_out_buffered_SPC_14/schematic" "pad_out_buffered_SPC_14" )
( "16bitcpu/pad_out_buffered_SPC_26/schematic" "pad_out_buffered_SPC_26" )
( "16bitcpu/flopenr_16_0000_1/schematic" "flopenr_16_0000_1" )
( "16bitcpu/RegisterFile_16_4_0000_5fff_6ffe_cffd/schematic" "RegisterFile_16_4_0000_5fff_6ffe_cffd" )
( "16bitcpu/pad_out_buffered_SPC_29/schematic" "pad_out_buffered_SPC_29" )
( "16bitcpu/mux2_WIDTH4/schematic" "mux2_WIDTH4" )
( "16bitcpu/pad_out_buffered_SPC_25/schematic" "pad_out_buffered_SPC_25" )
( "16bitcpu/pad_out_buffered_SPC_9/schematic" "pad_out_buffered_SPC_9" )
( "16bitcpu/pad_out_buffered_SPC_12/schematic" "pad_out_buffered_SPC_12" )
( "16bitcpu/pcALU_16_5fff/schematic" "pcALU_16_5fff" )
( "SC_LIB/INVX1/schematic" "INVX1" )
( "SC_LIB/AND2X1/schematic" "AND2X1" )
( "SC_LIB/OR2X1/schematic" "OR2X1" )
( "16bitcpu/mux2_WIDTH16_4/schematic" "mux2_WIDTH16_4" )
( "16bitcpu/mux2_WIDTH16_0/schematic" "mux2_WIDTH16_0" )
( "16bitcpu/pad_out_buffered_SPC_17/schematic" "pad_out_buffered_SPC_17" )
( "SC_LIB/NAND2X1/schematic" "NAND2X1" )
( "SC_LIB/DFFQBX1/schematic" "DFFQBX1" )
( "16bitcpu/pad_out_buffered_SPC_5/schematic" "pad_out_buffered_SPC_5" )
( "16bitcpu/controlFSM/schematic" "controlFSM" )
( "16bitcpu/ALU_WIDTH16_DW01_add_0/schematic" "ALU_WIDTH16_DW01_add_0" )
( "16bitcpu/pad_out_buffered_SPC_3/schematic" "pad_out_buffered_SPC_3" )
( "16bitcpu/pad_out_buffered_SPC_24/schematic" "pad_out_buffered_SPC_24" )
( "PADS_LIB/pad_in/schematic" "pad_in" )
( "16bitcpu/mux2_WIDTH16_1/schematic" "mux2_WIDTH16_1" )
( "16bitcpu/mux2_WIDTH16_3/schematic" "mux2_WIDTH16_3" )
( "16bitcpu/mux2_WIDTH16_5/schematic" "mux2_WIDTH16_5" )
( "16bitcpu/sixteenbitcpu_top_pads/schematic" "sixteenbitcpu_top_pads" )
( "16bitcpu/pad_out_buffered_SPC_8/schematic" "pad_out_buffered_SPC_8" )
( "16bitcpu/pad_out_buffered_SPC_4/schematic" "pad_out_buffered_SPC_4" )
( "16bitcpu/pad_out_buffered_SPC_22/schematic" "pad_out_buffered_SPC_22" )
( "16bitcpu/pad_out_buffered_SPC_6/schematic" "pad_out_buffered_SPC_6" )
( "PADS_LIB/pad_gnd/schematic" "pad_gnd" )
( "16bitcpu/pad_out_buffered_SPC_18/schematic" "pad_out_buffered_SPC_18" )
( "16bitcpu/pad_out_buffered_SPC_11/schematic" "pad_out_buffered_SPC_11" )
( "16bitcpu/pad_out_buffered/schematic" "pad_out_buffered" )
 )
( "pad_out_buffered_SPC_3" "ihnl/cds72/map" )
( "pad_out_buffered_SPC_26" "ihnl/cds49/map" )
( "pad_gnd" "ihnl/cds41/map" )
( "RegisterFile_16_4_0000_5fff_6ffe_cffd" "ihnl/cds18/map" )
( "pad_out_buffered_SPC_28" "ihnl/cds47/map" )
( "AND2X1" "ihnl/cds4/map" )
( "pcALU_16_5fff_DW01_sub_0" "ihnl/cds21/map" )
( "XOR2X1" "ihnl/cds9/map" )
( "pad_out_buffered_SPC_19" "ihnl/cds56/map" )
( "DFFQX1" "ihnl/cds16/map" )
( "flopenr_16_0000_0" "ihnl/cds36/map" )
( "pcALU_16_5fff" "ihnl/cds23/map" )
( "pcALU_16_5fff_DW01_add_0_DW01_add_1" "ihnl/cds20/map" )
( "pad_out_buffered_SPC_14" "ihnl/cds61/map" )
( "mux2_WIDTH4" "ihnl/cds29/map" )
( "pad_out_buffered_SPC_15" "ihnl/cds60/map" )
( "pad_out_buffered_SPC_30" "ihnl/cds45/map" )
( "pad_out_buffered_SPC_18" "ihnl/cds57/map" )
( "pad_out_buffered_SPC_10" "ihnl/cds65/map" )
( "pad_out_buffered_SPC_29" "ihnl/cds46/map" )
( "arrozYlecheCPU" "ihnl/cds40/map" )
( "pad_out_buffered_SPC_20" "ihnl/cds55/map" )
( "mux2_WIDTH16_0" "ihnl/cds31/map" )
( "mux2_WIDTH16_3" "ihnl/cds27/map" )
( "pad_out_buffered_SPC_22" "ihnl/cds53/map" )
( "flopenr_16_0000_2" "ihnl/cds33/map" )
( "pad_out_buffered_SPC_11" "ihnl/cds64/map" )
( "pad_out_buffered_SPC_31" "ihnl/cds44/map" )
( "pad_out_buffered_SPC_7" "ihnl/cds68/map" )
( "mux2_WIDTH16_2" "ihnl/cds25/map" )
( "pad_out_buffered_SPC_13" "ihnl/cds62/map" )
( "TIE0" "ihnl/cds0/map" )
( "pad_out_buffered_SPC_23" "ihnl/cds52/map" )
( "pcALU_16_5fff_DW01_inc_0" "ihnl/cds22/map" )
( "shifter_WIDTH16" "ihnl/cds19/map" )
( "pad_vdd" "ihnl/cds42/map" )
( "flopenr_8_00" "ihnl/cds35/map" )
( "MUX2X1" "ihnl/cds7/map" )
( "INVX2" "ihnl/cds11/map" )
( "pad_out_buffered_SPC_2" "ihnl/cds73/map" )
( "sixteenbitcpu_top_pads" "ihnl/cds77/map" )
( "pad_out_buffered_SPC_12" "ihnl/cds63/map" )
( "mux2_WIDTH16_4" "ihnl/cds28/map" )
( "pad_out_buffered" "ihnl/cds75/map" )
( "DFFQBX1" "ihnl/cds38/map" )
( "pad_out_buffered_SPC_5" "ihnl/cds70/map" )
( "flopenr_16_0000_3" "ihnl/cds34/map" )
( "ALU_WIDTH16_DW_cmp_1" "ihnl/cds13/map" )
( "ALU_WIDTH16_DW_cmp_0" "ihnl/cds14/map" )
( "NAND2X1" "ihnl/cds6/map" )
( "pad_out_buffered_SPC_24" "ihnl/cds51/map" )
( "pad_out_buffered_SPC_25" "ihnl/cds50/map" )
( "OR2X1" "ihnl/cds8/map" )
( "pad_out_buffered_SPC_16" "ihnl/cds59/map" )
( "flopenr_16_0000_1" "ihnl/cds32/map" )
( "mux2_WIDTH16_1" "ihnl/cds24/map" )
( "NAND3X1" "ihnl/cds3/map" )
( "pad_out_buffered_SPC_1" "ihnl/cds74/map" )
( "mux4_WIDTH16" "ihnl/cds26/map" )
( "controlFSM" "ihnl/cds39/map" )
( "ALU_WIDTH16_DW01_add_0" "ihnl/cds12/map" )
( "pad_out_buffered_SPC_27" "ihnl/cds48/map" )
( "TIE1" "ihnl/cds1/map" )
( "pad_out_buffered_SPC_4" "ihnl/cds71/map" )
( "pad_out_buffered_SPC_6" "ihnl/cds69/map" )
( "pad_out_buffered_SPC_8" "ihnl/cds67/map" )
( "pad_out" "ihnl/cds43/map" )
( "pad_in" "ihnl/cds76/map" )
( "mux2_WIDTH16_5" "ihnl/cds30/map" )
( "datapathDraft_16_4_0000_5fff_6ffe_cffd" "ihnl/cds37/map" )
( "BUFX1" "ihnl/cds17/map" )
( "NOR2X1" "ihnl/cds5/map" )
( "ALU_WIDTH16" "ihnl/cds15/map" )
( "pad_out_buffered_SPC_9" "ihnl/cds66/map" )
( "pad_out_buffered_SPC_21" "ihnl/cds54/map" )
( "INVX1" "ihnl/cds2/map" )
( "pad_out_buffered_SPC_17" "ihnl/cds58/map" )
( "INVX4" "ihnl/cds10/map" )
 )
