{
  "module_name": "arch-x86_64.h",
  "hash_id": "9775abe603922f5765d159e9829e421558c157850786182556bf818838ba315d",
  "original_prompt": "Ingested from linux-6.6.14/tools/include/nolibc/arch-x86_64.h",
  "human_readable_source": " \n \n\n#ifndef _NOLIBC_ARCH_X86_64_H\n#define _NOLIBC_ARCH_X86_64_H\n\n#include \"compiler.h\"\n#include \"crt.h\"\n\n \n\n#define my_syscall0(num)                                                      \\\n({                                                                            \\\n\tlong _ret;                                                            \\\n\tregister long _num  __asm__ (\"rax\") = (num);                          \\\n\t\t\t\t\t\t\t\t\t      \\\n\t__asm__ volatile (                                                    \\\n\t\t\"syscall\\n\"                                                   \\\n\t\t: \"=a\"(_ret)                                                  \\\n\t\t: \"0\"(_num)                                                   \\\n\t\t: \"rcx\", \"r11\", \"memory\", \"cc\"                                \\\n\t);                                                                    \\\n\t_ret;                                                                 \\\n})\n\n#define my_syscall1(num, arg1)                                                \\\n({                                                                            \\\n\tlong _ret;                                                            \\\n\tregister long _num  __asm__ (\"rax\") = (num);                          \\\n\tregister long _arg1 __asm__ (\"rdi\") = (long)(arg1);                   \\\n\t\t\t\t\t\t\t\t\t      \\\n\t__asm__ volatile (                                                    \\\n\t\t\"syscall\\n\"                                                   \\\n\t\t: \"=a\"(_ret)                                                  \\\n\t\t: \"r\"(_arg1),                                                 \\\n\t\t  \"0\"(_num)                                                   \\\n\t\t: \"rcx\", \"r11\", \"memory\", \"cc\"                                \\\n\t);                                                                    \\\n\t_ret;                                                                 \\\n})\n\n#define my_syscall2(num, arg1, arg2)                                          \\\n({                                                                            \\\n\tlong _ret;                                                            \\\n\tregister long _num  __asm__ (\"rax\") = (num);                          \\\n\tregister long _arg1 __asm__ (\"rdi\") = (long)(arg1);                   \\\n\tregister long _arg2 __asm__ (\"rsi\") = (long)(arg2);                   \\\n\t\t\t\t\t\t\t\t\t      \\\n\t__asm__ volatile (                                                    \\\n\t\t\"syscall\\n\"                                                   \\\n\t\t: \"=a\"(_ret)                                                  \\\n\t\t: \"r\"(_arg1), \"r\"(_arg2),                                     \\\n\t\t  \"0\"(_num)                                                   \\\n\t\t: \"rcx\", \"r11\", \"memory\", \"cc\"                                \\\n\t);                                                                    \\\n\t_ret;                                                                 \\\n})\n\n#define my_syscall3(num, arg1, arg2, arg3)                                    \\\n({                                                                            \\\n\tlong _ret;                                                            \\\n\tregister long _num  __asm__ (\"rax\") = (num);                          \\\n\tregister long _arg1 __asm__ (\"rdi\") = (long)(arg1);                   \\\n\tregister long _arg2 __asm__ (\"rsi\") = (long)(arg2);                   \\\n\tregister long _arg3 __asm__ (\"rdx\") = (long)(arg3);                   \\\n\t\t\t\t\t\t\t\t\t      \\\n\t__asm__ volatile (                                                    \\\n\t\t\"syscall\\n\"                                                   \\\n\t\t: \"=a\"(_ret)                                                  \\\n\t\t: \"r\"(_arg1), \"r\"(_arg2), \"r\"(_arg3),                         \\\n\t\t  \"0\"(_num)                                                   \\\n\t\t: \"rcx\", \"r11\", \"memory\", \"cc\"                                \\\n\t);                                                                    \\\n\t_ret;                                                                 \\\n})\n\n#define my_syscall4(num, arg1, arg2, arg3, arg4)                              \\\n({                                                                            \\\n\tlong _ret;                                                            \\\n\tregister long _num  __asm__ (\"rax\") = (num);                          \\\n\tregister long _arg1 __asm__ (\"rdi\") = (long)(arg1);                   \\\n\tregister long _arg2 __asm__ (\"rsi\") = (long)(arg2);                   \\\n\tregister long _arg3 __asm__ (\"rdx\") = (long)(arg3);                   \\\n\tregister long _arg4 __asm__ (\"r10\") = (long)(arg4);                   \\\n\t\t\t\t\t\t\t\t\t      \\\n\t__asm__ volatile (                                                    \\\n\t\t\"syscall\\n\"                                                   \\\n\t\t: \"=a\"(_ret)                                                  \\\n\t\t: \"r\"(_arg1), \"r\"(_arg2), \"r\"(_arg3), \"r\"(_arg4),             \\\n\t\t  \"0\"(_num)                                                   \\\n\t\t: \"rcx\", \"r11\", \"memory\", \"cc\"                                \\\n\t);                                                                    \\\n\t_ret;                                                                 \\\n})\n\n#define my_syscall5(num, arg1, arg2, arg3, arg4, arg5)                        \\\n({                                                                            \\\n\tlong _ret;                                                            \\\n\tregister long _num  __asm__ (\"rax\") = (num);                          \\\n\tregister long _arg1 __asm__ (\"rdi\") = (long)(arg1);                   \\\n\tregister long _arg2 __asm__ (\"rsi\") = (long)(arg2);                   \\\n\tregister long _arg3 __asm__ (\"rdx\") = (long)(arg3);                   \\\n\tregister long _arg4 __asm__ (\"r10\") = (long)(arg4);                   \\\n\tregister long _arg5 __asm__ (\"r8\")  = (long)(arg5);                   \\\n\t\t\t\t\t\t\t\t\t      \\\n\t__asm__ volatile (                                                    \\\n\t\t\"syscall\\n\"                                                   \\\n\t\t: \"=a\"(_ret)                                                  \\\n\t\t: \"r\"(_arg1), \"r\"(_arg2), \"r\"(_arg3), \"r\"(_arg4), \"r\"(_arg5), \\\n\t\t  \"0\"(_num)                                                   \\\n\t\t: \"rcx\", \"r11\", \"memory\", \"cc\"                                \\\n\t);                                                                    \\\n\t_ret;                                                                 \\\n})\n\n#define my_syscall6(num, arg1, arg2, arg3, arg4, arg5, arg6)                  \\\n({                                                                            \\\n\tlong _ret;                                                            \\\n\tregister long _num  __asm__ (\"rax\") = (num);                          \\\n\tregister long _arg1 __asm__ (\"rdi\") = (long)(arg1);                   \\\n\tregister long _arg2 __asm__ (\"rsi\") = (long)(arg2);                   \\\n\tregister long _arg3 __asm__ (\"rdx\") = (long)(arg3);                   \\\n\tregister long _arg4 __asm__ (\"r10\") = (long)(arg4);                   \\\n\tregister long _arg5 __asm__ (\"r8\")  = (long)(arg5);                   \\\n\tregister long _arg6 __asm__ (\"r9\")  = (long)(arg6);                   \\\n\t\t\t\t\t\t\t\t\t      \\\n\t__asm__ volatile (                                                    \\\n\t\t\"syscall\\n\"                                                   \\\n\t\t: \"=a\"(_ret)                                                  \\\n\t\t: \"r\"(_arg1), \"r\"(_arg2), \"r\"(_arg3), \"r\"(_arg4), \"r\"(_arg5), \\\n\t\t  \"r\"(_arg6), \"0\"(_num)                                       \\\n\t\t: \"rcx\", \"r11\", \"memory\", \"cc\"                                \\\n\t);                                                                    \\\n\t_ret;                                                                 \\\n})\n\n \n \nvoid __attribute__((weak, noreturn, optimize(\"Os\", \"omit-frame-pointer\"))) __no_stack_protector _start(void)\n{\n\t__asm__ volatile (\n\t\t\"xor  %ebp, %ebp\\n\"        \n\t\t\"mov  %rsp, %rdi\\n\"        \n\t\t\"and  $-16, %rsp\\n\"        \n\t\t\"call _start_c\\n\"          \n\t\t\"hlt\\n\"                    \n\t);\n\t__builtin_unreachable();\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}