<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sparx.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="A_function_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="L_function_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_round_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_rounds_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="key_perm.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="key_perm.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="key_perm.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="key_perm.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="key_perm.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="key_perm.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="key_perm.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="key_perm.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="key_perm.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="key_perm.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="key_perm.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="key_perm_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="key_perm_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="key_perm_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="key_perm_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="key_perm_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="step_round.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="step_round.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="step_round.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="step_round_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520253770" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1520253770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486410" xil_pn:in_ck="605599100992984068" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1522486410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="A_function.vhd"/>
      <outfile xil_pn:name="A_function_tb.vhd"/>
      <outfile xil_pn:name="L_function.vhd"/>
      <outfile xil_pn:name="L_function_tb.vhd"/>
      <outfile xil_pn:name="branch_round.vhd"/>
      <outfile xil_pn:name="branch_round_tb.vhd"/>
      <outfile xil_pn:name="branch_rounds.vhd"/>
      <outfile xil_pn:name="branch_rounds_tb.vhd"/>
      <outfile xil_pn:name="key_perm.vhd"/>
      <outfile xil_pn:name="key_perm_tb.vhd"/>
      <outfile xil_pn:name="step_round.vhd"/>
      <outfile xil_pn:name="step_round_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1522485862" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7536169888255456185" xil_pn:start_ts="1522485862">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522485862" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8264610000623423173" xil_pn:start_ts="1522485862">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486330" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5765552509023181557" xil_pn:start_ts="1522486330">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486410" xil_pn:in_ck="605599100992984068" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1522486410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="A_function.vhd"/>
      <outfile xil_pn:name="A_function_tb.vhd"/>
      <outfile xil_pn:name="L_function.vhd"/>
      <outfile xil_pn:name="L_function_tb.vhd"/>
      <outfile xil_pn:name="branch_round.vhd"/>
      <outfile xil_pn:name="branch_round_tb.vhd"/>
      <outfile xil_pn:name="branch_rounds.vhd"/>
      <outfile xil_pn:name="branch_rounds_tb.vhd"/>
      <outfile xil_pn:name="key_perm.vhd"/>
      <outfile xil_pn:name="key_perm_tb.vhd"/>
      <outfile xil_pn:name="step_round.vhd"/>
      <outfile xil_pn:name="step_round_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1522486418" xil_pn:in_ck="605599100992984068" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5563440794788568014" xil_pn:start_ts="1522486410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="key_perm_tb_beh.prj"/>
      <outfile xil_pn:name="key_perm_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1522486418" xil_pn:in_ck="-3759694634032096085" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7401012631651112357" xil_pn:start_ts="1522486418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="key_perm_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1522486201" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1522486201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486201" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3586762104069631773" xil_pn:start_ts="1522486201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486201" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5765552509023181557" xil_pn:start_ts="1522486201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486201" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1522486201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486201" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6510604216703282335" xil_pn:start_ts="1522486201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486201" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1522486201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486201" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2731080776493484949" xil_pn:start_ts="1522486201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522486215" xil_pn:in_ck="6103105782499244659" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4145976282681643620" xil_pn:start_ts="1522486201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="key_perm.lso"/>
      <outfile xil_pn:name="key_perm.ngc"/>
      <outfile xil_pn:name="key_perm.ngr"/>
      <outfile xil_pn:name="key_perm.prj"/>
      <outfile xil_pn:name="key_perm.stx"/>
      <outfile xil_pn:name="key_perm.syr"/>
      <outfile xil_pn:name="key_perm.xst"/>
      <outfile xil_pn:name="key_perm_tb_beh.prj"/>
      <outfile xil_pn:name="key_perm_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
