Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov 30 16:59:37 2024
| Host         : CSE-P07-2168-50 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_control_sets_placed.rpt
| Design       : game
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           11 |
| No           | No                    | Yes                    |             199 |           86 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             114 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal       |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  decoder/cd/CLK           |                                       | reset_IBUF       |                1 |              2 |         2.00 |
|  vga/paddle2/e1/cd/newclk |                                       | reset_IBUF       |                1 |              3 |         3.00 |
|  vga/paddle1/e1/cd/newclk |                                       | reset_IBUF       |                1 |              3 |         3.00 |
|  vga/paddle1/e2/cd/newclk |                                       | reset_IBUF       |                1 |              3 |         3.00 |
|  vga/paddle2/e2/cd/newclk |                                       | reset_IBUF       |                2 |              3 |         1.50 |
|  vga/paddle2/e1/cd/newclk |                                       |                  |                3 |              4 |         1.33 |
|  vga/paddle1/e1/cd/newclk |                                       |                  |                2 |              4 |         2.00 |
|  vga/paddle1/e2/cd/newclk |                                       |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG            | score/player1_tens[3]_i_1_n_0         | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | score/player2_tens[3]_i_1_n_0         | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | vga/E[0]                              | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | vga/goal_player2_reg__0_0[0]          | reset_IBUF       |                1 |              4 |         4.00 |
|  vga/paddle2/e2/cd/newclk |                                       |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG            | vga/paddle1/e2/e/E[0]                 | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG            | vga/paddle2/e2/e/E[0]                 | reset_IBUF       |                2 |              7 |         3.50 |
|  h_counter_reg[9]_i_2_n_0 | vga/ball_y                            | reset_IBUF       |                3 |              9 |         3.00 |
|  h_counter_reg[9]_i_2_n_0 | vga/ball_x                            | reset_IBUF       |                4 |              9 |         2.25 |
|  h_counter_reg[9]_i_2_n_0 | vga/v_counter                         | reset_IBUF       |                4 |             10 |         2.50 |
|  h_counter_reg[9]_i_2_n_0 |                                       | reset_IBUF       |                7 |             15 |         2.14 |
|  h_counter_reg[9]_i_2_n_0 | vga/paddle1/delay_counter             | reset_IBUF       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG            | vga/paddle1/e2/e/move_timer_reg[0][0] | reset_IBUF       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG            | vga/paddle2/e2/e/move_timer_reg[0][0] | reset_IBUF       |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG            |                                       | reset_IBUF       |               73 |            170 |         2.33 |
+---------------------------+---------------------------------------+------------------+------------------+----------------+--------------+


