// Seed: 3464821800
module module_0 (
    output logic id_0,
    output logic id_1,
    inout id_2,
    output tri id_3
);
  always begin
    if (1);
    else id_3[1 : 1] <= id_2;
  end
  logic id_4;
  logic id_5, id_6;
  logic id_7;
endmodule
`define pp_4 0
