//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_89
.address_size 64

	// .globl	_fwd_kernel             // -- Begin function _fwd_kernel
.extern .shared .align 16 .b8 global_smem[];
                                        // @_fwd_kernel
.visible .entry _fwd_kernel(
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_0,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_1,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_2,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_3,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_4,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_5,
	.param .f32 _fwd_kernel_param_6,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_7,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_8,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_9,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_10,
	.param .u32 _fwd_kernel_param_11,
	.param .u32 _fwd_kernel_param_12,
	.param .u64 .ptr .global .align 1 _fwd_kernel_param_13,
	.param .u32 _fwd_kernel_param_14,
	.param .u32 _fwd_kernel_param_15,
	.param .u32 _fwd_kernel_param_16,
	.param .u32 _fwd_kernel_param_17,
	.param .u32 _fwd_kernel_param_18,
	.param .u32 _fwd_kernel_param_19,
	.param .u32 _fwd_kernel_param_20,
	.param .u32 _fwd_kernel_param_21,
	.param .u32 _fwd_kernel_param_22,
	.param .u32 _fwd_kernel_param_23,
	.param .u32 _fwd_kernel_param_24,
	.param .u32 _fwd_kernel_param_25,
	.param .u32 _fwd_kernel_param_26,
	.param .u32 _fwd_kernel_param_27,
	.param .u32 _fwd_kernel_param_28,
	.param .u32 _fwd_kernel_param_29,
	.param .u32 _fwd_kernel_param_30
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<614>;
	.reg .b16 	%rs<853>;
	.reg .b32 	%r<6389>;
	.reg .f32 	%f<5864>;
	.reg .b64 	%rd<599>;
	.loc	1 22 0                          // prefix_prefill.py:22:0
$L__func_begin0:
	.loc	1 22 0                          // prefix_prefill.py:22:0

// %bb.0:
	ld.param.f32 	%f405, [_fwd_kernel_param_6];
	ld.param.u64 	%rd149, [_fwd_kernel_param_0];
$L__tmp0:
	.loc	1 70 30                         // prefix_prefill.py:70:30
	// begin inline asm
	mov.u32 %r400, %ctaid.x;
	// end inline asm
	.loc	1 71 29                         // prefix_prefill.py:71:29
	// begin inline asm
	mov.u32 %r401, %ctaid.y;
	// end inline asm
	.loc	1 72 28                         // prefix_prefill.py:72:28
	// begin inline asm
	mov.u32 %r402, %ctaid.z;
	// end inline asm
	ld.param.u32 	%r470, [_fwd_kernel_param_30];
	.loc	1 74 30                         // prefix_prefill.py:74:30
	div.s32 	%r2, %r401, %r470;
	.loc	1 76 43                         // prefix_prefill.py:76:43
	mul.wide.s32 	%rd151, %r400, 4;
	ld.param.u64 	%rd152, [_fwd_kernel_param_10];
	add.s64 	%rd138, %rd152, %rd151;
	mov.pred 	%p574, -1;
	.loc	1 76 32                         // prefix_prefill.py:76:32
	// begin inline asm
	mov.u32 %r403, 0x0;
	@%p574 ld.global.b32 { %r403 }, [ %rd138 + 0 ];
	// end inline asm
	ld.param.u64 	%rd153, [_fwd_kernel_param_9];
	.loc	1 77 57                         // prefix_prefill.py:77:57
	add.s64 	%rd139, %rd153, %rd151;
	.loc	1 77 43                         // prefix_prefill.py:77:43
	// begin inline asm
	mov.u32 %r404, 0x0;
	@%p574 ld.global.b32 { %r404 }, [ %rd139 + 0 ];
	// end inline asm
	.loc	1 78 68                         // prefix_prefill.py:78:68
	add.s64 	%rd140, %rd139, 4;
	.loc	1 78 42                         // prefix_prefill.py:78:42
	// begin inline asm
	mov.u32 %r405, 0x0;
	@%p574 ld.global.b32 { %r405 }, [ %rd140 + 0 ];
	// end inline asm
	.loc	1 80 27                         // prefix_prefill.py:80:27
	sub.s32 	%r4, %r405, %r404;
	.loc	1 81 44                         // prefix_prefill.py:81:44
	sub.s32 	%r5, %r403, %r4;
	.loc	1 88 32                         // prefix_prefill.py:88:32
	shl.b32 	%r6, %r402, 7;
	.loc	1 92 26                         // prefix_prefill.py:92:26
	mov.u32 	%r7, %tid.x;
	ld.param.u32 	%r474, [_fwd_kernel_param_15];
	and.b32  	%r8, %r7, 31;
	ld.param.u32 	%r475, [_fwd_kernel_param_16];
	shr.u32 	%r9, %r7, 5;
	and.b32  	%r10, %r7, 32;
	and.b32  	%r11, %r7, 64;
	bfe.u32 	%r13, %r7, 4, 4;
	or.b32  	%r14, %r13, 16;
	or.b32  	%r15, %r13, 32;
	or.b32  	%r16, %r13, 48;
	or.b32  	%r17, %r13, 112;
	or.b32  	%r18, %r13, 96;
	or.b32  	%r19, %r13, 80;
	or.b32  	%r20, %r13, 64;
	shl.b32 	%r21, %r7, 3;
	and.b32  	%r22, %r21, 120;
	shr.u32 	%r487, %r10, 1;
	shr.u32 	%r488, %r11, 1;
	.loc	1 96 33                         // prefix_prefill.py:96:33
	or.b32  	%r23, %r6, %r13;
	or.b32  	%r24, %r6, %r14;
	or.b32  	%r25, %r6, %r15;
	or.b32  	%r26, %r6, %r16;
	or.b32  	%r28, %r6, %r20;
	or.b32  	%r30, %r6, %r19;
	or.b32  	%r32, %r6, %r18;
	or.b32  	%r34, %r6, %r17;
	.loc	1 99 40                         // prefix_prefill.py:99:40
	add.s32 	%r35, %r404, %r23;
	add.s32 	%r36, %r404, %r24;
	add.s32 	%r37, %r404, %r25;
	add.s32 	%r38, %r404, %r26;
	add.s32 	%r39, %r404, %r28;
	add.s32 	%r40, %r404, %r30;
	add.s32 	%r41, %r404, %r32;
	add.s32 	%r42, %r404, %r34;
	.loc	1 100 38                        // prefix_prefill.py:100:38
	shl.b32 	%r493, %r7, 1;
	and.b32  	%r45, %r493, 6;
	or.b32  	%r46, %r45, 1;
	or.b32  	%r48, %r45, 8;
	or.b32  	%r47, %r45, 9;
	or.b32  	%r52, %r45, 16;
	or.b32  	%r51, %r45, 17;
	or.b32  	%r50, %r45, 24;
	or.b32  	%r49, %r45, 25;
	or.b32  	%r60, %r45, 32;
	or.b32  	%r59, %r45, 33;
	or.b32  	%r58, %r45, 40;
	or.b32  	%r57, %r45, 41;
	or.b32  	%r56, %r45, 48;
	or.b32  	%r55, %r45, 49;
	or.b32  	%r54, %r45, 56;
	or.b32  	%r53, %r45, 57;
	or.b32  	%r76, %r45, 64;
	or.b32  	%r75, %r45, 65;
	or.b32  	%r74, %r45, 72;
	or.b32  	%r73, %r45, 73;
	or.b32  	%r72, %r45, 80;
	or.b32  	%r71, %r45, 81;
	or.b32  	%r70, %r45, 88;
	or.b32  	%r69, %r45, 89;
	or.b32  	%r68, %r45, 96;
	or.b32  	%r67, %r45, 97;
	or.b32  	%r66, %r45, 104;
	or.b32  	%r65, %r45, 105;
	or.b32  	%r64, %r45, 112;
	or.b32  	%r63, %r45, 113;
	or.b32  	%r62, %r45, 120;
	or.b32  	%r61, %r45, 121;
	.loc	1 100 8                         // prefix_prefill.py:100:8
	mad.lo.s32 	%r494, %r401, %r475, %r22;
	.loc	1 100 31                        // prefix_prefill.py:100:31
	mad.lo.s32 	%r495, %r35, %r474, %r494;
	mad.lo.s32 	%r496, %r36, %r474, %r494;
	mad.lo.s32 	%r497, %r37, %r474, %r494;
	mad.lo.s32 	%r498, %r38, %r474, %r494;
	mad.lo.s32 	%r499, %r39, %r474, %r494;
	mad.lo.s32 	%r500, %r40, %r474, %r494;
	mad.lo.s32 	%r501, %r41, %r474, %r494;
	mad.lo.s32 	%r502, %r42, %r474, %r494;
	.loc	1 108 35                        // prefix_prefill.py:108:35
	setp.lt.s32 	%p4, %r23, %r4;
	setp.lt.s32 	%p9, %r24, %r4;
	setp.lt.s32 	%p14, %r25, %r4;
	setp.lt.s32 	%p19, %r26, %r4;
	setp.lt.s32 	%p24, %r28, %r4;
	setp.lt.s32 	%p29, %r30, %r4;
	setp.lt.s32 	%p34, %r32, %r4;
	setp.lt.s32 	%p39, %r34, %r4;
	.loc	1 106 20                        // prefix_prefill.py:106:20
	mul.wide.s32 	%rd154, %r495, 2;
	add.s64 	%rd141, %rd149, %rd154;
	mul.wide.s32 	%rd155, %r496, 2;
	add.s64 	%rd142, %rd149, %rd155;
	mul.wide.s32 	%rd156, %r497, 2;
	add.s64 	%rd143, %rd149, %rd156;
	mul.wide.s32 	%rd157, %r498, 2;
	add.s64 	%rd144, %rd149, %rd157;
	mul.wide.s32 	%rd158, %r499, 2;
	add.s64 	%rd145, %rd149, %rd158;
	mul.wide.s32 	%rd159, %r500, 2;
	add.s64 	%rd146, %rd149, %rd159;
	mul.wide.s32 	%rd160, %r501, 2;
	add.s64 	%rd147, %rd149, %rd160;
	mul.wide.s32 	%rd161, %r502, 2;
	add.s64 	%rd148, %rd149, %rd161;
	mov.b32 	%r410, 0;
	.loc	1 106 16                        // prefix_prefill.py:106:16
	// begin inline asm
	mov.u32 %r406, 0x0;
	mov.u32 %r407, 0x0;
	mov.u32 %r408, 0x0;
	mov.u32 %r409, 0x0;
	@%p4 ld.global.v4.b32 { %r406, %r407, %r408, %r409 }, [ %rd141 + 0 ];
	@!%p4 mov.u32 %r406, %r410;
	@!%p4 mov.u32 %r407, %r410;
	@!%p4 mov.u32 %r408, %r410;
	@!%p4 mov.u32 %r409, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r414, 0x0;
	mov.u32 %r415, 0x0;
	mov.u32 %r416, 0x0;
	mov.u32 %r417, 0x0;
	@%p9 ld.global.v4.b32 { %r414, %r415, %r416, %r417 }, [ %rd142 + 0 ];
	@!%p9 mov.u32 %r414, %r410;
	@!%p9 mov.u32 %r415, %r410;
	@!%p9 mov.u32 %r416, %r410;
	@!%p9 mov.u32 %r417, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r422, 0x0;
	mov.u32 %r423, 0x0;
	mov.u32 %r424, 0x0;
	mov.u32 %r425, 0x0;
	@%p14 ld.global.v4.b32 { %r422, %r423, %r424, %r425 }, [ %rd143 + 0 ];
	@!%p14 mov.u32 %r422, %r410;
	@!%p14 mov.u32 %r423, %r410;
	@!%p14 mov.u32 %r424, %r410;
	@!%p14 mov.u32 %r425, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r430, 0x0;
	mov.u32 %r431, 0x0;
	mov.u32 %r432, 0x0;
	mov.u32 %r433, 0x0;
	@%p19 ld.global.v4.b32 { %r430, %r431, %r432, %r433 }, [ %rd144 + 0 ];
	@!%p19 mov.u32 %r430, %r410;
	@!%p19 mov.u32 %r431, %r410;
	@!%p19 mov.u32 %r432, %r410;
	@!%p19 mov.u32 %r433, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r438, 0x0;
	mov.u32 %r439, 0x0;
	mov.u32 %r440, 0x0;
	mov.u32 %r441, 0x0;
	@%p24 ld.global.v4.b32 { %r438, %r439, %r440, %r441 }, [ %rd145 + 0 ];
	@!%p24 mov.u32 %r438, %r410;
	@!%p24 mov.u32 %r439, %r410;
	@!%p24 mov.u32 %r440, %r410;
	@!%p24 mov.u32 %r441, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r446, 0x0;
	mov.u32 %r447, 0x0;
	mov.u32 %r448, 0x0;
	mov.u32 %r449, 0x0;
	@%p29 ld.global.v4.b32 { %r446, %r447, %r448, %r449 }, [ %rd146 + 0 ];
	@!%p29 mov.u32 %r446, %r410;
	@!%p29 mov.u32 %r447, %r410;
	@!%p29 mov.u32 %r448, %r410;
	@!%p29 mov.u32 %r449, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r454, 0x0;
	mov.u32 %r455, 0x0;
	mov.u32 %r456, 0x0;
	mov.u32 %r457, 0x0;
	@%p34 ld.global.v4.b32 { %r454, %r455, %r456, %r457 }, [ %rd147 + 0 ];
	@!%p34 mov.u32 %r454, %r410;
	@!%p34 mov.u32 %r455, %r410;
	@!%p34 mov.u32 %r456, %r410;
	@!%p34 mov.u32 %r457, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r462, 0x0;
	mov.u32 %r463, 0x0;
	mov.u32 %r464, 0x0;
	mov.u32 %r465, 0x0;
	@%p39 ld.global.v4.b32 { %r462, %r463, %r464, %r465 }, [ %rd148 + 0 ];
	@!%p39 mov.u32 %r462, %r410;
	@!%p39 mov.u32 %r463, %r410;
	@!%p39 mov.u32 %r464, %r410;
	@!%p39 mov.u32 %r465, %r410;
	// end inline asm
	shr.u32 	%r535, %r7, 1;
	and.b32  	%r536, %r535, 8;
	xor.b32  	%r537, %r22, %r536;
	xor.b32  	%r538, %r537, %r487;
	xor.b32  	%r539, %r538, %r488;
	shl.b32 	%r540, %r13, 7;
	or.b32  	%r77, %r539, %r540;
	shl.b32 	%r541, %r77, 1;
	mov.u32 	%r542, global_smem;
	add.s32 	%r543, %r542, %r541;
	st.shared.v4.b32 	[%r543], {%r406, %r407, %r408, %r409};
	st.shared.v4.b32 	[%r543+4096], {%r414, %r415, %r416, %r417};
	st.shared.v4.b32 	[%r543+8192], {%r422, %r423, %r424, %r425};
	st.shared.v4.b32 	[%r543+12288], {%r430, %r431, %r432, %r433};
	st.shared.v4.b32 	[%r543+16384], {%r438, %r439, %r440, %r441};
	st.shared.v4.b32 	[%r543+20480], {%r446, %r447, %r448, %r449};
	st.shared.v4.b32 	[%r543+24576], {%r454, %r455, %r456, %r457};
	st.shared.v4.b32 	[%r543+28672], {%r462, %r463, %r464, %r465};
	.loc	1 118 47                        // prefix_prefill.py:118:47
	setp.lt.s32 	%p44, %r5, 1;
	mov.f32 	%f5732, 0fFF800000;
	mov.f32 	%f4292, 0f00000000;
	and.b32  	%r6382, %r7, 7;
	bfe.u32 	%r6383, %r7, 3, 1;
	shr.u32 	%r6384, %r8, 4;
	shl.b32 	%r6385, %r9, 1;
	mov.f32 	%f4293, %f4292;
	mov.f32 	%f4294, %f4292;
	mov.f32 	%f4295, %f4292;
	mov.f32 	%f4300, %f4292;
	mov.f32 	%f4301, %f4292;
	mov.f32 	%f4302, %f4292;
	mov.f32 	%f4303, %f4292;
	mov.f32 	%f4308, %f4292;
	mov.f32 	%f4309, %f4292;
	mov.f32 	%f4310, %f4292;
	mov.f32 	%f4311, %f4292;
	mov.f32 	%f4316, %f4292;
	mov.f32 	%f4317, %f4292;
	mov.f32 	%f4318, %f4292;
	mov.f32 	%f4319, %f4292;
	mov.f32 	%f4324, %f4292;
	mov.f32 	%f4325, %f4292;
	mov.f32 	%f4326, %f4292;
	mov.f32 	%f4327, %f4292;
	mov.f32 	%f4332, %f4292;
	mov.f32 	%f4333, %f4292;
	mov.f32 	%f4334, %f4292;
	mov.f32 	%f4335, %f4292;
	mov.f32 	%f4340, %f4292;
	mov.f32 	%f4341, %f4292;
	mov.f32 	%f4342, %f4292;
	mov.f32 	%f4343, %f4292;
	mov.f32 	%f4348, %f4292;
	mov.f32 	%f4349, %f4292;
	mov.f32 	%f4350, %f4292;
	mov.f32 	%f4351, %f4292;
	mov.f32 	%f4356, %f4292;
	mov.f32 	%f4357, %f4292;
	mov.f32 	%f4358, %f4292;
	mov.f32 	%f4359, %f4292;
	mov.f32 	%f4364, %f4292;
	mov.f32 	%f4365, %f4292;
	mov.f32 	%f4366, %f4292;
	mov.f32 	%f4367, %f4292;
	mov.f32 	%f4372, %f4292;
	mov.f32 	%f4373, %f4292;
	mov.f32 	%f4374, %f4292;
	mov.f32 	%f4375, %f4292;
	mov.f32 	%f4380, %f4292;
	mov.f32 	%f4381, %f4292;
	mov.f32 	%f4382, %f4292;
	mov.f32 	%f4383, %f4292;
	mov.f32 	%f4388, %f4292;
	mov.f32 	%f4389, %f4292;
	mov.f32 	%f4390, %f4292;
	mov.f32 	%f4391, %f4292;
	mov.f32 	%f4396, %f4292;
	mov.f32 	%f4397, %f4292;
	mov.f32 	%f4398, %f4292;
	mov.f32 	%f4399, %f4292;
	mov.f32 	%f4404, %f4292;
	mov.f32 	%f4405, %f4292;
	mov.f32 	%f4406, %f4292;
	mov.f32 	%f4407, %f4292;
	mov.f32 	%f4412, %f4292;
	mov.f32 	%f4413, %f4292;
	mov.f32 	%f4414, %f4292;
	mov.f32 	%f4415, %f4292;
	mov.f32 	%f5734, %f4292;
	mov.f32 	%f5735, %f4292;
	mov.f32 	%f5733, %f5732;
	@%p44 bra 	$L__BB0_3;
// %bb.1:                               // %.lr.ph
	.loc	1 0 47                          // prefix_prefill.py:0:47
	ld.param.u32 	%r399, [_fwd_kernel_param_27];
	ld.param.u32 	%r398, [_fwd_kernel_param_26];
	ld.param.u32 	%r397, [_fwd_kernel_param_25];
	ld.param.u32 	%r396, [_fwd_kernel_param_23];
	ld.param.u32 	%r389, [_fwd_kernel_param_11];
	ld.param.u64 	%rd136, [_fwd_kernel_param_4];
	ld.param.u64 	%rd135, [_fwd_kernel_param_3];
	ld.param.u64 	%rd150, [_fwd_kernel_param_5];
	ld.param.u32 	%r471, [_fwd_kernel_param_12];
	ld.param.u32 	%r473, [_fwd_kernel_param_14];
	ld.param.u32 	%r476, [_fwd_kernel_param_24];
	ld.param.u32 	%r477, [_fwd_kernel_param_28];
	ld.param.u32 	%r478, [_fwd_kernel_param_29];
	or.b32  	%r479, %r22, 1;
	or.b32  	%r480, %r22, 2;
	or.b32  	%r481, %r22, 3;
	or.b32  	%r482, %r22, 4;
	or.b32  	%r483, %r22, 5;
	or.b32  	%r484, %r22, 6;
	or.b32  	%r485, %r22, 7;
	mul.lo.s32 	%r544, %r400, %r473;
	mul.wide.s32 	%rd162, %r544, 4;
	add.s64 	%rd1, %rd150, %rd162;
	mul.lo.s32 	%r78, %r2, %r476;
	div.s32 	%r79, %r22, %r471;
	mul.lo.s32 	%r545, %r79, %r471;
	sub.s32 	%r80, %r22, %r545;
	div.s32 	%r81, %r479, %r471;
	mul.lo.s32 	%r546, %r81, %r471;
	sub.s32 	%r82, %r479, %r546;
	div.s32 	%r83, %r480, %r471;
	mul.lo.s32 	%r547, %r83, %r471;
	sub.s32 	%r84, %r480, %r547;
	div.s32 	%r85, %r481, %r471;
	mul.lo.s32 	%r548, %r85, %r471;
	sub.s32 	%r86, %r481, %r548;
	div.s32 	%r87, %r482, %r471;
	mul.lo.s32 	%r549, %r87, %r471;
	sub.s32 	%r88, %r482, %r549;
	div.s32 	%r89, %r483, %r471;
	mul.lo.s32 	%r550, %r89, %r471;
	sub.s32 	%r90, %r483, %r550;
	div.s32 	%r91, %r484, %r471;
	mul.lo.s32 	%r551, %r91, %r471;
	sub.s32 	%r92, %r484, %r551;
	div.s32 	%r93, %r485, %r471;
	mul.lo.s32 	%r552, %r93, %r471;
	sub.s32 	%r94, %r485, %r552;
	mul.lo.s32 	%r95, %r2, %r477;
	mul.lo.s32 	%r96, %r478, %r13;
	shl.b32 	%r553, %r478, 4;
	add.s32 	%r97, %r96, %r553;
	add.s32 	%r98, %r97, %r553;
	add.s32 	%r99, %r98, %r553;
	mul.lo.s32 	%r100, %r478, %r20;
	mul.lo.s32 	%r101, %r478, %r19;
	mul.lo.s32 	%r102, %r478, %r18;
	mul.lo.s32 	%r103, %r478, %r17;
	add.s32 	%r557, %r542, 32768;
	add.s32 	%r104, %r557, %r541;
	and.b32  	%r562, %r6385, 14;
	or.b32  	%r563, %r562, %r6383;
	xor.b32  	%r564, %r6384, %r6382;
	shl.b32 	%r565, %r564, 4;
	shl.b32 	%r566, %r563, 11;
	shl.b32 	%r567, %r6382, 8;
	or.b32  	%r568, %r566, %r567;
	or.b32  	%r569, %r565, %r568;
	add.s32 	%r651, %r542, %r569;
	or.b32  	%r570, %r6384, 2;
	xor.b32  	%r571, %r570, %r6382;
	shl.b32 	%r572, %r571, 4;
	or.b32  	%r573, %r572, %r568;
	add.s32 	%r656, %r542, %r573;
	or.b32  	%r574, %r6384, 4;
	xor.b32  	%r575, %r574, %r6382;
	shl.b32 	%r576, %r575, 4;
	or.b32  	%r577, %r576, %r568;
	add.s32 	%r661, %r542, %r577;
	or.b32  	%r578, %r6384, 6;
	xor.b32  	%r579, %r578, %r6382;
	shl.b32 	%r580, %r579, 4;
	or.b32  	%r581, %r580, %r568;
	add.s32 	%r666, %r542, %r581;
	or.b32  	%r582, %r6384, 8;
	xor.b32  	%r583, %r582, %r6382;
	shl.b32 	%r584, %r583, 4;
	or.b32  	%r585, %r584, %r568;
	add.s32 	%r671, %r542, %r585;
	or.b32  	%r586, %r6384, 10;
	xor.b32  	%r587, %r586, %r6382;
	shl.b32 	%r588, %r587, 4;
	or.b32  	%r589, %r588, %r568;
	add.s32 	%r676, %r542, %r589;
	or.b32  	%r590, %r6384, 12;
	xor.b32  	%r591, %r590, %r6382;
	shl.b32 	%r592, %r591, 4;
	or.b32  	%r593, %r592, %r568;
	add.s32 	%r681, %r542, %r593;
	or.b32  	%r594, %r6384, 14;
	xor.b32  	%r595, %r594, %r6382;
	shl.b32 	%r596, %r595, 4;
	or.b32  	%r597, %r596, %r568;
	add.s32 	%r686, %r542, %r597;
	xor.b32  	%r598, %r6383, %r6382;
	shl.b32 	%r599, %r598, 4;
	shl.b32 	%r600, %r6384, 11;
	or.b32  	%r601, %r600, %r567;
	or.b32  	%r602, %r599, %r601;
	add.s32 	%r691, %r557, %r602;
	or.b32  	%r603, %r6383, 2;
	xor.b32  	%r604, %r603, %r6382;
	shl.b32 	%r605, %r604, 4;
	or.b32  	%r606, %r605, %r601;
	add.s32 	%r696, %r557, %r606;
	or.b32  	%r607, %r6383, 4;
	xor.b32  	%r608, %r607, %r6382;
	shl.b32 	%r609, %r608, 4;
	or.b32  	%r610, %r609, %r601;
	add.s32 	%r701, %r557, %r610;
	or.b32  	%r611, %r6383, 6;
	xor.b32  	%r612, %r611, %r6382;
	shl.b32 	%r613, %r612, 4;
	or.b32  	%r614, %r613, %r601;
	add.s32 	%r706, %r557, %r614;
	or.b32  	%r615, %r6383, 8;
	xor.b32  	%r616, %r615, %r6382;
	shl.b32 	%r617, %r616, 4;
	or.b32  	%r618, %r617, %r601;
	add.s32 	%r711, %r557, %r618;
	or.b32  	%r619, %r6383, 10;
	xor.b32  	%r620, %r619, %r6382;
	shl.b32 	%r621, %r620, 4;
	or.b32  	%r622, %r621, %r601;
	add.s32 	%r716, %r557, %r622;
	or.b32  	%r623, %r6383, 12;
	xor.b32  	%r624, %r623, %r6382;
	shl.b32 	%r625, %r624, 4;
	or.b32  	%r626, %r625, %r601;
	add.s32 	%r721, %r557, %r626;
	or.b32  	%r627, %r6383, 14;
	xor.b32  	%r628, %r627, %r6382;
	shl.b32 	%r629, %r628, 4;
	or.b32  	%r630, %r629, %r601;
	add.s32 	%r726, %r557, %r630;
	add.s32 	%r731, %r691, 4096;
	add.s32 	%r736, %r696, 4096;
	add.s32 	%r741, %r701, 4096;
	add.s32 	%r746, %r706, 4096;
	add.s32 	%r751, %r711, 4096;
	add.s32 	%r756, %r716, 4096;
	add.s32 	%r761, %r721, 4096;
	add.s32 	%r766, %r726, 4096;
	add.s32 	%r771, %r691, 8192;
	add.s32 	%r776, %r696, 8192;
	add.s32 	%r781, %r701, 8192;
	add.s32 	%r786, %r706, 8192;
	add.s32 	%r791, %r711, 8192;
	add.s32 	%r796, %r716, 8192;
	add.s32 	%r801, %r721, 8192;
	add.s32 	%r806, %r726, 8192;
	add.s32 	%r811, %r691, 12288;
	add.s32 	%r816, %r696, 12288;
	add.s32 	%r821, %r701, 12288;
	add.s32 	%r826, %r706, 12288;
	add.s32 	%r831, %r711, 12288;
	add.s32 	%r836, %r716, 12288;
	add.s32 	%r841, %r721, 12288;
	add.s32 	%r846, %r726, 12288;
	add.s32 	%r851, %r691, 16384;
	add.s32 	%r856, %r696, 16384;
	add.s32 	%r861, %r701, 16384;
	add.s32 	%r866, %r706, 16384;
	add.s32 	%r871, %r711, 16384;
	add.s32 	%r876, %r716, 16384;
	add.s32 	%r881, %r721, 16384;
	add.s32 	%r886, %r726, 16384;
	add.s32 	%r891, %r691, 20480;
	add.s32 	%r896, %r696, 20480;
	add.s32 	%r901, %r701, 20480;
	add.s32 	%r906, %r706, 20480;
	add.s32 	%r911, %r711, 20480;
	add.s32 	%r916, %r716, 20480;
	add.s32 	%r921, %r721, 20480;
	add.s32 	%r926, %r726, 20480;
	add.s32 	%r931, %r691, 24576;
	add.s32 	%r936, %r696, 24576;
	add.s32 	%r941, %r701, 24576;
	add.s32 	%r946, %r706, 24576;
	add.s32 	%r951, %r711, 24576;
	add.s32 	%r956, %r716, 24576;
	add.s32 	%r961, %r721, 24576;
	add.s32 	%r966, %r726, 24576;
	add.s32 	%r971, %r691, 28672;
	add.s32 	%r976, %r696, 28672;
	add.s32 	%r981, %r701, 28672;
	add.s32 	%r986, %r706, 28672;
	add.s32 	%r991, %r711, 28672;
	add.s32 	%r996, %r716, 28672;
	add.s32 	%r1001, %r721, 28672;
	add.s32 	%r1006, %r726, 28672;
	mov.f32 	%f414, 0f00000000;
	mov.f32 	%f5596, 0fFF800000;
	mad.lo.s32 	%r3005, %r79, %r397, %r80;
	mad.lo.s32 	%r3008, %r81, %r397, %r82;
	mad.lo.s32 	%r3011, %r83, %r397, %r84;
	mad.lo.s32 	%r3014, %r85, %r397, %r86;
	mad.lo.s32 	%r3017, %r87, %r397, %r88;
	mad.lo.s32 	%r3020, %r89, %r397, %r90;
	mad.lo.s32 	%r3023, %r91, %r397, %r92;
	mad.lo.s32 	%r3026, %r93, %r397, %r94;
	mov.u16 	%rs2, 0;
	mov.f32 	%f5597, %f5596;
	mov.f32 	%f5598, %f414;
	mov.f32 	%f5599, %f414;
	mov.f32 	%f4292, %f414;
	mov.f32 	%f4293, %f414;
	mov.f32 	%f4294, %f414;
	mov.f32 	%f4295, %f414;
	mov.f32 	%f4300, %f414;
	mov.f32 	%f4301, %f414;
	mov.f32 	%f4302, %f414;
	mov.f32 	%f4303, %f414;
	mov.f32 	%f4308, %f414;
	mov.f32 	%f4309, %f414;
	mov.f32 	%f4310, %f414;
	mov.f32 	%f4311, %f414;
	mov.f32 	%f4316, %f414;
	mov.f32 	%f4317, %f414;
	mov.f32 	%f4318, %f414;
	mov.f32 	%f4319, %f414;
	mov.f32 	%f4324, %f414;
	mov.f32 	%f4325, %f414;
	mov.f32 	%f4326, %f414;
	mov.f32 	%f4327, %f414;
	mov.f32 	%f4332, %f414;
	mov.f32 	%f4333, %f414;
	mov.f32 	%f4334, %f414;
	mov.f32 	%f4335, %f414;
	mov.f32 	%f4340, %f414;
	mov.f32 	%f4341, %f414;
	mov.f32 	%f4342, %f414;
	mov.f32 	%f4343, %f414;
	mov.f32 	%f4348, %f414;
	mov.f32 	%f4349, %f414;
	mov.f32 	%f4350, %f414;
	mov.f32 	%f4351, %f414;
	mov.f32 	%f4356, %f414;
	mov.f32 	%f4357, %f414;
	mov.f32 	%f4358, %f414;
	mov.f32 	%f4359, %f414;
	mov.f32 	%f4364, %f414;
	mov.f32 	%f4365, %f414;
	mov.f32 	%f4366, %f414;
	mov.f32 	%f4367, %f414;
	mov.f32 	%f4372, %f414;
	mov.f32 	%f4373, %f414;
	mov.f32 	%f4374, %f414;
	mov.f32 	%f4375, %f414;
	mov.f32 	%f4380, %f414;
	mov.f32 	%f4381, %f414;
	mov.f32 	%f4382, %f414;
	mov.f32 	%f4383, %f414;
	mov.f32 	%f4388, %f414;
	mov.f32 	%f4389, %f414;
	mov.f32 	%f4390, %f414;
	mov.f32 	%f4391, %f414;
	mov.f32 	%f4396, %f414;
	mov.f32 	%f4397, %f414;
	mov.f32 	%f4398, %f414;
	mov.f32 	%f4399, %f414;
	mov.f32 	%f4404, %f414;
	mov.f32 	%f4405, %f414;
	mov.f32 	%f4406, %f414;
	mov.f32 	%f4407, %f414;
	mov.f32 	%f4412, %f414;
	mov.f32 	%f4413, %f414;
	mov.f32 	%f4414, %f414;
	mov.f32 	%f4415, %f414;
	mov.u32 	%r6386, %r410;
$L__BB0_2:                              // =>This Inner Loop Header: Depth=1
	.loc	1 123 37                        // prefix_prefill.py:123:37
	add.s32 	%r2939, %r13, %r6386;
	add.s32 	%r2940, %r2939, 16;
	add.s32 	%r2941, %r2939, 32;
	add.s32 	%r2942, %r2939, 48;
	add.s32 	%r2943, %r20, %r6386;
	add.s32 	%r2944, %r19, %r6386;
	add.s32 	%r2945, %r18, %r6386;
	add.s32 	%r2946, %r17, %r6386;
	add.s32 	%r2947, %r22, %r6386;
	add.s32 	%r2948, %r2947, 1;
	add.s32 	%r2949, %r2947, 2;
	add.s32 	%r2950, %r2947, 3;
	add.s32 	%r2951, %r2947, 4;
	add.s32 	%r2952, %r2947, 5;
	add.s32 	%r2953, %r2947, 6;
	.loc	1 123 47                        // prefix_prefill.py:123:47
	add.s32 	%r2954, %r2947, 7;
	setp.lt.s32 	%p45, %r2939, %r5;
	setp.lt.s32 	%p47, %r2940, %r5;
	setp.lt.s32 	%p49, %r2941, %r5;
	setp.lt.s32 	%p51, %r2942, %r5;
	setp.lt.s32 	%p53, %r2943, %r5;
	setp.lt.s32 	%p55, %r2944, %r5;
	setp.lt.s32 	%p57, %r2945, %r5;
	setp.lt.s32 	%p59, %r2946, %r5;
	setp.lt.s32 	%p61, %r2947, %r5;
	setp.lt.s32 	%p63, %r2948, %r5;
	setp.lt.s32 	%p65, %r2949, %r5;
	setp.lt.s32 	%p67, %r2950, %r5;
	setp.lt.s32 	%p69, %r2951, %r5;
	setp.lt.s32 	%p71, %r2952, %r5;
	setp.lt.s32 	%p73, %r2953, %r5;
	setp.lt.s32 	%p75, %r2954, %r5;
	.loc	1 122 44                        // prefix_prefill.py:122:44
	div.s32 	%r2956, %r2939, %r389;
	div.s32 	%r2958, %r2940, %r389;
	div.s32 	%r2960, %r2941, %r389;
	div.s32 	%r2962, %r2942, %r389;
	div.s32 	%r2964, %r2943, %r389;
	div.s32 	%r2966, %r2944, %r389;
	div.s32 	%r2968, %r2945, %r389;
	div.s32 	%r2970, %r2946, %r389;
	div.s32 	%r2972, %r2947, %r389;
	.loc	1 122 21                        // prefix_prefill.py:122:21
	mul.wide.s32 	%rd307, %r2956, 4;
	add.s64 	%rd163, %rd1, %rd307;
	mul.wide.s32 	%rd308, %r2958, 4;
	add.s64 	%rd164, %rd1, %rd308;
	mul.wide.s32 	%rd309, %r2960, 4;
	add.s64 	%rd165, %rd1, %rd309;
	mul.wide.s32 	%rd310, %r2962, 4;
	add.s64 	%rd166, %rd1, %rd310;
	mul.wide.s32 	%rd311, %r2964, 4;
	add.s64 	%rd167, %rd1, %rd311;
	mul.wide.s32 	%rd312, %r2966, 4;
	add.s64 	%rd168, %rd1, %rd312;
	mul.wide.s32 	%rd313, %r2968, 4;
	add.s64 	%rd169, %rd1, %rd313;
	mul.wide.s32 	%rd314, %r2970, 4;
	add.s64 	%rd170, %rd1, %rd314;
	mul.wide.s32 	%rd315, %r2972, 4;
	add.s64 	%rd171, %rd1, %rd315;
	.loc	1 121 21                        // prefix_prefill.py:121:21
	// begin inline asm
	mov.u32 %r631, 0x0;
	@%p45 ld.global.b32 { %r631 }, [ %rd163 + 0 ];
	@!%p45 mov.u32 %r631, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r632, 0x0;
	@%p47 ld.global.b32 { %r632 }, [ %rd164 + 0 ];
	@!%p47 mov.u32 %r632, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r633, 0x0;
	@%p49 ld.global.b32 { %r633 }, [ %rd165 + 0 ];
	@!%p49 mov.u32 %r633, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r634, 0x0;
	@%p51 ld.global.b32 { %r634 }, [ %rd166 + 0 ];
	@!%p51 mov.u32 %r634, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r635, 0x0;
	@%p53 ld.global.b32 { %r635 }, [ %rd167 + 0 ];
	@!%p53 mov.u32 %r635, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r636, 0x0;
	@%p55 ld.global.b32 { %r636 }, [ %rd168 + 0 ];
	@!%p55 mov.u32 %r636, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r637, 0x0;
	@%p57 ld.global.b32 { %r637 }, [ %rd169 + 0 ];
	@!%p57 mov.u32 %r637, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r638, 0x0;
	@%p59 ld.global.b32 { %r638 }, [ %rd170 + 0 ];
	@!%p59 mov.u32 %r638, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r639, 0x0;
	@%p61 ld.global.b32 { %r639 }, [ %rd171 + 0 ];
	@!%p61 mov.u32 %r639, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r640, 0x0;
	@%p63 ld.global.b32 { %r640 }, [ %rd171 + 0 ];
	@!%p63 mov.u32 %r640, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r641, 0x0;
	@%p65 ld.global.b32 { %r641 }, [ %rd171 + 0 ];
	@!%p65 mov.u32 %r641, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r642, 0x0;
	@%p67 ld.global.b32 { %r642 }, [ %rd171 + 0 ];
	@!%p67 mov.u32 %r642, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r643, 0x0;
	@%p69 ld.global.b32 { %r643 }, [ %rd171 + 0 ];
	@!%p69 mov.u32 %r643, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r644, 0x0;
	@%p71 ld.global.b32 { %r644 }, [ %rd171 + 0 ];
	@!%p71 mov.u32 %r644, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r645, 0x0;
	@%p73 ld.global.b32 { %r645 }, [ %rd171 + 0 ];
	@!%p73 mov.u32 %r645, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r646, 0x0;
	@%p75 ld.global.b32 { %r646 }, [ %rd171 + 0 ];
	@!%p75 mov.u32 %r646, 0x0;
	// end inline asm
	.loc	1 127 17                        // prefix_prefill.py:127:17
	mad.lo.s32 	%r2973, %r631, %r396, %r78;
	mad.lo.s32 	%r2974, %r632, %r396, %r78;
	mad.lo.s32 	%r2975, %r633, %r396, %r78;
	mad.lo.s32 	%r2976, %r634, %r396, %r78;
	mad.lo.s32 	%r2977, %r635, %r396, %r78;
	mad.lo.s32 	%r2978, %r636, %r396, %r78;
	mad.lo.s32 	%r2979, %r637, %r396, %r78;
	mad.lo.s32 	%r2980, %r638, %r396, %r78;
	.loc	1 129 48                        // prefix_prefill.py:129:48
	mul.lo.s32 	%r2981, %r2956, %r389;
	sub.s32 	%r2982, %r2939, %r2981;
	mul.lo.s32 	%r2983, %r2958, %r389;
	sub.s32 	%r2984, %r2940, %r2983;
	mul.lo.s32 	%r2985, %r2960, %r389;
	sub.s32 	%r2986, %r2941, %r2985;
	mul.lo.s32 	%r2987, %r2962, %r389;
	sub.s32 	%r2988, %r2942, %r2987;
	mul.lo.s32 	%r2989, %r2964, %r389;
	sub.s32 	%r2990, %r2943, %r2989;
	mul.lo.s32 	%r2991, %r2966, %r389;
	sub.s32 	%r2992, %r2944, %r2991;
	mul.lo.s32 	%r2993, %r2968, %r389;
	sub.s32 	%r2994, %r2945, %r2993;
	mul.lo.s32 	%r2995, %r2970, %r389;
	sub.s32 	%r2996, %r2946, %r2995;
	.loc	1 130 17                        // prefix_prefill.py:130:17
	mul.lo.s32 	%r2997, %r2982, %r398;
	mul.lo.s32 	%r2998, %r2984, %r398;
	mul.lo.s32 	%r2999, %r2986, %r398;
	mul.lo.s32 	%r3000, %r2988, %r398;
	mul.lo.s32 	%r3001, %r2990, %r398;
	mul.lo.s32 	%r3002, %r2992, %r398;
	mul.lo.s32 	%r3003, %r2994, %r398;
	mul.lo.s32 	%r3004, %r2996, %r398;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3006, %r3005, %r2973;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3007, %r3006, %r2997;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3009, %r3008, %r2973;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3010, %r3009, %r2997;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3012, %r3011, %r2973;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3013, %r3012, %r2997;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3015, %r3014, %r2973;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3016, %r3015, %r2997;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3018, %r3017, %r2973;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3019, %r3018, %r2997;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3021, %r3020, %r2973;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3022, %r3021, %r2997;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3024, %r3023, %r2973;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3025, %r3024, %r2997;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3027, %r3026, %r2973;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3028, %r3027, %r2997;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3029, %r3005, %r2974;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3030, %r3029, %r2998;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3031, %r3008, %r2974;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3032, %r3031, %r2998;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3033, %r3011, %r2974;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3034, %r3033, %r2998;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3035, %r3014, %r2974;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3036, %r3035, %r2998;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3037, %r3017, %r2974;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3038, %r3037, %r2998;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3039, %r3020, %r2974;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3040, %r3039, %r2998;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3041, %r3023, %r2974;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3042, %r3041, %r2998;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3043, %r3026, %r2974;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3044, %r3043, %r2998;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3045, %r3005, %r2975;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3046, %r3045, %r2999;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3047, %r3008, %r2975;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3048, %r3047, %r2999;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3049, %r3011, %r2975;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3050, %r3049, %r2999;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3051, %r3014, %r2975;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3052, %r3051, %r2999;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3053, %r3017, %r2975;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3054, %r3053, %r2999;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3055, %r3020, %r2975;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3056, %r3055, %r2999;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3057, %r3023, %r2975;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3058, %r3057, %r2999;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3059, %r3026, %r2975;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3060, %r3059, %r2999;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3061, %r3005, %r2976;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3062, %r3061, %r3000;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3063, %r3008, %r2976;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3064, %r3063, %r3000;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3065, %r3011, %r2976;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3066, %r3065, %r3000;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3067, %r3014, %r2976;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3068, %r3067, %r3000;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3069, %r3017, %r2976;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3070, %r3069, %r3000;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3071, %r3020, %r2976;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3072, %r3071, %r3000;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3073, %r3023, %r2976;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3074, %r3073, %r3000;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3075, %r3026, %r2976;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3076, %r3075, %r3000;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3077, %r3005, %r2977;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3078, %r3077, %r3001;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3079, %r3008, %r2977;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3080, %r3079, %r3001;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3081, %r3011, %r2977;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3082, %r3081, %r3001;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3083, %r3014, %r2977;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3084, %r3083, %r3001;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3085, %r3017, %r2977;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3086, %r3085, %r3001;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3087, %r3020, %r2977;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3088, %r3087, %r3001;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3089, %r3023, %r2977;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3090, %r3089, %r3001;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3091, %r3026, %r2977;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3092, %r3091, %r3001;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3093, %r3005, %r2978;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3094, %r3093, %r3002;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3095, %r3008, %r2978;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3096, %r3095, %r3002;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3097, %r3011, %r2978;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3098, %r3097, %r3002;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3099, %r3014, %r2978;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3100, %r3099, %r3002;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3101, %r3017, %r2978;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3102, %r3101, %r3002;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3103, %r3020, %r2978;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3104, %r3103, %r3002;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3105, %r3023, %r2978;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3106, %r3105, %r3002;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3107, %r3026, %r2978;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3108, %r3107, %r3002;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3109, %r3005, %r2979;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3110, %r3109, %r3003;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3111, %r3008, %r2979;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3112, %r3111, %r3003;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3113, %r3011, %r2979;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3114, %r3113, %r3003;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3115, %r3014, %r2979;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3116, %r3115, %r3003;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3117, %r3017, %r2979;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3118, %r3117, %r3003;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3119, %r3020, %r2979;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3120, %r3119, %r3003;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3121, %r3023, %r2979;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3122, %r3121, %r3003;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3123, %r3026, %r2979;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3124, %r3123, %r3003;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3125, %r3005, %r2980;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3126, %r3125, %r3004;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3127, %r3008, %r2980;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3128, %r3127, %r3004;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3129, %r3011, %r2980;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3130, %r3129, %r3004;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3131, %r3014, %r2980;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3132, %r3131, %r3004;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3133, %r3017, %r2980;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3134, %r3133, %r3004;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3135, %r3020, %r2980;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3136, %r3135, %r3004;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3137, %r3023, %r2980;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3138, %r3137, %r3004;
	.loc	1 129 17                        // prefix_prefill.py:129:17
	add.s32 	%r3139, %r3026, %r2980;
	.loc	1 131 17                        // prefix_prefill.py:131:17
	add.s32 	%r3140, %r3139, %r3004;
	.loc	1 135 12                        // prefix_prefill.py:135:12
	mad.lo.s32 	%r3141, %r639, %r399, %r95;
	mad.lo.s32 	%r3142, %r640, %r399, %r95;
	mad.lo.s32 	%r3143, %r641, %r399, %r95;
	mad.lo.s32 	%r3144, %r642, %r399, %r95;
	mad.lo.s32 	%r3145, %r643, %r399, %r95;
	mad.lo.s32 	%r3146, %r644, %r399, %r95;
	mad.lo.s32 	%r3147, %r645, %r399, %r95;
	mad.lo.s32 	%r3148, %r646, %r399, %r95;
	.loc	1 137 42                        // prefix_prefill.py:137:42
	mul.lo.s32 	%r3149, %r2972, %r389;
	sub.s32 	%r3150, %r2947, %r3149;
	rem.s32 	%r3151, %r2948, %r389;
	rem.s32 	%r3152, %r2949, %r389;
	rem.s32 	%r3153, %r2950, %r389;
	rem.s32 	%r3154, %r2951, %r389;
	rem.s32 	%r3155, %r2952, %r389;
	rem.s32 	%r3156, %r2953, %r389;
	rem.s32 	%r3157, %r2954, %r389;
	.loc	1 136 12                        // prefix_prefill.py:136:12
	add.s32 	%r3158, %r3150, %r3141;
	.loc	1 137 12                        // prefix_prefill.py:137:12
	add.s32 	%r3159, %r3158, %r96;
	.loc	1 136 12                        // prefix_prefill.py:136:12
	add.s32 	%r3160, %r3151, %r3142;
	.loc	1 137 12                        // prefix_prefill.py:137:12
	add.s32 	%r3161, %r3160, %r96;
	.loc	1 136 12                        // prefix_prefill.py:136:12
	add.s32 	%r3162, %r3152, %r3143;
	.loc	1 137 12                        // prefix_prefill.py:137:12
	add.s32 	%r3163, %r3162, %r96;
	.loc	1 136 12                        // prefix_prefill.py:136:12
	add.s32 	%r3164, %r3153, %r3144;
	.loc	1 137 12                        // prefix_prefill.py:137:12
	add.s32 	%r3165, %r3164, %r96;
	.loc	1 136 12                        // prefix_prefill.py:136:12
	add.s32 	%r3166, %r3154, %r3145;
	.loc	1 137 12                        // prefix_prefill.py:137:12
	add.s32 	%r3167, %r3166, %r96;
	.loc	1 136 12                        // prefix_prefill.py:136:12
	add.s32 	%r3168, %r3155, %r3146;
	.loc	1 137 12                        // prefix_prefill.py:137:12
	add.s32 	%r3169, %r3168, %r96;
	.loc	1 136 12                        // prefix_prefill.py:136:12
	add.s32 	%r3170, %r3156, %r3147;
	.loc	1 137 12                        // prefix_prefill.py:137:12
	add.s32 	%r3171, %r3170, %r96;
	.loc	1 136 12                        // prefix_prefill.py:136:12
	add.s32 	%r3172, %r3157, %r3148;
	.loc	1 137 12                        // prefix_prefill.py:137:12
	add.s32 	%r3173, %r3172, %r96;
	add.s32 	%r3174, %r3158, %r97;
	add.s32 	%r3175, %r3160, %r97;
	add.s32 	%r3176, %r3162, %r97;
	add.s32 	%r3177, %r3164, %r97;
	add.s32 	%r3178, %r3166, %r97;
	add.s32 	%r3179, %r3168, %r97;
	add.s32 	%r3180, %r3170, %r97;
	add.s32 	%r3181, %r3172, %r97;
	add.s32 	%r3182, %r3158, %r98;
	add.s32 	%r3183, %r3160, %r98;
	add.s32 	%r3184, %r3162, %r98;
	add.s32 	%r3185, %r3164, %r98;
	add.s32 	%r3186, %r3166, %r98;
	add.s32 	%r3187, %r3168, %r98;
	add.s32 	%r3188, %r3170, %r98;
	add.s32 	%r3189, %r3172, %r98;
	add.s32 	%r3190, %r3158, %r99;
	add.s32 	%r3191, %r3160, %r99;
	add.s32 	%r3192, %r3162, %r99;
	add.s32 	%r3193, %r3164, %r99;
	add.s32 	%r3194, %r3166, %r99;
	add.s32 	%r3195, %r3168, %r99;
	add.s32 	%r3196, %r3170, %r99;
	add.s32 	%r3197, %r3172, %r99;
	add.s32 	%r3198, %r3158, %r100;
	add.s32 	%r3199, %r3160, %r100;
	add.s32 	%r3200, %r3162, %r100;
	add.s32 	%r3201, %r3164, %r100;
	add.s32 	%r3202, %r3166, %r100;
	add.s32 	%r3203, %r3168, %r100;
	add.s32 	%r3204, %r3170, %r100;
	add.s32 	%r3205, %r3172, %r100;
	add.s32 	%r3206, %r3158, %r101;
	add.s32 	%r3207, %r3160, %r101;
	add.s32 	%r3208, %r3162, %r101;
	add.s32 	%r3209, %r3164, %r101;
	add.s32 	%r3210, %r3166, %r101;
	add.s32 	%r3211, %r3168, %r101;
	add.s32 	%r3212, %r3170, %r101;
	add.s32 	%r3213, %r3172, %r101;
	add.s32 	%r3214, %r3158, %r102;
	add.s32 	%r3215, %r3160, %r102;
	add.s32 	%r3216, %r3162, %r102;
	add.s32 	%r3217, %r3164, %r102;
	add.s32 	%r3218, %r3166, %r102;
	add.s32 	%r3219, %r3168, %r102;
	add.s32 	%r3220, %r3170, %r102;
	add.s32 	%r3221, %r3172, %r102;
	add.s32 	%r3222, %r3158, %r103;
	add.s32 	%r3223, %r3160, %r103;
	add.s32 	%r3224, %r3162, %r103;
	add.s32 	%r3225, %r3164, %r103;
	add.s32 	%r3226, %r3166, %r103;
	add.s32 	%r3227, %r3168, %r103;
	add.s32 	%r3228, %r3170, %r103;
	add.s32 	%r3229, %r3172, %r103;
	.loc	1 129 29                        // prefix_prefill.py:129:29
	or.b32  	%r3230, %r6386, %r45;
	or.b32  	%r3231, %r6386, %r46;
	or.b32  	%r3232, %r6386, %r48;
	or.b32  	%r3233, %r6386, %r47;
	or.b32  	%r3234, %r6386, %r52;
	or.b32  	%r3235, %r6386, %r51;
	or.b32  	%r3236, %r6386, %r50;
	or.b32  	%r3237, %r6386, %r49;
	or.b32  	%r3238, %r6386, %r60;
	or.b32  	%r3239, %r6386, %r59;
	or.b32  	%r3240, %r6386, %r58;
	or.b32  	%r3241, %r6386, %r57;
	or.b32  	%r3242, %r6386, %r56;
	or.b32  	%r3243, %r6386, %r55;
	or.b32  	%r3244, %r6386, %r54;
	or.b32  	%r3245, %r6386, %r53;
	or.b32  	%r3246, %r6386, %r66;
	or.b32  	%r3247, %r6386, %r65;
	or.b32  	%r3248, %r6386, %r68;
	or.b32  	%r3249, %r6386, %r67;
	or.b32  	%r3250, %r6386, %r62;
	or.b32  	%r3251, %r6386, %r61;
	or.b32  	%r3252, %r6386, %r64;
	or.b32  	%r3253, %r6386, %r63;
	or.b32  	%r3254, %r6386, %r74;
	or.b32  	%r3255, %r6386, %r73;
	or.b32  	%r3256, %r6386, %r76;
	or.b32  	%r3257, %r6386, %r75;
	or.b32  	%r3258, %r6386, %r70;
	or.b32  	%r3259, %r6386, %r69;
	or.b32  	%r3260, %r6386, %r72;
	or.b32  	%r3261, %r6386, %r71;
	.loc	1 140 56                        // prefix_prefill.py:140:56
	setp.lt.s32 	%p333, %r3261, %r5;
	selp.u16 	%rs321, 1, 0, %p333;
	shl.b16 	%rs322, %rs321, 2;
	setp.lt.s32 	%p334, %r3260, %r5;
	selp.u16 	%rs323, -1, 0, %p334;
	shl.b16 	%rs324, %rs323, 3;
	or.b16  	%rs325, %rs324, %rs322;
	setp.lt.s32 	%p335, %r3259, %r5;
	selp.u16 	%rs326, 1, 0, %p335;
	setp.lt.s32 	%p336, %r3258, %r5;
	selp.u16 	%rs327, -1, 0, %p336;
	shl.b16 	%rs328, %rs327, 1;
	or.b16  	%rs329, %rs326, %rs328;
	and.b16  	%rs330, %rs329, 3;
	or.b16  	%rs331, %rs330, %rs325;
	and.b16  	%rs332, %rs331, 15;
	shl.b16 	%rs333, %rs332, 8;
	setp.lt.s32 	%p337, %r3257, %r5;
	selp.u16 	%rs334, 1, 0, %p337;
	shl.b16 	%rs335, %rs334, 2;
	setp.lt.s32 	%p338, %r3256, %r5;
	selp.u16 	%rs336, -1, 0, %p338;
	shl.b16 	%rs337, %rs336, 3;
	or.b16  	%rs338, %rs337, %rs335;
	setp.lt.s32 	%p339, %r3255, %r5;
	selp.u16 	%rs339, 1, 0, %p339;
	setp.lt.s32 	%p340, %r3254, %r5;
	selp.u16 	%rs340, -1, 0, %p340;
	shl.b16 	%rs341, %rs340, 1;
	or.b16  	%rs342, %rs339, %rs341;
	and.b16  	%rs343, %rs342, 3;
	or.b16  	%rs344, %rs343, %rs338;
	shl.b16 	%rs345, %rs344, 12;
	or.b16  	%rs346, %rs345, %rs333;
	setp.lt.s32 	%p341, %r3253, %r5;
	selp.u16 	%rs347, 1, 0, %p341;
	shl.b16 	%rs348, %rs347, 2;
	setp.lt.s32 	%p342, %r3252, %r5;
	selp.u16 	%rs349, -1, 0, %p342;
	shl.b16 	%rs350, %rs349, 3;
	or.b16  	%rs351, %rs350, %rs348;
	setp.lt.s32 	%p343, %r3251, %r5;
	selp.u16 	%rs352, 1, 0, %p343;
	setp.lt.s32 	%p344, %r3250, %r5;
	selp.u16 	%rs353, -1, 0, %p344;
	shl.b16 	%rs354, %rs353, 1;
	or.b16  	%rs355, %rs352, %rs354;
	and.b16  	%rs356, %rs355, 3;
	or.b16  	%rs357, %rs356, %rs351;
	and.b16  	%rs358, %rs357, 15;
	setp.lt.s32 	%p345, %r3249, %r5;
	selp.u16 	%rs359, 1, 0, %p345;
	shl.b16 	%rs360, %rs359, 2;
	setp.lt.s32 	%p346, %r3248, %r5;
	selp.u16 	%rs361, -1, 0, %p346;
	shl.b16 	%rs362, %rs361, 3;
	or.b16  	%rs363, %rs362, %rs360;
	setp.lt.s32 	%p347, %r3247, %r5;
	selp.u16 	%rs364, 1, 0, %p347;
	setp.lt.s32 	%p348, %r3246, %r5;
	selp.u16 	%rs365, -1, 0, %p348;
	shl.b16 	%rs366, %rs365, 1;
	or.b16  	%rs367, %rs364, %rs366;
	and.b16  	%rs368, %rs367, 3;
	or.b16  	%rs369, %rs368, %rs363;
	shl.b16 	%rs370, %rs369, 4;
	or.b16  	%rs371, %rs358, %rs370;
	and.b16  	%rs372, %rs371, 255;
	or.b16  	%rs373, %rs372, %rs346;
	cvt.u32.u16 	%r3262, %rs373;
	setp.lt.s32 	%p349, %r3245, %r5;
	setp.lt.s32 	%p350, %r3244, %r5;
	setp.lt.s32 	%p351, %r3243, %r5;
	setp.lt.s32 	%p352, %r3242, %r5;
	setp.lt.s32 	%p353, %r3241, %r5;
	setp.lt.s32 	%p354, %r3240, %r5;
	setp.lt.s32 	%p355, %r3239, %r5;
	setp.lt.s32 	%p356, %r3238, %r5;
	setp.lt.s32 	%p357, %r3237, %r5;
	setp.lt.s32 	%p358, %r3236, %r5;
	setp.lt.s32 	%p359, %r3235, %r5;
	setp.lt.s32 	%p360, %r3234, %r5;
	setp.lt.s32 	%p361, %r3233, %r5;
	setp.lt.s32 	%p362, %r3232, %r5;
	setp.lt.s32 	%p363, %r3231, %r5;
	setp.lt.s32 	%p364, %r3230, %r5;
	.loc	1 138 35                        // prefix_prefill.py:138:35
	mul.wide.s32 	%rd316, %r3007, 2;
	add.s64 	%rd179, %rd135, %rd316;
	mul.wide.s32 	%rd317, %r3010, 2;
	add.s64 	%rd180, %rd135, %rd317;
	mul.wide.s32 	%rd318, %r3013, 2;
	add.s64 	%rd181, %rd135, %rd318;
	mul.wide.s32 	%rd319, %r3016, 2;
	add.s64 	%rd182, %rd135, %rd319;
	mul.wide.s32 	%rd320, %r3019, 2;
	add.s64 	%rd183, %rd135, %rd320;
	mul.wide.s32 	%rd321, %r3022, 2;
	add.s64 	%rd184, %rd135, %rd321;
	mul.wide.s32 	%rd322, %r3025, 2;
	add.s64 	%rd185, %rd135, %rd322;
	mul.wide.s32 	%rd323, %r3028, 2;
	add.s64 	%rd186, %rd135, %rd323;
	mul.wide.s32 	%rd324, %r3030, 2;
	add.s64 	%rd187, %rd135, %rd324;
	mul.wide.s32 	%rd325, %r3032, 2;
	add.s64 	%rd188, %rd135, %rd325;
	mul.wide.s32 	%rd326, %r3034, 2;
	add.s64 	%rd189, %rd135, %rd326;
	mul.wide.s32 	%rd327, %r3036, 2;
	add.s64 	%rd190, %rd135, %rd327;
	mul.wide.s32 	%rd328, %r3038, 2;
	add.s64 	%rd191, %rd135, %rd328;
	mul.wide.s32 	%rd329, %r3040, 2;
	add.s64 	%rd192, %rd135, %rd329;
	mul.wide.s32 	%rd330, %r3042, 2;
	add.s64 	%rd193, %rd135, %rd330;
	mul.wide.s32 	%rd331, %r3044, 2;
	add.s64 	%rd194, %rd135, %rd331;
	mul.wide.s32 	%rd332, %r3046, 2;
	add.s64 	%rd195, %rd135, %rd332;
	mul.wide.s32 	%rd333, %r3048, 2;
	add.s64 	%rd196, %rd135, %rd333;
	mul.wide.s32 	%rd334, %r3050, 2;
	add.s64 	%rd197, %rd135, %rd334;
	mul.wide.s32 	%rd335, %r3052, 2;
	add.s64 	%rd198, %rd135, %rd335;
	mul.wide.s32 	%rd336, %r3054, 2;
	add.s64 	%rd199, %rd135, %rd336;
	mul.wide.s32 	%rd337, %r3056, 2;
	add.s64 	%rd200, %rd135, %rd337;
	mul.wide.s32 	%rd338, %r3058, 2;
	add.s64 	%rd201, %rd135, %rd338;
	mul.wide.s32 	%rd339, %r3060, 2;
	add.s64 	%rd202, %rd135, %rd339;
	mul.wide.s32 	%rd340, %r3062, 2;
	add.s64 	%rd203, %rd135, %rd340;
	mul.wide.s32 	%rd341, %r3064, 2;
	add.s64 	%rd204, %rd135, %rd341;
	mul.wide.s32 	%rd342, %r3066, 2;
	add.s64 	%rd205, %rd135, %rd342;
	mul.wide.s32 	%rd343, %r3068, 2;
	add.s64 	%rd206, %rd135, %rd343;
	mul.wide.s32 	%rd344, %r3070, 2;
	add.s64 	%rd207, %rd135, %rd344;
	mul.wide.s32 	%rd345, %r3072, 2;
	add.s64 	%rd208, %rd135, %rd345;
	mul.wide.s32 	%rd346, %r3074, 2;
	add.s64 	%rd209, %rd135, %rd346;
	mul.wide.s32 	%rd347, %r3076, 2;
	add.s64 	%rd210, %rd135, %rd347;
	mul.wide.s32 	%rd348, %r3078, 2;
	add.s64 	%rd211, %rd135, %rd348;
	mul.wide.s32 	%rd349, %r3080, 2;
	add.s64 	%rd212, %rd135, %rd349;
	mul.wide.s32 	%rd350, %r3082, 2;
	add.s64 	%rd213, %rd135, %rd350;
	mul.wide.s32 	%rd351, %r3084, 2;
	add.s64 	%rd214, %rd135, %rd351;
	mul.wide.s32 	%rd352, %r3086, 2;
	add.s64 	%rd215, %rd135, %rd352;
	mul.wide.s32 	%rd353, %r3088, 2;
	add.s64 	%rd216, %rd135, %rd353;
	mul.wide.s32 	%rd354, %r3090, 2;
	add.s64 	%rd217, %rd135, %rd354;
	mul.wide.s32 	%rd355, %r3092, 2;
	add.s64 	%rd218, %rd135, %rd355;
	mul.wide.s32 	%rd356, %r3094, 2;
	add.s64 	%rd219, %rd135, %rd356;
	mul.wide.s32 	%rd357, %r3096, 2;
	add.s64 	%rd220, %rd135, %rd357;
	mul.wide.s32 	%rd358, %r3098, 2;
	add.s64 	%rd221, %rd135, %rd358;
	mul.wide.s32 	%rd359, %r3100, 2;
	add.s64 	%rd222, %rd135, %rd359;
	mul.wide.s32 	%rd360, %r3102, 2;
	add.s64 	%rd223, %rd135, %rd360;
	mul.wide.s32 	%rd361, %r3104, 2;
	add.s64 	%rd224, %rd135, %rd361;
	mul.wide.s32 	%rd362, %r3106, 2;
	add.s64 	%rd225, %rd135, %rd362;
	mul.wide.s32 	%rd363, %r3108, 2;
	add.s64 	%rd226, %rd135, %rd363;
	mul.wide.s32 	%rd364, %r3110, 2;
	add.s64 	%rd227, %rd135, %rd364;
	mul.wide.s32 	%rd365, %r3112, 2;
	add.s64 	%rd228, %rd135, %rd365;
	mul.wide.s32 	%rd366, %r3114, 2;
	add.s64 	%rd229, %rd135, %rd366;
	mul.wide.s32 	%rd367, %r3116, 2;
	add.s64 	%rd230, %rd135, %rd367;
	mul.wide.s32 	%rd368, %r3118, 2;
	add.s64 	%rd231, %rd135, %rd368;
	mul.wide.s32 	%rd369, %r3120, 2;
	add.s64 	%rd232, %rd135, %rd369;
	mul.wide.s32 	%rd370, %r3122, 2;
	add.s64 	%rd233, %rd135, %rd370;
	mul.wide.s32 	%rd371, %r3124, 2;
	add.s64 	%rd234, %rd135, %rd371;
	mul.wide.s32 	%rd372, %r3126, 2;
	add.s64 	%rd235, %rd135, %rd372;
	mul.wide.s32 	%rd373, %r3128, 2;
	add.s64 	%rd236, %rd135, %rd373;
	mul.wide.s32 	%rd374, %r3130, 2;
	add.s64 	%rd237, %rd135, %rd374;
	mul.wide.s32 	%rd375, %r3132, 2;
	add.s64 	%rd238, %rd135, %rd375;
	mul.wide.s32 	%rd376, %r3134, 2;
	add.s64 	%rd239, %rd135, %rd376;
	mul.wide.s32 	%rd377, %r3136, 2;
	add.s64 	%rd240, %rd135, %rd377;
	mul.wide.s32 	%rd378, %r3138, 2;
	add.s64 	%rd241, %rd135, %rd378;
	mul.wide.s32 	%rd379, %r3140, 2;
	add.s64 	%rd242, %rd135, %rd379;
	.loc	1 138 25                        // prefix_prefill.py:138:25
	// begin inline asm
	mov.u16 %rs1, 0x0;
	@%p45 ld.global.b16 { %rs1 }, [ %rd179 + 0 ];
	@!%p45 mov.u16 %rs1, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs3, 0x0;
	@%p45 ld.global.b16 { %rs3 }, [ %rd180 + 0 ];
	@!%p45 mov.u16 %rs3, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs5, 0x0;
	@%p45 ld.global.b16 { %rs5 }, [ %rd181 + 0 ];
	@!%p45 mov.u16 %rs5, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs7, 0x0;
	@%p45 ld.global.b16 { %rs7 }, [ %rd182 + 0 ];
	@!%p45 mov.u16 %rs7, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs9, 0x0;
	@%p45 ld.global.b16 { %rs9 }, [ %rd183 + 0 ];
	@!%p45 mov.u16 %rs9, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs11, 0x0;
	@%p45 ld.global.b16 { %rs11 }, [ %rd184 + 0 ];
	@!%p45 mov.u16 %rs11, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs13, 0x0;
	@%p45 ld.global.b16 { %rs13 }, [ %rd185 + 0 ];
	@!%p45 mov.u16 %rs13, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs15, 0x0;
	@%p45 ld.global.b16 { %rs15 }, [ %rd186 + 0 ];
	@!%p45 mov.u16 %rs15, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs17, 0x0;
	@%p47 ld.global.b16 { %rs17 }, [ %rd187 + 0 ];
	@!%p47 mov.u16 %rs17, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs19, 0x0;
	@%p47 ld.global.b16 { %rs19 }, [ %rd188 + 0 ];
	@!%p47 mov.u16 %rs19, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs21, 0x0;
	@%p47 ld.global.b16 { %rs21 }, [ %rd189 + 0 ];
	@!%p47 mov.u16 %rs21, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs23, 0x0;
	@%p47 ld.global.b16 { %rs23 }, [ %rd190 + 0 ];
	@!%p47 mov.u16 %rs23, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs25, 0x0;
	@%p47 ld.global.b16 { %rs25 }, [ %rd191 + 0 ];
	@!%p47 mov.u16 %rs25, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs27, 0x0;
	@%p47 ld.global.b16 { %rs27 }, [ %rd192 + 0 ];
	@!%p47 mov.u16 %rs27, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs29, 0x0;
	@%p47 ld.global.b16 { %rs29 }, [ %rd193 + 0 ];
	@!%p47 mov.u16 %rs29, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs31, 0x0;
	@%p47 ld.global.b16 { %rs31 }, [ %rd194 + 0 ];
	@!%p47 mov.u16 %rs31, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs33, 0x0;
	@%p49 ld.global.b16 { %rs33 }, [ %rd195 + 0 ];
	@!%p49 mov.u16 %rs33, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs35, 0x0;
	@%p49 ld.global.b16 { %rs35 }, [ %rd196 + 0 ];
	@!%p49 mov.u16 %rs35, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs37, 0x0;
	@%p49 ld.global.b16 { %rs37 }, [ %rd197 + 0 ];
	@!%p49 mov.u16 %rs37, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs39, 0x0;
	@%p49 ld.global.b16 { %rs39 }, [ %rd198 + 0 ];
	@!%p49 mov.u16 %rs39, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs41, 0x0;
	@%p49 ld.global.b16 { %rs41 }, [ %rd199 + 0 ];
	@!%p49 mov.u16 %rs41, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs43, 0x0;
	@%p49 ld.global.b16 { %rs43 }, [ %rd200 + 0 ];
	@!%p49 mov.u16 %rs43, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs45, 0x0;
	@%p49 ld.global.b16 { %rs45 }, [ %rd201 + 0 ];
	@!%p49 mov.u16 %rs45, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs47, 0x0;
	@%p49 ld.global.b16 { %rs47 }, [ %rd202 + 0 ];
	@!%p49 mov.u16 %rs47, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs49, 0x0;
	@%p51 ld.global.b16 { %rs49 }, [ %rd203 + 0 ];
	@!%p51 mov.u16 %rs49, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs51, 0x0;
	@%p51 ld.global.b16 { %rs51 }, [ %rd204 + 0 ];
	@!%p51 mov.u16 %rs51, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs53, 0x0;
	@%p51 ld.global.b16 { %rs53 }, [ %rd205 + 0 ];
	@!%p51 mov.u16 %rs53, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs55, 0x0;
	@%p51 ld.global.b16 { %rs55 }, [ %rd206 + 0 ];
	@!%p51 mov.u16 %rs55, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs57, 0x0;
	@%p51 ld.global.b16 { %rs57 }, [ %rd207 + 0 ];
	@!%p51 mov.u16 %rs57, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs59, 0x0;
	@%p51 ld.global.b16 { %rs59 }, [ %rd208 + 0 ];
	@!%p51 mov.u16 %rs59, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs61, 0x0;
	@%p51 ld.global.b16 { %rs61 }, [ %rd209 + 0 ];
	@!%p51 mov.u16 %rs61, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs63, 0x0;
	@%p51 ld.global.b16 { %rs63 }, [ %rd210 + 0 ];
	@!%p51 mov.u16 %rs63, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs65, 0x0;
	@%p53 ld.global.b16 { %rs65 }, [ %rd211 + 0 ];
	@!%p53 mov.u16 %rs65, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs67, 0x0;
	@%p53 ld.global.b16 { %rs67 }, [ %rd212 + 0 ];
	@!%p53 mov.u16 %rs67, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs69, 0x0;
	@%p53 ld.global.b16 { %rs69 }, [ %rd213 + 0 ];
	@!%p53 mov.u16 %rs69, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs71, 0x0;
	@%p53 ld.global.b16 { %rs71 }, [ %rd214 + 0 ];
	@!%p53 mov.u16 %rs71, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs73, 0x0;
	@%p53 ld.global.b16 { %rs73 }, [ %rd215 + 0 ];
	@!%p53 mov.u16 %rs73, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs75, 0x0;
	@%p53 ld.global.b16 { %rs75 }, [ %rd216 + 0 ];
	@!%p53 mov.u16 %rs75, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs77, 0x0;
	@%p53 ld.global.b16 { %rs77 }, [ %rd217 + 0 ];
	@!%p53 mov.u16 %rs77, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs79, 0x0;
	@%p53 ld.global.b16 { %rs79 }, [ %rd218 + 0 ];
	@!%p53 mov.u16 %rs79, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs81, 0x0;
	@%p55 ld.global.b16 { %rs81 }, [ %rd219 + 0 ];
	@!%p55 mov.u16 %rs81, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs83, 0x0;
	@%p55 ld.global.b16 { %rs83 }, [ %rd220 + 0 ];
	@!%p55 mov.u16 %rs83, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs85, 0x0;
	@%p55 ld.global.b16 { %rs85 }, [ %rd221 + 0 ];
	@!%p55 mov.u16 %rs85, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs87, 0x0;
	@%p55 ld.global.b16 { %rs87 }, [ %rd222 + 0 ];
	@!%p55 mov.u16 %rs87, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs89, 0x0;
	@%p55 ld.global.b16 { %rs89 }, [ %rd223 + 0 ];
	@!%p55 mov.u16 %rs89, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs91, 0x0;
	@%p55 ld.global.b16 { %rs91 }, [ %rd224 + 0 ];
	@!%p55 mov.u16 %rs91, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs93, 0x0;
	@%p55 ld.global.b16 { %rs93 }, [ %rd225 + 0 ];
	@!%p55 mov.u16 %rs93, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs95, 0x0;
	@%p55 ld.global.b16 { %rs95 }, [ %rd226 + 0 ];
	@!%p55 mov.u16 %rs95, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs97, 0x0;
	@%p57 ld.global.b16 { %rs97 }, [ %rd227 + 0 ];
	@!%p57 mov.u16 %rs97, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs99, 0x0;
	@%p57 ld.global.b16 { %rs99 }, [ %rd228 + 0 ];
	@!%p57 mov.u16 %rs99, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs101, 0x0;
	@%p57 ld.global.b16 { %rs101 }, [ %rd229 + 0 ];
	@!%p57 mov.u16 %rs101, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs103, 0x0;
	@%p57 ld.global.b16 { %rs103 }, [ %rd230 + 0 ];
	@!%p57 mov.u16 %rs103, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs105, 0x0;
	@%p57 ld.global.b16 { %rs105 }, [ %rd231 + 0 ];
	@!%p57 mov.u16 %rs105, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs107, 0x0;
	@%p57 ld.global.b16 { %rs107 }, [ %rd232 + 0 ];
	@!%p57 mov.u16 %rs107, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs109, 0x0;
	@%p57 ld.global.b16 { %rs109 }, [ %rd233 + 0 ];
	@!%p57 mov.u16 %rs109, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs111, 0x0;
	@%p57 ld.global.b16 { %rs111 }, [ %rd234 + 0 ];
	@!%p57 mov.u16 %rs111, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs113, 0x0;
	@%p59 ld.global.b16 { %rs113 }, [ %rd235 + 0 ];
	@!%p59 mov.u16 %rs113, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs115, 0x0;
	@%p59 ld.global.b16 { %rs115 }, [ %rd236 + 0 ];
	@!%p59 mov.u16 %rs115, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs117, 0x0;
	@%p59 ld.global.b16 { %rs117 }, [ %rd237 + 0 ];
	@!%p59 mov.u16 %rs117, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs119, 0x0;
	@%p59 ld.global.b16 { %rs119 }, [ %rd238 + 0 ];
	@!%p59 mov.u16 %rs119, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs121, 0x0;
	@%p59 ld.global.b16 { %rs121 }, [ %rd239 + 0 ];
	@!%p59 mov.u16 %rs121, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs123, 0x0;
	@%p59 ld.global.b16 { %rs123 }, [ %rd240 + 0 ];
	@!%p59 mov.u16 %rs123, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs125, 0x0;
	@%p59 ld.global.b16 { %rs125 }, [ %rd241 + 0 ];
	@!%p59 mov.u16 %rs125, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs127, 0x0;
	@%p59 ld.global.b16 { %rs127 }, [ %rd242 + 0 ];
	@!%p59 mov.u16 %rs127, %rs2;
	// end inline asm
	bar.sync 	0;
	mov.b32 	%r3263, {%rs1, %rs3};
	mov.b32 	%r3264, {%rs5, %rs7};
	mov.b32 	%r3265, {%rs9, %rs11};
	mov.b32 	%r3266, {%rs13, %rs15};
	st.shared.v4.b32 	[%r104], {%r3263, %r3264, %r3265, %r3266};
	mov.b32 	%r3267, {%rs17, %rs19};
	mov.b32 	%r3268, {%rs21, %rs23};
	mov.b32 	%r3269, {%rs25, %rs27};
	mov.b32 	%r3270, {%rs29, %rs31};
	st.shared.v4.b32 	[%r104+4096], {%r3267, %r3268, %r3269, %r3270};
	mov.b32 	%r3271, {%rs33, %rs35};
	mov.b32 	%r3272, {%rs37, %rs39};
	mov.b32 	%r3273, {%rs41, %rs43};
	mov.b32 	%r3274, {%rs45, %rs47};
	st.shared.v4.b32 	[%r104+8192], {%r3271, %r3272, %r3273, %r3274};
	mov.b32 	%r3275, {%rs49, %rs51};
	mov.b32 	%r3276, {%rs53, %rs55};
	mov.b32 	%r3277, {%rs57, %rs59};
	mov.b32 	%r3278, {%rs61, %rs63};
	st.shared.v4.b32 	[%r104+12288], {%r3275, %r3276, %r3277, %r3278};
	mov.b32 	%r3279, {%rs65, %rs67};
	mov.b32 	%r3280, {%rs69, %rs71};
	mov.b32 	%r3281, {%rs73, %rs75};
	mov.b32 	%r3282, {%rs77, %rs79};
	st.shared.v4.b32 	[%r104+16384], {%r3279, %r3280, %r3281, %r3282};
	mov.b32 	%r3283, {%rs81, %rs83};
	mov.b32 	%r3284, {%rs85, %rs87};
	mov.b32 	%r3285, {%rs89, %rs91};
	mov.b32 	%r3286, {%rs93, %rs95};
	st.shared.v4.b32 	[%r104+20480], {%r3283, %r3284, %r3285, %r3286};
	mov.b32 	%r3287, {%rs97, %rs99};
	mov.b32 	%r3288, {%rs101, %rs103};
	mov.b32 	%r3289, {%rs105, %rs107};
	mov.b32 	%r3290, {%rs109, %rs111};
	st.shared.v4.b32 	[%r104+24576], {%r3287, %r3288, %r3289, %r3290};
	mov.b32 	%r3291, {%rs113, %rs115};
	mov.b32 	%r3292, {%rs117, %rs119};
	mov.b32 	%r3293, {%rs121, %rs123};
	mov.b32 	%r3294, {%rs125, %rs127};
	st.shared.v4.b32 	[%r104+28672], {%r3291, %r3292, %r3293, %r3294};
	.loc	1 106 16                        // prefix_prefill.py:106:16
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1007, %r1008, %r1009, %r1010 }, [ %r651 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1103, %r1104, %r1105, %r1106 }, [ %r656 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1199, %r1200, %r1201, %r1202 }, [ %r661 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1295, %r1296, %r1297, %r1298 }, [ %r666 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1391, %r1392, %r1393, %r1394 }, [ %r671 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1487, %r1488, %r1489, %r1490 }, [ %r676 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1583, %r1584, %r1585, %r1586 }, [ %r681 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1679, %r1680, %r1681, %r1682 }, [ %r686 + 0 ];
	// end inline asm
	.loc	1 138 25                        // prefix_prefill.py:138:25
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r687, %r688, %r689, %r690 }, [ %r691 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r692, %r693, %r694, %r695 }, [ %r696 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r697, %r698, %r699, %r700 }, [ %r701 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r702, %r703, %r704, %r705 }, [ %r706 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r707, %r708, %r709, %r710 }, [ %r711 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r712, %r713, %r714, %r715 }, [ %r716 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r717, %r718, %r719, %r720 }, [ %r721 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r722, %r723, %r724, %r725 }, [ %r726 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r727, %r728, %r729, %r730 }, [ %r731 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r732, %r733, %r734, %r735 }, [ %r736 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r737, %r738, %r739, %r740 }, [ %r741 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r742, %r743, %r744, %r745 }, [ %r746 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r747, %r748, %r749, %r750 }, [ %r751 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r752, %r753, %r754, %r755 }, [ %r756 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r757, %r758, %r759, %r760 }, [ %r761 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r762, %r763, %r764, %r765 }, [ %r766 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r767, %r768, %r769, %r770 }, [ %r771 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r772, %r773, %r774, %r775 }, [ %r776 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r777, %r778, %r779, %r780 }, [ %r781 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r782, %r783, %r784, %r785 }, [ %r786 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r787, %r788, %r789, %r790 }, [ %r791 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r792, %r793, %r794, %r795 }, [ %r796 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r797, %r798, %r799, %r800 }, [ %r801 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r802, %r803, %r804, %r805 }, [ %r806 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r807, %r808, %r809, %r810 }, [ %r811 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r812, %r813, %r814, %r815 }, [ %r816 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r817, %r818, %r819, %r820 }, [ %r821 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r822, %r823, %r824, %r825 }, [ %r826 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r827, %r828, %r829, %r830 }, [ %r831 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r832, %r833, %r834, %r835 }, [ %r836 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r837, %r838, %r839, %r840 }, [ %r841 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r842, %r843, %r844, %r845 }, [ %r846 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r847, %r848, %r849, %r850 }, [ %r851 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r852, %r853, %r854, %r855 }, [ %r856 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r857, %r858, %r859, %r860 }, [ %r861 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r862, %r863, %r864, %r865 }, [ %r866 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r867, %r868, %r869, %r870 }, [ %r871 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r872, %r873, %r874, %r875 }, [ %r876 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r877, %r878, %r879, %r880 }, [ %r881 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r882, %r883, %r884, %r885 }, [ %r886 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r887, %r888, %r889, %r890 }, [ %r891 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r892, %r893, %r894, %r895 }, [ %r896 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r897, %r898, %r899, %r900 }, [ %r901 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r902, %r903, %r904, %r905 }, [ %r906 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r907, %r908, %r909, %r910 }, [ %r911 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r912, %r913, %r914, %r915 }, [ %r916 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r917, %r918, %r919, %r920 }, [ %r921 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r922, %r923, %r924, %r925 }, [ %r926 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r927, %r928, %r929, %r930 }, [ %r931 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r932, %r933, %r934, %r935 }, [ %r936 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r937, %r938, %r939, %r940 }, [ %r941 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r942, %r943, %r944, %r945 }, [ %r946 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r947, %r948, %r949, %r950 }, [ %r951 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r952, %r953, %r954, %r955 }, [ %r956 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r957, %r958, %r959, %r960 }, [ %r961 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r962, %r963, %r964, %r965 }, [ %r966 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r967, %r968, %r969, %r970 }, [ %r971 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r972, %r973, %r974, %r975 }, [ %r976 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r977, %r978, %r979, %r980 }, [ %r981 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r982, %r983, %r984, %r985 }, [ %r986 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r987, %r988, %r989, %r990 }, [ %r991 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r992, %r993, %r994, %r995 }, [ %r996 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r997, %r998, %r999, %r1000 }, [ %r1001 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1002, %r1003, %r1004, %r1005 }, [ %r1006 + 0 ];
	// end inline asm
	.loc	1 149 23                        // prefix_prefill.py:149:23
	mov.f32 	%f538, %f414;
	mov.f32 	%f539, %f414;
	mov.f32 	%f540, %f414;
	mov.f32 	%f541, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f538, %f539, %f540, %f541 }, { %r1007, %r1008, %r1009, %r1010 }, { %r687, %r688 }, { %f538, %f539, %f540, %f541 };
	// end inline asm
	mov.f32 	%f546, %f414;
	mov.f32 	%f547, %f414;
	mov.f32 	%f548, %f414;
	mov.f32 	%f549, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f546, %f547, %f548, %f549 }, { %r1007, %r1008, %r1009, %r1010 }, { %r689, %r690 }, { %f546, %f547, %f548, %f549 };
	// end inline asm
	mov.f32 	%f554, %f414;
	mov.f32 	%f555, %f414;
	mov.f32 	%f556, %f414;
	mov.f32 	%f557, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f554, %f555, %f556, %f557 }, { %r1007, %r1008, %r1009, %r1010 }, { %r727, %r728 }, { %f554, %f555, %f556, %f557 };
	// end inline asm
	mov.f32 	%f562, %f414;
	mov.f32 	%f563, %f414;
	mov.f32 	%f564, %f414;
	mov.f32 	%f565, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f562, %f563, %f564, %f565 }, { %r1007, %r1008, %r1009, %r1010 }, { %r729, %r730 }, { %f562, %f563, %f564, %f565 };
	// end inline asm
	mov.f32 	%f570, %f414;
	mov.f32 	%f571, %f414;
	mov.f32 	%f572, %f414;
	mov.f32 	%f573, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f570, %f571, %f572, %f573 }, { %r1007, %r1008, %r1009, %r1010 }, { %r767, %r768 }, { %f570, %f571, %f572, %f573 };
	// end inline asm
	mov.f32 	%f578, %f414;
	mov.f32 	%f579, %f414;
	mov.f32 	%f580, %f414;
	mov.f32 	%f581, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f578, %f579, %f580, %f581 }, { %r1007, %r1008, %r1009, %r1010 }, { %r769, %r770 }, { %f578, %f579, %f580, %f581 };
	// end inline asm
	mov.f32 	%f586, %f414;
	mov.f32 	%f587, %f414;
	mov.f32 	%f588, %f414;
	mov.f32 	%f589, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f586, %f587, %f588, %f589 }, { %r1007, %r1008, %r1009, %r1010 }, { %r807, %r808 }, { %f586, %f587, %f588, %f589 };
	// end inline asm
	mov.f32 	%f594, %f414;
	mov.f32 	%f595, %f414;
	mov.f32 	%f596, %f414;
	mov.f32 	%f597, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f594, %f595, %f596, %f597 }, { %r1007, %r1008, %r1009, %r1010 }, { %r809, %r810 }, { %f594, %f595, %f596, %f597 };
	// end inline asm
	mov.f32 	%f602, %f414;
	mov.f32 	%f603, %f414;
	mov.f32 	%f604, %f414;
	mov.f32 	%f605, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f602, %f603, %f604, %f605 }, { %r1007, %r1008, %r1009, %r1010 }, { %r847, %r848 }, { %f602, %f603, %f604, %f605 };
	// end inline asm
	mov.f32 	%f610, %f414;
	mov.f32 	%f611, %f414;
	mov.f32 	%f612, %f414;
	mov.f32 	%f613, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f610, %f611, %f612, %f613 }, { %r1007, %r1008, %r1009, %r1010 }, { %r849, %r850 }, { %f610, %f611, %f612, %f613 };
	// end inline asm
	mov.f32 	%f618, %f414;
	mov.f32 	%f619, %f414;
	mov.f32 	%f620, %f414;
	mov.f32 	%f621, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f618, %f619, %f620, %f621 }, { %r1007, %r1008, %r1009, %r1010 }, { %r887, %r888 }, { %f618, %f619, %f620, %f621 };
	// end inline asm
	mov.f32 	%f626, %f414;
	mov.f32 	%f627, %f414;
	mov.f32 	%f628, %f414;
	mov.f32 	%f629, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f626, %f627, %f628, %f629 }, { %r1007, %r1008, %r1009, %r1010 }, { %r889, %r890 }, { %f626, %f627, %f628, %f629 };
	// end inline asm
	mov.f32 	%f634, %f414;
	mov.f32 	%f635, %f414;
	mov.f32 	%f636, %f414;
	mov.f32 	%f637, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f634, %f635, %f636, %f637 }, { %r1007, %r1008, %r1009, %r1010 }, { %r927, %r928 }, { %f634, %f635, %f636, %f637 };
	// end inline asm
	mov.f32 	%f642, %f414;
	mov.f32 	%f643, %f414;
	mov.f32 	%f644, %f414;
	mov.f32 	%f645, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f642, %f643, %f644, %f645 }, { %r1007, %r1008, %r1009, %r1010 }, { %r929, %r930 }, { %f642, %f643, %f644, %f645 };
	// end inline asm
	mov.f32 	%f650, %f414;
	mov.f32 	%f651, %f414;
	mov.f32 	%f652, %f414;
	mov.f32 	%f653, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f650, %f651, %f652, %f653 }, { %r1007, %r1008, %r1009, %r1010 }, { %r967, %r968 }, { %f650, %f651, %f652, %f653 };
	// end inline asm
	mov.f32 	%f658, %f414;
	mov.f32 	%f659, %f414;
	mov.f32 	%f660, %f414;
	mov.f32 	%f661, %f414;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f658, %f659, %f660, %f661 }, { %r1007, %r1008, %r1009, %r1010 }, { %r969, %r970 }, { %f658, %f659, %f660, %f661 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f538, %f539, %f540, %f541 }, { %r1103, %r1104, %r1105, %r1106 }, { %r692, %r693 }, { %f538, %f539, %f540, %f541 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f546, %f547, %f548, %f549 }, { %r1103, %r1104, %r1105, %r1106 }, { %r694, %r695 }, { %f546, %f547, %f548, %f549 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f554, %f555, %f556, %f557 }, { %r1103, %r1104, %r1105, %r1106 }, { %r732, %r733 }, { %f554, %f555, %f556, %f557 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f562, %f563, %f564, %f565 }, { %r1103, %r1104, %r1105, %r1106 }, { %r734, %r735 }, { %f562, %f563, %f564, %f565 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f570, %f571, %f572, %f573 }, { %r1103, %r1104, %r1105, %r1106 }, { %r772, %r773 }, { %f570, %f571, %f572, %f573 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f578, %f579, %f580, %f581 }, { %r1103, %r1104, %r1105, %r1106 }, { %r774, %r775 }, { %f578, %f579, %f580, %f581 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f586, %f587, %f588, %f589 }, { %r1103, %r1104, %r1105, %r1106 }, { %r812, %r813 }, { %f586, %f587, %f588, %f589 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f594, %f595, %f596, %f597 }, { %r1103, %r1104, %r1105, %r1106 }, { %r814, %r815 }, { %f594, %f595, %f596, %f597 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f602, %f603, %f604, %f605 }, { %r1103, %r1104, %r1105, %r1106 }, { %r852, %r853 }, { %f602, %f603, %f604, %f605 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f610, %f611, %f612, %f613 }, { %r1103, %r1104, %r1105, %r1106 }, { %r854, %r855 }, { %f610, %f611, %f612, %f613 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f618, %f619, %f620, %f621 }, { %r1103, %r1104, %r1105, %r1106 }, { %r892, %r893 }, { %f618, %f619, %f620, %f621 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f626, %f627, %f628, %f629 }, { %r1103, %r1104, %r1105, %r1106 }, { %r894, %r895 }, { %f626, %f627, %f628, %f629 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f634, %f635, %f636, %f637 }, { %r1103, %r1104, %r1105, %r1106 }, { %r932, %r933 }, { %f634, %f635, %f636, %f637 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f642, %f643, %f644, %f645 }, { %r1103, %r1104, %r1105, %r1106 }, { %r934, %r935 }, { %f642, %f643, %f644, %f645 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f650, %f651, %f652, %f653 }, { %r1103, %r1104, %r1105, %r1106 }, { %r972, %r973 }, { %f650, %f651, %f652, %f653 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f658, %f659, %f660, %f661 }, { %r1103, %r1104, %r1105, %r1106 }, { %r974, %r975 }, { %f658, %f659, %f660, %f661 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f538, %f539, %f540, %f541 }, { %r1199, %r1200, %r1201, %r1202 }, { %r697, %r698 }, { %f538, %f539, %f540, %f541 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f546, %f547, %f548, %f549 }, { %r1199, %r1200, %r1201, %r1202 }, { %r699, %r700 }, { %f546, %f547, %f548, %f549 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f554, %f555, %f556, %f557 }, { %r1199, %r1200, %r1201, %r1202 }, { %r737, %r738 }, { %f554, %f555, %f556, %f557 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f562, %f563, %f564, %f565 }, { %r1199, %r1200, %r1201, %r1202 }, { %r739, %r740 }, { %f562, %f563, %f564, %f565 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f570, %f571, %f572, %f573 }, { %r1199, %r1200, %r1201, %r1202 }, { %r777, %r778 }, { %f570, %f571, %f572, %f573 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f578, %f579, %f580, %f581 }, { %r1199, %r1200, %r1201, %r1202 }, { %r779, %r780 }, { %f578, %f579, %f580, %f581 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f586, %f587, %f588, %f589 }, { %r1199, %r1200, %r1201, %r1202 }, { %r817, %r818 }, { %f586, %f587, %f588, %f589 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f594, %f595, %f596, %f597 }, { %r1199, %r1200, %r1201, %r1202 }, { %r819, %r820 }, { %f594, %f595, %f596, %f597 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f602, %f603, %f604, %f605 }, { %r1199, %r1200, %r1201, %r1202 }, { %r857, %r858 }, { %f602, %f603, %f604, %f605 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f610, %f611, %f612, %f613 }, { %r1199, %r1200, %r1201, %r1202 }, { %r859, %r860 }, { %f610, %f611, %f612, %f613 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f618, %f619, %f620, %f621 }, { %r1199, %r1200, %r1201, %r1202 }, { %r897, %r898 }, { %f618, %f619, %f620, %f621 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f626, %f627, %f628, %f629 }, { %r1199, %r1200, %r1201, %r1202 }, { %r899, %r900 }, { %f626, %f627, %f628, %f629 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f634, %f635, %f636, %f637 }, { %r1199, %r1200, %r1201, %r1202 }, { %r937, %r938 }, { %f634, %f635, %f636, %f637 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f642, %f643, %f644, %f645 }, { %r1199, %r1200, %r1201, %r1202 }, { %r939, %r940 }, { %f642, %f643, %f644, %f645 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f650, %f651, %f652, %f653 }, { %r1199, %r1200, %r1201, %r1202 }, { %r977, %r978 }, { %f650, %f651, %f652, %f653 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f658, %f659, %f660, %f661 }, { %r1199, %r1200, %r1201, %r1202 }, { %r979, %r980 }, { %f658, %f659, %f660, %f661 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f538, %f539, %f540, %f541 }, { %r1295, %r1296, %r1297, %r1298 }, { %r702, %r703 }, { %f538, %f539, %f540, %f541 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f546, %f547, %f548, %f549 }, { %r1295, %r1296, %r1297, %r1298 }, { %r704, %r705 }, { %f546, %f547, %f548, %f549 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f554, %f555, %f556, %f557 }, { %r1295, %r1296, %r1297, %r1298 }, { %r742, %r743 }, { %f554, %f555, %f556, %f557 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f562, %f563, %f564, %f565 }, { %r1295, %r1296, %r1297, %r1298 }, { %r744, %r745 }, { %f562, %f563, %f564, %f565 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f570, %f571, %f572, %f573 }, { %r1295, %r1296, %r1297, %r1298 }, { %r782, %r783 }, { %f570, %f571, %f572, %f573 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f578, %f579, %f580, %f581 }, { %r1295, %r1296, %r1297, %r1298 }, { %r784, %r785 }, { %f578, %f579, %f580, %f581 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f586, %f587, %f588, %f589 }, { %r1295, %r1296, %r1297, %r1298 }, { %r822, %r823 }, { %f586, %f587, %f588, %f589 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f594, %f595, %f596, %f597 }, { %r1295, %r1296, %r1297, %r1298 }, { %r824, %r825 }, { %f594, %f595, %f596, %f597 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f602, %f603, %f604, %f605 }, { %r1295, %r1296, %r1297, %r1298 }, { %r862, %r863 }, { %f602, %f603, %f604, %f605 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f610, %f611, %f612, %f613 }, { %r1295, %r1296, %r1297, %r1298 }, { %r864, %r865 }, { %f610, %f611, %f612, %f613 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f618, %f619, %f620, %f621 }, { %r1295, %r1296, %r1297, %r1298 }, { %r902, %r903 }, { %f618, %f619, %f620, %f621 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f626, %f627, %f628, %f629 }, { %r1295, %r1296, %r1297, %r1298 }, { %r904, %r905 }, { %f626, %f627, %f628, %f629 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f634, %f635, %f636, %f637 }, { %r1295, %r1296, %r1297, %r1298 }, { %r942, %r943 }, { %f634, %f635, %f636, %f637 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f642, %f643, %f644, %f645 }, { %r1295, %r1296, %r1297, %r1298 }, { %r944, %r945 }, { %f642, %f643, %f644, %f645 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f650, %f651, %f652, %f653 }, { %r1295, %r1296, %r1297, %r1298 }, { %r982, %r983 }, { %f650, %f651, %f652, %f653 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f658, %f659, %f660, %f661 }, { %r1295, %r1296, %r1297, %r1298 }, { %r984, %r985 }, { %f658, %f659, %f660, %f661 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f538, %f539, %f540, %f541 }, { %r1391, %r1392, %r1393, %r1394 }, { %r707, %r708 }, { %f538, %f539, %f540, %f541 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f546, %f547, %f548, %f549 }, { %r1391, %r1392, %r1393, %r1394 }, { %r709, %r710 }, { %f546, %f547, %f548, %f549 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f554, %f555, %f556, %f557 }, { %r1391, %r1392, %r1393, %r1394 }, { %r747, %r748 }, { %f554, %f555, %f556, %f557 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f562, %f563, %f564, %f565 }, { %r1391, %r1392, %r1393, %r1394 }, { %r749, %r750 }, { %f562, %f563, %f564, %f565 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f570, %f571, %f572, %f573 }, { %r1391, %r1392, %r1393, %r1394 }, { %r787, %r788 }, { %f570, %f571, %f572, %f573 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f578, %f579, %f580, %f581 }, { %r1391, %r1392, %r1393, %r1394 }, { %r789, %r790 }, { %f578, %f579, %f580, %f581 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f586, %f587, %f588, %f589 }, { %r1391, %r1392, %r1393, %r1394 }, { %r827, %r828 }, { %f586, %f587, %f588, %f589 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f594, %f595, %f596, %f597 }, { %r1391, %r1392, %r1393, %r1394 }, { %r829, %r830 }, { %f594, %f595, %f596, %f597 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f602, %f603, %f604, %f605 }, { %r1391, %r1392, %r1393, %r1394 }, { %r867, %r868 }, { %f602, %f603, %f604, %f605 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f610, %f611, %f612, %f613 }, { %r1391, %r1392, %r1393, %r1394 }, { %r869, %r870 }, { %f610, %f611, %f612, %f613 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f618, %f619, %f620, %f621 }, { %r1391, %r1392, %r1393, %r1394 }, { %r907, %r908 }, { %f618, %f619, %f620, %f621 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f626, %f627, %f628, %f629 }, { %r1391, %r1392, %r1393, %r1394 }, { %r909, %r910 }, { %f626, %f627, %f628, %f629 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f634, %f635, %f636, %f637 }, { %r1391, %r1392, %r1393, %r1394 }, { %r947, %r948 }, { %f634, %f635, %f636, %f637 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f642, %f643, %f644, %f645 }, { %r1391, %r1392, %r1393, %r1394 }, { %r949, %r950 }, { %f642, %f643, %f644, %f645 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f650, %f651, %f652, %f653 }, { %r1391, %r1392, %r1393, %r1394 }, { %r987, %r988 }, { %f650, %f651, %f652, %f653 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f658, %f659, %f660, %f661 }, { %r1391, %r1392, %r1393, %r1394 }, { %r989, %r990 }, { %f658, %f659, %f660, %f661 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f538, %f539, %f540, %f541 }, { %r1487, %r1488, %r1489, %r1490 }, { %r712, %r713 }, { %f538, %f539, %f540, %f541 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f546, %f547, %f548, %f549 }, { %r1487, %r1488, %r1489, %r1490 }, { %r714, %r715 }, { %f546, %f547, %f548, %f549 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f554, %f555, %f556, %f557 }, { %r1487, %r1488, %r1489, %r1490 }, { %r752, %r753 }, { %f554, %f555, %f556, %f557 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f562, %f563, %f564, %f565 }, { %r1487, %r1488, %r1489, %r1490 }, { %r754, %r755 }, { %f562, %f563, %f564, %f565 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f570, %f571, %f572, %f573 }, { %r1487, %r1488, %r1489, %r1490 }, { %r792, %r793 }, { %f570, %f571, %f572, %f573 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f578, %f579, %f580, %f581 }, { %r1487, %r1488, %r1489, %r1490 }, { %r794, %r795 }, { %f578, %f579, %f580, %f581 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f586, %f587, %f588, %f589 }, { %r1487, %r1488, %r1489, %r1490 }, { %r832, %r833 }, { %f586, %f587, %f588, %f589 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f594, %f595, %f596, %f597 }, { %r1487, %r1488, %r1489, %r1490 }, { %r834, %r835 }, { %f594, %f595, %f596, %f597 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f602, %f603, %f604, %f605 }, { %r1487, %r1488, %r1489, %r1490 }, { %r872, %r873 }, { %f602, %f603, %f604, %f605 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f610, %f611, %f612, %f613 }, { %r1487, %r1488, %r1489, %r1490 }, { %r874, %r875 }, { %f610, %f611, %f612, %f613 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f618, %f619, %f620, %f621 }, { %r1487, %r1488, %r1489, %r1490 }, { %r912, %r913 }, { %f618, %f619, %f620, %f621 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f626, %f627, %f628, %f629 }, { %r1487, %r1488, %r1489, %r1490 }, { %r914, %r915 }, { %f626, %f627, %f628, %f629 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f634, %f635, %f636, %f637 }, { %r1487, %r1488, %r1489, %r1490 }, { %r952, %r953 }, { %f634, %f635, %f636, %f637 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f642, %f643, %f644, %f645 }, { %r1487, %r1488, %r1489, %r1490 }, { %r954, %r955 }, { %f642, %f643, %f644, %f645 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f650, %f651, %f652, %f653 }, { %r1487, %r1488, %r1489, %r1490 }, { %r992, %r993 }, { %f650, %f651, %f652, %f653 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f658, %f659, %f660, %f661 }, { %r1487, %r1488, %r1489, %r1490 }, { %r994, %r995 }, { %f658, %f659, %f660, %f661 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f538, %f539, %f540, %f541 }, { %r1583, %r1584, %r1585, %r1586 }, { %r717, %r718 }, { %f538, %f539, %f540, %f541 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f546, %f547, %f548, %f549 }, { %r1583, %r1584, %r1585, %r1586 }, { %r719, %r720 }, { %f546, %f547, %f548, %f549 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f554, %f555, %f556, %f557 }, { %r1583, %r1584, %r1585, %r1586 }, { %r757, %r758 }, { %f554, %f555, %f556, %f557 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f562, %f563, %f564, %f565 }, { %r1583, %r1584, %r1585, %r1586 }, { %r759, %r760 }, { %f562, %f563, %f564, %f565 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f570, %f571, %f572, %f573 }, { %r1583, %r1584, %r1585, %r1586 }, { %r797, %r798 }, { %f570, %f571, %f572, %f573 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f578, %f579, %f580, %f581 }, { %r1583, %r1584, %r1585, %r1586 }, { %r799, %r800 }, { %f578, %f579, %f580, %f581 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f586, %f587, %f588, %f589 }, { %r1583, %r1584, %r1585, %r1586 }, { %r837, %r838 }, { %f586, %f587, %f588, %f589 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f594, %f595, %f596, %f597 }, { %r1583, %r1584, %r1585, %r1586 }, { %r839, %r840 }, { %f594, %f595, %f596, %f597 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f602, %f603, %f604, %f605 }, { %r1583, %r1584, %r1585, %r1586 }, { %r877, %r878 }, { %f602, %f603, %f604, %f605 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f610, %f611, %f612, %f613 }, { %r1583, %r1584, %r1585, %r1586 }, { %r879, %r880 }, { %f610, %f611, %f612, %f613 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f618, %f619, %f620, %f621 }, { %r1583, %r1584, %r1585, %r1586 }, { %r917, %r918 }, { %f618, %f619, %f620, %f621 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f626, %f627, %f628, %f629 }, { %r1583, %r1584, %r1585, %r1586 }, { %r919, %r920 }, { %f626, %f627, %f628, %f629 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f634, %f635, %f636, %f637 }, { %r1583, %r1584, %r1585, %r1586 }, { %r957, %r958 }, { %f634, %f635, %f636, %f637 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f642, %f643, %f644, %f645 }, { %r1583, %r1584, %r1585, %r1586 }, { %r959, %r960 }, { %f642, %f643, %f644, %f645 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f650, %f651, %f652, %f653 }, { %r1583, %r1584, %r1585, %r1586 }, { %r997, %r998 }, { %f650, %f651, %f652, %f653 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f658, %f659, %f660, %f661 }, { %r1583, %r1584, %r1585, %r1586 }, { %r999, %r1000 }, { %f658, %f659, %f660, %f661 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f538, %f539, %f540, %f541 }, { %r1679, %r1680, %r1681, %r1682 }, { %r722, %r723 }, { %f538, %f539, %f540, %f541 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f546, %f547, %f548, %f549 }, { %r1679, %r1680, %r1681, %r1682 }, { %r724, %r725 }, { %f546, %f547, %f548, %f549 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f554, %f555, %f556, %f557 }, { %r1679, %r1680, %r1681, %r1682 }, { %r762, %r763 }, { %f554, %f555, %f556, %f557 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f562, %f563, %f564, %f565 }, { %r1679, %r1680, %r1681, %r1682 }, { %r764, %r765 }, { %f562, %f563, %f564, %f565 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f570, %f571, %f572, %f573 }, { %r1679, %r1680, %r1681, %r1682 }, { %r802, %r803 }, { %f570, %f571, %f572, %f573 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f578, %f579, %f580, %f581 }, { %r1679, %r1680, %r1681, %r1682 }, { %r804, %r805 }, { %f578, %f579, %f580, %f581 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f586, %f587, %f588, %f589 }, { %r1679, %r1680, %r1681, %r1682 }, { %r842, %r843 }, { %f586, %f587, %f588, %f589 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f594, %f595, %f596, %f597 }, { %r1679, %r1680, %r1681, %r1682 }, { %r844, %r845 }, { %f594, %f595, %f596, %f597 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f602, %f603, %f604, %f605 }, { %r1679, %r1680, %r1681, %r1682 }, { %r882, %r883 }, { %f602, %f603, %f604, %f605 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f610, %f611, %f612, %f613 }, { %r1679, %r1680, %r1681, %r1682 }, { %r884, %r885 }, { %f610, %f611, %f612, %f613 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f618, %f619, %f620, %f621 }, { %r1679, %r1680, %r1681, %r1682 }, { %r922, %r923 }, { %f618, %f619, %f620, %f621 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f626, %f627, %f628, %f629 }, { %r1679, %r1680, %r1681, %r1682 }, { %r924, %r925 }, { %f626, %f627, %f628, %f629 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f634, %f635, %f636, %f637 }, { %r1679, %r1680, %r1681, %r1682 }, { %r962, %r963 }, { %f634, %f635, %f636, %f637 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f642, %f643, %f644, %f645 }, { %r1679, %r1680, %r1681, %r1682 }, { %r964, %r965 }, { %f642, %f643, %f644, %f645 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f650, %f651, %f652, %f653 }, { %r1679, %r1680, %r1681, %r1682 }, { %r1002, %r1003 }, { %f650, %f651, %f652, %f653 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f658, %f659, %f660, %f661 }, { %r1679, %r1680, %r1681, %r1682 }, { %r1004, %r1005 }, { %f658, %f659, %f660, %f661 };
	// end inline asm
	.loc	1 151 22                        // prefix_prefill.py:151:22
	selp.f32 	%f2594, %f538, 0fFF800000, %p364;
	selp.f32 	%f2595, %f539, 0fFF800000, %p363;
	selp.f32 	%f2596, %f540, 0fFF800000, %p364;
	selp.f32 	%f2597, %f541, 0fFF800000, %p363;
	selp.f32 	%f2598, %f546, 0fFF800000, %p362;
	selp.f32 	%f2599, %f547, 0fFF800000, %p361;
	selp.f32 	%f2600, %f548, 0fFF800000, %p362;
	selp.f32 	%f2601, %f549, 0fFF800000, %p361;
	selp.f32 	%f2602, %f554, 0fFF800000, %p360;
	selp.f32 	%f2603, %f555, 0fFF800000, %p359;
	selp.f32 	%f2604, %f556, 0fFF800000, %p360;
	selp.f32 	%f2605, %f557, 0fFF800000, %p359;
	selp.f32 	%f2606, %f562, 0fFF800000, %p358;
	selp.f32 	%f2607, %f563, 0fFF800000, %p357;
	selp.f32 	%f2608, %f564, 0fFF800000, %p358;
	selp.f32 	%f2609, %f565, 0fFF800000, %p357;
	selp.f32 	%f2610, %f570, 0fFF800000, %p356;
	selp.f32 	%f2611, %f571, 0fFF800000, %p355;
	selp.f32 	%f2612, %f572, 0fFF800000, %p356;
	selp.f32 	%f2613, %f573, 0fFF800000, %p355;
	selp.f32 	%f2614, %f578, 0fFF800000, %p354;
	selp.f32 	%f2615, %f579, 0fFF800000, %p353;
	selp.f32 	%f2616, %f580, 0fFF800000, %p354;
	selp.f32 	%f2617, %f581, 0fFF800000, %p353;
	selp.f32 	%f2618, %f586, 0fFF800000, %p352;
	selp.f32 	%f2619, %f587, 0fFF800000, %p351;
	selp.f32 	%f2620, %f588, 0fFF800000, %p352;
	selp.f32 	%f2621, %f589, 0fFF800000, %p351;
	selp.f32 	%f2622, %f594, 0fFF800000, %p350;
	selp.f32 	%f2623, %f595, 0fFF800000, %p349;
	selp.f32 	%f2624, %f596, 0fFF800000, %p350;
	selp.f32 	%f2625, %f597, 0fFF800000, %p349;
	shr.u32 	%r3295, %r3262, 15;
	and.b32  	%r3296, %r3295, 1;
	setp.eq.b32 	%p365, %r3296, 1;
	selp.f32 	%f2626, %f602, 0fFF800000, %p365;
	shr.u32 	%r3297, %r3262, 14;
	and.b32  	%r3298, %r3297, 1;
	setp.eq.b32 	%p366, %r3298, 1;
	selp.f32 	%f2627, %f603, 0fFF800000, %p366;
	selp.f32 	%f2628, %f604, 0fFF800000, %p365;
	selp.f32 	%f2629, %f605, 0fFF800000, %p366;
	shr.u32 	%r3299, %r3262, 13;
	and.b32  	%r3300, %r3299, 1;
	setp.eq.b32 	%p367, %r3300, 1;
	selp.f32 	%f2630, %f610, 0fFF800000, %p367;
	shr.u32 	%r3301, %r3262, 12;
	and.b32  	%r3302, %r3301, 1;
	setp.eq.b32 	%p368, %r3302, 1;
	selp.f32 	%f2631, %f611, 0fFF800000, %p368;
	selp.f32 	%f2632, %f612, 0fFF800000, %p367;
	selp.f32 	%f2633, %f613, 0fFF800000, %p368;
	shr.u32 	%r3303, %r3262, 11;
	and.b32  	%r3304, %r3303, 1;
	setp.eq.b32 	%p369, %r3304, 1;
	selp.f32 	%f2634, %f618, 0fFF800000, %p369;
	shr.u32 	%r3305, %r3262, 10;
	and.b32  	%r3306, %r3305, 1;
	setp.eq.b32 	%p370, %r3306, 1;
	selp.f32 	%f2635, %f619, 0fFF800000, %p370;
	selp.f32 	%f2636, %f620, 0fFF800000, %p369;
	selp.f32 	%f2637, %f621, 0fFF800000, %p370;
	shr.u32 	%r3307, %r3262, 9;
	and.b32  	%r3308, %r3307, 1;
	setp.eq.b32 	%p371, %r3308, 1;
	selp.f32 	%f2638, %f626, 0fFF800000, %p371;
	shr.u32 	%r3309, %r3262, 8;
	and.b32  	%r3310, %r3309, 1;
	setp.eq.b32 	%p372, %r3310, 1;
	selp.f32 	%f2639, %f627, 0fFF800000, %p372;
	selp.f32 	%f2640, %f628, 0fFF800000, %p371;
	selp.f32 	%f2641, %f629, 0fFF800000, %p372;
	shr.u32 	%r3311, %r3262, 7;
	and.b32  	%r3312, %r3311, 1;
	setp.eq.b32 	%p373, %r3312, 1;
	selp.f32 	%f2642, %f634, 0fFF800000, %p373;
	shr.u32 	%r3313, %r3262, 6;
	and.b32  	%r3314, %r3313, 1;
	setp.eq.b32 	%p374, %r3314, 1;
	selp.f32 	%f2643, %f635, 0fFF800000, %p374;
	selp.f32 	%f2644, %f636, 0fFF800000, %p373;
	selp.f32 	%f2645, %f637, 0fFF800000, %p374;
	shr.u32 	%r3315, %r3262, 5;
	and.b32  	%r3316, %r3315, 1;
	setp.eq.b32 	%p375, %r3316, 1;
	selp.f32 	%f2646, %f642, 0fFF800000, %p375;
	shr.u32 	%r3317, %r3262, 4;
	and.b32  	%r3318, %r3317, 1;
	setp.eq.b32 	%p376, %r3318, 1;
	selp.f32 	%f2647, %f643, 0fFF800000, %p376;
	selp.f32 	%f2648, %f644, 0fFF800000, %p375;
	selp.f32 	%f2649, %f645, 0fFF800000, %p376;
	shr.u32 	%r3319, %r3262, 3;
	and.b32  	%r3320, %r3319, 1;
	setp.eq.b32 	%p377, %r3320, 1;
	selp.f32 	%f2650, %f650, 0fFF800000, %p377;
	shr.u32 	%r3321, %r3262, 2;
	and.b32  	%r3322, %r3321, 1;
	setp.eq.b32 	%p378, %r3322, 1;
	selp.f32 	%f2651, %f651, 0fFF800000, %p378;
	selp.f32 	%f2652, %f652, 0fFF800000, %p377;
	selp.f32 	%f2653, %f653, 0fFF800000, %p378;
	shr.u32 	%r3323, %r3262, 1;
	and.b32  	%r3324, %r3323, 1;
	setp.eq.b32 	%p379, %r3324, 1;
	selp.f32 	%f2654, %f658, 0fFF800000, %p379;
	selp.f32 	%f2655, %f659, 0fFF800000, %p343;
	selp.f32 	%f2656, %f660, 0fFF800000, %p379;
	selp.f32 	%f2657, %f661, 0fFF800000, %p343;
	.loc	1 152 14                        // prefix_prefill.py:152:14
	mul.f32 	%f2658, %f405, %f2594;
	mul.f32 	%f2659, %f405, %f2595;
	mul.f32 	%f2660, %f405, %f2596;
	mul.f32 	%f2661, %f405, %f2597;
	mul.f32 	%f2662, %f405, %f2598;
	mul.f32 	%f2663, %f405, %f2599;
	mul.f32 	%f2664, %f405, %f2600;
	mul.f32 	%f2665, %f405, %f2601;
	mul.f32 	%f2666, %f405, %f2602;
	mul.f32 	%f2667, %f405, %f2603;
	mul.f32 	%f2668, %f405, %f2604;
	mul.f32 	%f2669, %f405, %f2605;
	mul.f32 	%f2670, %f405, %f2606;
	mul.f32 	%f2671, %f405, %f2607;
	mul.f32 	%f2672, %f405, %f2608;
	mul.f32 	%f2673, %f405, %f2609;
	mul.f32 	%f2674, %f405, %f2610;
	mul.f32 	%f2675, %f405, %f2611;
	mul.f32 	%f2676, %f405, %f2612;
	mul.f32 	%f2677, %f405, %f2613;
	mul.f32 	%f2678, %f405, %f2614;
	mul.f32 	%f2679, %f405, %f2615;
	mul.f32 	%f2680, %f405, %f2616;
	mul.f32 	%f2681, %f405, %f2617;
	mul.f32 	%f2682, %f405, %f2618;
	mul.f32 	%f2683, %f405, %f2619;
	mul.f32 	%f2684, %f405, %f2620;
	mul.f32 	%f2685, %f405, %f2621;
	mul.f32 	%f2686, %f405, %f2622;
	mul.f32 	%f2687, %f405, %f2623;
	mul.f32 	%f2688, %f405, %f2624;
	mul.f32 	%f2689, %f405, %f2625;
	mul.f32 	%f2690, %f405, %f2626;
	mul.f32 	%f2691, %f405, %f2627;
	mul.f32 	%f2692, %f405, %f2628;
	mul.f32 	%f2693, %f405, %f2629;
	mul.f32 	%f2694, %f405, %f2630;
	mul.f32 	%f2695, %f405, %f2631;
	mul.f32 	%f2696, %f405, %f2632;
	mul.f32 	%f2697, %f405, %f2633;
	mul.f32 	%f2698, %f405, %f2634;
	mul.f32 	%f2699, %f405, %f2635;
	mul.f32 	%f2700, %f405, %f2636;
	mul.f32 	%f2701, %f405, %f2637;
	mul.f32 	%f2702, %f405, %f2638;
	mul.f32 	%f2703, %f405, %f2639;
	mul.f32 	%f2704, %f405, %f2640;
	mul.f32 	%f2705, %f405, %f2641;
	mul.f32 	%f2706, %f405, %f2642;
	mul.f32 	%f2707, %f405, %f2643;
	mul.f32 	%f2708, %f405, %f2644;
	mul.f32 	%f2709, %f405, %f2645;
	mul.f32 	%f2710, %f405, %f2646;
	mul.f32 	%f2711, %f405, %f2647;
	mul.f32 	%f2712, %f405, %f2648;
	mul.f32 	%f2713, %f405, %f2649;
	mul.f32 	%f2714, %f405, %f2650;
	mul.f32 	%f2715, %f405, %f2651;
	mul.f32 	%f2716, %f405, %f2652;
	mul.f32 	%f2717, %f405, %f2653;
	mul.f32 	%f2718, %f405, %f2654;
	mul.f32 	%f2719, %f405, %f2655;
	mul.f32 	%f2720, %f405, %f2656;
	mul.f32 	%f2721, %f405, %f2657;
$L__tmp1:
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f2722, %f2658, %f2659;
	max.f32 	%f2723, %f2660, %f2661;
	max.f32 	%f2724, %f2722, %f2662;
	max.f32 	%f2725, %f2724, %f2663;
	max.f32 	%f2726, %f2723, %f2664;
	max.f32 	%f2727, %f2726, %f2665;
	max.f32 	%f2728, %f2725, %f2666;
	max.f32 	%f2729, %f2728, %f2667;
	max.f32 	%f2730, %f2727, %f2668;
	max.f32 	%f2731, %f2730, %f2669;
	max.f32 	%f2732, %f2729, %f2670;
	max.f32 	%f2733, %f2732, %f2671;
	max.f32 	%f2734, %f2731, %f2672;
	max.f32 	%f2735, %f2734, %f2673;
	max.f32 	%f2736, %f2733, %f2674;
	max.f32 	%f2737, %f2736, %f2675;
	max.f32 	%f2738, %f2735, %f2676;
	max.f32 	%f2739, %f2738, %f2677;
	max.f32 	%f2740, %f2737, %f2678;
	max.f32 	%f2741, %f2740, %f2679;
	max.f32 	%f2742, %f2739, %f2680;
	max.f32 	%f2743, %f2742, %f2681;
	max.f32 	%f2744, %f2741, %f2682;
	max.f32 	%f2745, %f2744, %f2683;
	max.f32 	%f2746, %f2743, %f2684;
	max.f32 	%f2747, %f2746, %f2685;
	max.f32 	%f2748, %f2745, %f2686;
	max.f32 	%f2749, %f2748, %f2687;
	max.f32 	%f2750, %f2747, %f2688;
	max.f32 	%f2751, %f2750, %f2689;
	max.f32 	%f2752, %f2749, %f2690;
	max.f32 	%f2753, %f2752, %f2691;
	max.f32 	%f2754, %f2751, %f2692;
	max.f32 	%f2755, %f2754, %f2693;
	max.f32 	%f2756, %f2753, %f2694;
	max.f32 	%f2757, %f2756, %f2695;
	max.f32 	%f2758, %f2755, %f2696;
	max.f32 	%f2759, %f2758, %f2697;
	max.f32 	%f2760, %f2757, %f2698;
	max.f32 	%f2761, %f2760, %f2699;
	max.f32 	%f2762, %f2759, %f2700;
	max.f32 	%f2763, %f2762, %f2701;
	max.f32 	%f2764, %f2761, %f2702;
	max.f32 	%f2765, %f2764, %f2703;
	max.f32 	%f2766, %f2763, %f2704;
	max.f32 	%f2767, %f2766, %f2705;
	max.f32 	%f2768, %f2765, %f2706;
	max.f32 	%f2769, %f2768, %f2707;
	max.f32 	%f2770, %f2767, %f2708;
	max.f32 	%f2771, %f2770, %f2709;
	max.f32 	%f2772, %f2769, %f2710;
	max.f32 	%f2773, %f2772, %f2711;
	max.f32 	%f2774, %f2771, %f2712;
	max.f32 	%f2775, %f2774, %f2713;
	max.f32 	%f2776, %f2773, %f2714;
	max.f32 	%f2777, %f2776, %f2715;
	max.f32 	%f2778, %f2775, %f2716;
	max.f32 	%f2779, %f2778, %f2717;
	max.f32 	%f2780, %f2777, %f2718;
	max.f32 	%f2781, %f2780, %f2719;
	max.f32 	%f2782, %f2779, %f2720;
	max.f32 	%f2783, %f2782, %f2721;
	.loc	2 184 40                        // standard.py:184:40
	mov.b32 	%r3325, %f2781;
	shfl.sync.bfly.b32	%r3326, %r3325, 2, 31, -1;
	mov.b32 	%f2784, %r3326;
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f2785, %f2781, %f2784;
	.loc	2 184 40                        // standard.py:184:40
	mov.b32 	%r3327, %f2785;
	shfl.sync.bfly.b32	%r3328, %r3327, 1, 31, -1;
	mov.b32 	%f2786, %r3328;
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f2787, %f2785, %f2786;
	.loc	2 184 40                        // standard.py:184:40
	mov.b32 	%r3329, %f2783;
	shfl.sync.bfly.b32	%r3330, %r3329, 2, 31, -1;
	mov.b32 	%f2788, %r3330;
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f2789, %f2783, %f2788;
	.loc	2 184 40                        // standard.py:184:40
	mov.b32 	%r3331, %f2789;
	shfl.sync.bfly.b32	%r3332, %r3331, 1, 31, -1;
	mov.b32 	%f2790, %r3332;
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f2791, %f2789, %f2790;
$L__tmp2:
	.loc	1 171 24                        // prefix_prefill.py:171:24
	neg.f32 	%f2792, %f2787;
	fma.rn.f32 	%f2793, %f405, %f2594, %f2792;
	fma.rn.f32 	%f2794, %f405, %f2595, %f2792;
	neg.f32 	%f2795, %f2791;
	fma.rn.f32 	%f2796, %f405, %f2596, %f2795;
	fma.rn.f32 	%f2797, %f405, %f2597, %f2795;
	fma.rn.f32 	%f2798, %f405, %f2598, %f2792;
	fma.rn.f32 	%f2799, %f405, %f2599, %f2792;
	fma.rn.f32 	%f2800, %f405, %f2600, %f2795;
	fma.rn.f32 	%f2801, %f405, %f2601, %f2795;
	fma.rn.f32 	%f2802, %f405, %f2602, %f2792;
	fma.rn.f32 	%f2803, %f405, %f2603, %f2792;
	fma.rn.f32 	%f2804, %f405, %f2604, %f2795;
	fma.rn.f32 	%f2805, %f405, %f2605, %f2795;
	fma.rn.f32 	%f2806, %f405, %f2606, %f2792;
	fma.rn.f32 	%f2807, %f405, %f2607, %f2792;
	fma.rn.f32 	%f2808, %f405, %f2608, %f2795;
	fma.rn.f32 	%f2809, %f405, %f2609, %f2795;
	fma.rn.f32 	%f2810, %f405, %f2610, %f2792;
	fma.rn.f32 	%f2811, %f405, %f2611, %f2792;
	fma.rn.f32 	%f2812, %f405, %f2612, %f2795;
	fma.rn.f32 	%f2813, %f405, %f2613, %f2795;
	fma.rn.f32 	%f2814, %f405, %f2614, %f2792;
	fma.rn.f32 	%f2815, %f405, %f2615, %f2792;
	fma.rn.f32 	%f2816, %f405, %f2616, %f2795;
	fma.rn.f32 	%f2817, %f405, %f2617, %f2795;
	fma.rn.f32 	%f2818, %f405, %f2618, %f2792;
	fma.rn.f32 	%f2819, %f405, %f2619, %f2792;
	fma.rn.f32 	%f2820, %f405, %f2620, %f2795;
	fma.rn.f32 	%f2821, %f405, %f2621, %f2795;
	fma.rn.f32 	%f2822, %f405, %f2622, %f2792;
	fma.rn.f32 	%f2823, %f405, %f2623, %f2792;
	fma.rn.f32 	%f2824, %f405, %f2624, %f2795;
	fma.rn.f32 	%f2825, %f405, %f2625, %f2795;
	fma.rn.f32 	%f2826, %f405, %f2626, %f2792;
	fma.rn.f32 	%f2827, %f405, %f2627, %f2792;
	fma.rn.f32 	%f2828, %f405, %f2628, %f2795;
	fma.rn.f32 	%f2829, %f405, %f2629, %f2795;
	fma.rn.f32 	%f2830, %f405, %f2630, %f2792;
	fma.rn.f32 	%f2831, %f405, %f2631, %f2792;
	fma.rn.f32 	%f2832, %f405, %f2632, %f2795;
	fma.rn.f32 	%f2833, %f405, %f2633, %f2795;
	fma.rn.f32 	%f2834, %f405, %f2634, %f2792;
	fma.rn.f32 	%f2835, %f405, %f2635, %f2792;
	fma.rn.f32 	%f2836, %f405, %f2636, %f2795;
	fma.rn.f32 	%f2837, %f405, %f2637, %f2795;
	fma.rn.f32 	%f2838, %f405, %f2638, %f2792;
	fma.rn.f32 	%f2839, %f405, %f2639, %f2792;
	fma.rn.f32 	%f2840, %f405, %f2640, %f2795;
	fma.rn.f32 	%f2841, %f405, %f2641, %f2795;
	fma.rn.f32 	%f2842, %f405, %f2642, %f2792;
	fma.rn.f32 	%f2843, %f405, %f2643, %f2792;
	fma.rn.f32 	%f2844, %f405, %f2644, %f2795;
	fma.rn.f32 	%f2845, %f405, %f2645, %f2795;
	fma.rn.f32 	%f2846, %f405, %f2646, %f2792;
	fma.rn.f32 	%f2847, %f405, %f2647, %f2792;
	fma.rn.f32 	%f2848, %f405, %f2648, %f2795;
	fma.rn.f32 	%f2849, %f405, %f2649, %f2795;
	fma.rn.f32 	%f2850, %f405, %f2650, %f2792;
	fma.rn.f32 	%f2851, %f405, %f2651, %f2792;
	fma.rn.f32 	%f2852, %f405, %f2652, %f2795;
	fma.rn.f32 	%f2853, %f405, %f2653, %f2795;
	fma.rn.f32 	%f2854, %f405, %f2654, %f2792;
	fma.rn.f32 	%f2855, %f405, %f2655, %f2792;
	fma.rn.f32 	%f2856, %f405, %f2656, %f2795;
	fma.rn.f32 	%f2857, %f405, %f2657, %f2795;
	.loc	1 171 19                        // prefix_prefill.py:171:19
	mul.f32 	%f1435, %f2793, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1434, %f1435;
	// end inline asm
	mul.f32 	%f1437, %f2794, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1436, %f1437;
	// end inline asm
	mul.f32 	%f1439, %f2796, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1438, %f1439;
	// end inline asm
	mul.f32 	%f1441, %f2797, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1440, %f1441;
	// end inline asm
	mul.f32 	%f1443, %f2798, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1442, %f1443;
	// end inline asm
	mul.f32 	%f1445, %f2799, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1444, %f1445;
	// end inline asm
	mul.f32 	%f1447, %f2800, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1446, %f1447;
	// end inline asm
	mul.f32 	%f1449, %f2801, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1448, %f1449;
	// end inline asm
	mul.f32 	%f1451, %f2802, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1450, %f1451;
	// end inline asm
	mul.f32 	%f1453, %f2803, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1452, %f1453;
	// end inline asm
	mul.f32 	%f1455, %f2804, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1454, %f1455;
	// end inline asm
	mul.f32 	%f1457, %f2805, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1456, %f1457;
	// end inline asm
	mul.f32 	%f1459, %f2806, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1458, %f1459;
	// end inline asm
	mul.f32 	%f1461, %f2807, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1460, %f1461;
	// end inline asm
	mul.f32 	%f1463, %f2808, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1462, %f1463;
	// end inline asm
	mul.f32 	%f1465, %f2809, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1464, %f1465;
	// end inline asm
	mul.f32 	%f1467, %f2810, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1466, %f1467;
	// end inline asm
	mul.f32 	%f1469, %f2811, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1468, %f1469;
	// end inline asm
	mul.f32 	%f1471, %f2812, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1470, %f1471;
	// end inline asm
	mul.f32 	%f1473, %f2813, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1472, %f1473;
	// end inline asm
	mul.f32 	%f1475, %f2814, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1474, %f1475;
	// end inline asm
	mul.f32 	%f1477, %f2815, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1476, %f1477;
	// end inline asm
	mul.f32 	%f1479, %f2816, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1478, %f1479;
	// end inline asm
	mul.f32 	%f1481, %f2817, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1480, %f1481;
	// end inline asm
	mul.f32 	%f1483, %f2818, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1482, %f1483;
	// end inline asm
	mul.f32 	%f1485, %f2819, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1484, %f1485;
	// end inline asm
	mul.f32 	%f1487, %f2820, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1486, %f1487;
	// end inline asm
	mul.f32 	%f1489, %f2821, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1488, %f1489;
	// end inline asm
	mul.f32 	%f1491, %f2822, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1490, %f1491;
	// end inline asm
	mul.f32 	%f1493, %f2823, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1492, %f1493;
	// end inline asm
	mul.f32 	%f1495, %f2824, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1494, %f1495;
	// end inline asm
	mul.f32 	%f1497, %f2825, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1496, %f1497;
	// end inline asm
	mul.f32 	%f1499, %f2826, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1498, %f1499;
	// end inline asm
	mul.f32 	%f1501, %f2827, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1500, %f1501;
	// end inline asm
	mul.f32 	%f1503, %f2828, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1502, %f1503;
	// end inline asm
	mul.f32 	%f1505, %f2829, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1504, %f1505;
	// end inline asm
	mul.f32 	%f1507, %f2830, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1506, %f1507;
	// end inline asm
	mul.f32 	%f1509, %f2831, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1508, %f1509;
	// end inline asm
	mul.f32 	%f1511, %f2832, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1510, %f1511;
	// end inline asm
	mul.f32 	%f1513, %f2833, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1512, %f1513;
	// end inline asm
	mul.f32 	%f1515, %f2834, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1514, %f1515;
	// end inline asm
	mul.f32 	%f1517, %f2835, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1516, %f1517;
	// end inline asm
	mul.f32 	%f1519, %f2836, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1518, %f1519;
	// end inline asm
	mul.f32 	%f1521, %f2837, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1520, %f1521;
	// end inline asm
	mul.f32 	%f1523, %f2838, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1522, %f1523;
	// end inline asm
	mul.f32 	%f1525, %f2839, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1524, %f1525;
	// end inline asm
	mul.f32 	%f1527, %f2840, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1526, %f1527;
	// end inline asm
	mul.f32 	%f1529, %f2841, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1528, %f1529;
	// end inline asm
	mul.f32 	%f1531, %f2842, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1530, %f1531;
	// end inline asm
	mul.f32 	%f1533, %f2843, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1532, %f1533;
	// end inline asm
	mul.f32 	%f1535, %f2844, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1534, %f1535;
	// end inline asm
	mul.f32 	%f1537, %f2845, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1536, %f1537;
	// end inline asm
	mul.f32 	%f1539, %f2846, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1538, %f1539;
	// end inline asm
	mul.f32 	%f1541, %f2847, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1540, %f1541;
	// end inline asm
	mul.f32 	%f1543, %f2848, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1542, %f1543;
	// end inline asm
	mul.f32 	%f1545, %f2849, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1544, %f1545;
	// end inline asm
	mul.f32 	%f1547, %f2850, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1546, %f1547;
	// end inline asm
	mul.f32 	%f1549, %f2851, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1548, %f1549;
	// end inline asm
	mul.f32 	%f1551, %f2852, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1550, %f1551;
	// end inline asm
	mul.f32 	%f1553, %f2853, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1552, %f1553;
	// end inline asm
	mul.f32 	%f1555, %f2854, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1554, %f1555;
	// end inline asm
	mul.f32 	%f1557, %f2855, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1556, %f1557;
	// end inline asm
	mul.f32 	%f1559, %f2856, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1558, %f1559;
	// end inline asm
	mul.f32 	%f1561, %f2857, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1560, %f1561;
	// end inline asm
$L__tmp3:
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f2858, %f1434, %f1436;
	add.f32 	%f2859, %f1438, %f1440;
	add.f32 	%f2860, %f2858, %f1442;
	add.f32 	%f2861, %f2860, %f1444;
	add.f32 	%f2862, %f2859, %f1446;
	add.f32 	%f2863, %f2862, %f1448;
	add.f32 	%f2864, %f2861, %f1450;
	add.f32 	%f2865, %f2864, %f1452;
	add.f32 	%f2866, %f2863, %f1454;
	add.f32 	%f2867, %f2866, %f1456;
	add.f32 	%f2868, %f2865, %f1458;
	add.f32 	%f2869, %f2868, %f1460;
	add.f32 	%f2870, %f2867, %f1462;
	add.f32 	%f2871, %f2870, %f1464;
	add.f32 	%f2872, %f2869, %f1466;
	add.f32 	%f2873, %f2872, %f1468;
	add.f32 	%f2874, %f2871, %f1470;
	add.f32 	%f2875, %f2874, %f1472;
	add.f32 	%f2876, %f2873, %f1474;
	add.f32 	%f2877, %f2876, %f1476;
	add.f32 	%f2878, %f2875, %f1478;
	add.f32 	%f2879, %f2878, %f1480;
	add.f32 	%f2880, %f2877, %f1482;
	add.f32 	%f2881, %f2880, %f1484;
	add.f32 	%f2882, %f2879, %f1486;
	add.f32 	%f2883, %f2882, %f1488;
	add.f32 	%f2884, %f2881, %f1490;
	add.f32 	%f2885, %f2884, %f1492;
	add.f32 	%f2886, %f2883, %f1494;
	add.f32 	%f2887, %f2886, %f1496;
	add.f32 	%f2888, %f2885, %f1498;
	add.f32 	%f2889, %f2888, %f1500;
	add.f32 	%f2890, %f2887, %f1502;
	add.f32 	%f2891, %f2890, %f1504;
	add.f32 	%f2892, %f2889, %f1506;
	add.f32 	%f2893, %f2892, %f1508;
	add.f32 	%f2894, %f2891, %f1510;
	add.f32 	%f2895, %f2894, %f1512;
	add.f32 	%f2896, %f2893, %f1514;
	add.f32 	%f2897, %f2896, %f1516;
	add.f32 	%f2898, %f2895, %f1518;
	add.f32 	%f2899, %f2898, %f1520;
	add.f32 	%f2900, %f2897, %f1522;
	add.f32 	%f2901, %f2900, %f1524;
	add.f32 	%f2902, %f2899, %f1526;
	add.f32 	%f2903, %f2902, %f1528;
	add.f32 	%f2904, %f2901, %f1530;
	add.f32 	%f2905, %f2904, %f1532;
	add.f32 	%f2906, %f2903, %f1534;
	add.f32 	%f2907, %f2906, %f1536;
	add.f32 	%f2908, %f2905, %f1538;
	add.f32 	%f2909, %f2908, %f1540;
	add.f32 	%f2910, %f2907, %f1542;
	add.f32 	%f2911, %f2910, %f1544;
	add.f32 	%f2912, %f2909, %f1546;
	add.f32 	%f2913, %f2912, %f1548;
	add.f32 	%f2914, %f2911, %f1550;
	add.f32 	%f2915, %f2914, %f1552;
	add.f32 	%f2916, %f2913, %f1554;
	add.f32 	%f2917, %f2916, %f1556;
	add.f32 	%f2918, %f2915, %f1558;
	add.f32 	%f2919, %f2918, %f1560;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r3333, %f2917;
	shfl.sync.bfly.b32	%r3334, %r3333, 2, 31, -1;
	mov.b32 	%f2920, %r3334;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f2921, %f2917, %f2920;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r3335, %f2921;
	shfl.sync.bfly.b32	%r3336, %r3335, 1, 31, -1;
	mov.b32 	%f2922, %r3336;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f2923, %f2921, %f2922;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r3337, %f2919;
	shfl.sync.bfly.b32	%r3338, %r3337, 2, 31, -1;
	mov.b32 	%f2924, %r3338;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f2925, %f2919, %f2924;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r3339, %f2925;
	shfl.sync.bfly.b32	%r3340, %r3339, 1, 31, -1;
	mov.b32 	%f2926, %r3340;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f2927, %f2925, %f2926;
$L__tmp4:
	.loc	1 174 34                        // prefix_prefill.py:174:34
	max.f32 	%f5732, %f5596, %f2787;
	max.f32 	%f5733, %f5597, %f2791;
	.loc	1 175 29                        // prefix_prefill.py:175:29
	sub.f32 	%f2928, %f5596, %f5732;
	sub.f32 	%f2929, %f5597, %f5733;
	.loc	1 175 23                        // prefix_prefill.py:175:23
	mul.f32 	%f1563, %f2928, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1562, %f1563;
	// end inline asm
	mul.f32 	%f1565, %f2929, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1564, %f1565;
	// end inline asm
	.loc	1 176 29                        // prefix_prefill.py:176:29
	sub.f32 	%f2930, %f2787, %f5732;
	sub.f32 	%f2931, %f2791, %f5733;
	.loc	1 176 22                        // prefix_prefill.py:176:22
	mul.f32 	%f1567, %f2930, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1566, %f1567;
	// end inline asm
	mul.f32 	%f1569, %f2931, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1568, %f1569;
	// end inline asm
	.loc	1 177 39                        // prefix_prefill.py:177:39
	mul.f32 	%f2932, %f2923, %f1566;
	mul.f32 	%f2933, %f2927, %f1568;
	.loc	1 177 32                        // prefix_prefill.py:177:32
	fma.rn.f32 	%f5734, %f5598, %f1562, %f2932;
	fma.rn.f32 	%f5735, %f5599, %f1564, %f2933;
	.loc	1 181 25                        // prefix_prefill.py:181:25
	mov.b32 	%r1777, %f5734;
	mov.b32 	%r1776, %f1566;
	// begin inline asm
	div.full.f32 %r1775, %r1776, %r1777;
	// end inline asm
	mov.b32 	%f2934, %r1775;
	mov.b32 	%r1780, %f5735;
	mov.b32 	%r1779, %f1568;
	// begin inline asm
	div.full.f32 %r1778, %r1779, %r1780;
	// end inline asm
	mov.b32 	%f2935, %r1778;
	.loc	1 182 16                        // prefix_prefill.py:182:16
	mul.f32 	%f2936, %f1434, %f2934;
	mul.f32 	%f2937, %f1436, %f2934;
	mul.f32 	%f2938, %f1438, %f2935;
	mul.f32 	%f2939, %f1440, %f2935;
	mul.f32 	%f2940, %f1442, %f2934;
	mul.f32 	%f2941, %f1444, %f2934;
	mul.f32 	%f2942, %f1446, %f2935;
	mul.f32 	%f2943, %f1448, %f2935;
	mul.f32 	%f2944, %f1450, %f2934;
	mul.f32 	%f2945, %f1452, %f2934;
	mul.f32 	%f2946, %f1454, %f2935;
	mul.f32 	%f2947, %f1456, %f2935;
	mul.f32 	%f2948, %f1458, %f2934;
	mul.f32 	%f2949, %f1460, %f2934;
	mul.f32 	%f2950, %f1462, %f2935;
	mul.f32 	%f2951, %f1464, %f2935;
	mul.f32 	%f2952, %f1466, %f2934;
	mul.f32 	%f2953, %f1468, %f2934;
	mul.f32 	%f2954, %f1470, %f2935;
	mul.f32 	%f2955, %f1472, %f2935;
	mul.f32 	%f2956, %f1474, %f2934;
	mul.f32 	%f2957, %f1476, %f2934;
	mul.f32 	%f2958, %f1478, %f2935;
	mul.f32 	%f2959, %f1480, %f2935;
	mul.f32 	%f2960, %f1482, %f2934;
	mul.f32 	%f2961, %f1484, %f2934;
	mul.f32 	%f2962, %f1486, %f2935;
	mul.f32 	%f2963, %f1488, %f2935;
	mul.f32 	%f2964, %f1490, %f2934;
	mul.f32 	%f2965, %f1492, %f2934;
	mul.f32 	%f2966, %f1494, %f2935;
	mul.f32 	%f2967, %f1496, %f2935;
	mul.f32 	%f2968, %f1498, %f2934;
	mul.f32 	%f2969, %f1500, %f2934;
	mul.f32 	%f2970, %f1502, %f2935;
	mul.f32 	%f2971, %f1504, %f2935;
	mul.f32 	%f2972, %f1506, %f2934;
	mul.f32 	%f2973, %f1508, %f2934;
	mul.f32 	%f2974, %f1510, %f2935;
	mul.f32 	%f2975, %f1512, %f2935;
	mul.f32 	%f2976, %f1514, %f2934;
	mul.f32 	%f2977, %f1516, %f2934;
	mul.f32 	%f2978, %f1518, %f2935;
	mul.f32 	%f2979, %f1520, %f2935;
	mul.f32 	%f2980, %f1522, %f2934;
	mul.f32 	%f2981, %f1524, %f2934;
	mul.f32 	%f2982, %f1526, %f2935;
	mul.f32 	%f2983, %f1528, %f2935;
	mul.f32 	%f2984, %f1530, %f2934;
	mul.f32 	%f2985, %f1532, %f2934;
	mul.f32 	%f2986, %f1534, %f2935;
	mul.f32 	%f2987, %f1536, %f2935;
	mul.f32 	%f2988, %f1538, %f2934;
	mul.f32 	%f2989, %f1540, %f2934;
	mul.f32 	%f2990, %f1542, %f2935;
	mul.f32 	%f2991, %f1544, %f2935;
	mul.f32 	%f2992, %f1546, %f2934;
	mul.f32 	%f2993, %f1548, %f2934;
	mul.f32 	%f2994, %f1550, %f2935;
	mul.f32 	%f2995, %f1552, %f2935;
	mul.f32 	%f2996, %f1554, %f2934;
	mul.f32 	%f2997, %f1556, %f2934;
	mul.f32 	%f2998, %f1558, %f2935;
	mul.f32 	%f2999, %f1560, %f2935;
	.loc	1 184 26                        // prefix_prefill.py:184:26
	mov.b32 	%r1782, %f5598;
	// begin inline asm
	div.full.f32 %r1781, %r1782, %r1777;
	// end inline asm
	mov.b32 	%f3000, %r1781;
	mov.b32 	%r1785, %f5599;
	// begin inline asm
	div.full.f32 %r1784, %r1785, %r1780;
	// end inline asm
	mov.b32 	%f3001, %r1784;
	.loc	1 184 36                        // prefix_prefill.py:184:36
	mul.f32 	%f3002, %f1562, %f3000;
	mul.f32 	%f3003, %f1564, %f3001;
	.loc	1 185 20                        // prefix_prefill.py:185:20
	mul.f32 	%f4292, %f4292, %f3002;
	mul.f32 	%f4293, %f4293, %f3002;
	mul.f32 	%f4294, %f4294, %f3003;
	mul.f32 	%f4295, %f4295, %f3003;
	mul.f32 	%f4300, %f4300, %f3002;
	mul.f32 	%f4301, %f4301, %f3002;
	mul.f32 	%f4302, %f4302, %f3003;
	mul.f32 	%f4303, %f4303, %f3003;
	mul.f32 	%f4308, %f4308, %f3002;
	mul.f32 	%f4309, %f4309, %f3002;
	mul.f32 	%f4310, %f4310, %f3003;
	mul.f32 	%f4311, %f4311, %f3003;
	mul.f32 	%f4316, %f4316, %f3002;
	mul.f32 	%f4317, %f4317, %f3002;
	mul.f32 	%f4318, %f4318, %f3003;
	mul.f32 	%f4319, %f4319, %f3003;
	mul.f32 	%f4324, %f4324, %f3002;
	mul.f32 	%f4325, %f4325, %f3002;
	mul.f32 	%f4326, %f4326, %f3003;
	mul.f32 	%f4327, %f4327, %f3003;
	mul.f32 	%f4332, %f4332, %f3002;
	mul.f32 	%f4333, %f4333, %f3002;
	mul.f32 	%f4334, %f4334, %f3003;
	mul.f32 	%f4335, %f4335, %f3003;
	mul.f32 	%f4340, %f4340, %f3002;
	mul.f32 	%f4341, %f4341, %f3002;
	mul.f32 	%f4342, %f4342, %f3003;
	mul.f32 	%f4343, %f4343, %f3003;
	mul.f32 	%f4348, %f4348, %f3002;
	mul.f32 	%f4349, %f4349, %f3002;
	mul.f32 	%f4350, %f4350, %f3003;
	mul.f32 	%f4351, %f4351, %f3003;
	mul.f32 	%f4356, %f4356, %f3002;
	mul.f32 	%f4357, %f4357, %f3002;
	mul.f32 	%f4358, %f4358, %f3003;
	mul.f32 	%f4359, %f4359, %f3003;
	mul.f32 	%f4364, %f4364, %f3002;
	mul.f32 	%f4365, %f4365, %f3002;
	mul.f32 	%f4366, %f4366, %f3003;
	mul.f32 	%f4367, %f4367, %f3003;
	mul.f32 	%f4372, %f4372, %f3002;
	mul.f32 	%f4373, %f4373, %f3002;
	mul.f32 	%f4374, %f4374, %f3003;
	mul.f32 	%f4375, %f4375, %f3003;
	mul.f32 	%f4380, %f4380, %f3002;
	mul.f32 	%f4381, %f4381, %f3002;
	mul.f32 	%f4382, %f4382, %f3003;
	mul.f32 	%f4383, %f4383, %f3003;
	mul.f32 	%f4388, %f4388, %f3002;
	mul.f32 	%f4389, %f4389, %f3002;
	mul.f32 	%f4390, %f4390, %f3003;
	mul.f32 	%f4391, %f4391, %f3003;
	mul.f32 	%f4396, %f4396, %f3002;
	mul.f32 	%f4397, %f4397, %f3002;
	mul.f32 	%f4398, %f4398, %f3003;
	mul.f32 	%f4399, %f4399, %f3003;
	mul.f32 	%f4404, %f4404, %f3002;
	mul.f32 	%f4405, %f4405, %f3002;
	mul.f32 	%f4406, %f4406, %f3003;
	mul.f32 	%f4407, %f4407, %f3003;
	mul.f32 	%f4412, %f4412, %f3002;
	mul.f32 	%f4413, %f4413, %f3002;
	mul.f32 	%f4414, %f4414, %f3003;
	mul.f32 	%f4415, %f4415, %f3003;
	.loc	1 187 35                        // prefix_prefill.py:187:35
	mul.wide.s32 	%rd380, %r3159, 2;
	add.s64 	%rd243, %rd136, %rd380;
	mul.wide.s32 	%rd381, %r3161, 2;
	add.s64 	%rd244, %rd136, %rd381;
	mul.wide.s32 	%rd382, %r3163, 2;
	add.s64 	%rd245, %rd136, %rd382;
	mul.wide.s32 	%rd383, %r3165, 2;
	add.s64 	%rd246, %rd136, %rd383;
	mul.wide.s32 	%rd384, %r3167, 2;
	add.s64 	%rd247, %rd136, %rd384;
	mul.wide.s32 	%rd385, %r3169, 2;
	add.s64 	%rd248, %rd136, %rd385;
	mul.wide.s32 	%rd386, %r3171, 2;
	add.s64 	%rd249, %rd136, %rd386;
	mul.wide.s32 	%rd387, %r3173, 2;
	add.s64 	%rd250, %rd136, %rd387;
	mul.wide.s32 	%rd388, %r3174, 2;
	add.s64 	%rd251, %rd136, %rd388;
	mul.wide.s32 	%rd389, %r3175, 2;
	add.s64 	%rd252, %rd136, %rd389;
	mul.wide.s32 	%rd390, %r3176, 2;
	add.s64 	%rd253, %rd136, %rd390;
	mul.wide.s32 	%rd391, %r3177, 2;
	add.s64 	%rd254, %rd136, %rd391;
	mul.wide.s32 	%rd392, %r3178, 2;
	add.s64 	%rd255, %rd136, %rd392;
	mul.wide.s32 	%rd393, %r3179, 2;
	add.s64 	%rd256, %rd136, %rd393;
	mul.wide.s32 	%rd394, %r3180, 2;
	add.s64 	%rd257, %rd136, %rd394;
	mul.wide.s32 	%rd395, %r3181, 2;
	add.s64 	%rd258, %rd136, %rd395;
	mul.wide.s32 	%rd396, %r3182, 2;
	add.s64 	%rd259, %rd136, %rd396;
	mul.wide.s32 	%rd397, %r3183, 2;
	add.s64 	%rd260, %rd136, %rd397;
	mul.wide.s32 	%rd398, %r3184, 2;
	add.s64 	%rd261, %rd136, %rd398;
	mul.wide.s32 	%rd399, %r3185, 2;
	add.s64 	%rd262, %rd136, %rd399;
	mul.wide.s32 	%rd400, %r3186, 2;
	add.s64 	%rd263, %rd136, %rd400;
	mul.wide.s32 	%rd401, %r3187, 2;
	add.s64 	%rd264, %rd136, %rd401;
	mul.wide.s32 	%rd402, %r3188, 2;
	add.s64 	%rd265, %rd136, %rd402;
	mul.wide.s32 	%rd403, %r3189, 2;
	add.s64 	%rd266, %rd136, %rd403;
	mul.wide.s32 	%rd404, %r3190, 2;
	add.s64 	%rd267, %rd136, %rd404;
	mul.wide.s32 	%rd405, %r3191, 2;
	add.s64 	%rd268, %rd136, %rd405;
	mul.wide.s32 	%rd406, %r3192, 2;
	add.s64 	%rd269, %rd136, %rd406;
	mul.wide.s32 	%rd407, %r3193, 2;
	add.s64 	%rd270, %rd136, %rd407;
	mul.wide.s32 	%rd408, %r3194, 2;
	add.s64 	%rd271, %rd136, %rd408;
	mul.wide.s32 	%rd409, %r3195, 2;
	add.s64 	%rd272, %rd136, %rd409;
	mul.wide.s32 	%rd410, %r3196, 2;
	add.s64 	%rd273, %rd136, %rd410;
	mul.wide.s32 	%rd411, %r3197, 2;
	add.s64 	%rd274, %rd136, %rd411;
	mul.wide.s32 	%rd412, %r3198, 2;
	add.s64 	%rd275, %rd136, %rd412;
	mul.wide.s32 	%rd413, %r3199, 2;
	add.s64 	%rd276, %rd136, %rd413;
	mul.wide.s32 	%rd414, %r3200, 2;
	add.s64 	%rd277, %rd136, %rd414;
	mul.wide.s32 	%rd415, %r3201, 2;
	add.s64 	%rd278, %rd136, %rd415;
	mul.wide.s32 	%rd416, %r3202, 2;
	add.s64 	%rd279, %rd136, %rd416;
	mul.wide.s32 	%rd417, %r3203, 2;
	add.s64 	%rd280, %rd136, %rd417;
	mul.wide.s32 	%rd418, %r3204, 2;
	add.s64 	%rd281, %rd136, %rd418;
	mul.wide.s32 	%rd419, %r3205, 2;
	add.s64 	%rd282, %rd136, %rd419;
	mul.wide.s32 	%rd420, %r3206, 2;
	add.s64 	%rd283, %rd136, %rd420;
	mul.wide.s32 	%rd421, %r3207, 2;
	add.s64 	%rd284, %rd136, %rd421;
	mul.wide.s32 	%rd422, %r3208, 2;
	add.s64 	%rd285, %rd136, %rd422;
	mul.wide.s32 	%rd423, %r3209, 2;
	add.s64 	%rd286, %rd136, %rd423;
	mul.wide.s32 	%rd424, %r3210, 2;
	add.s64 	%rd287, %rd136, %rd424;
	mul.wide.s32 	%rd425, %r3211, 2;
	add.s64 	%rd288, %rd136, %rd425;
	mul.wide.s32 	%rd426, %r3212, 2;
	add.s64 	%rd289, %rd136, %rd426;
	mul.wide.s32 	%rd427, %r3213, 2;
	add.s64 	%rd290, %rd136, %rd427;
	mul.wide.s32 	%rd428, %r3214, 2;
	add.s64 	%rd291, %rd136, %rd428;
	mul.wide.s32 	%rd429, %r3215, 2;
	add.s64 	%rd292, %rd136, %rd429;
	mul.wide.s32 	%rd430, %r3216, 2;
	add.s64 	%rd293, %rd136, %rd430;
	mul.wide.s32 	%rd431, %r3217, 2;
	add.s64 	%rd294, %rd136, %rd431;
	mul.wide.s32 	%rd432, %r3218, 2;
	add.s64 	%rd295, %rd136, %rd432;
	mul.wide.s32 	%rd433, %r3219, 2;
	add.s64 	%rd296, %rd136, %rd433;
	mul.wide.s32 	%rd434, %r3220, 2;
	add.s64 	%rd297, %rd136, %rd434;
	mul.wide.s32 	%rd435, %r3221, 2;
	add.s64 	%rd298, %rd136, %rd435;
	mul.wide.s32 	%rd436, %r3222, 2;
	add.s64 	%rd299, %rd136, %rd436;
	mul.wide.s32 	%rd437, %r3223, 2;
	add.s64 	%rd300, %rd136, %rd437;
	mul.wide.s32 	%rd438, %r3224, 2;
	add.s64 	%rd301, %rd136, %rd438;
	mul.wide.s32 	%rd439, %r3225, 2;
	add.s64 	%rd302, %rd136, %rd439;
	mul.wide.s32 	%rd440, %r3226, 2;
	add.s64 	%rd303, %rd136, %rd440;
	mul.wide.s32 	%rd441, %r3227, 2;
	add.s64 	%rd304, %rd136, %rd441;
	mul.wide.s32 	%rd442, %r3228, 2;
	add.s64 	%rd305, %rd136, %rd442;
	mul.wide.s32 	%rd443, %r3229, 2;
	add.s64 	%rd306, %rd136, %rd443;
	.loc	1 187 25                        // prefix_prefill.py:187:25
	// begin inline asm
	mov.u16 %rs129, 0x0;
	@%p61 ld.global.b16 { %rs129 }, [ %rd243 + 0 ];
	@!%p61 mov.u16 %rs129, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs131, 0x0;
	@%p63 ld.global.b16 { %rs131 }, [ %rd244 + 0 ];
	@!%p63 mov.u16 %rs131, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs133, 0x0;
	@%p65 ld.global.b16 { %rs133 }, [ %rd245 + 0 ];
	@!%p65 mov.u16 %rs133, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs135, 0x0;
	@%p67 ld.global.b16 { %rs135 }, [ %rd246 + 0 ];
	@!%p67 mov.u16 %rs135, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs137, 0x0;
	@%p69 ld.global.b16 { %rs137 }, [ %rd247 + 0 ];
	@!%p69 mov.u16 %rs137, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs139, 0x0;
	@%p71 ld.global.b16 { %rs139 }, [ %rd248 + 0 ];
	@!%p71 mov.u16 %rs139, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs141, 0x0;
	@%p73 ld.global.b16 { %rs141 }, [ %rd249 + 0 ];
	@!%p73 mov.u16 %rs141, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs143, 0x0;
	@%p75 ld.global.b16 { %rs143 }, [ %rd250 + 0 ];
	@!%p75 mov.u16 %rs143, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs145, 0x0;
	@%p61 ld.global.b16 { %rs145 }, [ %rd251 + 0 ];
	@!%p61 mov.u16 %rs145, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs147, 0x0;
	@%p63 ld.global.b16 { %rs147 }, [ %rd252 + 0 ];
	@!%p63 mov.u16 %rs147, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs149, 0x0;
	@%p65 ld.global.b16 { %rs149 }, [ %rd253 + 0 ];
	@!%p65 mov.u16 %rs149, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs151, 0x0;
	@%p67 ld.global.b16 { %rs151 }, [ %rd254 + 0 ];
	@!%p67 mov.u16 %rs151, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs153, 0x0;
	@%p69 ld.global.b16 { %rs153 }, [ %rd255 + 0 ];
	@!%p69 mov.u16 %rs153, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs155, 0x0;
	@%p71 ld.global.b16 { %rs155 }, [ %rd256 + 0 ];
	@!%p71 mov.u16 %rs155, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs157, 0x0;
	@%p73 ld.global.b16 { %rs157 }, [ %rd257 + 0 ];
	@!%p73 mov.u16 %rs157, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs159, 0x0;
	@%p75 ld.global.b16 { %rs159 }, [ %rd258 + 0 ];
	@!%p75 mov.u16 %rs159, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs161, 0x0;
	@%p61 ld.global.b16 { %rs161 }, [ %rd259 + 0 ];
	@!%p61 mov.u16 %rs161, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs163, 0x0;
	@%p63 ld.global.b16 { %rs163 }, [ %rd260 + 0 ];
	@!%p63 mov.u16 %rs163, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs165, 0x0;
	@%p65 ld.global.b16 { %rs165 }, [ %rd261 + 0 ];
	@!%p65 mov.u16 %rs165, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs167, 0x0;
	@%p67 ld.global.b16 { %rs167 }, [ %rd262 + 0 ];
	@!%p67 mov.u16 %rs167, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs169, 0x0;
	@%p69 ld.global.b16 { %rs169 }, [ %rd263 + 0 ];
	@!%p69 mov.u16 %rs169, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs171, 0x0;
	@%p71 ld.global.b16 { %rs171 }, [ %rd264 + 0 ];
	@!%p71 mov.u16 %rs171, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs173, 0x0;
	@%p73 ld.global.b16 { %rs173 }, [ %rd265 + 0 ];
	@!%p73 mov.u16 %rs173, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs175, 0x0;
	@%p75 ld.global.b16 { %rs175 }, [ %rd266 + 0 ];
	@!%p75 mov.u16 %rs175, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs177, 0x0;
	@%p61 ld.global.b16 { %rs177 }, [ %rd267 + 0 ];
	@!%p61 mov.u16 %rs177, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs179, 0x0;
	@%p63 ld.global.b16 { %rs179 }, [ %rd268 + 0 ];
	@!%p63 mov.u16 %rs179, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs181, 0x0;
	@%p65 ld.global.b16 { %rs181 }, [ %rd269 + 0 ];
	@!%p65 mov.u16 %rs181, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs183, 0x0;
	@%p67 ld.global.b16 { %rs183 }, [ %rd270 + 0 ];
	@!%p67 mov.u16 %rs183, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs185, 0x0;
	@%p69 ld.global.b16 { %rs185 }, [ %rd271 + 0 ];
	@!%p69 mov.u16 %rs185, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs187, 0x0;
	@%p71 ld.global.b16 { %rs187 }, [ %rd272 + 0 ];
	@!%p71 mov.u16 %rs187, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs189, 0x0;
	@%p73 ld.global.b16 { %rs189 }, [ %rd273 + 0 ];
	@!%p73 mov.u16 %rs189, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs191, 0x0;
	@%p75 ld.global.b16 { %rs191 }, [ %rd274 + 0 ];
	@!%p75 mov.u16 %rs191, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs193, 0x0;
	@%p61 ld.global.b16 { %rs193 }, [ %rd275 + 0 ];
	@!%p61 mov.u16 %rs193, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs195, 0x0;
	@%p63 ld.global.b16 { %rs195 }, [ %rd276 + 0 ];
	@!%p63 mov.u16 %rs195, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs197, 0x0;
	@%p65 ld.global.b16 { %rs197 }, [ %rd277 + 0 ];
	@!%p65 mov.u16 %rs197, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs199, 0x0;
	@%p67 ld.global.b16 { %rs199 }, [ %rd278 + 0 ];
	@!%p67 mov.u16 %rs199, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs201, 0x0;
	@%p69 ld.global.b16 { %rs201 }, [ %rd279 + 0 ];
	@!%p69 mov.u16 %rs201, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs203, 0x0;
	@%p71 ld.global.b16 { %rs203 }, [ %rd280 + 0 ];
	@!%p71 mov.u16 %rs203, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs205, 0x0;
	@%p73 ld.global.b16 { %rs205 }, [ %rd281 + 0 ];
	@!%p73 mov.u16 %rs205, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs207, 0x0;
	@%p75 ld.global.b16 { %rs207 }, [ %rd282 + 0 ];
	@!%p75 mov.u16 %rs207, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs209, 0x0;
	@%p61 ld.global.b16 { %rs209 }, [ %rd283 + 0 ];
	@!%p61 mov.u16 %rs209, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs211, 0x0;
	@%p63 ld.global.b16 { %rs211 }, [ %rd284 + 0 ];
	@!%p63 mov.u16 %rs211, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs213, 0x0;
	@%p65 ld.global.b16 { %rs213 }, [ %rd285 + 0 ];
	@!%p65 mov.u16 %rs213, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs215, 0x0;
	@%p67 ld.global.b16 { %rs215 }, [ %rd286 + 0 ];
	@!%p67 mov.u16 %rs215, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs217, 0x0;
	@%p69 ld.global.b16 { %rs217 }, [ %rd287 + 0 ];
	@!%p69 mov.u16 %rs217, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs219, 0x0;
	@%p71 ld.global.b16 { %rs219 }, [ %rd288 + 0 ];
	@!%p71 mov.u16 %rs219, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs221, 0x0;
	@%p73 ld.global.b16 { %rs221 }, [ %rd289 + 0 ];
	@!%p73 mov.u16 %rs221, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs223, 0x0;
	@%p75 ld.global.b16 { %rs223 }, [ %rd290 + 0 ];
	@!%p75 mov.u16 %rs223, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs225, 0x0;
	@%p61 ld.global.b16 { %rs225 }, [ %rd291 + 0 ];
	@!%p61 mov.u16 %rs225, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs227, 0x0;
	@%p63 ld.global.b16 { %rs227 }, [ %rd292 + 0 ];
	@!%p63 mov.u16 %rs227, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs229, 0x0;
	@%p65 ld.global.b16 { %rs229 }, [ %rd293 + 0 ];
	@!%p65 mov.u16 %rs229, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs231, 0x0;
	@%p67 ld.global.b16 { %rs231 }, [ %rd294 + 0 ];
	@!%p67 mov.u16 %rs231, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs233, 0x0;
	@%p69 ld.global.b16 { %rs233 }, [ %rd295 + 0 ];
	@!%p69 mov.u16 %rs233, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs235, 0x0;
	@%p71 ld.global.b16 { %rs235 }, [ %rd296 + 0 ];
	@!%p71 mov.u16 %rs235, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs237, 0x0;
	@%p73 ld.global.b16 { %rs237 }, [ %rd297 + 0 ];
	@!%p73 mov.u16 %rs237, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs239, 0x0;
	@%p75 ld.global.b16 { %rs239 }, [ %rd298 + 0 ];
	@!%p75 mov.u16 %rs239, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs241, 0x0;
	@%p61 ld.global.b16 { %rs241 }, [ %rd299 + 0 ];
	@!%p61 mov.u16 %rs241, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs243, 0x0;
	@%p63 ld.global.b16 { %rs243 }, [ %rd300 + 0 ];
	@!%p63 mov.u16 %rs243, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs245, 0x0;
	@%p65 ld.global.b16 { %rs245 }, [ %rd301 + 0 ];
	@!%p65 mov.u16 %rs245, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs247, 0x0;
	@%p67 ld.global.b16 { %rs247 }, [ %rd302 + 0 ];
	@!%p67 mov.u16 %rs247, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs249, 0x0;
	@%p69 ld.global.b16 { %rs249 }, [ %rd303 + 0 ];
	@!%p69 mov.u16 %rs249, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs251, 0x0;
	@%p71 ld.global.b16 { %rs251 }, [ %rd304 + 0 ];
	@!%p71 mov.u16 %rs251, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs253, 0x0;
	@%p73 ld.global.b16 { %rs253 }, [ %rd305 + 0 ];
	@!%p73 mov.u16 %rs253, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs255, 0x0;
	@%p75 ld.global.b16 { %rs255 }, [ %rd306 + 0 ];
	@!%p75 mov.u16 %rs255, %rs2;
	// end inline asm
	bar.sync 	0;
	mov.b32 	%r3341, {%rs129, %rs131};
	mov.b32 	%r3342, {%rs133, %rs135};
	mov.b32 	%r3343, {%rs137, %rs139};
	mov.b32 	%r3344, {%rs141, %rs143};
	st.shared.v4.b32 	[%r104], {%r3341, %r3342, %r3343, %r3344};
	mov.b32 	%r3345, {%rs145, %rs147};
	mov.b32 	%r3346, {%rs149, %rs151};
	mov.b32 	%r3347, {%rs153, %rs155};
	mov.b32 	%r3348, {%rs157, %rs159};
	st.shared.v4.b32 	[%r104+4096], {%r3345, %r3346, %r3347, %r3348};
	mov.b32 	%r3349, {%rs161, %rs163};
	mov.b32 	%r3350, {%rs165, %rs167};
	mov.b32 	%r3351, {%rs169, %rs171};
	mov.b32 	%r3352, {%rs173, %rs175};
	st.shared.v4.b32 	[%r104+8192], {%r3349, %r3350, %r3351, %r3352};
	mov.b32 	%r3353, {%rs177, %rs179};
	mov.b32 	%r3354, {%rs181, %rs183};
	mov.b32 	%r3355, {%rs185, %rs187};
	mov.b32 	%r3356, {%rs189, %rs191};
	st.shared.v4.b32 	[%r104+12288], {%r3353, %r3354, %r3355, %r3356};
	mov.b32 	%r3357, {%rs193, %rs195};
	mov.b32 	%r3358, {%rs197, %rs199};
	mov.b32 	%r3359, {%rs201, %rs203};
	mov.b32 	%r3360, {%rs205, %rs207};
	st.shared.v4.b32 	[%r104+16384], {%r3357, %r3358, %r3359, %r3360};
	mov.b32 	%r3361, {%rs209, %rs211};
	mov.b32 	%r3362, {%rs213, %rs215};
	mov.b32 	%r3363, {%rs217, %rs219};
	mov.b32 	%r3364, {%rs221, %rs223};
	st.shared.v4.b32 	[%r104+20480], {%r3361, %r3362, %r3363, %r3364};
	mov.b32 	%r3365, {%rs225, %rs227};
	mov.b32 	%r3366, {%rs229, %rs231};
	mov.b32 	%r3367, {%rs233, %rs235};
	mov.b32 	%r3368, {%rs237, %rs239};
	st.shared.v4.b32 	[%r104+24576], {%r3365, %r3366, %r3367, %r3368};
	mov.b32 	%r3369, {%rs241, %rs243};
	mov.b32 	%r3370, {%rs245, %rs247};
	mov.b32 	%r3371, {%rs249, %rs251};
	mov.b32 	%r3372, {%rs253, %rs255};
	st.shared.v4.b32 	[%r104+28672], {%r3369, %r3370, %r3371, %r3372};
	.loc	1 195 17                        // prefix_prefill.py:195:17
	mov.b32 	%r1787, %f2936;
	// begin inline asm
	cvt.rn.bf16.f32 %rs257, %r1787;
	// end inline asm
	mov.b32 	%r1788, %f2937;
	// begin inline asm
	cvt.rn.bf16.f32 %rs258, %r1788;
	// end inline asm
	mov.b32 	%r1789, %f2938;
	// begin inline asm
	cvt.rn.bf16.f32 %rs259, %r1789;
	// end inline asm
	mov.b32 	%r1790, %f2939;
	// begin inline asm
	cvt.rn.bf16.f32 %rs260, %r1790;
	// end inline asm
	mov.b32 	%r1791, %f2940;
	// begin inline asm
	cvt.rn.bf16.f32 %rs261, %r1791;
	// end inline asm
	mov.b32 	%r1792, %f2941;
	// begin inline asm
	cvt.rn.bf16.f32 %rs262, %r1792;
	// end inline asm
	mov.b32 	%r1793, %f2942;
	// begin inline asm
	cvt.rn.bf16.f32 %rs263, %r1793;
	// end inline asm
	mov.b32 	%r1794, %f2943;
	// begin inline asm
	cvt.rn.bf16.f32 %rs264, %r1794;
	// end inline asm
	mov.b32 	%r1795, %f2944;
	// begin inline asm
	cvt.rn.bf16.f32 %rs265, %r1795;
	// end inline asm
	mov.b32 	%r1796, %f2945;
	// begin inline asm
	cvt.rn.bf16.f32 %rs266, %r1796;
	// end inline asm
	mov.b32 	%r1797, %f2946;
	// begin inline asm
	cvt.rn.bf16.f32 %rs267, %r1797;
	// end inline asm
	mov.b32 	%r1798, %f2947;
	// begin inline asm
	cvt.rn.bf16.f32 %rs268, %r1798;
	// end inline asm
	mov.b32 	%r1799, %f2948;
	// begin inline asm
	cvt.rn.bf16.f32 %rs269, %r1799;
	// end inline asm
	mov.b32 	%r1800, %f2949;
	// begin inline asm
	cvt.rn.bf16.f32 %rs270, %r1800;
	// end inline asm
	mov.b32 	%r1801, %f2950;
	// begin inline asm
	cvt.rn.bf16.f32 %rs271, %r1801;
	// end inline asm
	mov.b32 	%r1802, %f2951;
	// begin inline asm
	cvt.rn.bf16.f32 %rs272, %r1802;
	// end inline asm
	mov.b32 	%r1803, %f2952;
	// begin inline asm
	cvt.rn.bf16.f32 %rs273, %r1803;
	// end inline asm
	mov.b32 	%r1804, %f2953;
	// begin inline asm
	cvt.rn.bf16.f32 %rs274, %r1804;
	// end inline asm
	mov.b32 	%r1805, %f2954;
	// begin inline asm
	cvt.rn.bf16.f32 %rs275, %r1805;
	// end inline asm
	mov.b32 	%r1806, %f2955;
	// begin inline asm
	cvt.rn.bf16.f32 %rs276, %r1806;
	// end inline asm
	mov.b32 	%r1807, %f2956;
	// begin inline asm
	cvt.rn.bf16.f32 %rs277, %r1807;
	// end inline asm
	mov.b32 	%r1808, %f2957;
	// begin inline asm
	cvt.rn.bf16.f32 %rs278, %r1808;
	// end inline asm
	mov.b32 	%r1809, %f2958;
	// begin inline asm
	cvt.rn.bf16.f32 %rs279, %r1809;
	// end inline asm
	mov.b32 	%r1810, %f2959;
	// begin inline asm
	cvt.rn.bf16.f32 %rs280, %r1810;
	// end inline asm
	mov.b32 	%r1811, %f2960;
	// begin inline asm
	cvt.rn.bf16.f32 %rs281, %r1811;
	// end inline asm
	mov.b32 	%r1812, %f2961;
	// begin inline asm
	cvt.rn.bf16.f32 %rs282, %r1812;
	// end inline asm
	mov.b32 	%r1813, %f2962;
	// begin inline asm
	cvt.rn.bf16.f32 %rs283, %r1813;
	// end inline asm
	mov.b32 	%r1814, %f2963;
	// begin inline asm
	cvt.rn.bf16.f32 %rs284, %r1814;
	// end inline asm
	mov.b32 	%r1815, %f2964;
	// begin inline asm
	cvt.rn.bf16.f32 %rs285, %r1815;
	// end inline asm
	mov.b32 	%r1816, %f2965;
	// begin inline asm
	cvt.rn.bf16.f32 %rs286, %r1816;
	// end inline asm
	mov.b32 	%r1817, %f2966;
	// begin inline asm
	cvt.rn.bf16.f32 %rs287, %r1817;
	// end inline asm
	mov.b32 	%r1818, %f2967;
	// begin inline asm
	cvt.rn.bf16.f32 %rs288, %r1818;
	// end inline asm
	mov.b32 	%r1819, %f2968;
	// begin inline asm
	cvt.rn.bf16.f32 %rs289, %r1819;
	// end inline asm
	mov.b32 	%r1820, %f2969;
	// begin inline asm
	cvt.rn.bf16.f32 %rs290, %r1820;
	// end inline asm
	mov.b32 	%r1821, %f2970;
	// begin inline asm
	cvt.rn.bf16.f32 %rs291, %r1821;
	// end inline asm
	mov.b32 	%r1822, %f2971;
	// begin inline asm
	cvt.rn.bf16.f32 %rs292, %r1822;
	// end inline asm
	mov.b32 	%r1823, %f2972;
	// begin inline asm
	cvt.rn.bf16.f32 %rs293, %r1823;
	// end inline asm
	mov.b32 	%r1824, %f2973;
	// begin inline asm
	cvt.rn.bf16.f32 %rs294, %r1824;
	// end inline asm
	mov.b32 	%r1825, %f2974;
	// begin inline asm
	cvt.rn.bf16.f32 %rs295, %r1825;
	// end inline asm
	mov.b32 	%r1826, %f2975;
	// begin inline asm
	cvt.rn.bf16.f32 %rs296, %r1826;
	// end inline asm
	mov.b32 	%r1827, %f2976;
	// begin inline asm
	cvt.rn.bf16.f32 %rs297, %r1827;
	// end inline asm
	mov.b32 	%r1828, %f2977;
	// begin inline asm
	cvt.rn.bf16.f32 %rs298, %r1828;
	// end inline asm
	mov.b32 	%r1829, %f2978;
	// begin inline asm
	cvt.rn.bf16.f32 %rs299, %r1829;
	// end inline asm
	mov.b32 	%r1830, %f2979;
	// begin inline asm
	cvt.rn.bf16.f32 %rs300, %r1830;
	// end inline asm
	mov.b32 	%r1831, %f2980;
	// begin inline asm
	cvt.rn.bf16.f32 %rs301, %r1831;
	// end inline asm
	mov.b32 	%r1832, %f2981;
	// begin inline asm
	cvt.rn.bf16.f32 %rs302, %r1832;
	// end inline asm
	mov.b32 	%r1833, %f2982;
	// begin inline asm
	cvt.rn.bf16.f32 %rs303, %r1833;
	// end inline asm
	mov.b32 	%r1834, %f2983;
	// begin inline asm
	cvt.rn.bf16.f32 %rs304, %r1834;
	// end inline asm
	mov.b32 	%r1835, %f2984;
	// begin inline asm
	cvt.rn.bf16.f32 %rs305, %r1835;
	// end inline asm
	mov.b32 	%r1836, %f2985;
	// begin inline asm
	cvt.rn.bf16.f32 %rs306, %r1836;
	// end inline asm
	mov.b32 	%r1837, %f2986;
	// begin inline asm
	cvt.rn.bf16.f32 %rs307, %r1837;
	// end inline asm
	mov.b32 	%r1838, %f2987;
	// begin inline asm
	cvt.rn.bf16.f32 %rs308, %r1838;
	// end inline asm
	mov.b32 	%r1839, %f2988;
	// begin inline asm
	cvt.rn.bf16.f32 %rs309, %r1839;
	// end inline asm
	mov.b32 	%r1840, %f2989;
	// begin inline asm
	cvt.rn.bf16.f32 %rs310, %r1840;
	// end inline asm
	mov.b32 	%r1841, %f2990;
	// begin inline asm
	cvt.rn.bf16.f32 %rs311, %r1841;
	// end inline asm
	mov.b32 	%r1842, %f2991;
	// begin inline asm
	cvt.rn.bf16.f32 %rs312, %r1842;
	// end inline asm
	mov.b32 	%r1843, %f2992;
	// begin inline asm
	cvt.rn.bf16.f32 %rs313, %r1843;
	// end inline asm
	mov.b32 	%r1844, %f2993;
	// begin inline asm
	cvt.rn.bf16.f32 %rs314, %r1844;
	// end inline asm
	mov.b32 	%r1845, %f2994;
	// begin inline asm
	cvt.rn.bf16.f32 %rs315, %r1845;
	// end inline asm
	mov.b32 	%r1846, %f2995;
	// begin inline asm
	cvt.rn.bf16.f32 %rs316, %r1846;
	// end inline asm
	mov.b32 	%r1847, %f2996;
	// begin inline asm
	cvt.rn.bf16.f32 %rs317, %r1847;
	// end inline asm
	mov.b32 	%r1848, %f2997;
	// begin inline asm
	cvt.rn.bf16.f32 %rs318, %r1848;
	// end inline asm
	mov.b32 	%r1849, %f2998;
	// begin inline asm
	cvt.rn.bf16.f32 %rs319, %r1849;
	// end inline asm
	mov.b32 	%r1850, %f2999;
	// begin inline asm
	cvt.rn.bf16.f32 %rs320, %r1850;
	// end inline asm
	mov.b32 	%r2171, {%rs257, %rs258};
	mov.b32 	%r2172, {%rs259, %rs260};
	mov.b32 	%r2173, {%rs261, %rs262};
	mov.b32 	%r2174, {%rs263, %rs264};
	mov.b32 	%r2267, {%rs265, %rs266};
	mov.b32 	%r2268, {%rs267, %rs268};
	mov.b32 	%r2269, {%rs269, %rs270};
	mov.b32 	%r2270, {%rs271, %rs272};
	mov.b32 	%r2363, {%rs273, %rs274};
	mov.b32 	%r2364, {%rs275, %rs276};
	mov.b32 	%r2365, {%rs277, %rs278};
	mov.b32 	%r2366, {%rs279, %rs280};
	mov.b32 	%r2459, {%rs281, %rs282};
	mov.b32 	%r2460, {%rs283, %rs284};
	mov.b32 	%r2461, {%rs285, %rs286};
	mov.b32 	%r2462, {%rs287, %rs288};
	mov.b32 	%r2555, {%rs289, %rs290};
	mov.b32 	%r2556, {%rs291, %rs292};
	mov.b32 	%r2557, {%rs293, %rs294};
	mov.b32 	%r2558, {%rs295, %rs296};
	mov.b32 	%r2651, {%rs297, %rs298};
	mov.b32 	%r2652, {%rs299, %rs300};
	mov.b32 	%r2653, {%rs301, %rs302};
	mov.b32 	%r2654, {%rs303, %rs304};
	mov.b32 	%r2747, {%rs305, %rs306};
	mov.b32 	%r2748, {%rs307, %rs308};
	mov.b32 	%r2749, {%rs309, %rs310};
	mov.b32 	%r2750, {%rs311, %rs312};
	mov.b32 	%r2843, {%rs313, %rs314};
	mov.b32 	%r2844, {%rs315, %rs316};
	mov.b32 	%r2845, {%rs317, %rs318};
	mov.b32 	%r2846, {%rs319, %rs320};
	.loc	1 187 25                        // prefix_prefill.py:187:25
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1851, %r1852, %r1853, %r1854 }, [ %r691 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1856, %r1857, %r1858, %r1859 }, [ %r696 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1861, %r1862, %r1863, %r1864 }, [ %r701 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1866, %r1867, %r1868, %r1869 }, [ %r706 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1871, %r1872, %r1873, %r1874 }, [ %r711 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1876, %r1877, %r1878, %r1879 }, [ %r716 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1881, %r1882, %r1883, %r1884 }, [ %r721 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1886, %r1887, %r1888, %r1889 }, [ %r726 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1891, %r1892, %r1893, %r1894 }, [ %r731 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1896, %r1897, %r1898, %r1899 }, [ %r736 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1901, %r1902, %r1903, %r1904 }, [ %r741 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1906, %r1907, %r1908, %r1909 }, [ %r746 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1911, %r1912, %r1913, %r1914 }, [ %r751 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1916, %r1917, %r1918, %r1919 }, [ %r756 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1921, %r1922, %r1923, %r1924 }, [ %r761 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1926, %r1927, %r1928, %r1929 }, [ %r766 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1931, %r1932, %r1933, %r1934 }, [ %r771 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1936, %r1937, %r1938, %r1939 }, [ %r776 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1941, %r1942, %r1943, %r1944 }, [ %r781 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1946, %r1947, %r1948, %r1949 }, [ %r786 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1951, %r1952, %r1953, %r1954 }, [ %r791 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1956, %r1957, %r1958, %r1959 }, [ %r796 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1961, %r1962, %r1963, %r1964 }, [ %r801 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1966, %r1967, %r1968, %r1969 }, [ %r806 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1971, %r1972, %r1973, %r1974 }, [ %r811 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1976, %r1977, %r1978, %r1979 }, [ %r816 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1981, %r1982, %r1983, %r1984 }, [ %r821 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1986, %r1987, %r1988, %r1989 }, [ %r826 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1991, %r1992, %r1993, %r1994 }, [ %r831 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r1996, %r1997, %r1998, %r1999 }, [ %r836 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2001, %r2002, %r2003, %r2004 }, [ %r841 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2006, %r2007, %r2008, %r2009 }, [ %r846 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2011, %r2012, %r2013, %r2014 }, [ %r851 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2016, %r2017, %r2018, %r2019 }, [ %r856 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2021, %r2022, %r2023, %r2024 }, [ %r861 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2026, %r2027, %r2028, %r2029 }, [ %r866 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2031, %r2032, %r2033, %r2034 }, [ %r871 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2036, %r2037, %r2038, %r2039 }, [ %r876 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2041, %r2042, %r2043, %r2044 }, [ %r881 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2046, %r2047, %r2048, %r2049 }, [ %r886 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2051, %r2052, %r2053, %r2054 }, [ %r891 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2056, %r2057, %r2058, %r2059 }, [ %r896 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2061, %r2062, %r2063, %r2064 }, [ %r901 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2066, %r2067, %r2068, %r2069 }, [ %r906 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2071, %r2072, %r2073, %r2074 }, [ %r911 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2076, %r2077, %r2078, %r2079 }, [ %r916 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2081, %r2082, %r2083, %r2084 }, [ %r921 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2086, %r2087, %r2088, %r2089 }, [ %r926 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2091, %r2092, %r2093, %r2094 }, [ %r931 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2096, %r2097, %r2098, %r2099 }, [ %r936 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2101, %r2102, %r2103, %r2104 }, [ %r941 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2106, %r2107, %r2108, %r2109 }, [ %r946 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2111, %r2112, %r2113, %r2114 }, [ %r951 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2116, %r2117, %r2118, %r2119 }, [ %r956 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2121, %r2122, %r2123, %r2124 }, [ %r961 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2126, %r2127, %r2128, %r2129 }, [ %r966 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2131, %r2132, %r2133, %r2134 }, [ %r971 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2136, %r2137, %r2138, %r2139 }, [ %r976 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2141, %r2142, %r2143, %r2144 }, [ %r981 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2146, %r2147, %r2148, %r2149 }, [ %r986 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2151, %r2152, %r2153, %r2154 }, [ %r991 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2156, %r2157, %r2158, %r2159 }, [ %r996 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2161, %r2162, %r2163, %r2164 }, [ %r1001 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r2166, %r2167, %r2168, %r2169 }, [ %r1006 + 0 ];
	// end inline asm
	.loc	1 197 24                        // prefix_prefill.py:197:24
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r2171, %r2172, %r2173, %r2174 }, { %r1851, %r1852 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r2171, %r2172, %r2173, %r2174 }, { %r1853, %r1854 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r2171, %r2172, %r2173, %r2174 }, { %r1891, %r1892 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r2171, %r2172, %r2173, %r2174 }, { %r1893, %r1894 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r2171, %r2172, %r2173, %r2174 }, { %r1931, %r1932 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r2171, %r2172, %r2173, %r2174 }, { %r1933, %r1934 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r2171, %r2172, %r2173, %r2174 }, { %r1971, %r1972 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r2171, %r2172, %r2173, %r2174 }, { %r1973, %r1974 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r2171, %r2172, %r2173, %r2174 }, { %r2011, %r2012 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r2171, %r2172, %r2173, %r2174 }, { %r2013, %r2014 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r2171, %r2172, %r2173, %r2174 }, { %r2051, %r2052 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r2171, %r2172, %r2173, %r2174 }, { %r2053, %r2054 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r2171, %r2172, %r2173, %r2174 }, { %r2091, %r2092 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r2171, %r2172, %r2173, %r2174 }, { %r2093, %r2094 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r2171, %r2172, %r2173, %r2174 }, { %r2131, %r2132 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r2171, %r2172, %r2173, %r2174 }, { %r2133, %r2134 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r2267, %r2268, %r2269, %r2270 }, { %r1856, %r1857 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r2267, %r2268, %r2269, %r2270 }, { %r1858, %r1859 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r2267, %r2268, %r2269, %r2270 }, { %r1896, %r1897 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r2267, %r2268, %r2269, %r2270 }, { %r1898, %r1899 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r2267, %r2268, %r2269, %r2270 }, { %r1936, %r1937 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r2267, %r2268, %r2269, %r2270 }, { %r1938, %r1939 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r2267, %r2268, %r2269, %r2270 }, { %r1976, %r1977 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r2267, %r2268, %r2269, %r2270 }, { %r1978, %r1979 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r2267, %r2268, %r2269, %r2270 }, { %r2016, %r2017 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r2267, %r2268, %r2269, %r2270 }, { %r2018, %r2019 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r2267, %r2268, %r2269, %r2270 }, { %r2056, %r2057 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r2267, %r2268, %r2269, %r2270 }, { %r2058, %r2059 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r2267, %r2268, %r2269, %r2270 }, { %r2096, %r2097 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r2267, %r2268, %r2269, %r2270 }, { %r2098, %r2099 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r2267, %r2268, %r2269, %r2270 }, { %r2136, %r2137 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r2267, %r2268, %r2269, %r2270 }, { %r2138, %r2139 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r2363, %r2364, %r2365, %r2366 }, { %r1861, %r1862 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r2363, %r2364, %r2365, %r2366 }, { %r1863, %r1864 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r2363, %r2364, %r2365, %r2366 }, { %r1901, %r1902 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r2363, %r2364, %r2365, %r2366 }, { %r1903, %r1904 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r2363, %r2364, %r2365, %r2366 }, { %r1941, %r1942 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r2363, %r2364, %r2365, %r2366 }, { %r1943, %r1944 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r2363, %r2364, %r2365, %r2366 }, { %r1981, %r1982 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r2363, %r2364, %r2365, %r2366 }, { %r1983, %r1984 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r2363, %r2364, %r2365, %r2366 }, { %r2021, %r2022 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r2363, %r2364, %r2365, %r2366 }, { %r2023, %r2024 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r2363, %r2364, %r2365, %r2366 }, { %r2061, %r2062 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r2363, %r2364, %r2365, %r2366 }, { %r2063, %r2064 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r2363, %r2364, %r2365, %r2366 }, { %r2101, %r2102 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r2363, %r2364, %r2365, %r2366 }, { %r2103, %r2104 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r2363, %r2364, %r2365, %r2366 }, { %r2141, %r2142 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r2363, %r2364, %r2365, %r2366 }, { %r2143, %r2144 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r2459, %r2460, %r2461, %r2462 }, { %r1866, %r1867 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r2459, %r2460, %r2461, %r2462 }, { %r1868, %r1869 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r2459, %r2460, %r2461, %r2462 }, { %r1906, %r1907 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r2459, %r2460, %r2461, %r2462 }, { %r1908, %r1909 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r2459, %r2460, %r2461, %r2462 }, { %r1946, %r1947 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r2459, %r2460, %r2461, %r2462 }, { %r1948, %r1949 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r2459, %r2460, %r2461, %r2462 }, { %r1986, %r1987 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r2459, %r2460, %r2461, %r2462 }, { %r1988, %r1989 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r2459, %r2460, %r2461, %r2462 }, { %r2026, %r2027 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r2459, %r2460, %r2461, %r2462 }, { %r2028, %r2029 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r2459, %r2460, %r2461, %r2462 }, { %r2066, %r2067 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r2459, %r2460, %r2461, %r2462 }, { %r2068, %r2069 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r2459, %r2460, %r2461, %r2462 }, { %r2106, %r2107 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r2459, %r2460, %r2461, %r2462 }, { %r2108, %r2109 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r2459, %r2460, %r2461, %r2462 }, { %r2146, %r2147 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r2459, %r2460, %r2461, %r2462 }, { %r2148, %r2149 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r2555, %r2556, %r2557, %r2558 }, { %r1871, %r1872 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r2555, %r2556, %r2557, %r2558 }, { %r1873, %r1874 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r2555, %r2556, %r2557, %r2558 }, { %r1911, %r1912 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r2555, %r2556, %r2557, %r2558 }, { %r1913, %r1914 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r2555, %r2556, %r2557, %r2558 }, { %r1951, %r1952 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r2555, %r2556, %r2557, %r2558 }, { %r1953, %r1954 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r2555, %r2556, %r2557, %r2558 }, { %r1991, %r1992 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r2555, %r2556, %r2557, %r2558 }, { %r1993, %r1994 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r2555, %r2556, %r2557, %r2558 }, { %r2031, %r2032 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r2555, %r2556, %r2557, %r2558 }, { %r2033, %r2034 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r2555, %r2556, %r2557, %r2558 }, { %r2071, %r2072 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r2555, %r2556, %r2557, %r2558 }, { %r2073, %r2074 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r2555, %r2556, %r2557, %r2558 }, { %r2111, %r2112 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r2555, %r2556, %r2557, %r2558 }, { %r2113, %r2114 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r2555, %r2556, %r2557, %r2558 }, { %r2151, %r2152 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r2555, %r2556, %r2557, %r2558 }, { %r2153, %r2154 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r2651, %r2652, %r2653, %r2654 }, { %r1876, %r1877 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r2651, %r2652, %r2653, %r2654 }, { %r1878, %r1879 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r2651, %r2652, %r2653, %r2654 }, { %r1916, %r1917 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r2651, %r2652, %r2653, %r2654 }, { %r1918, %r1919 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r2651, %r2652, %r2653, %r2654 }, { %r1956, %r1957 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r2651, %r2652, %r2653, %r2654 }, { %r1958, %r1959 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r2651, %r2652, %r2653, %r2654 }, { %r1996, %r1997 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r2651, %r2652, %r2653, %r2654 }, { %r1998, %r1999 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r2651, %r2652, %r2653, %r2654 }, { %r2036, %r2037 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r2651, %r2652, %r2653, %r2654 }, { %r2038, %r2039 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r2651, %r2652, %r2653, %r2654 }, { %r2076, %r2077 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r2651, %r2652, %r2653, %r2654 }, { %r2078, %r2079 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r2651, %r2652, %r2653, %r2654 }, { %r2116, %r2117 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r2651, %r2652, %r2653, %r2654 }, { %r2118, %r2119 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r2651, %r2652, %r2653, %r2654 }, { %r2156, %r2157 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r2651, %r2652, %r2653, %r2654 }, { %r2158, %r2159 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r2747, %r2748, %r2749, %r2750 }, { %r1881, %r1882 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r2747, %r2748, %r2749, %r2750 }, { %r1883, %r1884 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r2747, %r2748, %r2749, %r2750 }, { %r1921, %r1922 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r2747, %r2748, %r2749, %r2750 }, { %r1923, %r1924 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r2747, %r2748, %r2749, %r2750 }, { %r1961, %r1962 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r2747, %r2748, %r2749, %r2750 }, { %r1963, %r1964 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2001, %r2002 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2003, %r2004 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2041, %r2042 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2043, %r2044 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2081, %r2082 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2083, %r2084 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2121, %r2122 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2123, %r2124 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2161, %r2162 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r2747, %r2748, %r2749, %r2750 }, { %r2163, %r2164 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r2843, %r2844, %r2845, %r2846 }, { %r1886, %r1887 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r2843, %r2844, %r2845, %r2846 }, { %r1888, %r1889 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r2843, %r2844, %r2845, %r2846 }, { %r1926, %r1927 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r2843, %r2844, %r2845, %r2846 }, { %r1928, %r1929 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r2843, %r2844, %r2845, %r2846 }, { %r1966, %r1967 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r2843, %r2844, %r2845, %r2846 }, { %r1968, %r1969 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2006, %r2007 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2008, %r2009 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2046, %r2047 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2048, %r2049 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2086, %r2087 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2088, %r2089 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2126, %r2127 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2128, %r2129 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2166, %r2167 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r2843, %r2844, %r2845, %r2846 }, { %r2168, %r2169 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	.loc	1 118 47                        // prefix_prefill.py:118:47
	add.s32 	%r6386, %r6386, 128;
	setp.lt.s32 	%p380, %r6386, %r5;
	mov.f32 	%f5596, %f5732;
	mov.f32 	%f5597, %f5733;
	mov.f32 	%f5598, %f5734;
	mov.f32 	%f5599, %f5735;
	@%p380 bra 	$L__BB0_2;
$L__BB0_3:                              // %._crit_edge
	.loc	1 0 47                          // prefix_prefill.py:0:47
	and.b32  	%r12, %r7, 128;
	ld.param.u32 	%r395, [_fwd_kernel_param_22];
	ld.param.u32 	%r394, [_fwd_kernel_param_21];
	ld.param.u64 	%rd137, [_fwd_kernel_param_13];
	.loc	1 210 44                        // prefix_prefill.py:210:44
	setp.lt.s32 	%p381, %r6, %r4;
	.loc	1 213 57                        // prefix_prefill.py:213:57
	add.s32 	%r3425, %r6, 128;
	.loc	1 213 42                        // prefix_prefill.py:213:42
	selp.b32 	%r243, %r3425, 0, %p381;
	.loc	1 213 66                        // prefix_prefill.py:213:66
	setp.lt.s32 	%p382, %r243, 1;
	@%p382 bra 	$L__BB0_6;
// %bb.4:                               // %.lr.ph232
	.loc	1 0 66                          // prefix_prefill.py:0:66
	bfe.u32 	%r486, %r7, 2, 3;
	shr.u32 	%r489, %r12, 1;
	or.b32  	%r490, %r486, %r489;
	or.b32  	%r491, %r490, %r487;
	or.b32  	%r492, %r491, %r488;
	ld.param.u32 	%r393, [_fwd_kernel_param_20];
	ld.param.u32 	%r392, [_fwd_kernel_param_19];
	ld.param.u32 	%r391, [_fwd_kernel_param_18];
	ld.param.u32 	%r390, [_fwd_kernel_param_17];
	ld.param.u64 	%rd134, [_fwd_kernel_param_2];
	ld.param.u64 	%rd133, [_fwd_kernel_param_1];
	or.b32  	%r43, %r6, %r492;
	or.b32  	%r44, %r43, 8;
	shl.b32 	%r3405, %r390, 4;
	mad.lo.s32 	%r3406, %r2, %r391, %r22;
	mad.lo.s32 	%r3407, %r390, %r13, %r3406;
	add.s32 	%r3408, %r3407, %r3405;
	add.s32 	%r3409, %r3408, %r3405;
	add.s32 	%r3410, %r3409, %r3405;
	mad.lo.s32 	%r3411, %r390, %r20, %r3406;
	mad.lo.s32 	%r3412, %r390, %r19, %r3406;
	mad.lo.s32 	%r3413, %r390, %r18, %r3406;
	mad.lo.s32 	%r3414, %r390, %r17, %r3406;
	shl.b32 	%r3415, %r392, 4;
	mad.lo.s32 	%r3416, %r2, %r393, %r22;
	mad.lo.s32 	%r3417, %r392, %r13, %r3416;
	add.s32 	%r3418, %r3417, %r3415;
	add.s32 	%r3419, %r3418, %r3415;
	add.s32 	%r3420, %r3419, %r3415;
	mad.lo.s32 	%r3421, %r392, %r20, %r3416;
	mad.lo.s32 	%r3422, %r392, %r19, %r3416;
	mad.lo.s32 	%r3423, %r392, %r18, %r3416;
	mad.lo.s32 	%r3424, %r392, %r17, %r3416;
	mul.wide.s32 	%rd444, %r3407, 2;
	add.s64 	%rd2, %rd133, %rd444;
	mul.wide.s32 	%rd445, %r3408, 2;
	add.s64 	%rd3, %rd133, %rd445;
	mul.wide.s32 	%rd446, %r3409, 2;
	add.s64 	%rd4, %rd133, %rd446;
	mul.wide.s32 	%rd447, %r3410, 2;
	add.s64 	%rd5, %rd133, %rd447;
	mul.wide.s32 	%rd448, %r3411, 2;
	add.s64 	%rd6, %rd133, %rd448;
	mul.wide.s32 	%rd449, %r3412, 2;
	add.s64 	%rd7, %rd133, %rd449;
	mul.wide.s32 	%rd450, %r3413, 2;
	add.s64 	%rd8, %rd133, %rd450;
	mul.wide.s32 	%rd451, %r3414, 2;
	add.s64 	%rd9, %rd133, %rd451;
	mul.wide.s32 	%rd452, %r3417, 2;
	add.s64 	%rd10, %rd134, %rd452;
	mul.wide.s32 	%rd453, %r3418, 2;
	add.s64 	%rd11, %rd134, %rd453;
	mul.wide.s32 	%rd454, %r3419, 2;
	add.s64 	%rd12, %rd134, %rd454;
	mul.wide.s32 	%rd455, %r3420, 2;
	add.s64 	%rd13, %rd134, %rd455;
	mul.wide.s32 	%rd456, %r3421, 2;
	add.s64 	%rd14, %rd134, %rd456;
	mul.wide.s32 	%rd457, %r3422, 2;
	add.s64 	%rd15, %rd134, %rd457;
	mul.wide.s32 	%rd458, %r3423, 2;
	add.s64 	%rd16, %rd134, %rd458;
	mul.wide.s32 	%rd459, %r3424, 2;
	add.s64 	%rd17, %rd134, %rd459;
	add.s32 	%r3428, %r542, 32768;
	add.s32 	%r244, %r3428, %r541;
	and.b32  	%r3433, %r6385, 14;
	or.b32  	%r3434, %r3433, %r6383;
	xor.b32  	%r3435, %r6384, %r6382;
	shl.b32 	%r3436, %r3434, 10;
	shl.b32 	%r3437, %r6382, 7;
	or.b32  	%r3438, %r3436, %r3437;
	shl.b32 	%r3439, %r3435, 3;
	or.b32  	%r3440, %r3438, %r3439;
	shl.b32 	%r3441, %r3440, 1;
	add.s32 	%r3597, %r542, %r3441;
	or.b32  	%r3442, %r6384, 2;
	xor.b32  	%r3443, %r3442, %r6382;
	shl.b32 	%r3444, %r3443, 3;
	or.b32  	%r3445, %r3438, %r3444;
	shl.b32 	%r3446, %r3445, 1;
	add.s32 	%r3602, %r542, %r3446;
	or.b32  	%r3447, %r6384, 4;
	xor.b32  	%r3448, %r3447, %r6382;
	shl.b32 	%r3449, %r3448, 3;
	or.b32  	%r3450, %r3438, %r3449;
	shl.b32 	%r3451, %r3450, 1;
	add.s32 	%r3607, %r542, %r3451;
	or.b32  	%r3452, %r6384, 6;
	xor.b32  	%r3453, %r3452, %r6382;
	shl.b32 	%r3454, %r3453, 3;
	or.b32  	%r3455, %r3438, %r3454;
	shl.b32 	%r3456, %r3455, 1;
	add.s32 	%r3612, %r542, %r3456;
	or.b32  	%r3457, %r6384, 8;
	xor.b32  	%r3458, %r3457, %r6382;
	shl.b32 	%r3459, %r3458, 3;
	or.b32  	%r3460, %r3438, %r3459;
	shl.b32 	%r3461, %r3460, 1;
	add.s32 	%r3617, %r542, %r3461;
	or.b32  	%r3462, %r6384, 10;
	xor.b32  	%r3463, %r3462, %r6382;
	shl.b32 	%r3464, %r3463, 3;
	or.b32  	%r3465, %r3438, %r3464;
	shl.b32 	%r3466, %r3465, 1;
	add.s32 	%r3622, %r542, %r3466;
	or.b32  	%r3467, %r6384, 12;
	xor.b32  	%r3468, %r3467, %r6382;
	shl.b32 	%r3469, %r3468, 3;
	or.b32  	%r3470, %r3438, %r3469;
	shl.b32 	%r3471, %r3470, 1;
	add.s32 	%r3627, %r542, %r3471;
	or.b32  	%r3472, %r6384, 14;
	xor.b32  	%r3473, %r3472, %r6382;
	shl.b32 	%r3474, %r3473, 3;
	or.b32  	%r3475, %r3438, %r3474;
	shl.b32 	%r3476, %r3475, 1;
	add.s32 	%r3632, %r542, %r3476;
	xor.b32  	%r3477, %r6383, %r6382;
	shl.b32 	%r3478, %r3477, 4;
	shl.b32 	%r3479, %r6382, 8;
	shl.b32 	%r3480, %r6384, 11;
	or.b32  	%r3481, %r3480, %r3479;
	or.b32  	%r3482, %r3478, %r3481;
	add.s32 	%r3637, %r3428, %r3482;
	or.b32  	%r3483, %r6383, 2;
	xor.b32  	%r3484, %r3483, %r6382;
	shl.b32 	%r3485, %r3484, 4;
	or.b32  	%r3486, %r3485, %r3481;
	add.s32 	%r3642, %r3428, %r3486;
	or.b32  	%r3487, %r6383, 4;
	xor.b32  	%r3488, %r3487, %r6382;
	shl.b32 	%r3489, %r3488, 4;
	or.b32  	%r3490, %r3489, %r3481;
	add.s32 	%r3647, %r3428, %r3490;
	or.b32  	%r3491, %r6383, 6;
	xor.b32  	%r3492, %r3491, %r6382;
	shl.b32 	%r3493, %r3492, 4;
	or.b32  	%r3494, %r3493, %r3481;
	add.s32 	%r3652, %r3428, %r3494;
	or.b32  	%r3495, %r6383, 8;
	xor.b32  	%r3496, %r3495, %r6382;
	shl.b32 	%r3497, %r3496, 4;
	or.b32  	%r3498, %r3497, %r3481;
	add.s32 	%r3657, %r3428, %r3498;
	or.b32  	%r3499, %r6383, 10;
	xor.b32  	%r3500, %r3499, %r6382;
	shl.b32 	%r3501, %r3500, 4;
	or.b32  	%r3502, %r3501, %r3481;
	add.s32 	%r3662, %r3428, %r3502;
	or.b32  	%r3503, %r6383, 12;
	xor.b32  	%r3504, %r3503, %r6382;
	shl.b32 	%r3505, %r3504, 4;
	or.b32  	%r3506, %r3505, %r3481;
	add.s32 	%r3667, %r3428, %r3506;
	or.b32  	%r3507, %r6383, 14;
	xor.b32  	%r3508, %r3507, %r6382;
	shl.b32 	%r3509, %r3508, 4;
	or.b32  	%r3510, %r3509, %r3481;
	add.s32 	%r3672, %r3428, %r3510;
	add.s32 	%r3677, %r3637, 4096;
	add.s32 	%r3682, %r3642, 4096;
	add.s32 	%r3687, %r3647, 4096;
	add.s32 	%r3692, %r3652, 4096;
	add.s32 	%r3697, %r3657, 4096;
	add.s32 	%r3702, %r3662, 4096;
	add.s32 	%r3707, %r3667, 4096;
	add.s32 	%r3712, %r3672, 4096;
	add.s32 	%r3717, %r3637, 8192;
	add.s32 	%r3722, %r3642, 8192;
	add.s32 	%r3727, %r3647, 8192;
	add.s32 	%r3732, %r3652, 8192;
	add.s32 	%r3737, %r3657, 8192;
	add.s32 	%r3742, %r3662, 8192;
	add.s32 	%r3747, %r3667, 8192;
	add.s32 	%r3752, %r3672, 8192;
	add.s32 	%r3757, %r3637, 12288;
	add.s32 	%r3762, %r3642, 12288;
	add.s32 	%r3767, %r3647, 12288;
	add.s32 	%r3772, %r3652, 12288;
	add.s32 	%r3777, %r3657, 12288;
	add.s32 	%r3782, %r3662, 12288;
	add.s32 	%r3787, %r3667, 12288;
	add.s32 	%r3792, %r3672, 12288;
	add.s32 	%r3797, %r3637, 16384;
	add.s32 	%r3802, %r3642, 16384;
	add.s32 	%r3807, %r3647, 16384;
	add.s32 	%r3812, %r3652, 16384;
	add.s32 	%r3817, %r3657, 16384;
	add.s32 	%r3822, %r3662, 16384;
	add.s32 	%r3827, %r3667, 16384;
	add.s32 	%r3832, %r3672, 16384;
	add.s32 	%r3837, %r3637, 20480;
	add.s32 	%r3842, %r3642, 20480;
	add.s32 	%r3847, %r3647, 20480;
	add.s32 	%r3852, %r3652, 20480;
	add.s32 	%r3857, %r3657, 20480;
	add.s32 	%r3862, %r3662, 20480;
	add.s32 	%r3867, %r3667, 20480;
	add.s32 	%r3872, %r3672, 20480;
	add.s32 	%r3877, %r3637, 24576;
	add.s32 	%r3882, %r3642, 24576;
	add.s32 	%r3887, %r3647, 24576;
	add.s32 	%r3892, %r3652, 24576;
	add.s32 	%r3897, %r3657, 24576;
	add.s32 	%r3902, %r3662, 24576;
	add.s32 	%r3907, %r3667, 24576;
	add.s32 	%r3912, %r3672, 24576;
	add.s32 	%r3917, %r3637, 28672;
	add.s32 	%r3922, %r3642, 28672;
	add.s32 	%r3927, %r3647, 28672;
	add.s32 	%r3932, %r3652, 28672;
	add.s32 	%r3937, %r3657, 28672;
	add.s32 	%r3942, %r3662, 28672;
	add.s32 	%r3947, %r3667, 28672;
	add.s32 	%r3952, %r3672, 28672;
	shl.b32 	%r3511, %r7, 7;
	and.b32  	%r3512, %r3511, 1920;
	or.b32  	%r3513, %r3439, %r3512;
	shl.b32 	%r3514, %r3513, 1;
	add.s32 	%r4865, %r3428, %r3514;
	add.s32 	%r4870, %r4865, 4096;
	add.s32 	%r4875, %r4865, 8192;
	add.s32 	%r4880, %r4865, 12288;
	add.s32 	%r4885, %r4865, 16384;
	add.s32 	%r4890, %r4865, 20480;
	add.s32 	%r4895, %r4865, 24576;
	add.s32 	%r4900, %r4865, 28672;
	or.b32  	%r3515, %r3444, %r3512;
	shl.b32 	%r3516, %r3515, 1;
	add.s32 	%r4905, %r3428, %r3516;
	add.s32 	%r4910, %r4905, 4096;
	add.s32 	%r4915, %r4905, 8192;
	add.s32 	%r4920, %r4905, 12288;
	add.s32 	%r4925, %r4905, 16384;
	add.s32 	%r4930, %r4905, 20480;
	add.s32 	%r4935, %r4905, 24576;
	add.s32 	%r4940, %r4905, 28672;
	or.b32  	%r3517, %r3449, %r3512;
	shl.b32 	%r3518, %r3517, 1;
	add.s32 	%r4945, %r3428, %r3518;
	add.s32 	%r4950, %r4945, 4096;
	add.s32 	%r4955, %r4945, 8192;
	add.s32 	%r4960, %r4945, 12288;
	add.s32 	%r4965, %r4945, 16384;
	add.s32 	%r4970, %r4945, 20480;
	add.s32 	%r4975, %r4945, 24576;
	add.s32 	%r4980, %r4945, 28672;
	or.b32  	%r3519, %r3454, %r3512;
	shl.b32 	%r3520, %r3519, 1;
	add.s32 	%r4985, %r3428, %r3520;
	add.s32 	%r4990, %r4985, 4096;
	add.s32 	%r4995, %r4985, 8192;
	add.s32 	%r5000, %r4985, 12288;
	add.s32 	%r5005, %r4985, 16384;
	add.s32 	%r5010, %r4985, 20480;
	add.s32 	%r5015, %r4985, 24576;
	add.s32 	%r5020, %r4985, 28672;
	or.b32  	%r3521, %r3459, %r3512;
	shl.b32 	%r3522, %r3521, 1;
	add.s32 	%r5025, %r3428, %r3522;
	add.s32 	%r5030, %r5025, 4096;
	add.s32 	%r5035, %r5025, 8192;
	add.s32 	%r5040, %r5025, 12288;
	add.s32 	%r5045, %r5025, 16384;
	add.s32 	%r5050, %r5025, 20480;
	add.s32 	%r5055, %r5025, 24576;
	add.s32 	%r5060, %r5025, 28672;
	or.b32  	%r3523, %r3464, %r3512;
	shl.b32 	%r3524, %r3523, 1;
	add.s32 	%r5065, %r3428, %r3524;
	add.s32 	%r5070, %r5065, 4096;
	add.s32 	%r5075, %r5065, 8192;
	add.s32 	%r5080, %r5065, 12288;
	add.s32 	%r5085, %r5065, 16384;
	add.s32 	%r5090, %r5065, 20480;
	add.s32 	%r5095, %r5065, 24576;
	add.s32 	%r5100, %r5065, 28672;
	or.b32  	%r3525, %r3469, %r3512;
	shl.b32 	%r3526, %r3525, 1;
	add.s32 	%r5105, %r3428, %r3526;
	add.s32 	%r5110, %r5105, 4096;
	add.s32 	%r5115, %r5105, 8192;
	add.s32 	%r5120, %r5105, 12288;
	add.s32 	%r5125, %r5105, 16384;
	add.s32 	%r5130, %r5105, 20480;
	add.s32 	%r5135, %r5105, 24576;
	add.s32 	%r5140, %r5105, 28672;
	or.b32  	%r3527, %r3474, %r3512;
	shl.b32 	%r3528, %r3527, 1;
	add.s32 	%r5145, %r3428, %r3528;
	add.s32 	%r5150, %r5145, 4096;
	add.s32 	%r5155, %r5145, 8192;
	add.s32 	%r5160, %r5145, 12288;
	add.s32 	%r5165, %r5145, 16384;
	add.s32 	%r5170, %r5145, 20480;
	add.s32 	%r5175, %r5145, 24576;
	add.s32 	%r5180, %r5145, 28672;
	.loc	1 213 66                        // prefix_prefill.py:213:66
	cvt.u64.u32 	%rd49, %r45;
	cvt.u64.u32 	%rd48, %r46;
	cvt.u64.u32 	%rd46, %r47;
	cvt.u64.u32 	%rd42, %r49;
	cvt.u64.u32 	%rd34, %r53;
	cvt.u64.u32 	%rd18, %r61;
	cvt.u64.u32 	%rd47, %r48;
	cvt.u64.u32 	%rd43, %r50;
	cvt.u64.u32 	%rd35, %r54;
	cvt.u64.u32 	%rd19, %r62;
	cvt.u64.u32 	%rd44, %r51;
	cvt.u64.u32 	%rd36, %r55;
	cvt.u64.u32 	%rd20, %r63;
	cvt.u64.u32 	%rd45, %r52;
	cvt.u64.u32 	%rd37, %r56;
	cvt.u64.u32 	%rd21, %r64;
	cvt.u64.u32 	%rd38, %r57;
	cvt.u64.u32 	%rd22, %r65;
	cvt.u64.u32 	%rd39, %r58;
	cvt.u64.u32 	%rd23, %r66;
	cvt.u64.u32 	%rd40, %r59;
	cvt.u64.u32 	%rd24, %r67;
	cvt.u64.u32 	%rd41, %r60;
	cvt.u64.u32 	%rd25, %r68;
	cvt.u64.u32 	%rd26, %r69;
	cvt.u64.u32 	%rd27, %r70;
	cvt.u64.u32 	%rd28, %r71;
	cvt.u64.u32 	%rd29, %r72;
	cvt.u64.u32 	%rd30, %r73;
	cvt.u64.u32 	%rd31, %r74;
	cvt.u64.u32 	%rd32, %r75;
	cvt.u64.u32 	%rd33, %r76;
	cvt.u64.u32 	%rd57, %r13;
	cvt.u64.u32 	%rd56, %r14;
	cvt.u64.u32 	%rd55, %r15;
	cvt.u64.u32 	%rd54, %r16;
	cvt.u64.u32 	%rd50, %r17;
	cvt.u64.u32 	%rd51, %r18;
	cvt.u64.u32 	%rd52, %r19;
	cvt.u64.u32 	%rd53, %r20;
	cvt.u64.u32 	%rd58, %r243;
	cvt.s64.s32 	%rd59, %r4;
	cvt.s64.s32 	%rd69, %r43;
	cvt.s64.s32 	%rd67, %r44;
	mul.lo.s32 	%r6388, %r404, %r392;
	shl.b32 	%r382, %r392, 7;
	mul.lo.s32 	%r6387, %r404, %r390;
	shl.b32 	%r384, %r390, 7;
	mov.u64 	%rd598, 0;
$L__BB0_5:                              // =>This Inner Loop Header: Depth=1
	.loc	1 219 32                        // prefix_prefill.py:219:32
	or.b64  	%rd477, %rd598, %rd57;
	or.b64  	%rd478, %rd598, %rd56;
	or.b64  	%rd479, %rd598, %rd55;
	or.b64  	%rd480, %rd598, %rd54;
	or.b64  	%rd481, %rd598, %rd53;
	or.b64  	%rd482, %rd598, %rd52;
	or.b64  	%rd483, %rd598, %rd51;
	or.b64  	%rd484, %rd598, %rd50;
	or.b64  	%rd485, %rd598, %rd49;
	or.b64  	%rd486, %rd598, %rd48;
	or.b64  	%rd487, %rd598, %rd47;
	or.b64  	%rd488, %rd598, %rd46;
	or.b64  	%rd489, %rd598, %rd45;
	or.b64  	%rd490, %rd598, %rd44;
	or.b64  	%rd491, %rd598, %rd43;
	or.b64  	%rd492, %rd598, %rd42;
	or.b64  	%rd493, %rd598, %rd37;
	or.b64  	%rd494, %rd598, %rd36;
	or.b64  	%rd495, %rd598, %rd35;
	or.b64  	%rd496, %rd598, %rd34;
	or.b64  	%rd497, %rd598, %rd41;
	or.b64  	%rd498, %rd598, %rd40;
	or.b64  	%rd499, %rd598, %rd39;
	or.b64  	%rd500, %rd598, %rd38;
	or.b64  	%rd501, %rd598, %rd29;
	or.b64  	%rd502, %rd598, %rd28;
	or.b64  	%rd503, %rd598, %rd27;
	or.b64  	%rd504, %rd598, %rd26;
	or.b64  	%rd505, %rd598, %rd33;
	or.b64  	%rd506, %rd598, %rd32;
	or.b64  	%rd507, %rd598, %rd31;
	or.b64  	%rd508, %rd598, %rd30;
	or.b64  	%rd509, %rd598, %rd21;
	or.b64  	%rd510, %rd598, %rd20;
	or.b64  	%rd511, %rd598, %rd19;
	or.b64  	%rd512, %rd598, %rd18;
	or.b64  	%rd513, %rd598, %rd25;
	or.b64  	%rd514, %rd598, %rd24;
	or.b64  	%rd515, %rd598, %rd23;
	or.b64  	%rd516, %rd598, %rd22;
	.loc	1 219 51                        // prefix_prefill.py:219:51
	setp.lt.s64 	%p419, %rd484, %rd59;
	setp.lt.s64 	%p414, %rd483, %rd59;
	setp.lt.s64 	%p409, %rd482, %rd59;
	setp.lt.s64 	%p404, %rd481, %rd59;
	setp.lt.s64 	%p399, %rd480, %rd59;
	setp.lt.s64 	%p394, %rd479, %rd59;
	setp.lt.s64 	%p389, %rd478, %rd59;
	setp.lt.s64 	%p384, %rd477, %rd59;
	.loc	1 217 20                        // prefix_prefill.py:217:20
	mul.wide.s32 	%rd517, %r6387, 2;
	add.s64 	%rd461, %rd2, %rd517;
	add.s64 	%rd462, %rd3, %rd517;
	add.s64 	%rd463, %rd4, %rd517;
	add.s64 	%rd464, %rd5, %rd517;
	add.s64 	%rd465, %rd6, %rd517;
	add.s64 	%rd466, %rd7, %rd517;
	add.s64 	%rd467, %rd8, %rd517;
	add.s64 	%rd468, %rd9, %rd517;
	.loc	1 216 20                        // prefix_prefill.py:216:20
	// begin inline asm
	mov.u32 %r3529, 0x0;
	mov.u32 %r3530, 0x0;
	mov.u32 %r3531, 0x0;
	mov.u32 %r3532, 0x0;
	@%p384 ld.global.v4.b32 { %r3529, %r3530, %r3531, %r3532 }, [ %rd461 + 0 ];
	@!%p384 mov.u32 %r3529, %r410;
	@!%p384 mov.u32 %r3530, %r410;
	@!%p384 mov.u32 %r3531, %r410;
	@!%p384 mov.u32 %r3532, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r3537, 0x0;
	mov.u32 %r3538, 0x0;
	mov.u32 %r3539, 0x0;
	mov.u32 %r3540, 0x0;
	@%p389 ld.global.v4.b32 { %r3537, %r3538, %r3539, %r3540 }, [ %rd462 + 0 ];
	@!%p389 mov.u32 %r3537, %r410;
	@!%p389 mov.u32 %r3538, %r410;
	@!%p389 mov.u32 %r3539, %r410;
	@!%p389 mov.u32 %r3540, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r3545, 0x0;
	mov.u32 %r3546, 0x0;
	mov.u32 %r3547, 0x0;
	mov.u32 %r3548, 0x0;
	@%p394 ld.global.v4.b32 { %r3545, %r3546, %r3547, %r3548 }, [ %rd463 + 0 ];
	@!%p394 mov.u32 %r3545, %r410;
	@!%p394 mov.u32 %r3546, %r410;
	@!%p394 mov.u32 %r3547, %r410;
	@!%p394 mov.u32 %r3548, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r3553, 0x0;
	mov.u32 %r3554, 0x0;
	mov.u32 %r3555, 0x0;
	mov.u32 %r3556, 0x0;
	@%p399 ld.global.v4.b32 { %r3553, %r3554, %r3555, %r3556 }, [ %rd464 + 0 ];
	@!%p399 mov.u32 %r3553, %r410;
	@!%p399 mov.u32 %r3554, %r410;
	@!%p399 mov.u32 %r3555, %r410;
	@!%p399 mov.u32 %r3556, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r3561, 0x0;
	mov.u32 %r3562, 0x0;
	mov.u32 %r3563, 0x0;
	mov.u32 %r3564, 0x0;
	@%p404 ld.global.v4.b32 { %r3561, %r3562, %r3563, %r3564 }, [ %rd465 + 0 ];
	@!%p404 mov.u32 %r3561, %r410;
	@!%p404 mov.u32 %r3562, %r410;
	@!%p404 mov.u32 %r3563, %r410;
	@!%p404 mov.u32 %r3564, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r3569, 0x0;
	mov.u32 %r3570, 0x0;
	mov.u32 %r3571, 0x0;
	mov.u32 %r3572, 0x0;
	@%p409 ld.global.v4.b32 { %r3569, %r3570, %r3571, %r3572 }, [ %rd466 + 0 ];
	@!%p409 mov.u32 %r3569, %r410;
	@!%p409 mov.u32 %r3570, %r410;
	@!%p409 mov.u32 %r3571, %r410;
	@!%p409 mov.u32 %r3572, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r3577, 0x0;
	mov.u32 %r3578, 0x0;
	mov.u32 %r3579, 0x0;
	mov.u32 %r3580, 0x0;
	@%p414 ld.global.v4.b32 { %r3577, %r3578, %r3579, %r3580 }, [ %rd467 + 0 ];
	@!%p414 mov.u32 %r3577, %r410;
	@!%p414 mov.u32 %r3578, %r410;
	@!%p414 mov.u32 %r3579, %r410;
	@!%p414 mov.u32 %r3580, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r3585, 0x0;
	mov.u32 %r3586, 0x0;
	mov.u32 %r3587, 0x0;
	mov.u32 %r3588, 0x0;
	@%p419 ld.global.v4.b32 { %r3585, %r3586, %r3587, %r3588 }, [ %rd468 + 0 ];
	@!%p419 mov.u32 %r3585, %r410;
	@!%p419 mov.u32 %r3586, %r410;
	@!%p419 mov.u32 %r3587, %r410;
	@!%p419 mov.u32 %r3588, %r410;
	// end inline asm
	bar.sync 	0;
	st.shared.v4.b32 	[%r244], {%r3529, %r3530, %r3531, %r3532};
	st.shared.v4.b32 	[%r244+4096], {%r3537, %r3538, %r3539, %r3540};
	st.shared.v4.b32 	[%r244+8192], {%r3545, %r3546, %r3547, %r3548};
	st.shared.v4.b32 	[%r244+12288], {%r3553, %r3554, %r3555, %r3556};
	st.shared.v4.b32 	[%r244+16384], {%r3561, %r3562, %r3563, %r3564};
	st.shared.v4.b32 	[%r244+20480], {%r3569, %r3570, %r3571, %r3572};
	st.shared.v4.b32 	[%r244+24576], {%r3577, %r3578, %r3579, %r3580};
	st.shared.v4.b32 	[%r244+28672], {%r3585, %r3586, %r3587, %r3588};
	.loc	1 106 16                        // prefix_prefill.py:106:16
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3953, %r3954, %r3955, %r3956 }, [ %r3597 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r4049, %r4050, %r4051, %r4052 }, [ %r3602 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r4145, %r4146, %r4147, %r4148 }, [ %r3607 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r4241, %r4242, %r4243, %r4244 }, [ %r3612 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r4337, %r4338, %r4339, %r4340 }, [ %r3617 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r4433, %r4434, %r4435, %r4436 }, [ %r3622 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r4529, %r4530, %r4531, %r4532 }, [ %r3627 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r4625, %r4626, %r4627, %r4628 }, [ %r3632 + 0 ];
	// end inline asm
	.loc	1 216 20                        // prefix_prefill.py:216:20
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3633, %r3634, %r3635, %r3636 }, [ %r3637 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3638, %r3639, %r3640, %r3641 }, [ %r3642 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3643, %r3644, %r3645, %r3646 }, [ %r3647 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3648, %r3649, %r3650, %r3651 }, [ %r3652 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3653, %r3654, %r3655, %r3656 }, [ %r3657 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3658, %r3659, %r3660, %r3661 }, [ %r3662 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3663, %r3664, %r3665, %r3666 }, [ %r3667 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3668, %r3669, %r3670, %r3671 }, [ %r3672 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3673, %r3674, %r3675, %r3676 }, [ %r3677 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3678, %r3679, %r3680, %r3681 }, [ %r3682 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3683, %r3684, %r3685, %r3686 }, [ %r3687 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3688, %r3689, %r3690, %r3691 }, [ %r3692 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3693, %r3694, %r3695, %r3696 }, [ %r3697 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3698, %r3699, %r3700, %r3701 }, [ %r3702 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3703, %r3704, %r3705, %r3706 }, [ %r3707 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3708, %r3709, %r3710, %r3711 }, [ %r3712 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3713, %r3714, %r3715, %r3716 }, [ %r3717 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3718, %r3719, %r3720, %r3721 }, [ %r3722 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3723, %r3724, %r3725, %r3726 }, [ %r3727 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3728, %r3729, %r3730, %r3731 }, [ %r3732 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3733, %r3734, %r3735, %r3736 }, [ %r3737 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3738, %r3739, %r3740, %r3741 }, [ %r3742 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3743, %r3744, %r3745, %r3746 }, [ %r3747 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3748, %r3749, %r3750, %r3751 }, [ %r3752 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3753, %r3754, %r3755, %r3756 }, [ %r3757 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3758, %r3759, %r3760, %r3761 }, [ %r3762 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3763, %r3764, %r3765, %r3766 }, [ %r3767 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3768, %r3769, %r3770, %r3771 }, [ %r3772 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3773, %r3774, %r3775, %r3776 }, [ %r3777 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3778, %r3779, %r3780, %r3781 }, [ %r3782 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3783, %r3784, %r3785, %r3786 }, [ %r3787 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3788, %r3789, %r3790, %r3791 }, [ %r3792 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3793, %r3794, %r3795, %r3796 }, [ %r3797 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3798, %r3799, %r3800, %r3801 }, [ %r3802 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3803, %r3804, %r3805, %r3806 }, [ %r3807 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3808, %r3809, %r3810, %r3811 }, [ %r3812 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3813, %r3814, %r3815, %r3816 }, [ %r3817 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3818, %r3819, %r3820, %r3821 }, [ %r3822 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3823, %r3824, %r3825, %r3826 }, [ %r3827 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3828, %r3829, %r3830, %r3831 }, [ %r3832 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3833, %r3834, %r3835, %r3836 }, [ %r3837 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3838, %r3839, %r3840, %r3841 }, [ %r3842 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3843, %r3844, %r3845, %r3846 }, [ %r3847 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3848, %r3849, %r3850, %r3851 }, [ %r3852 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3853, %r3854, %r3855, %r3856 }, [ %r3857 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3858, %r3859, %r3860, %r3861 }, [ %r3862 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3863, %r3864, %r3865, %r3866 }, [ %r3867 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3868, %r3869, %r3870, %r3871 }, [ %r3872 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3873, %r3874, %r3875, %r3876 }, [ %r3877 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3878, %r3879, %r3880, %r3881 }, [ %r3882 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3883, %r3884, %r3885, %r3886 }, [ %r3887 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3888, %r3889, %r3890, %r3891 }, [ %r3892 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3893, %r3894, %r3895, %r3896 }, [ %r3897 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3898, %r3899, %r3900, %r3901 }, [ %r3902 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3903, %r3904, %r3905, %r3906 }, [ %r3907 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3908, %r3909, %r3910, %r3911 }, [ %r3912 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3913, %r3914, %r3915, %r3916 }, [ %r3917 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3918, %r3919, %r3920, %r3921 }, [ %r3922 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3923, %r3924, %r3925, %r3926 }, [ %r3927 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3928, %r3929, %r3930, %r3931 }, [ %r3932 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3933, %r3934, %r3935, %r3936 }, [ %r3937 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3938, %r3939, %r3940, %r3941 }, [ %r3942 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3943, %r3944, %r3945, %r3946 }, [ %r3947 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r3948, %r3949, %r3950, %r3951 }, [ %r3952 + 0 ];
	// end inline asm
	mov.f32 	%f3252, 0f00000000;
	.loc	1 223 23                        // prefix_prefill.py:223:23
	mov.f32 	%f3132, %f3252;
	mov.f32 	%f3133, %f3252;
	mov.f32 	%f3134, %f3252;
	mov.f32 	%f3135, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3132, %f3133, %f3134, %f3135 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3633, %r3634 }, { %f3132, %f3133, %f3134, %f3135 };
	// end inline asm
	mov.f32 	%f3140, %f3252;
	mov.f32 	%f3141, %f3252;
	mov.f32 	%f3142, %f3252;
	mov.f32 	%f3143, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3140, %f3141, %f3142, %f3143 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3635, %r3636 }, { %f3140, %f3141, %f3142, %f3143 };
	// end inline asm
	mov.f32 	%f3148, %f3252;
	mov.f32 	%f3149, %f3252;
	mov.f32 	%f3150, %f3252;
	mov.f32 	%f3151, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3148, %f3149, %f3150, %f3151 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3673, %r3674 }, { %f3148, %f3149, %f3150, %f3151 };
	// end inline asm
	mov.f32 	%f3156, %f3252;
	mov.f32 	%f3157, %f3252;
	mov.f32 	%f3158, %f3252;
	mov.f32 	%f3159, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3156, %f3157, %f3158, %f3159 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3675, %r3676 }, { %f3156, %f3157, %f3158, %f3159 };
	// end inline asm
	mov.f32 	%f3164, %f3252;
	mov.f32 	%f3165, %f3252;
	mov.f32 	%f3166, %f3252;
	mov.f32 	%f3167, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3164, %f3165, %f3166, %f3167 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3713, %r3714 }, { %f3164, %f3165, %f3166, %f3167 };
	// end inline asm
	mov.f32 	%f3172, %f3252;
	mov.f32 	%f3173, %f3252;
	mov.f32 	%f3174, %f3252;
	mov.f32 	%f3175, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3172, %f3173, %f3174, %f3175 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3715, %r3716 }, { %f3172, %f3173, %f3174, %f3175 };
	// end inline asm
	mov.f32 	%f3180, %f3252;
	mov.f32 	%f3181, %f3252;
	mov.f32 	%f3182, %f3252;
	mov.f32 	%f3183, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3180, %f3181, %f3182, %f3183 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3753, %r3754 }, { %f3180, %f3181, %f3182, %f3183 };
	// end inline asm
	mov.f32 	%f3188, %f3252;
	mov.f32 	%f3189, %f3252;
	mov.f32 	%f3190, %f3252;
	mov.f32 	%f3191, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3188, %f3189, %f3190, %f3191 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3755, %r3756 }, { %f3188, %f3189, %f3190, %f3191 };
	// end inline asm
	mov.f32 	%f3196, %f3252;
	mov.f32 	%f3197, %f3252;
	mov.f32 	%f3198, %f3252;
	mov.f32 	%f3199, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3196, %f3197, %f3198, %f3199 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3793, %r3794 }, { %f3196, %f3197, %f3198, %f3199 };
	// end inline asm
	mov.f32 	%f3204, %f3252;
	mov.f32 	%f3205, %f3252;
	mov.f32 	%f3206, %f3252;
	mov.f32 	%f3207, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3204, %f3205, %f3206, %f3207 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3795, %r3796 }, { %f3204, %f3205, %f3206, %f3207 };
	// end inline asm
	mov.f32 	%f3212, %f3252;
	mov.f32 	%f3213, %f3252;
	mov.f32 	%f3214, %f3252;
	mov.f32 	%f3215, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3212, %f3213, %f3214, %f3215 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3833, %r3834 }, { %f3212, %f3213, %f3214, %f3215 };
	// end inline asm
	mov.f32 	%f3220, %f3252;
	mov.f32 	%f3221, %f3252;
	mov.f32 	%f3222, %f3252;
	mov.f32 	%f3223, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3220, %f3221, %f3222, %f3223 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3835, %r3836 }, { %f3220, %f3221, %f3222, %f3223 };
	// end inline asm
	mov.f32 	%f3228, %f3252;
	mov.f32 	%f3229, %f3252;
	mov.f32 	%f3230, %f3252;
	mov.f32 	%f3231, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3228, %f3229, %f3230, %f3231 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3873, %r3874 }, { %f3228, %f3229, %f3230, %f3231 };
	// end inline asm
	mov.f32 	%f3236, %f3252;
	mov.f32 	%f3237, %f3252;
	mov.f32 	%f3238, %f3252;
	mov.f32 	%f3239, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3236, %f3237, %f3238, %f3239 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3875, %r3876 }, { %f3236, %f3237, %f3238, %f3239 };
	// end inline asm
	mov.f32 	%f3244, %f3252;
	mov.f32 	%f3245, %f3252;
	mov.f32 	%f3246, %f3252;
	mov.f32 	%f3247, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3244, %f3245, %f3246, %f3247 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3913, %r3914 }, { %f3244, %f3245, %f3246, %f3247 };
	// end inline asm
	mov.f32 	%f3253, %f3252;
	mov.f32 	%f3254, %f3252;
	mov.f32 	%f3255, %f3252;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3252, %f3253, %f3254, %f3255 }, { %r3953, %r3954, %r3955, %r3956 }, { %r3915, %r3916 }, { %f3252, %f3253, %f3254, %f3255 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3132, %f3133, %f3134, %f3135 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3638, %r3639 }, { %f3132, %f3133, %f3134, %f3135 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3140, %f3141, %f3142, %f3143 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3640, %r3641 }, { %f3140, %f3141, %f3142, %f3143 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3148, %f3149, %f3150, %f3151 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3678, %r3679 }, { %f3148, %f3149, %f3150, %f3151 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3156, %f3157, %f3158, %f3159 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3680, %r3681 }, { %f3156, %f3157, %f3158, %f3159 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3164, %f3165, %f3166, %f3167 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3718, %r3719 }, { %f3164, %f3165, %f3166, %f3167 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3172, %f3173, %f3174, %f3175 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3720, %r3721 }, { %f3172, %f3173, %f3174, %f3175 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3180, %f3181, %f3182, %f3183 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3758, %r3759 }, { %f3180, %f3181, %f3182, %f3183 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3188, %f3189, %f3190, %f3191 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3760, %r3761 }, { %f3188, %f3189, %f3190, %f3191 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3196, %f3197, %f3198, %f3199 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3798, %r3799 }, { %f3196, %f3197, %f3198, %f3199 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3204, %f3205, %f3206, %f3207 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3800, %r3801 }, { %f3204, %f3205, %f3206, %f3207 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3212, %f3213, %f3214, %f3215 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3838, %r3839 }, { %f3212, %f3213, %f3214, %f3215 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3220, %f3221, %f3222, %f3223 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3840, %r3841 }, { %f3220, %f3221, %f3222, %f3223 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3228, %f3229, %f3230, %f3231 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3878, %r3879 }, { %f3228, %f3229, %f3230, %f3231 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3236, %f3237, %f3238, %f3239 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3880, %r3881 }, { %f3236, %f3237, %f3238, %f3239 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3244, %f3245, %f3246, %f3247 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3918, %r3919 }, { %f3244, %f3245, %f3246, %f3247 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3252, %f3253, %f3254, %f3255 }, { %r4049, %r4050, %r4051, %r4052 }, { %r3920, %r3921 }, { %f3252, %f3253, %f3254, %f3255 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3132, %f3133, %f3134, %f3135 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3643, %r3644 }, { %f3132, %f3133, %f3134, %f3135 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3140, %f3141, %f3142, %f3143 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3645, %r3646 }, { %f3140, %f3141, %f3142, %f3143 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3148, %f3149, %f3150, %f3151 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3683, %r3684 }, { %f3148, %f3149, %f3150, %f3151 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3156, %f3157, %f3158, %f3159 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3685, %r3686 }, { %f3156, %f3157, %f3158, %f3159 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3164, %f3165, %f3166, %f3167 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3723, %r3724 }, { %f3164, %f3165, %f3166, %f3167 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3172, %f3173, %f3174, %f3175 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3725, %r3726 }, { %f3172, %f3173, %f3174, %f3175 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3180, %f3181, %f3182, %f3183 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3763, %r3764 }, { %f3180, %f3181, %f3182, %f3183 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3188, %f3189, %f3190, %f3191 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3765, %r3766 }, { %f3188, %f3189, %f3190, %f3191 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3196, %f3197, %f3198, %f3199 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3803, %r3804 }, { %f3196, %f3197, %f3198, %f3199 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3204, %f3205, %f3206, %f3207 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3805, %r3806 }, { %f3204, %f3205, %f3206, %f3207 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3212, %f3213, %f3214, %f3215 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3843, %r3844 }, { %f3212, %f3213, %f3214, %f3215 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3220, %f3221, %f3222, %f3223 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3845, %r3846 }, { %f3220, %f3221, %f3222, %f3223 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3228, %f3229, %f3230, %f3231 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3883, %r3884 }, { %f3228, %f3229, %f3230, %f3231 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3236, %f3237, %f3238, %f3239 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3885, %r3886 }, { %f3236, %f3237, %f3238, %f3239 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3244, %f3245, %f3246, %f3247 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3923, %r3924 }, { %f3244, %f3245, %f3246, %f3247 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3252, %f3253, %f3254, %f3255 }, { %r4145, %r4146, %r4147, %r4148 }, { %r3925, %r3926 }, { %f3252, %f3253, %f3254, %f3255 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3132, %f3133, %f3134, %f3135 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3648, %r3649 }, { %f3132, %f3133, %f3134, %f3135 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3140, %f3141, %f3142, %f3143 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3650, %r3651 }, { %f3140, %f3141, %f3142, %f3143 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3148, %f3149, %f3150, %f3151 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3688, %r3689 }, { %f3148, %f3149, %f3150, %f3151 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3156, %f3157, %f3158, %f3159 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3690, %r3691 }, { %f3156, %f3157, %f3158, %f3159 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3164, %f3165, %f3166, %f3167 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3728, %r3729 }, { %f3164, %f3165, %f3166, %f3167 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3172, %f3173, %f3174, %f3175 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3730, %r3731 }, { %f3172, %f3173, %f3174, %f3175 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3180, %f3181, %f3182, %f3183 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3768, %r3769 }, { %f3180, %f3181, %f3182, %f3183 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3188, %f3189, %f3190, %f3191 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3770, %r3771 }, { %f3188, %f3189, %f3190, %f3191 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3196, %f3197, %f3198, %f3199 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3808, %r3809 }, { %f3196, %f3197, %f3198, %f3199 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3204, %f3205, %f3206, %f3207 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3810, %r3811 }, { %f3204, %f3205, %f3206, %f3207 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3212, %f3213, %f3214, %f3215 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3848, %r3849 }, { %f3212, %f3213, %f3214, %f3215 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3220, %f3221, %f3222, %f3223 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3850, %r3851 }, { %f3220, %f3221, %f3222, %f3223 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3228, %f3229, %f3230, %f3231 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3888, %r3889 }, { %f3228, %f3229, %f3230, %f3231 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3236, %f3237, %f3238, %f3239 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3890, %r3891 }, { %f3236, %f3237, %f3238, %f3239 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3244, %f3245, %f3246, %f3247 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3928, %r3929 }, { %f3244, %f3245, %f3246, %f3247 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3252, %f3253, %f3254, %f3255 }, { %r4241, %r4242, %r4243, %r4244 }, { %r3930, %r3931 }, { %f3252, %f3253, %f3254, %f3255 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3132, %f3133, %f3134, %f3135 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3653, %r3654 }, { %f3132, %f3133, %f3134, %f3135 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3140, %f3141, %f3142, %f3143 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3655, %r3656 }, { %f3140, %f3141, %f3142, %f3143 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3148, %f3149, %f3150, %f3151 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3693, %r3694 }, { %f3148, %f3149, %f3150, %f3151 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3156, %f3157, %f3158, %f3159 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3695, %r3696 }, { %f3156, %f3157, %f3158, %f3159 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3164, %f3165, %f3166, %f3167 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3733, %r3734 }, { %f3164, %f3165, %f3166, %f3167 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3172, %f3173, %f3174, %f3175 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3735, %r3736 }, { %f3172, %f3173, %f3174, %f3175 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3180, %f3181, %f3182, %f3183 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3773, %r3774 }, { %f3180, %f3181, %f3182, %f3183 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3188, %f3189, %f3190, %f3191 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3775, %r3776 }, { %f3188, %f3189, %f3190, %f3191 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3196, %f3197, %f3198, %f3199 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3813, %r3814 }, { %f3196, %f3197, %f3198, %f3199 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3204, %f3205, %f3206, %f3207 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3815, %r3816 }, { %f3204, %f3205, %f3206, %f3207 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3212, %f3213, %f3214, %f3215 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3853, %r3854 }, { %f3212, %f3213, %f3214, %f3215 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3220, %f3221, %f3222, %f3223 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3855, %r3856 }, { %f3220, %f3221, %f3222, %f3223 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3228, %f3229, %f3230, %f3231 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3893, %r3894 }, { %f3228, %f3229, %f3230, %f3231 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3236, %f3237, %f3238, %f3239 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3895, %r3896 }, { %f3236, %f3237, %f3238, %f3239 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3244, %f3245, %f3246, %f3247 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3933, %r3934 }, { %f3244, %f3245, %f3246, %f3247 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3252, %f3253, %f3254, %f3255 }, { %r4337, %r4338, %r4339, %r4340 }, { %r3935, %r3936 }, { %f3252, %f3253, %f3254, %f3255 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3132, %f3133, %f3134, %f3135 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3658, %r3659 }, { %f3132, %f3133, %f3134, %f3135 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3140, %f3141, %f3142, %f3143 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3660, %r3661 }, { %f3140, %f3141, %f3142, %f3143 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3148, %f3149, %f3150, %f3151 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3698, %r3699 }, { %f3148, %f3149, %f3150, %f3151 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3156, %f3157, %f3158, %f3159 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3700, %r3701 }, { %f3156, %f3157, %f3158, %f3159 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3164, %f3165, %f3166, %f3167 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3738, %r3739 }, { %f3164, %f3165, %f3166, %f3167 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3172, %f3173, %f3174, %f3175 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3740, %r3741 }, { %f3172, %f3173, %f3174, %f3175 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3180, %f3181, %f3182, %f3183 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3778, %r3779 }, { %f3180, %f3181, %f3182, %f3183 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3188, %f3189, %f3190, %f3191 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3780, %r3781 }, { %f3188, %f3189, %f3190, %f3191 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3196, %f3197, %f3198, %f3199 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3818, %r3819 }, { %f3196, %f3197, %f3198, %f3199 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3204, %f3205, %f3206, %f3207 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3820, %r3821 }, { %f3204, %f3205, %f3206, %f3207 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3212, %f3213, %f3214, %f3215 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3858, %r3859 }, { %f3212, %f3213, %f3214, %f3215 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3220, %f3221, %f3222, %f3223 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3860, %r3861 }, { %f3220, %f3221, %f3222, %f3223 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3228, %f3229, %f3230, %f3231 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3898, %r3899 }, { %f3228, %f3229, %f3230, %f3231 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3236, %f3237, %f3238, %f3239 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3900, %r3901 }, { %f3236, %f3237, %f3238, %f3239 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3244, %f3245, %f3246, %f3247 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3938, %r3939 }, { %f3244, %f3245, %f3246, %f3247 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3252, %f3253, %f3254, %f3255 }, { %r4433, %r4434, %r4435, %r4436 }, { %r3940, %r3941 }, { %f3252, %f3253, %f3254, %f3255 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3132, %f3133, %f3134, %f3135 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3663, %r3664 }, { %f3132, %f3133, %f3134, %f3135 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3140, %f3141, %f3142, %f3143 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3665, %r3666 }, { %f3140, %f3141, %f3142, %f3143 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3148, %f3149, %f3150, %f3151 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3703, %r3704 }, { %f3148, %f3149, %f3150, %f3151 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3156, %f3157, %f3158, %f3159 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3705, %r3706 }, { %f3156, %f3157, %f3158, %f3159 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3164, %f3165, %f3166, %f3167 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3743, %r3744 }, { %f3164, %f3165, %f3166, %f3167 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3172, %f3173, %f3174, %f3175 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3745, %r3746 }, { %f3172, %f3173, %f3174, %f3175 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3180, %f3181, %f3182, %f3183 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3783, %r3784 }, { %f3180, %f3181, %f3182, %f3183 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3188, %f3189, %f3190, %f3191 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3785, %r3786 }, { %f3188, %f3189, %f3190, %f3191 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3196, %f3197, %f3198, %f3199 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3823, %r3824 }, { %f3196, %f3197, %f3198, %f3199 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3204, %f3205, %f3206, %f3207 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3825, %r3826 }, { %f3204, %f3205, %f3206, %f3207 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3212, %f3213, %f3214, %f3215 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3863, %r3864 }, { %f3212, %f3213, %f3214, %f3215 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3220, %f3221, %f3222, %f3223 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3865, %r3866 }, { %f3220, %f3221, %f3222, %f3223 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3228, %f3229, %f3230, %f3231 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3903, %r3904 }, { %f3228, %f3229, %f3230, %f3231 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3236, %f3237, %f3238, %f3239 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3905, %r3906 }, { %f3236, %f3237, %f3238, %f3239 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3244, %f3245, %f3246, %f3247 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3943, %r3944 }, { %f3244, %f3245, %f3246, %f3247 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3252, %f3253, %f3254, %f3255 }, { %r4529, %r4530, %r4531, %r4532 }, { %r3945, %r3946 }, { %f3252, %f3253, %f3254, %f3255 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3132, %f3133, %f3134, %f3135 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3668, %r3669 }, { %f3132, %f3133, %f3134, %f3135 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3140, %f3141, %f3142, %f3143 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3670, %r3671 }, { %f3140, %f3141, %f3142, %f3143 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3148, %f3149, %f3150, %f3151 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3708, %r3709 }, { %f3148, %f3149, %f3150, %f3151 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3156, %f3157, %f3158, %f3159 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3710, %r3711 }, { %f3156, %f3157, %f3158, %f3159 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3164, %f3165, %f3166, %f3167 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3748, %r3749 }, { %f3164, %f3165, %f3166, %f3167 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3172, %f3173, %f3174, %f3175 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3750, %r3751 }, { %f3172, %f3173, %f3174, %f3175 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3180, %f3181, %f3182, %f3183 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3788, %r3789 }, { %f3180, %f3181, %f3182, %f3183 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3188, %f3189, %f3190, %f3191 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3790, %r3791 }, { %f3188, %f3189, %f3190, %f3191 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3196, %f3197, %f3198, %f3199 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3828, %r3829 }, { %f3196, %f3197, %f3198, %f3199 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3204, %f3205, %f3206, %f3207 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3830, %r3831 }, { %f3204, %f3205, %f3206, %f3207 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3212, %f3213, %f3214, %f3215 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3868, %r3869 }, { %f3212, %f3213, %f3214, %f3215 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3220, %f3221, %f3222, %f3223 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3870, %r3871 }, { %f3220, %f3221, %f3222, %f3223 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3228, %f3229, %f3230, %f3231 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3908, %r3909 }, { %f3228, %f3229, %f3230, %f3231 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3236, %f3237, %f3238, %f3239 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3910, %r3911 }, { %f3236, %f3237, %f3238, %f3239 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3244, %f3245, %f3246, %f3247 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3948, %r3949 }, { %f3244, %f3245, %f3246, %f3247 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f3252, %f3253, %f3254, %f3255 }, { %r4625, %r4626, %r4627, %r4628 }, { %r3950, %r3951 }, { %f3252, %f3253, %f3254, %f3255 };
	// end inline asm
	.loc	1 224 14                        // prefix_prefill.py:224:14
	mul.f32 	%f5188, %f405, %f3132;
	mul.f32 	%f5189, %f405, %f3133;
	mul.f32 	%f5190, %f405, %f3134;
	mul.f32 	%f5191, %f405, %f3135;
	mul.f32 	%f5192, %f405, %f3140;
	mul.f32 	%f5193, %f405, %f3141;
	mul.f32 	%f5194, %f405, %f3142;
	mul.f32 	%f5195, %f405, %f3143;
	mul.f32 	%f5196, %f405, %f3148;
	mul.f32 	%f5197, %f405, %f3149;
	mul.f32 	%f5198, %f405, %f3150;
	mul.f32 	%f5199, %f405, %f3151;
	mul.f32 	%f5200, %f405, %f3156;
	mul.f32 	%f5201, %f405, %f3157;
	mul.f32 	%f5202, %f405, %f3158;
	mul.f32 	%f5203, %f405, %f3159;
	mul.f32 	%f5204, %f405, %f3164;
	mul.f32 	%f5205, %f405, %f3165;
	mul.f32 	%f5206, %f405, %f3166;
	mul.f32 	%f5207, %f405, %f3167;
	mul.f32 	%f5208, %f405, %f3172;
	mul.f32 	%f5209, %f405, %f3173;
	mul.f32 	%f5210, %f405, %f3174;
	mul.f32 	%f5211, %f405, %f3175;
	mul.f32 	%f5212, %f405, %f3180;
	mul.f32 	%f5213, %f405, %f3181;
	mul.f32 	%f5214, %f405, %f3182;
	mul.f32 	%f5215, %f405, %f3183;
	mul.f32 	%f5216, %f405, %f3188;
	mul.f32 	%f5217, %f405, %f3189;
	mul.f32 	%f5218, %f405, %f3190;
	mul.f32 	%f5219, %f405, %f3191;
	mul.f32 	%f5220, %f405, %f3196;
	mul.f32 	%f5221, %f405, %f3197;
	mul.f32 	%f5222, %f405, %f3198;
	mul.f32 	%f5223, %f405, %f3199;
	mul.f32 	%f5224, %f405, %f3204;
	mul.f32 	%f5225, %f405, %f3205;
	mul.f32 	%f5226, %f405, %f3206;
	mul.f32 	%f5227, %f405, %f3207;
	mul.f32 	%f5228, %f405, %f3212;
	mul.f32 	%f5229, %f405, %f3213;
	mul.f32 	%f5230, %f405, %f3214;
	mul.f32 	%f5231, %f405, %f3215;
	mul.f32 	%f5232, %f405, %f3220;
	mul.f32 	%f5233, %f405, %f3221;
	mul.f32 	%f5234, %f405, %f3222;
	mul.f32 	%f5235, %f405, %f3223;
	mul.f32 	%f5236, %f405, %f3228;
	mul.f32 	%f5237, %f405, %f3229;
	mul.f32 	%f5238, %f405, %f3230;
	mul.f32 	%f5239, %f405, %f3231;
	mul.f32 	%f5240, %f405, %f3236;
	mul.f32 	%f5241, %f405, %f3237;
	mul.f32 	%f5242, %f405, %f3238;
	mul.f32 	%f5243, %f405, %f3239;
	mul.f32 	%f5244, %f405, %f3244;
	mul.f32 	%f5245, %f405, %f3245;
	mul.f32 	%f5246, %f405, %f3246;
	mul.f32 	%f5247, %f405, %f3247;
	mul.f32 	%f5248, %f405, %f3252;
	mul.f32 	%f5249, %f405, %f3253;
	mul.f32 	%f5250, %f405, %f3254;
	mul.f32 	%f5251, %f405, %f3255;
	.loc	1 226 42                        // prefix_prefill.py:226:42
	setp.gt.s64 	%p463, %rd516, %rd69;
	selp.u16 	%rs502, 1, 0, %p463;
	shl.b16 	%rs503, %rs502, 2;
	setp.gt.s64 	%p464, %rd515, %rd69;
	selp.u16 	%rs504, -1, 0, %p464;
	shl.b16 	%rs505, %rs504, 3;
	or.b16  	%rs506, %rs505, %rs503;
	setp.gt.s64 	%p465, %rd516, %rd67;
	selp.u16 	%rs507, 1, 0, %p465;
	setp.gt.s64 	%p466, %rd515, %rd67;
	selp.u16 	%rs508, -1, 0, %p466;
	shl.b16 	%rs509, %rs508, 1;
	or.b16  	%rs510, %rs507, %rs509;
	and.b16  	%rs511, %rs510, 3;
	or.b16  	%rs512, %rs511, %rs506;
	and.b16  	%rs513, %rs512, 15;
	shl.b16 	%rs514, %rs513, 8;
	setp.gt.s64 	%p467, %rd514, %rd69;
	selp.u16 	%rs515, 1, 0, %p467;
	shl.b16 	%rs516, %rs515, 2;
	setp.gt.s64 	%p468, %rd513, %rd69;
	selp.u16 	%rs517, -1, 0, %p468;
	shl.b16 	%rs518, %rs517, 3;
	or.b16  	%rs519, %rs518, %rs516;
	setp.gt.s64 	%p469, %rd514, %rd67;
	selp.u16 	%rs520, 1, 0, %p469;
	setp.gt.s64 	%p470, %rd513, %rd67;
	selp.u16 	%rs521, -1, 0, %p470;
	shl.b16 	%rs522, %rs521, 1;
	or.b16  	%rs523, %rs520, %rs522;
	and.b16  	%rs524, %rs523, 3;
	or.b16  	%rs525, %rs524, %rs519;
	shl.b16 	%rs526, %rs525, 12;
	or.b16  	%rs527, %rs526, %rs514;
	setp.gt.s64 	%p471, %rd512, %rd69;
	selp.u16 	%rs528, 1, 0, %p471;
	shl.b16 	%rs529, %rs528, 2;
	setp.gt.s64 	%p472, %rd511, %rd69;
	selp.u16 	%rs530, -1, 0, %p472;
	shl.b16 	%rs531, %rs530, 3;
	or.b16  	%rs532, %rs531, %rs529;
	setp.gt.s64 	%p473, %rd512, %rd67;
	selp.u16 	%rs533, 1, 0, %p473;
	setp.gt.s64 	%p474, %rd511, %rd67;
	selp.u16 	%rs534, -1, 0, %p474;
	shl.b16 	%rs535, %rs534, 1;
	or.b16  	%rs536, %rs533, %rs535;
	and.b16  	%rs537, %rs536, 3;
	or.b16  	%rs538, %rs537, %rs532;
	and.b16  	%rs539, %rs538, 15;
	setp.gt.s64 	%p475, %rd510, %rd69;
	selp.u16 	%rs540, 1, 0, %p475;
	shl.b16 	%rs541, %rs540, 2;
	setp.gt.s64 	%p476, %rd509, %rd69;
	selp.u16 	%rs542, -1, 0, %p476;
	shl.b16 	%rs543, %rs542, 3;
	or.b16  	%rs544, %rs543, %rs541;
	setp.gt.s64 	%p477, %rd510, %rd67;
	selp.u16 	%rs545, 1, 0, %p477;
	setp.gt.s64 	%p478, %rd509, %rd67;
	selp.u16 	%rs546, -1, 0, %p478;
	shl.b16 	%rs547, %rs546, 1;
	or.b16  	%rs548, %rs545, %rs547;
	and.b16  	%rs549, %rs548, 3;
	or.b16  	%rs550, %rs549, %rs544;
	shl.b16 	%rs551, %rs550, 4;
	or.b16  	%rs552, %rs539, %rs551;
	and.b16  	%rs553, %rs552, 255;
	or.b16  	%rs554, %rs553, %rs527;
	cvt.u32.u16 	%r5981, %rs554;
	setp.gt.s64 	%p479, %rd508, %rd69;
	selp.u16 	%rs555, 1, 0, %p479;
	shl.b16 	%rs556, %rs555, 2;
	setp.gt.s64 	%p480, %rd507, %rd69;
	selp.u16 	%rs557, -1, 0, %p480;
	shl.b16 	%rs558, %rs557, 3;
	or.b16  	%rs559, %rs558, %rs556;
	setp.gt.s64 	%p481, %rd508, %rd67;
	selp.u16 	%rs560, 1, 0, %p481;
	setp.gt.s64 	%p482, %rd507, %rd67;
	selp.u16 	%rs561, -1, 0, %p482;
	shl.b16 	%rs562, %rs561, 1;
	or.b16  	%rs563, %rs560, %rs562;
	and.b16  	%rs564, %rs563, 3;
	or.b16  	%rs565, %rs564, %rs559;
	and.b16  	%rs566, %rs565, 15;
	shl.b16 	%rs567, %rs566, 8;
	setp.gt.s64 	%p483, %rd506, %rd69;
	selp.u16 	%rs568, 1, 0, %p483;
	shl.b16 	%rs569, %rs568, 2;
	setp.gt.s64 	%p484, %rd505, %rd69;
	selp.u16 	%rs570, -1, 0, %p484;
	shl.b16 	%rs571, %rs570, 3;
	or.b16  	%rs572, %rs571, %rs569;
	setp.gt.s64 	%p485, %rd506, %rd67;
	selp.u16 	%rs573, 1, 0, %p485;
	setp.gt.s64 	%p486, %rd505, %rd67;
	selp.u16 	%rs574, -1, 0, %p486;
	shl.b16 	%rs575, %rs574, 1;
	or.b16  	%rs576, %rs573, %rs575;
	and.b16  	%rs577, %rs576, 3;
	or.b16  	%rs578, %rs577, %rs572;
	shl.b16 	%rs579, %rs578, 12;
	or.b16  	%rs580, %rs579, %rs567;
	setp.gt.s64 	%p487, %rd504, %rd69;
	selp.u16 	%rs581, 1, 0, %p487;
	shl.b16 	%rs582, %rs581, 2;
	setp.gt.s64 	%p488, %rd503, %rd69;
	selp.u16 	%rs583, -1, 0, %p488;
	shl.b16 	%rs584, %rs583, 3;
	or.b16  	%rs585, %rs584, %rs582;
	setp.gt.s64 	%p489, %rd504, %rd67;
	selp.u16 	%rs586, 1, 0, %p489;
	setp.gt.s64 	%p490, %rd503, %rd67;
	selp.u16 	%rs587, -1, 0, %p490;
	shl.b16 	%rs588, %rs587, 1;
	or.b16  	%rs589, %rs586, %rs588;
	and.b16  	%rs590, %rs589, 3;
	or.b16  	%rs591, %rs590, %rs585;
	and.b16  	%rs592, %rs591, 15;
	setp.gt.s64 	%p491, %rd502, %rd69;
	selp.u16 	%rs593, 1, 0, %p491;
	shl.b16 	%rs594, %rs593, 2;
	setp.gt.s64 	%p492, %rd501, %rd69;
	selp.u16 	%rs595, -1, 0, %p492;
	shl.b16 	%rs596, %rs595, 3;
	or.b16  	%rs597, %rs596, %rs594;
	setp.gt.s64 	%p493, %rd502, %rd67;
	selp.u16 	%rs598, 1, 0, %p493;
	setp.gt.s64 	%p494, %rd501, %rd67;
	selp.u16 	%rs599, -1, 0, %p494;
	shl.b16 	%rs600, %rs599, 1;
	or.b16  	%rs601, %rs598, %rs600;
	and.b16  	%rs602, %rs601, 3;
	or.b16  	%rs603, %rs602, %rs597;
	shl.b16 	%rs604, %rs603, 4;
	or.b16  	%rs605, %rs592, %rs604;
	and.b16  	%rs606, %rs605, 255;
	or.b16  	%rs607, %rs606, %rs580;
	cvt.u32.u16 	%r5982, %rs607;
	shl.b32 	%r5983, %r5982, 16;
	or.b32  	%r5984, %r5981, %r5983;
	cvt.u64.u32 	%rd518, %r5984;
	setp.gt.s64 	%p495, %rd500, %rd69;
	selp.u16 	%rs608, 1, 0, %p495;
	shl.b16 	%rs609, %rs608, 2;
	setp.gt.s64 	%p496, %rd499, %rd69;
	selp.u16 	%rs610, -1, 0, %p496;
	shl.b16 	%rs611, %rs610, 3;
	or.b16  	%rs612, %rs611, %rs609;
	setp.gt.s64 	%p497, %rd500, %rd67;
	selp.u16 	%rs613, 1, 0, %p497;
	setp.gt.s64 	%p498, %rd499, %rd67;
	selp.u16 	%rs614, -1, 0, %p498;
	shl.b16 	%rs615, %rs614, 1;
	or.b16  	%rs616, %rs613, %rs615;
	and.b16  	%rs617, %rs616, 3;
	or.b16  	%rs618, %rs617, %rs612;
	and.b16  	%rs619, %rs618, 15;
	shl.b16 	%rs620, %rs619, 8;
	setp.gt.s64 	%p499, %rd498, %rd69;
	selp.u16 	%rs621, 1, 0, %p499;
	shl.b16 	%rs622, %rs621, 2;
	setp.gt.s64 	%p500, %rd497, %rd69;
	selp.u16 	%rs623, -1, 0, %p500;
	shl.b16 	%rs624, %rs623, 3;
	or.b16  	%rs625, %rs624, %rs622;
	setp.gt.s64 	%p501, %rd498, %rd67;
	selp.u16 	%rs626, 1, 0, %p501;
	setp.gt.s64 	%p502, %rd497, %rd67;
	selp.u16 	%rs627, -1, 0, %p502;
	shl.b16 	%rs628, %rs627, 1;
	or.b16  	%rs629, %rs626, %rs628;
	and.b16  	%rs630, %rs629, 3;
	or.b16  	%rs631, %rs630, %rs625;
	shl.b16 	%rs632, %rs631, 12;
	or.b16  	%rs633, %rs632, %rs620;
	setp.gt.s64 	%p503, %rd496, %rd69;
	selp.u16 	%rs634, 1, 0, %p503;
	shl.b16 	%rs635, %rs634, 2;
	setp.gt.s64 	%p504, %rd495, %rd69;
	selp.u16 	%rs636, -1, 0, %p504;
	shl.b16 	%rs637, %rs636, 3;
	or.b16  	%rs638, %rs637, %rs635;
	setp.gt.s64 	%p505, %rd496, %rd67;
	selp.u16 	%rs639, 1, 0, %p505;
	setp.gt.s64 	%p506, %rd495, %rd67;
	selp.u16 	%rs640, -1, 0, %p506;
	shl.b16 	%rs641, %rs640, 1;
	or.b16  	%rs642, %rs639, %rs641;
	and.b16  	%rs643, %rs642, 3;
	or.b16  	%rs644, %rs643, %rs638;
	and.b16  	%rs645, %rs644, 15;
	setp.gt.s64 	%p507, %rd494, %rd69;
	selp.u16 	%rs646, 1, 0, %p507;
	shl.b16 	%rs647, %rs646, 2;
	setp.gt.s64 	%p508, %rd493, %rd69;
	selp.u16 	%rs648, -1, 0, %p508;
	shl.b16 	%rs649, %rs648, 3;
	or.b16  	%rs650, %rs649, %rs647;
	setp.gt.s64 	%p509, %rd494, %rd67;
	selp.u16 	%rs651, 1, 0, %p509;
	setp.gt.s64 	%p510, %rd493, %rd67;
	selp.u16 	%rs652, -1, 0, %p510;
	shl.b16 	%rs653, %rs652, 1;
	or.b16  	%rs654, %rs651, %rs653;
	and.b16  	%rs655, %rs654, 3;
	or.b16  	%rs656, %rs655, %rs650;
	shl.b16 	%rs657, %rs656, 4;
	or.b16  	%rs658, %rs645, %rs657;
	and.b16  	%rs659, %rs658, 255;
	or.b16  	%rs660, %rs659, %rs633;
	cvt.u32.u16 	%r5985, %rs660;
	shr.u32 	%r5986, %r5985, 1;
	shr.u32 	%r5987, %r5985, 2;
	shr.u32 	%r5988, %r5985, 3;
	shr.u32 	%r5989, %r5985, 4;
	shr.u32 	%r5990, %r5985, 5;
	shr.u32 	%r5991, %r5985, 6;
	shr.u32 	%r5992, %r5985, 7;
	shr.u32 	%r5993, %r5985, 8;
	shr.u32 	%r5994, %r5985, 9;
	shr.u32 	%r5995, %r5985, 10;
	shr.u32 	%r5996, %r5985, 11;
	shr.u32 	%r5997, %r5985, 12;
	shr.u32 	%r5998, %r5985, 13;
	shr.u32 	%r5999, %r5985, 14;
	shr.u32 	%r6000, %r5985, 15;
	setp.gt.s64 	%p511, %rd492, %rd67;
	setp.gt.s64 	%p512, %rd491, %rd67;
	setp.gt.s64 	%p513, %rd492, %rd69;
	setp.gt.s64 	%p514, %rd491, %rd69;
	setp.gt.s64 	%p515, %rd490, %rd67;
	setp.gt.s64 	%p516, %rd489, %rd67;
	setp.gt.s64 	%p517, %rd490, %rd69;
	setp.gt.s64 	%p518, %rd489, %rd69;
	setp.gt.s64 	%p519, %rd488, %rd67;
	setp.gt.s64 	%p520, %rd487, %rd67;
	setp.gt.s64 	%p521, %rd488, %rd69;
	setp.gt.s64 	%p522, %rd487, %rd69;
	setp.gt.s64 	%p523, %rd486, %rd67;
	setp.gt.s64 	%p524, %rd485, %rd67;
	setp.gt.s64 	%p525, %rd486, %rd69;
	setp.gt.s64 	%p526, %rd485, %rd69;
	.loc	1 227 22                        // prefix_prefill.py:227:22
	selp.f32 	%f5252, 0fFF800000, %f5188, %p526;
	selp.f32 	%f5253, 0fFF800000, %f5189, %p525;
	selp.f32 	%f5254, 0fFF800000, %f5190, %p524;
	selp.f32 	%f5255, 0fFF800000, %f5191, %p523;
	selp.f32 	%f5256, 0fFF800000, %f5192, %p522;
	selp.f32 	%f5257, 0fFF800000, %f5193, %p521;
	selp.f32 	%f5258, 0fFF800000, %f5194, %p520;
	selp.f32 	%f5259, 0fFF800000, %f5195, %p519;
	selp.f32 	%f5260, 0fFF800000, %f5196, %p518;
	selp.f32 	%f5261, 0fFF800000, %f5197, %p517;
	selp.f32 	%f5262, 0fFF800000, %f5198, %p516;
	selp.f32 	%f5263, 0fFF800000, %f5199, %p515;
	selp.f32 	%f5264, 0fFF800000, %f5200, %p514;
	selp.f32 	%f5265, 0fFF800000, %f5201, %p513;
	selp.f32 	%f5266, 0fFF800000, %f5202, %p512;
	selp.f32 	%f5267, 0fFF800000, %f5203, %p511;
	and.b32  	%r6001, %r6000, 1;
	setp.eq.b32 	%p527, %r6001, 1;
	selp.f32 	%f5268, 0fFF800000, %f5204, %p527;
	and.b32  	%r6002, %r5999, 1;
	setp.eq.b32 	%p528, %r6002, 1;
	selp.f32 	%f5269, 0fFF800000, %f5205, %p528;
	and.b32  	%r6003, %r5998, 1;
	setp.eq.b32 	%p529, %r6003, 1;
	selp.f32 	%f5270, 0fFF800000, %f5206, %p529;
	and.b32  	%r6004, %r5997, 1;
	setp.eq.b32 	%p530, %r6004, 1;
	selp.f32 	%f5271, 0fFF800000, %f5207, %p530;
	and.b32  	%r6005, %r5996, 1;
	setp.eq.b32 	%p531, %r6005, 1;
	selp.f32 	%f5272, 0fFF800000, %f5208, %p531;
	and.b32  	%r6006, %r5995, 1;
	setp.eq.b32 	%p532, %r6006, 1;
	selp.f32 	%f5273, 0fFF800000, %f5209, %p532;
	and.b32  	%r6007, %r5994, 1;
	setp.eq.b32 	%p533, %r6007, 1;
	selp.f32 	%f5274, 0fFF800000, %f5210, %p533;
	and.b32  	%r6008, %r5993, 1;
	setp.eq.b32 	%p534, %r6008, 1;
	selp.f32 	%f5275, 0fFF800000, %f5211, %p534;
	and.b32  	%r6009, %r5992, 1;
	setp.eq.b32 	%p535, %r6009, 1;
	selp.f32 	%f5276, 0fFF800000, %f5212, %p535;
	and.b32  	%r6010, %r5991, 1;
	setp.eq.b32 	%p536, %r6010, 1;
	selp.f32 	%f5277, 0fFF800000, %f5213, %p536;
	and.b32  	%r6011, %r5990, 1;
	setp.eq.b32 	%p537, %r6011, 1;
	selp.f32 	%f5278, 0fFF800000, %f5214, %p537;
	and.b32  	%r6012, %r5989, 1;
	setp.eq.b32 	%p538, %r6012, 1;
	selp.f32 	%f5279, 0fFF800000, %f5215, %p538;
	and.b32  	%r6013, %r5988, 1;
	setp.eq.b32 	%p539, %r6013, 1;
	selp.f32 	%f5280, 0fFF800000, %f5216, %p539;
	and.b32  	%r6014, %r5987, 1;
	setp.eq.b32 	%p540, %r6014, 1;
	selp.f32 	%f5281, 0fFF800000, %f5217, %p540;
	and.b32  	%r6015, %r5986, 1;
	setp.eq.b32 	%p541, %r6015, 1;
	selp.f32 	%f5282, 0fFF800000, %f5218, %p541;
	selp.f32 	%f5283, 0fFF800000, %f5219, %p505;
	shr.u64 	%rd519, %rd518, 31;
	and.b64  	%rd520, %rd519, 1;
	setp.eq.b64 	%p542, %rd520, 1;
	selp.f32 	%f5284, 0fFF800000, %f5220, %p542;
	shr.u64 	%rd521, %rd518, 30;
	and.b64  	%rd522, %rd521, 1;
	setp.eq.b64 	%p543, %rd522, 1;
	selp.f32 	%f5285, 0fFF800000, %f5221, %p543;
	shr.u64 	%rd523, %rd518, 29;
	and.b64  	%rd524, %rd523, 1;
	setp.eq.b64 	%p544, %rd524, 1;
	selp.f32 	%f5286, 0fFF800000, %f5222, %p544;
	shr.u64 	%rd525, %rd518, 28;
	and.b64  	%rd526, %rd525, 1;
	setp.eq.b64 	%p545, %rd526, 1;
	selp.f32 	%f5287, 0fFF800000, %f5223, %p545;
	shr.u64 	%rd527, %rd518, 27;
	and.b64  	%rd528, %rd527, 1;
	setp.eq.b64 	%p546, %rd528, 1;
	selp.f32 	%f5288, 0fFF800000, %f5224, %p546;
	shr.u64 	%rd529, %rd518, 26;
	and.b64  	%rd530, %rd529, 1;
	setp.eq.b64 	%p547, %rd530, 1;
	selp.f32 	%f5289, 0fFF800000, %f5225, %p547;
	shr.u64 	%rd531, %rd518, 25;
	and.b64  	%rd532, %rd531, 1;
	setp.eq.b64 	%p548, %rd532, 1;
	selp.f32 	%f5290, 0fFF800000, %f5226, %p548;
	shr.u64 	%rd533, %rd518, 24;
	and.b64  	%rd534, %rd533, 1;
	setp.eq.b64 	%p549, %rd534, 1;
	selp.f32 	%f5291, 0fFF800000, %f5227, %p549;
	shr.u64 	%rd535, %rd518, 23;
	and.b64  	%rd536, %rd535, 1;
	setp.eq.b64 	%p550, %rd536, 1;
	selp.f32 	%f5292, 0fFF800000, %f5228, %p550;
	shr.u64 	%rd537, %rd518, 22;
	and.b64  	%rd538, %rd537, 1;
	setp.eq.b64 	%p551, %rd538, 1;
	selp.f32 	%f5293, 0fFF800000, %f5229, %p551;
	shr.u64 	%rd539, %rd518, 21;
	and.b64  	%rd540, %rd539, 1;
	setp.eq.b64 	%p552, %rd540, 1;
	selp.f32 	%f5294, 0fFF800000, %f5230, %p552;
	shr.u64 	%rd541, %rd518, 20;
	and.b64  	%rd542, %rd541, 1;
	setp.eq.b64 	%p553, %rd542, 1;
	selp.f32 	%f5295, 0fFF800000, %f5231, %p553;
	shr.u64 	%rd543, %rd518, 19;
	and.b64  	%rd544, %rd543, 1;
	setp.eq.b64 	%p554, %rd544, 1;
	selp.f32 	%f5296, 0fFF800000, %f5232, %p554;
	shr.u64 	%rd545, %rd518, 18;
	and.b64  	%rd546, %rd545, 1;
	setp.eq.b64 	%p555, %rd546, 1;
	selp.f32 	%f5297, 0fFF800000, %f5233, %p555;
	shr.u64 	%rd547, %rd518, 17;
	and.b64  	%rd548, %rd547, 1;
	setp.eq.b64 	%p556, %rd548, 1;
	selp.f32 	%f5298, 0fFF800000, %f5234, %p556;
	shr.u64 	%rd549, %rd518, 16;
	and.b64  	%rd550, %rd549, 1;
	setp.eq.b64 	%p557, %rd550, 1;
	selp.f32 	%f5299, 0fFF800000, %f5235, %p557;
	shr.u64 	%rd551, %rd518, 15;
	and.b64  	%rd552, %rd551, 1;
	setp.eq.b64 	%p558, %rd552, 1;
	selp.f32 	%f5300, 0fFF800000, %f5236, %p558;
	shr.u64 	%rd553, %rd518, 14;
	and.b64  	%rd554, %rd553, 1;
	setp.eq.b64 	%p559, %rd554, 1;
	selp.f32 	%f5301, 0fFF800000, %f5237, %p559;
	shr.u64 	%rd555, %rd518, 13;
	and.b64  	%rd556, %rd555, 1;
	setp.eq.b64 	%p560, %rd556, 1;
	selp.f32 	%f5302, 0fFF800000, %f5238, %p560;
	shr.u64 	%rd557, %rd518, 12;
	and.b64  	%rd558, %rd557, 1;
	setp.eq.b64 	%p561, %rd558, 1;
	selp.f32 	%f5303, 0fFF800000, %f5239, %p561;
	shr.u64 	%rd559, %rd518, 11;
	and.b64  	%rd560, %rd559, 1;
	setp.eq.b64 	%p562, %rd560, 1;
	selp.f32 	%f5304, 0fFF800000, %f5240, %p562;
	shr.u64 	%rd561, %rd518, 10;
	and.b64  	%rd562, %rd561, 1;
	setp.eq.b64 	%p563, %rd562, 1;
	selp.f32 	%f5305, 0fFF800000, %f5241, %p563;
	shr.u64 	%rd563, %rd518, 9;
	and.b64  	%rd564, %rd563, 1;
	setp.eq.b64 	%p564, %rd564, 1;
	selp.f32 	%f5306, 0fFF800000, %f5242, %p564;
	shr.u64 	%rd565, %rd518, 8;
	and.b64  	%rd566, %rd565, 1;
	setp.eq.b64 	%p565, %rd566, 1;
	selp.f32 	%f5307, 0fFF800000, %f5243, %p565;
	shr.u64 	%rd567, %rd518, 7;
	and.b64  	%rd568, %rd567, 1;
	setp.eq.b64 	%p566, %rd568, 1;
	selp.f32 	%f5308, 0fFF800000, %f5244, %p566;
	shr.u64 	%rd569, %rd518, 6;
	and.b64  	%rd570, %rd569, 1;
	setp.eq.b64 	%p567, %rd570, 1;
	selp.f32 	%f5309, 0fFF800000, %f5245, %p567;
	shr.u64 	%rd571, %rd518, 5;
	and.b64  	%rd572, %rd571, 1;
	setp.eq.b64 	%p568, %rd572, 1;
	selp.f32 	%f5310, 0fFF800000, %f5246, %p568;
	shr.u64 	%rd573, %rd518, 4;
	and.b64  	%rd574, %rd573, 1;
	setp.eq.b64 	%p569, %rd574, 1;
	selp.f32 	%f5311, 0fFF800000, %f5247, %p569;
	shr.u64 	%rd575, %rd518, 3;
	and.b64  	%rd576, %rd575, 1;
	setp.eq.b64 	%p570, %rd576, 1;
	selp.f32 	%f5312, 0fFF800000, %f5248, %p570;
	shr.u64 	%rd577, %rd518, 2;
	and.b64  	%rd578, %rd577, 1;
	setp.eq.b64 	%p571, %rd578, 1;
	selp.f32 	%f5313, 0fFF800000, %f5249, %p571;
	shr.u64 	%rd579, %rd518, 1;
	and.b64  	%rd580, %rd579, 1;
	setp.eq.b64 	%p572, %rd580, 1;
	selp.f32 	%f5314, 0fFF800000, %f5250, %p572;
	selp.f32 	%f5315, 0fFF800000, %f5251, %p473;
$L__tmp5:
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f5316, %f5252, %f5253;
	max.f32 	%f5317, %f5254, %f5255;
	max.f32 	%f5318, %f5316, %f5256;
	max.f32 	%f5319, %f5318, %f5257;
	max.f32 	%f5320, %f5317, %f5258;
	max.f32 	%f5321, %f5320, %f5259;
	max.f32 	%f5322, %f5319, %f5260;
	max.f32 	%f5323, %f5322, %f5261;
	max.f32 	%f5324, %f5321, %f5262;
	max.f32 	%f5325, %f5324, %f5263;
	max.f32 	%f5326, %f5323, %f5264;
	max.f32 	%f5327, %f5326, %f5265;
	max.f32 	%f5328, %f5325, %f5266;
	max.f32 	%f5329, %f5328, %f5267;
	max.f32 	%f5330, %f5327, %f5268;
	max.f32 	%f5331, %f5330, %f5269;
	max.f32 	%f5332, %f5329, %f5270;
	max.f32 	%f5333, %f5332, %f5271;
	max.f32 	%f5334, %f5331, %f5272;
	max.f32 	%f5335, %f5334, %f5273;
	max.f32 	%f5336, %f5333, %f5274;
	max.f32 	%f5337, %f5336, %f5275;
	max.f32 	%f5338, %f5335, %f5276;
	max.f32 	%f5339, %f5338, %f5277;
	max.f32 	%f5340, %f5337, %f5278;
	max.f32 	%f5341, %f5340, %f5279;
	max.f32 	%f5342, %f5339, %f5280;
	max.f32 	%f5343, %f5342, %f5281;
	max.f32 	%f5344, %f5341, %f5282;
	max.f32 	%f5345, %f5344, %f5283;
	max.f32 	%f5346, %f5343, %f5284;
	max.f32 	%f5347, %f5346, %f5285;
	max.f32 	%f5348, %f5345, %f5286;
	max.f32 	%f5349, %f5348, %f5287;
	max.f32 	%f5350, %f5347, %f5288;
	max.f32 	%f5351, %f5350, %f5289;
	max.f32 	%f5352, %f5349, %f5290;
	max.f32 	%f5353, %f5352, %f5291;
	max.f32 	%f5354, %f5351, %f5292;
	max.f32 	%f5355, %f5354, %f5293;
	max.f32 	%f5356, %f5353, %f5294;
	max.f32 	%f5357, %f5356, %f5295;
	max.f32 	%f5358, %f5355, %f5296;
	max.f32 	%f5359, %f5358, %f5297;
	max.f32 	%f5360, %f5357, %f5298;
	max.f32 	%f5361, %f5360, %f5299;
	max.f32 	%f5362, %f5359, %f5300;
	max.f32 	%f5363, %f5362, %f5301;
	max.f32 	%f5364, %f5361, %f5302;
	max.f32 	%f5365, %f5364, %f5303;
	max.f32 	%f5366, %f5363, %f5304;
	max.f32 	%f5367, %f5366, %f5305;
	max.f32 	%f5368, %f5365, %f5306;
	max.f32 	%f5369, %f5368, %f5307;
	max.f32 	%f5370, %f5367, %f5308;
	max.f32 	%f5371, %f5370, %f5309;
	max.f32 	%f5372, %f5369, %f5310;
	max.f32 	%f5373, %f5372, %f5311;
	max.f32 	%f5374, %f5371, %f5312;
	max.f32 	%f5375, %f5374, %f5313;
	max.f32 	%f5376, %f5373, %f5314;
	max.f32 	%f5377, %f5376, %f5315;
	.loc	2 184 40                        // standard.py:184:40
	mov.b32 	%r6016, %f5375;
	shfl.sync.bfly.b32	%r6017, %r6016, 2, 31, -1;
	mov.b32 	%f5378, %r6017;
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f5379, %f5375, %f5378;
	.loc	2 184 40                        // standard.py:184:40
	mov.b32 	%r6018, %f5379;
	shfl.sync.bfly.b32	%r6019, %r6018, 1, 31, -1;
	mov.b32 	%f5380, %r6019;
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f5381, %f5379, %f5380;
	.loc	2 184 40                        // standard.py:184:40
	mov.b32 	%r6020, %f5377;
	shfl.sync.bfly.b32	%r6021, %r6020, 2, 31, -1;
	mov.b32 	%f5382, %r6021;
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f5383, %f5377, %f5382;
	.loc	2 184 40                        // standard.py:184:40
	mov.b32 	%r6022, %f5383;
	shfl.sync.bfly.b32	%r6023, %r6022, 1, 31, -1;
	mov.b32 	%f5384, %r6023;
	.loc	2 163 27                        // standard.py:163:27
	max.f32 	%f5385, %f5383, %f5384;
$L__tmp6:
	.loc	1 235 24                        // prefix_prefill.py:235:24
	sub.f32 	%f5386, %f5252, %f5381;
	sub.f32 	%f5387, %f5253, %f5381;
	sub.f32 	%f5388, %f5254, %f5385;
	sub.f32 	%f5389, %f5255, %f5385;
	sub.f32 	%f5390, %f5256, %f5381;
	sub.f32 	%f5391, %f5257, %f5381;
	sub.f32 	%f5392, %f5258, %f5385;
	sub.f32 	%f5393, %f5259, %f5385;
	sub.f32 	%f5394, %f5260, %f5381;
	sub.f32 	%f5395, %f5261, %f5381;
	sub.f32 	%f5396, %f5262, %f5385;
	sub.f32 	%f5397, %f5263, %f5385;
	sub.f32 	%f5398, %f5264, %f5381;
	sub.f32 	%f5399, %f5265, %f5381;
	sub.f32 	%f5400, %f5266, %f5385;
	sub.f32 	%f5401, %f5267, %f5385;
	sub.f32 	%f5402, %f5268, %f5381;
	sub.f32 	%f5403, %f5269, %f5381;
	sub.f32 	%f5404, %f5270, %f5385;
	sub.f32 	%f5405, %f5271, %f5385;
	sub.f32 	%f5406, %f5272, %f5381;
	sub.f32 	%f5407, %f5273, %f5381;
	sub.f32 	%f5408, %f5274, %f5385;
	sub.f32 	%f5409, %f5275, %f5385;
	sub.f32 	%f5410, %f5276, %f5381;
	sub.f32 	%f5411, %f5277, %f5381;
	sub.f32 	%f5412, %f5278, %f5385;
	sub.f32 	%f5413, %f5279, %f5385;
	sub.f32 	%f5414, %f5280, %f5381;
	sub.f32 	%f5415, %f5281, %f5381;
	sub.f32 	%f5416, %f5282, %f5385;
	sub.f32 	%f5417, %f5283, %f5385;
	sub.f32 	%f5418, %f5284, %f5381;
	sub.f32 	%f5419, %f5285, %f5381;
	sub.f32 	%f5420, %f5286, %f5385;
	sub.f32 	%f5421, %f5287, %f5385;
	sub.f32 	%f5422, %f5288, %f5381;
	sub.f32 	%f5423, %f5289, %f5381;
	sub.f32 	%f5424, %f5290, %f5385;
	sub.f32 	%f5425, %f5291, %f5385;
	sub.f32 	%f5426, %f5292, %f5381;
	sub.f32 	%f5427, %f5293, %f5381;
	sub.f32 	%f5428, %f5294, %f5385;
	sub.f32 	%f5429, %f5295, %f5385;
	sub.f32 	%f5430, %f5296, %f5381;
	sub.f32 	%f5431, %f5297, %f5381;
	sub.f32 	%f5432, %f5298, %f5385;
	sub.f32 	%f5433, %f5299, %f5385;
	sub.f32 	%f5434, %f5300, %f5381;
	sub.f32 	%f5435, %f5301, %f5381;
	sub.f32 	%f5436, %f5302, %f5385;
	sub.f32 	%f5437, %f5303, %f5385;
	sub.f32 	%f5438, %f5304, %f5381;
	sub.f32 	%f5439, %f5305, %f5381;
	sub.f32 	%f5440, %f5306, %f5385;
	sub.f32 	%f5441, %f5307, %f5385;
	sub.f32 	%f5442, %f5308, %f5381;
	sub.f32 	%f5443, %f5309, %f5381;
	sub.f32 	%f5444, %f5310, %f5385;
	sub.f32 	%f5445, %f5311, %f5385;
	sub.f32 	%f5446, %f5312, %f5381;
	sub.f32 	%f5447, %f5313, %f5381;
	sub.f32 	%f5448, %f5314, %f5385;
	sub.f32 	%f5449, %f5315, %f5385;
	.loc	1 235 19                        // prefix_prefill.py:235:19
	mul.f32 	%f4029, %f5386, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4028, %f4029;
	// end inline asm
	mul.f32 	%f4031, %f5387, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4030, %f4031;
	// end inline asm
	mul.f32 	%f4033, %f5388, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4032, %f4033;
	// end inline asm
	mul.f32 	%f4035, %f5389, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4034, %f4035;
	// end inline asm
	mul.f32 	%f4037, %f5390, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4036, %f4037;
	// end inline asm
	mul.f32 	%f4039, %f5391, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4038, %f4039;
	// end inline asm
	mul.f32 	%f4041, %f5392, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4040, %f4041;
	// end inline asm
	mul.f32 	%f4043, %f5393, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4042, %f4043;
	// end inline asm
	mul.f32 	%f4045, %f5394, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4044, %f4045;
	// end inline asm
	mul.f32 	%f4047, %f5395, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4046, %f4047;
	// end inline asm
	mul.f32 	%f4049, %f5396, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4048, %f4049;
	// end inline asm
	mul.f32 	%f4051, %f5397, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4050, %f4051;
	// end inline asm
	mul.f32 	%f4053, %f5398, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4052, %f4053;
	// end inline asm
	mul.f32 	%f4055, %f5399, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4054, %f4055;
	// end inline asm
	mul.f32 	%f4057, %f5400, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4056, %f4057;
	// end inline asm
	mul.f32 	%f4059, %f5401, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4058, %f4059;
	// end inline asm
	mul.f32 	%f4061, %f5402, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4060, %f4061;
	// end inline asm
	mul.f32 	%f4063, %f5403, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4062, %f4063;
	// end inline asm
	mul.f32 	%f4065, %f5404, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4064, %f4065;
	// end inline asm
	mul.f32 	%f4067, %f5405, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4066, %f4067;
	// end inline asm
	mul.f32 	%f4069, %f5406, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4068, %f4069;
	// end inline asm
	mul.f32 	%f4071, %f5407, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4070, %f4071;
	// end inline asm
	mul.f32 	%f4073, %f5408, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4072, %f4073;
	// end inline asm
	mul.f32 	%f4075, %f5409, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4074, %f4075;
	// end inline asm
	mul.f32 	%f4077, %f5410, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4076, %f4077;
	// end inline asm
	mul.f32 	%f4079, %f5411, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4078, %f4079;
	// end inline asm
	mul.f32 	%f4081, %f5412, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4080, %f4081;
	// end inline asm
	mul.f32 	%f4083, %f5413, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4082, %f4083;
	// end inline asm
	mul.f32 	%f4085, %f5414, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4084, %f4085;
	// end inline asm
	mul.f32 	%f4087, %f5415, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4086, %f4087;
	// end inline asm
	mul.f32 	%f4089, %f5416, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4088, %f4089;
	// end inline asm
	mul.f32 	%f4091, %f5417, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4090, %f4091;
	// end inline asm
	mul.f32 	%f4093, %f5418, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4092, %f4093;
	// end inline asm
	mul.f32 	%f4095, %f5419, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4094, %f4095;
	// end inline asm
	mul.f32 	%f4097, %f5420, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4096, %f4097;
	// end inline asm
	mul.f32 	%f4099, %f5421, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4098, %f4099;
	// end inline asm
	mul.f32 	%f4101, %f5422, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4100, %f4101;
	// end inline asm
	mul.f32 	%f4103, %f5423, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4102, %f4103;
	// end inline asm
	mul.f32 	%f4105, %f5424, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4104, %f4105;
	// end inline asm
	mul.f32 	%f4107, %f5425, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4106, %f4107;
	// end inline asm
	mul.f32 	%f4109, %f5426, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4108, %f4109;
	// end inline asm
	mul.f32 	%f4111, %f5427, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4110, %f4111;
	// end inline asm
	mul.f32 	%f4113, %f5428, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4112, %f4113;
	// end inline asm
	mul.f32 	%f4115, %f5429, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4114, %f4115;
	// end inline asm
	mul.f32 	%f4117, %f5430, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4116, %f4117;
	// end inline asm
	mul.f32 	%f4119, %f5431, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4118, %f4119;
	// end inline asm
	mul.f32 	%f4121, %f5432, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4120, %f4121;
	// end inline asm
	mul.f32 	%f4123, %f5433, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4122, %f4123;
	// end inline asm
	mul.f32 	%f4125, %f5434, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4124, %f4125;
	// end inline asm
	mul.f32 	%f4127, %f5435, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4126, %f4127;
	// end inline asm
	mul.f32 	%f4129, %f5436, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4128, %f4129;
	// end inline asm
	mul.f32 	%f4131, %f5437, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4130, %f4131;
	// end inline asm
	mul.f32 	%f4133, %f5438, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4132, %f4133;
	// end inline asm
	mul.f32 	%f4135, %f5439, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4134, %f4135;
	// end inline asm
	mul.f32 	%f4137, %f5440, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4136, %f4137;
	// end inline asm
	mul.f32 	%f4139, %f5441, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4138, %f4139;
	// end inline asm
	mul.f32 	%f4141, %f5442, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4140, %f4141;
	// end inline asm
	mul.f32 	%f4143, %f5443, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4142, %f4143;
	// end inline asm
	mul.f32 	%f4145, %f5444, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4144, %f4145;
	// end inline asm
	mul.f32 	%f4147, %f5445, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4146, %f4147;
	// end inline asm
	mul.f32 	%f4149, %f5446, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4148, %f4149;
	// end inline asm
	mul.f32 	%f4151, %f5447, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4150, %f4151;
	// end inline asm
	mul.f32 	%f4153, %f5448, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4152, %f4153;
	// end inline asm
	mul.f32 	%f4155, %f5449, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4154, %f4155;
	// end inline asm
$L__tmp7:
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f5450, %f4028, %f4030;
	add.f32 	%f5451, %f4032, %f4034;
	add.f32 	%f5452, %f5450, %f4036;
	add.f32 	%f5453, %f5452, %f4038;
	add.f32 	%f5454, %f5451, %f4040;
	add.f32 	%f5455, %f5454, %f4042;
	add.f32 	%f5456, %f5453, %f4044;
	add.f32 	%f5457, %f5456, %f4046;
	add.f32 	%f5458, %f5455, %f4048;
	add.f32 	%f5459, %f5458, %f4050;
	add.f32 	%f5460, %f5457, %f4052;
	add.f32 	%f5461, %f5460, %f4054;
	add.f32 	%f5462, %f5459, %f4056;
	add.f32 	%f5463, %f5462, %f4058;
	add.f32 	%f5464, %f5461, %f4060;
	add.f32 	%f5465, %f5464, %f4062;
	add.f32 	%f5466, %f5463, %f4064;
	add.f32 	%f5467, %f5466, %f4066;
	add.f32 	%f5468, %f5465, %f4068;
	add.f32 	%f5469, %f5468, %f4070;
	add.f32 	%f5470, %f5467, %f4072;
	add.f32 	%f5471, %f5470, %f4074;
	add.f32 	%f5472, %f5469, %f4076;
	add.f32 	%f5473, %f5472, %f4078;
	add.f32 	%f5474, %f5471, %f4080;
	add.f32 	%f5475, %f5474, %f4082;
	add.f32 	%f5476, %f5473, %f4084;
	add.f32 	%f5477, %f5476, %f4086;
	add.f32 	%f5478, %f5475, %f4088;
	add.f32 	%f5479, %f5478, %f4090;
	add.f32 	%f5480, %f5477, %f4092;
	add.f32 	%f5481, %f5480, %f4094;
	add.f32 	%f5482, %f5479, %f4096;
	add.f32 	%f5483, %f5482, %f4098;
	add.f32 	%f5484, %f5481, %f4100;
	add.f32 	%f5485, %f5484, %f4102;
	add.f32 	%f5486, %f5483, %f4104;
	add.f32 	%f5487, %f5486, %f4106;
	add.f32 	%f5488, %f5485, %f4108;
	add.f32 	%f5489, %f5488, %f4110;
	add.f32 	%f5490, %f5487, %f4112;
	add.f32 	%f5491, %f5490, %f4114;
	add.f32 	%f5492, %f5489, %f4116;
	add.f32 	%f5493, %f5492, %f4118;
	add.f32 	%f5494, %f5491, %f4120;
	add.f32 	%f5495, %f5494, %f4122;
	add.f32 	%f5496, %f5493, %f4124;
	add.f32 	%f5497, %f5496, %f4126;
	add.f32 	%f5498, %f5495, %f4128;
	add.f32 	%f5499, %f5498, %f4130;
	add.f32 	%f5500, %f5497, %f4132;
	add.f32 	%f5501, %f5500, %f4134;
	add.f32 	%f5502, %f5499, %f4136;
	add.f32 	%f5503, %f5502, %f4138;
	add.f32 	%f5504, %f5501, %f4140;
	add.f32 	%f5505, %f5504, %f4142;
	add.f32 	%f5506, %f5503, %f4144;
	add.f32 	%f5507, %f5506, %f4146;
	add.f32 	%f5508, %f5505, %f4148;
	add.f32 	%f5509, %f5508, %f4150;
	add.f32 	%f5510, %f5507, %f4152;
	add.f32 	%f5511, %f5510, %f4154;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r6024, %f5509;
	shfl.sync.bfly.b32	%r6025, %r6024, 2, 31, -1;
	mov.b32 	%f5512, %r6025;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f5513, %f5509, %f5512;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r6026, %f5513;
	shfl.sync.bfly.b32	%r6027, %r6026, 1, 31, -1;
	mov.b32 	%f5514, %r6027;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f5515, %f5513, %f5514;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r6028, %f5511;
	shfl.sync.bfly.b32	%r6029, %r6028, 2, 31, -1;
	mov.b32 	%f5516, %r6029;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f5517, %f5511, %f5516;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r6030, %f5517;
	shfl.sync.bfly.b32	%r6031, %r6030, 1, 31, -1;
	mov.b32 	%f5518, %r6031;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f5519, %f5517, %f5518;
$L__tmp8:
	.loc	1 238 34                        // prefix_prefill.py:238:34
	max.f32 	%f273, %f5732, %f5381;
	max.f32 	%f274, %f5733, %f5385;
	.loc	1 239 29                        // prefix_prefill.py:239:29
	sub.f32 	%f5520, %f5732, %f273;
	sub.f32 	%f5521, %f5733, %f274;
	.loc	1 239 23                        // prefix_prefill.py:239:23
	mul.f32 	%f4157, %f5520, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4156, %f4157;
	// end inline asm
	mul.f32 	%f4159, %f5521, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4158, %f4159;
	// end inline asm
	.loc	1 240 29                        // prefix_prefill.py:240:29
	sub.f32 	%f5522, %f5381, %f273;
	sub.f32 	%f5523, %f5385, %f274;
	.loc	1 240 22                        // prefix_prefill.py:240:22
	mul.f32 	%f4161, %f5522, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4160, %f4161;
	// end inline asm
	mul.f32 	%f4163, %f5523, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4162, %f4163;
	// end inline asm
	.loc	1 241 39                        // prefix_prefill.py:241:39
	mul.f32 	%f5524, %f5515, %f4160;
	mul.f32 	%f5525, %f5519, %f4162;
	.loc	1 241 32                        // prefix_prefill.py:241:32
	fma.rn.f32 	%f275, %f5734, %f4156, %f5524;
	fma.rn.f32 	%f276, %f5735, %f4158, %f5525;
	.loc	1 244 25                        // prefix_prefill.py:244:25
	mov.b32 	%r4723, %f275;
	mov.b32 	%r4722, %f4160;
	// begin inline asm
	div.full.f32 %r4721, %r4722, %r4723;
	// end inline asm
	mov.b32 	%f5526, %r4721;
	mov.b32 	%r4726, %f276;
	mov.b32 	%r4725, %f4162;
	// begin inline asm
	div.full.f32 %r4724, %r4725, %r4726;
	// end inline asm
	mov.b32 	%f5527, %r4724;
	.loc	1 245 16                        // prefix_prefill.py:245:16
	mul.f32 	%f5528, %f4028, %f5526;
	mul.f32 	%f5529, %f4030, %f5526;
	mul.f32 	%f5530, %f4032, %f5527;
	mul.f32 	%f5531, %f4034, %f5527;
	mul.f32 	%f5532, %f4036, %f5526;
	mul.f32 	%f5533, %f4038, %f5526;
	mul.f32 	%f5534, %f4040, %f5527;
	mul.f32 	%f5535, %f4042, %f5527;
	mul.f32 	%f5536, %f4044, %f5526;
	mul.f32 	%f5537, %f4046, %f5526;
	mul.f32 	%f5538, %f4048, %f5527;
	mul.f32 	%f5539, %f4050, %f5527;
	mul.f32 	%f5540, %f4052, %f5526;
	mul.f32 	%f5541, %f4054, %f5526;
	mul.f32 	%f5542, %f4056, %f5527;
	mul.f32 	%f5543, %f4058, %f5527;
	mul.f32 	%f5544, %f4060, %f5526;
	mul.f32 	%f5545, %f4062, %f5526;
	mul.f32 	%f5546, %f4064, %f5527;
	mul.f32 	%f5547, %f4066, %f5527;
	mul.f32 	%f5548, %f4068, %f5526;
	mul.f32 	%f5549, %f4070, %f5526;
	mul.f32 	%f5550, %f4072, %f5527;
	mul.f32 	%f5551, %f4074, %f5527;
	mul.f32 	%f5552, %f4076, %f5526;
	mul.f32 	%f5553, %f4078, %f5526;
	mul.f32 	%f5554, %f4080, %f5527;
	mul.f32 	%f5555, %f4082, %f5527;
	mul.f32 	%f5556, %f4084, %f5526;
	mul.f32 	%f5557, %f4086, %f5526;
	mul.f32 	%f5558, %f4088, %f5527;
	mul.f32 	%f5559, %f4090, %f5527;
	mul.f32 	%f5560, %f4092, %f5526;
	mul.f32 	%f5561, %f4094, %f5526;
	mul.f32 	%f5562, %f4096, %f5527;
	mul.f32 	%f5563, %f4098, %f5527;
	mul.f32 	%f5564, %f4100, %f5526;
	mul.f32 	%f5565, %f4102, %f5526;
	mul.f32 	%f5566, %f4104, %f5527;
	mul.f32 	%f5567, %f4106, %f5527;
	mul.f32 	%f5568, %f4108, %f5526;
	mul.f32 	%f5569, %f4110, %f5526;
	mul.f32 	%f5570, %f4112, %f5527;
	mul.f32 	%f5571, %f4114, %f5527;
	mul.f32 	%f5572, %f4116, %f5526;
	mul.f32 	%f5573, %f4118, %f5526;
	mul.f32 	%f5574, %f4120, %f5527;
	mul.f32 	%f5575, %f4122, %f5527;
	mul.f32 	%f5576, %f4124, %f5526;
	mul.f32 	%f5577, %f4126, %f5526;
	mul.f32 	%f5578, %f4128, %f5527;
	mul.f32 	%f5579, %f4130, %f5527;
	mul.f32 	%f5580, %f4132, %f5526;
	mul.f32 	%f5581, %f4134, %f5526;
	mul.f32 	%f5582, %f4136, %f5527;
	mul.f32 	%f5583, %f4138, %f5527;
	mul.f32 	%f5584, %f4140, %f5526;
	mul.f32 	%f5585, %f4142, %f5526;
	mul.f32 	%f5586, %f4144, %f5527;
	mul.f32 	%f5587, %f4146, %f5527;
	mul.f32 	%f5588, %f4148, %f5526;
	mul.f32 	%f5589, %f4150, %f5526;
	mul.f32 	%f5590, %f4152, %f5527;
	mul.f32 	%f5591, %f4154, %f5527;
	.loc	1 247 26                        // prefix_prefill.py:247:26
	mov.b32 	%r4728, %f5734;
	// begin inline asm
	div.full.f32 %r4727, %r4728, %r4723;
	// end inline asm
	mov.b32 	%f5592, %r4727;
	mov.b32 	%r4731, %f5735;
	// begin inline asm
	div.full.f32 %r4730, %r4731, %r4726;
	// end inline asm
	mov.b32 	%f5593, %r4730;
	.loc	1 247 36                        // prefix_prefill.py:247:36
	mul.f32 	%f5594, %f4156, %f5592;
	mul.f32 	%f5595, %f4158, %f5593;
	.loc	1 248 20                        // prefix_prefill.py:248:20
	mul.f32 	%f4292, %f4292, %f5594;
	mul.f32 	%f4293, %f4293, %f5594;
	mul.f32 	%f4294, %f4294, %f5595;
	mul.f32 	%f4295, %f4295, %f5595;
	mul.f32 	%f4300, %f4300, %f5594;
	mul.f32 	%f4301, %f4301, %f5594;
	mul.f32 	%f4302, %f4302, %f5595;
	mul.f32 	%f4303, %f4303, %f5595;
	mul.f32 	%f4308, %f4308, %f5594;
	mul.f32 	%f4309, %f4309, %f5594;
	mul.f32 	%f4310, %f4310, %f5595;
	mul.f32 	%f4311, %f4311, %f5595;
	mul.f32 	%f4316, %f4316, %f5594;
	mul.f32 	%f4317, %f4317, %f5594;
	mul.f32 	%f4318, %f4318, %f5595;
	mul.f32 	%f4319, %f4319, %f5595;
	mul.f32 	%f4324, %f4324, %f5594;
	mul.f32 	%f4325, %f4325, %f5594;
	mul.f32 	%f4326, %f4326, %f5595;
	mul.f32 	%f4327, %f4327, %f5595;
	mul.f32 	%f4332, %f4332, %f5594;
	mul.f32 	%f4333, %f4333, %f5594;
	mul.f32 	%f4334, %f4334, %f5595;
	mul.f32 	%f4335, %f4335, %f5595;
	mul.f32 	%f4340, %f4340, %f5594;
	mul.f32 	%f4341, %f4341, %f5594;
	mul.f32 	%f4342, %f4342, %f5595;
	mul.f32 	%f4343, %f4343, %f5595;
	mul.f32 	%f4348, %f4348, %f5594;
	mul.f32 	%f4349, %f4349, %f5594;
	mul.f32 	%f4350, %f4350, %f5595;
	mul.f32 	%f4351, %f4351, %f5595;
	mul.f32 	%f4356, %f4356, %f5594;
	mul.f32 	%f4357, %f4357, %f5594;
	mul.f32 	%f4358, %f4358, %f5595;
	mul.f32 	%f4359, %f4359, %f5595;
	mul.f32 	%f4364, %f4364, %f5594;
	mul.f32 	%f4365, %f4365, %f5594;
	mul.f32 	%f4366, %f4366, %f5595;
	mul.f32 	%f4367, %f4367, %f5595;
	mul.f32 	%f4372, %f4372, %f5594;
	mul.f32 	%f4373, %f4373, %f5594;
	mul.f32 	%f4374, %f4374, %f5595;
	mul.f32 	%f4375, %f4375, %f5595;
	mul.f32 	%f4380, %f4380, %f5594;
	mul.f32 	%f4381, %f4381, %f5594;
	mul.f32 	%f4382, %f4382, %f5595;
	mul.f32 	%f4383, %f4383, %f5595;
	mul.f32 	%f4388, %f4388, %f5594;
	mul.f32 	%f4389, %f4389, %f5594;
	mul.f32 	%f4390, %f4390, %f5595;
	mul.f32 	%f4391, %f4391, %f5595;
	mul.f32 	%f4396, %f4396, %f5594;
	mul.f32 	%f4397, %f4397, %f5594;
	mul.f32 	%f4398, %f4398, %f5595;
	mul.f32 	%f4399, %f4399, %f5595;
	mul.f32 	%f4404, %f4404, %f5594;
	mul.f32 	%f4405, %f4405, %f5594;
	mul.f32 	%f4406, %f4406, %f5595;
	mul.f32 	%f4407, %f4407, %f5595;
	mul.f32 	%f4412, %f4412, %f5594;
	mul.f32 	%f4413, %f4413, %f5594;
	mul.f32 	%f4414, %f4414, %f5595;
	mul.f32 	%f4415, %f4415, %f5595;
	.loc	1 251 20                        // prefix_prefill.py:251:20
	mul.wide.s32 	%rd581, %r6388, 2;
	add.s64 	%rd469, %rd10, %rd581;
	add.s64 	%rd470, %rd11, %rd581;
	add.s64 	%rd471, %rd12, %rd581;
	add.s64 	%rd472, %rd13, %rd581;
	add.s64 	%rd473, %rd14, %rd581;
	add.s64 	%rd474, %rd15, %rd581;
	add.s64 	%rd475, %rd16, %rd581;
	add.s64 	%rd476, %rd17, %rd581;
	.loc	1 250 20                        // prefix_prefill.py:250:20
	// begin inline asm
	mov.u32 %r4733, 0x0;
	mov.u32 %r4734, 0x0;
	mov.u32 %r4735, 0x0;
	mov.u32 %r4736, 0x0;
	@%p384 ld.global.v4.b32 { %r4733, %r4734, %r4735, %r4736 }, [ %rd469 + 0 ];
	@!%p384 mov.u32 %r4733, %r410;
	@!%p384 mov.u32 %r4734, %r410;
	@!%p384 mov.u32 %r4735, %r410;
	@!%p384 mov.u32 %r4736, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r4741, 0x0;
	mov.u32 %r4742, 0x0;
	mov.u32 %r4743, 0x0;
	mov.u32 %r4744, 0x0;
	@%p389 ld.global.v4.b32 { %r4741, %r4742, %r4743, %r4744 }, [ %rd470 + 0 ];
	@!%p389 mov.u32 %r4741, %r410;
	@!%p389 mov.u32 %r4742, %r410;
	@!%p389 mov.u32 %r4743, %r410;
	@!%p389 mov.u32 %r4744, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r4749, 0x0;
	mov.u32 %r4750, 0x0;
	mov.u32 %r4751, 0x0;
	mov.u32 %r4752, 0x0;
	@%p394 ld.global.v4.b32 { %r4749, %r4750, %r4751, %r4752 }, [ %rd471 + 0 ];
	@!%p394 mov.u32 %r4749, %r410;
	@!%p394 mov.u32 %r4750, %r410;
	@!%p394 mov.u32 %r4751, %r410;
	@!%p394 mov.u32 %r4752, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r4757, 0x0;
	mov.u32 %r4758, 0x0;
	mov.u32 %r4759, 0x0;
	mov.u32 %r4760, 0x0;
	@%p399 ld.global.v4.b32 { %r4757, %r4758, %r4759, %r4760 }, [ %rd472 + 0 ];
	@!%p399 mov.u32 %r4757, %r410;
	@!%p399 mov.u32 %r4758, %r410;
	@!%p399 mov.u32 %r4759, %r410;
	@!%p399 mov.u32 %r4760, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r4765, 0x0;
	mov.u32 %r4766, 0x0;
	mov.u32 %r4767, 0x0;
	mov.u32 %r4768, 0x0;
	@%p404 ld.global.v4.b32 { %r4765, %r4766, %r4767, %r4768 }, [ %rd473 + 0 ];
	@!%p404 mov.u32 %r4765, %r410;
	@!%p404 mov.u32 %r4766, %r410;
	@!%p404 mov.u32 %r4767, %r410;
	@!%p404 mov.u32 %r4768, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r4773, 0x0;
	mov.u32 %r4774, 0x0;
	mov.u32 %r4775, 0x0;
	mov.u32 %r4776, 0x0;
	@%p409 ld.global.v4.b32 { %r4773, %r4774, %r4775, %r4776 }, [ %rd474 + 0 ];
	@!%p409 mov.u32 %r4773, %r410;
	@!%p409 mov.u32 %r4774, %r410;
	@!%p409 mov.u32 %r4775, %r410;
	@!%p409 mov.u32 %r4776, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r4781, 0x0;
	mov.u32 %r4782, 0x0;
	mov.u32 %r4783, 0x0;
	mov.u32 %r4784, 0x0;
	@%p414 ld.global.v4.b32 { %r4781, %r4782, %r4783, %r4784 }, [ %rd475 + 0 ];
	@!%p414 mov.u32 %r4781, %r410;
	@!%p414 mov.u32 %r4782, %r410;
	@!%p414 mov.u32 %r4783, %r410;
	@!%p414 mov.u32 %r4784, %r410;
	// end inline asm
	// begin inline asm
	mov.u32 %r4789, 0x0;
	mov.u32 %r4790, 0x0;
	mov.u32 %r4791, 0x0;
	mov.u32 %r4792, 0x0;
	@%p419 ld.global.v4.b32 { %r4789, %r4790, %r4791, %r4792 }, [ %rd476 + 0 ];
	@!%p419 mov.u32 %r4789, %r410;
	@!%p419 mov.u32 %r4790, %r410;
	@!%p419 mov.u32 %r4791, %r410;
	@!%p419 mov.u32 %r4792, %r410;
	// end inline asm
	bar.sync 	0;
	st.shared.v4.b32 	[%r244], {%r4733, %r4734, %r4735, %r4736};
	st.shared.v4.b32 	[%r244+4096], {%r4741, %r4742, %r4743, %r4744};
	st.shared.v4.b32 	[%r244+8192], {%r4749, %r4750, %r4751, %r4752};
	st.shared.v4.b32 	[%r244+12288], {%r4757, %r4758, %r4759, %r4760};
	st.shared.v4.b32 	[%r244+16384], {%r4765, %r4766, %r4767, %r4768};
	st.shared.v4.b32 	[%r244+20480], {%r4773, %r4774, %r4775, %r4776};
	st.shared.v4.b32 	[%r244+24576], {%r4781, %r4782, %r4783, %r4784};
	st.shared.v4.b32 	[%r244+28672], {%r4789, %r4790, %r4791, %r4792};
	.loc	1 255 17                        // prefix_prefill.py:255:17
	mov.b32 	%r4797, %f5528;
	// begin inline asm
	cvt.rn.bf16.f32 %rs438, %r4797;
	// end inline asm
	mov.b32 	%r4798, %f5529;
	// begin inline asm
	cvt.rn.bf16.f32 %rs439, %r4798;
	// end inline asm
	mov.b32 	%r4799, %f5530;
	// begin inline asm
	cvt.rn.bf16.f32 %rs440, %r4799;
	// end inline asm
	mov.b32 	%r4800, %f5531;
	// begin inline asm
	cvt.rn.bf16.f32 %rs441, %r4800;
	// end inline asm
	mov.b32 	%r4801, %f5532;
	// begin inline asm
	cvt.rn.bf16.f32 %rs442, %r4801;
	// end inline asm
	mov.b32 	%r4802, %f5533;
	// begin inline asm
	cvt.rn.bf16.f32 %rs443, %r4802;
	// end inline asm
	mov.b32 	%r4803, %f5534;
	// begin inline asm
	cvt.rn.bf16.f32 %rs444, %r4803;
	// end inline asm
	mov.b32 	%r4804, %f5535;
	// begin inline asm
	cvt.rn.bf16.f32 %rs445, %r4804;
	// end inline asm
	mov.b32 	%r4805, %f5536;
	// begin inline asm
	cvt.rn.bf16.f32 %rs446, %r4805;
	// end inline asm
	mov.b32 	%r4806, %f5537;
	// begin inline asm
	cvt.rn.bf16.f32 %rs447, %r4806;
	// end inline asm
	mov.b32 	%r4807, %f5538;
	// begin inline asm
	cvt.rn.bf16.f32 %rs448, %r4807;
	// end inline asm
	mov.b32 	%r4808, %f5539;
	// begin inline asm
	cvt.rn.bf16.f32 %rs449, %r4808;
	// end inline asm
	mov.b32 	%r4809, %f5540;
	// begin inline asm
	cvt.rn.bf16.f32 %rs450, %r4809;
	// end inline asm
	mov.b32 	%r4810, %f5541;
	// begin inline asm
	cvt.rn.bf16.f32 %rs451, %r4810;
	// end inline asm
	mov.b32 	%r4811, %f5542;
	// begin inline asm
	cvt.rn.bf16.f32 %rs452, %r4811;
	// end inline asm
	mov.b32 	%r4812, %f5543;
	// begin inline asm
	cvt.rn.bf16.f32 %rs453, %r4812;
	// end inline asm
	mov.b32 	%r4813, %f5544;
	// begin inline asm
	cvt.rn.bf16.f32 %rs454, %r4813;
	// end inline asm
	mov.b32 	%r4814, %f5545;
	// begin inline asm
	cvt.rn.bf16.f32 %rs455, %r4814;
	// end inline asm
	mov.b32 	%r4815, %f5546;
	// begin inline asm
	cvt.rn.bf16.f32 %rs456, %r4815;
	// end inline asm
	mov.b32 	%r4816, %f5547;
	// begin inline asm
	cvt.rn.bf16.f32 %rs457, %r4816;
	// end inline asm
	mov.b32 	%r4817, %f5548;
	// begin inline asm
	cvt.rn.bf16.f32 %rs458, %r4817;
	// end inline asm
	mov.b32 	%r4818, %f5549;
	// begin inline asm
	cvt.rn.bf16.f32 %rs459, %r4818;
	// end inline asm
	mov.b32 	%r4819, %f5550;
	// begin inline asm
	cvt.rn.bf16.f32 %rs460, %r4819;
	// end inline asm
	mov.b32 	%r4820, %f5551;
	// begin inline asm
	cvt.rn.bf16.f32 %rs461, %r4820;
	// end inline asm
	mov.b32 	%r4821, %f5552;
	// begin inline asm
	cvt.rn.bf16.f32 %rs462, %r4821;
	// end inline asm
	mov.b32 	%r4822, %f5553;
	// begin inline asm
	cvt.rn.bf16.f32 %rs463, %r4822;
	// end inline asm
	mov.b32 	%r4823, %f5554;
	// begin inline asm
	cvt.rn.bf16.f32 %rs464, %r4823;
	// end inline asm
	mov.b32 	%r4824, %f5555;
	// begin inline asm
	cvt.rn.bf16.f32 %rs465, %r4824;
	// end inline asm
	mov.b32 	%r4825, %f5556;
	// begin inline asm
	cvt.rn.bf16.f32 %rs466, %r4825;
	// end inline asm
	mov.b32 	%r4826, %f5557;
	// begin inline asm
	cvt.rn.bf16.f32 %rs467, %r4826;
	// end inline asm
	mov.b32 	%r4827, %f5558;
	// begin inline asm
	cvt.rn.bf16.f32 %rs468, %r4827;
	// end inline asm
	mov.b32 	%r4828, %f5559;
	// begin inline asm
	cvt.rn.bf16.f32 %rs469, %r4828;
	// end inline asm
	mov.b32 	%r4829, %f5560;
	// begin inline asm
	cvt.rn.bf16.f32 %rs470, %r4829;
	// end inline asm
	mov.b32 	%r4830, %f5561;
	// begin inline asm
	cvt.rn.bf16.f32 %rs471, %r4830;
	// end inline asm
	mov.b32 	%r4831, %f5562;
	// begin inline asm
	cvt.rn.bf16.f32 %rs472, %r4831;
	// end inline asm
	mov.b32 	%r4832, %f5563;
	// begin inline asm
	cvt.rn.bf16.f32 %rs473, %r4832;
	// end inline asm
	mov.b32 	%r4833, %f5564;
	// begin inline asm
	cvt.rn.bf16.f32 %rs474, %r4833;
	// end inline asm
	mov.b32 	%r4834, %f5565;
	// begin inline asm
	cvt.rn.bf16.f32 %rs475, %r4834;
	// end inline asm
	mov.b32 	%r4835, %f5566;
	// begin inline asm
	cvt.rn.bf16.f32 %rs476, %r4835;
	// end inline asm
	mov.b32 	%r4836, %f5567;
	// begin inline asm
	cvt.rn.bf16.f32 %rs477, %r4836;
	// end inline asm
	mov.b32 	%r4837, %f5568;
	// begin inline asm
	cvt.rn.bf16.f32 %rs478, %r4837;
	// end inline asm
	mov.b32 	%r4838, %f5569;
	// begin inline asm
	cvt.rn.bf16.f32 %rs479, %r4838;
	// end inline asm
	mov.b32 	%r4839, %f5570;
	// begin inline asm
	cvt.rn.bf16.f32 %rs480, %r4839;
	// end inline asm
	mov.b32 	%r4840, %f5571;
	// begin inline asm
	cvt.rn.bf16.f32 %rs481, %r4840;
	// end inline asm
	mov.b32 	%r4841, %f5572;
	// begin inline asm
	cvt.rn.bf16.f32 %rs482, %r4841;
	// end inline asm
	mov.b32 	%r4842, %f5573;
	// begin inline asm
	cvt.rn.bf16.f32 %rs483, %r4842;
	// end inline asm
	mov.b32 	%r4843, %f5574;
	// begin inline asm
	cvt.rn.bf16.f32 %rs484, %r4843;
	// end inline asm
	mov.b32 	%r4844, %f5575;
	// begin inline asm
	cvt.rn.bf16.f32 %rs485, %r4844;
	// end inline asm
	mov.b32 	%r4845, %f5576;
	// begin inline asm
	cvt.rn.bf16.f32 %rs486, %r4845;
	// end inline asm
	mov.b32 	%r4846, %f5577;
	// begin inline asm
	cvt.rn.bf16.f32 %rs487, %r4846;
	// end inline asm
	mov.b32 	%r4847, %f5578;
	// begin inline asm
	cvt.rn.bf16.f32 %rs488, %r4847;
	// end inline asm
	mov.b32 	%r4848, %f5579;
	// begin inline asm
	cvt.rn.bf16.f32 %rs489, %r4848;
	// end inline asm
	mov.b32 	%r4849, %f5580;
	// begin inline asm
	cvt.rn.bf16.f32 %rs490, %r4849;
	// end inline asm
	mov.b32 	%r4850, %f5581;
	// begin inline asm
	cvt.rn.bf16.f32 %rs491, %r4850;
	// end inline asm
	mov.b32 	%r4851, %f5582;
	// begin inline asm
	cvt.rn.bf16.f32 %rs492, %r4851;
	// end inline asm
	mov.b32 	%r4852, %f5583;
	// begin inline asm
	cvt.rn.bf16.f32 %rs493, %r4852;
	// end inline asm
	mov.b32 	%r4853, %f5584;
	// begin inline asm
	cvt.rn.bf16.f32 %rs494, %r4853;
	// end inline asm
	mov.b32 	%r4854, %f5585;
	// begin inline asm
	cvt.rn.bf16.f32 %rs495, %r4854;
	// end inline asm
	mov.b32 	%r4855, %f5586;
	// begin inline asm
	cvt.rn.bf16.f32 %rs496, %r4855;
	// end inline asm
	mov.b32 	%r4856, %f5587;
	// begin inline asm
	cvt.rn.bf16.f32 %rs497, %r4856;
	// end inline asm
	mov.b32 	%r4857, %f5588;
	// begin inline asm
	cvt.rn.bf16.f32 %rs498, %r4857;
	// end inline asm
	mov.b32 	%r4858, %f5589;
	// begin inline asm
	cvt.rn.bf16.f32 %rs499, %r4858;
	// end inline asm
	mov.b32 	%r4859, %f5590;
	// begin inline asm
	cvt.rn.bf16.f32 %rs500, %r4859;
	// end inline asm
	mov.b32 	%r4860, %f5591;
	// begin inline asm
	cvt.rn.bf16.f32 %rs501, %r4860;
	// end inline asm
	mov.b32 	%r5181, {%rs438, %rs439};
	mov.b32 	%r5182, {%rs440, %rs441};
	mov.b32 	%r5183, {%rs442, %rs443};
	mov.b32 	%r5184, {%rs444, %rs445};
	mov.b32 	%r5277, {%rs446, %rs447};
	mov.b32 	%r5278, {%rs448, %rs449};
	mov.b32 	%r5279, {%rs450, %rs451};
	mov.b32 	%r5280, {%rs452, %rs453};
	mov.b32 	%r5373, {%rs454, %rs455};
	mov.b32 	%r5374, {%rs456, %rs457};
	mov.b32 	%r5375, {%rs458, %rs459};
	mov.b32 	%r5376, {%rs460, %rs461};
	mov.b32 	%r5469, {%rs462, %rs463};
	mov.b32 	%r5470, {%rs464, %rs465};
	mov.b32 	%r5471, {%rs466, %rs467};
	mov.b32 	%r5472, {%rs468, %rs469};
	mov.b32 	%r5565, {%rs470, %rs471};
	mov.b32 	%r5566, {%rs472, %rs473};
	mov.b32 	%r5567, {%rs474, %rs475};
	mov.b32 	%r5568, {%rs476, %rs477};
	mov.b32 	%r5661, {%rs478, %rs479};
	mov.b32 	%r5662, {%rs480, %rs481};
	mov.b32 	%r5663, {%rs482, %rs483};
	mov.b32 	%r5664, {%rs484, %rs485};
	mov.b32 	%r5757, {%rs486, %rs487};
	mov.b32 	%r5758, {%rs488, %rs489};
	mov.b32 	%r5759, {%rs490, %rs491};
	mov.b32 	%r5760, {%rs492, %rs493};
	mov.b32 	%r5853, {%rs494, %rs495};
	mov.b32 	%r5854, {%rs496, %rs497};
	mov.b32 	%r5855, {%rs498, %rs499};
	mov.b32 	%r5856, {%rs500, %rs501};
	.loc	1 250 20                        // prefix_prefill.py:250:20
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4861, %r4862, %r4863, %r4864 }, [ %r4865 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4866, %r4867, %r4868, %r4869 }, [ %r4870 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4871, %r4872, %r4873, %r4874 }, [ %r4875 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4876, %r4877, %r4878, %r4879 }, [ %r4880 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4881, %r4882, %r4883, %r4884 }, [ %r4885 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4886, %r4887, %r4888, %r4889 }, [ %r4890 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4891, %r4892, %r4893, %r4894 }, [ %r4895 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4896, %r4897, %r4898, %r4899 }, [ %r4900 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4901, %r4902, %r4903, %r4904 }, [ %r4905 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4906, %r4907, %r4908, %r4909 }, [ %r4910 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4911, %r4912, %r4913, %r4914 }, [ %r4915 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4916, %r4917, %r4918, %r4919 }, [ %r4920 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4921, %r4922, %r4923, %r4924 }, [ %r4925 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4926, %r4927, %r4928, %r4929 }, [ %r4930 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4931, %r4932, %r4933, %r4934 }, [ %r4935 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4936, %r4937, %r4938, %r4939 }, [ %r4940 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4941, %r4942, %r4943, %r4944 }, [ %r4945 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4946, %r4947, %r4948, %r4949 }, [ %r4950 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4951, %r4952, %r4953, %r4954 }, [ %r4955 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4956, %r4957, %r4958, %r4959 }, [ %r4960 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4961, %r4962, %r4963, %r4964 }, [ %r4965 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4966, %r4967, %r4968, %r4969 }, [ %r4970 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4971, %r4972, %r4973, %r4974 }, [ %r4975 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4976, %r4977, %r4978, %r4979 }, [ %r4980 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4981, %r4982, %r4983, %r4984 }, [ %r4985 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4986, %r4987, %r4988, %r4989 }, [ %r4990 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4991, %r4992, %r4993, %r4994 }, [ %r4995 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r4996, %r4997, %r4998, %r4999 }, [ %r5000 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5001, %r5002, %r5003, %r5004 }, [ %r5005 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5006, %r5007, %r5008, %r5009 }, [ %r5010 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5011, %r5012, %r5013, %r5014 }, [ %r5015 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5016, %r5017, %r5018, %r5019 }, [ %r5020 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5021, %r5022, %r5023, %r5024 }, [ %r5025 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5026, %r5027, %r5028, %r5029 }, [ %r5030 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5031, %r5032, %r5033, %r5034 }, [ %r5035 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5036, %r5037, %r5038, %r5039 }, [ %r5040 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5041, %r5042, %r5043, %r5044 }, [ %r5045 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5046, %r5047, %r5048, %r5049 }, [ %r5050 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5051, %r5052, %r5053, %r5054 }, [ %r5055 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5056, %r5057, %r5058, %r5059 }, [ %r5060 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5061, %r5062, %r5063, %r5064 }, [ %r5065 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5066, %r5067, %r5068, %r5069 }, [ %r5070 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5071, %r5072, %r5073, %r5074 }, [ %r5075 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5076, %r5077, %r5078, %r5079 }, [ %r5080 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5081, %r5082, %r5083, %r5084 }, [ %r5085 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5086, %r5087, %r5088, %r5089 }, [ %r5090 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5091, %r5092, %r5093, %r5094 }, [ %r5095 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5096, %r5097, %r5098, %r5099 }, [ %r5100 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5101, %r5102, %r5103, %r5104 }, [ %r5105 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5106, %r5107, %r5108, %r5109 }, [ %r5110 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5111, %r5112, %r5113, %r5114 }, [ %r5115 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5116, %r5117, %r5118, %r5119 }, [ %r5120 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5121, %r5122, %r5123, %r5124 }, [ %r5125 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5126, %r5127, %r5128, %r5129 }, [ %r5130 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5131, %r5132, %r5133, %r5134 }, [ %r5135 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5136, %r5137, %r5138, %r5139 }, [ %r5140 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5141, %r5142, %r5143, %r5144 }, [ %r5145 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5146, %r5147, %r5148, %r5149 }, [ %r5150 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5151, %r5152, %r5153, %r5154 }, [ %r5155 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5156, %r5157, %r5158, %r5159 }, [ %r5160 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5161, %r5162, %r5163, %r5164 }, [ %r5165 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5166, %r5167, %r5168, %r5169 }, [ %r5170 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5171, %r5172, %r5173, %r5174 }, [ %r5175 + 0 ];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 { %r5176, %r5177, %r5178, %r5179 }, [ %r5180 + 0 ];
	// end inline asm
	.loc	1 257 24                        // prefix_prefill.py:257:24
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r5181, %r5182, %r5183, %r5184 }, { %r4861, %r4862 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r5181, %r5182, %r5183, %r5184 }, { %r4863, %r4864 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r5181, %r5182, %r5183, %r5184 }, { %r4901, %r4902 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r5181, %r5182, %r5183, %r5184 }, { %r4903, %r4904 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r5181, %r5182, %r5183, %r5184 }, { %r4941, %r4942 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r5181, %r5182, %r5183, %r5184 }, { %r4943, %r4944 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r5181, %r5182, %r5183, %r5184 }, { %r4981, %r4982 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r5181, %r5182, %r5183, %r5184 }, { %r4983, %r4984 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r5181, %r5182, %r5183, %r5184 }, { %r5021, %r5022 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r5181, %r5182, %r5183, %r5184 }, { %r5023, %r5024 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r5181, %r5182, %r5183, %r5184 }, { %r5061, %r5062 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r5181, %r5182, %r5183, %r5184 }, { %r5063, %r5064 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r5181, %r5182, %r5183, %r5184 }, { %r5101, %r5102 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r5181, %r5182, %r5183, %r5184 }, { %r5103, %r5104 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r5181, %r5182, %r5183, %r5184 }, { %r5141, %r5142 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r5181, %r5182, %r5183, %r5184 }, { %r5143, %r5144 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r5277, %r5278, %r5279, %r5280 }, { %r4866, %r4867 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r5277, %r5278, %r5279, %r5280 }, { %r4868, %r4869 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r5277, %r5278, %r5279, %r5280 }, { %r4906, %r4907 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r5277, %r5278, %r5279, %r5280 }, { %r4908, %r4909 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r5277, %r5278, %r5279, %r5280 }, { %r4946, %r4947 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r5277, %r5278, %r5279, %r5280 }, { %r4948, %r4949 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r5277, %r5278, %r5279, %r5280 }, { %r4986, %r4987 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r5277, %r5278, %r5279, %r5280 }, { %r4988, %r4989 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r5277, %r5278, %r5279, %r5280 }, { %r5026, %r5027 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r5277, %r5278, %r5279, %r5280 }, { %r5028, %r5029 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r5277, %r5278, %r5279, %r5280 }, { %r5066, %r5067 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r5277, %r5278, %r5279, %r5280 }, { %r5068, %r5069 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r5277, %r5278, %r5279, %r5280 }, { %r5106, %r5107 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r5277, %r5278, %r5279, %r5280 }, { %r5108, %r5109 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r5277, %r5278, %r5279, %r5280 }, { %r5146, %r5147 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r5277, %r5278, %r5279, %r5280 }, { %r5148, %r5149 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r5373, %r5374, %r5375, %r5376 }, { %r4871, %r4872 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r5373, %r5374, %r5375, %r5376 }, { %r4873, %r4874 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r5373, %r5374, %r5375, %r5376 }, { %r4911, %r4912 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r5373, %r5374, %r5375, %r5376 }, { %r4913, %r4914 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r5373, %r5374, %r5375, %r5376 }, { %r4951, %r4952 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r5373, %r5374, %r5375, %r5376 }, { %r4953, %r4954 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r5373, %r5374, %r5375, %r5376 }, { %r4991, %r4992 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r5373, %r5374, %r5375, %r5376 }, { %r4993, %r4994 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r5373, %r5374, %r5375, %r5376 }, { %r5031, %r5032 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r5373, %r5374, %r5375, %r5376 }, { %r5033, %r5034 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r5373, %r5374, %r5375, %r5376 }, { %r5071, %r5072 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r5373, %r5374, %r5375, %r5376 }, { %r5073, %r5074 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r5373, %r5374, %r5375, %r5376 }, { %r5111, %r5112 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r5373, %r5374, %r5375, %r5376 }, { %r5113, %r5114 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r5373, %r5374, %r5375, %r5376 }, { %r5151, %r5152 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r5373, %r5374, %r5375, %r5376 }, { %r5153, %r5154 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r5469, %r5470, %r5471, %r5472 }, { %r4876, %r4877 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r5469, %r5470, %r5471, %r5472 }, { %r4878, %r4879 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r5469, %r5470, %r5471, %r5472 }, { %r4916, %r4917 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r5469, %r5470, %r5471, %r5472 }, { %r4918, %r4919 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r5469, %r5470, %r5471, %r5472 }, { %r4956, %r4957 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r5469, %r5470, %r5471, %r5472 }, { %r4958, %r4959 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r5469, %r5470, %r5471, %r5472 }, { %r4996, %r4997 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r5469, %r5470, %r5471, %r5472 }, { %r4998, %r4999 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r5469, %r5470, %r5471, %r5472 }, { %r5036, %r5037 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r5469, %r5470, %r5471, %r5472 }, { %r5038, %r5039 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r5469, %r5470, %r5471, %r5472 }, { %r5076, %r5077 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r5469, %r5470, %r5471, %r5472 }, { %r5078, %r5079 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r5469, %r5470, %r5471, %r5472 }, { %r5116, %r5117 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r5469, %r5470, %r5471, %r5472 }, { %r5118, %r5119 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r5469, %r5470, %r5471, %r5472 }, { %r5156, %r5157 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r5469, %r5470, %r5471, %r5472 }, { %r5158, %r5159 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r5565, %r5566, %r5567, %r5568 }, { %r4881, %r4882 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r5565, %r5566, %r5567, %r5568 }, { %r4883, %r4884 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r5565, %r5566, %r5567, %r5568 }, { %r4921, %r4922 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r5565, %r5566, %r5567, %r5568 }, { %r4923, %r4924 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r5565, %r5566, %r5567, %r5568 }, { %r4961, %r4962 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r5565, %r5566, %r5567, %r5568 }, { %r4963, %r4964 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5001, %r5002 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5003, %r5004 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5041, %r5042 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5043, %r5044 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5081, %r5082 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5083, %r5084 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5121, %r5122 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5123, %r5124 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5161, %r5162 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r5565, %r5566, %r5567, %r5568 }, { %r5163, %r5164 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r5661, %r5662, %r5663, %r5664 }, { %r4886, %r4887 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r5661, %r5662, %r5663, %r5664 }, { %r4888, %r4889 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r5661, %r5662, %r5663, %r5664 }, { %r4926, %r4927 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r5661, %r5662, %r5663, %r5664 }, { %r4928, %r4929 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r5661, %r5662, %r5663, %r5664 }, { %r4966, %r4967 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r5661, %r5662, %r5663, %r5664 }, { %r4968, %r4969 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5006, %r5007 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5008, %r5009 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5046, %r5047 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5048, %r5049 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5086, %r5087 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5088, %r5089 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5126, %r5127 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5128, %r5129 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5166, %r5167 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r5661, %r5662, %r5663, %r5664 }, { %r5168, %r5169 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r5757, %r5758, %r5759, %r5760 }, { %r4891, %r4892 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r5757, %r5758, %r5759, %r5760 }, { %r4893, %r4894 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r5757, %r5758, %r5759, %r5760 }, { %r4931, %r4932 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r5757, %r5758, %r5759, %r5760 }, { %r4933, %r4934 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r5757, %r5758, %r5759, %r5760 }, { %r4971, %r4972 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r5757, %r5758, %r5759, %r5760 }, { %r4973, %r4974 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5011, %r5012 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5013, %r5014 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5051, %r5052 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5053, %r5054 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5091, %r5092 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5093, %r5094 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5131, %r5132 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5133, %r5134 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5171, %r5172 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r5757, %r5758, %r5759, %r5760 }, { %r5173, %r5174 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4292, %f4293, %f4294, %f4295 }, { %r5853, %r5854, %r5855, %r5856 }, { %r4896, %r4897 }, { %f4292, %f4293, %f4294, %f4295 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4300, %f4301, %f4302, %f4303 }, { %r5853, %r5854, %r5855, %r5856 }, { %r4898, %r4899 }, { %f4300, %f4301, %f4302, %f4303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4308, %f4309, %f4310, %f4311 }, { %r5853, %r5854, %r5855, %r5856 }, { %r4936, %r4937 }, { %f4308, %f4309, %f4310, %f4311 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4316, %f4317, %f4318, %f4319 }, { %r5853, %r5854, %r5855, %r5856 }, { %r4938, %r4939 }, { %f4316, %f4317, %f4318, %f4319 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4324, %f4325, %f4326, %f4327 }, { %r5853, %r5854, %r5855, %r5856 }, { %r4976, %r4977 }, { %f4324, %f4325, %f4326, %f4327 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4332, %f4333, %f4334, %f4335 }, { %r5853, %r5854, %r5855, %r5856 }, { %r4978, %r4979 }, { %f4332, %f4333, %f4334, %f4335 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4340, %f4341, %f4342, %f4343 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5016, %r5017 }, { %f4340, %f4341, %f4342, %f4343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4348, %f4349, %f4350, %f4351 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5018, %r5019 }, { %f4348, %f4349, %f4350, %f4351 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4356, %f4357, %f4358, %f4359 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5056, %r5057 }, { %f4356, %f4357, %f4358, %f4359 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4364, %f4365, %f4366, %f4367 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5058, %r5059 }, { %f4364, %f4365, %f4366, %f4367 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4372, %f4373, %f4374, %f4375 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5096, %r5097 }, { %f4372, %f4373, %f4374, %f4375 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4380, %f4381, %f4382, %f4383 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5098, %r5099 }, { %f4380, %f4381, %f4382, %f4383 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4388, %f4389, %f4390, %f4391 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5136, %r5137 }, { %f4388, %f4389, %f4390, %f4391 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4396, %f4397, %f4398, %f4399 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5138, %r5139 }, { %f4396, %f4397, %f4398, %f4399 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4404, %f4405, %f4406, %f4407 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5176, %r5177 }, { %f4404, %f4405, %f4406, %f4407 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f4412, %f4413, %f4414, %f4415 }, { %r5853, %r5854, %r5855, %r5856 }, { %r5178, %r5179 }, { %f4412, %f4413, %f4414, %f4415 };
	// end inline asm
	.loc	1 213 66                        // prefix_prefill.py:213:66
	add.s64 	%rd598, %rd598, 128;
	add.s32 	%r6388, %r6388, %r382;
	add.s32 	%r6387, %r6387, %r384;
	setp.lt.u64 	%p573, %rd598, %rd58;
	mov.f32 	%f5732, %f273;
	mov.f32 	%f5733, %f274;
	mov.f32 	%f5734, %f275;
	mov.f32 	%f5735, %f276;
	@%p573 bra 	$L__BB0_5;
$L__BB0_6:                              // %._crit_edge233
	.loc	1 264 8                         // prefix_prefill.py:264:8
	mad.lo.s32 	%r6224, %r401, %r395, %r22;
	.loc	1 264 31                        // prefix_prefill.py:264:31
	mad.lo.s32 	%r6225, %r35, %r394, %r6224;
	mad.lo.s32 	%r6226, %r36, %r394, %r6224;
	mad.lo.s32 	%r6227, %r37, %r394, %r6224;
	mad.lo.s32 	%r6228, %r38, %r394, %r6224;
	mad.lo.s32 	%r6229, %r39, %r394, %r6224;
	mad.lo.s32 	%r6230, %r40, %r394, %r6224;
	mad.lo.s32 	%r6231, %r41, %r394, %r6224;
	mad.lo.s32 	%r6232, %r42, %r394, %r6224;
	.loc	1 265 21                        // prefix_prefill.py:265:21
	mul.wide.s32 	%rd590, %r6225, 2;
	add.s64 	%rd582, %rd137, %rd590;
	mul.wide.s32 	%rd591, %r6226, 2;
	add.s64 	%rd583, %rd137, %rd591;
	mul.wide.s32 	%rd592, %r6227, 2;
	add.s64 	%rd584, %rd137, %rd592;
	mul.wide.s32 	%rd593, %r6228, 2;
	add.s64 	%rd585, %rd137, %rd593;
	mul.wide.s32 	%rd594, %r6229, 2;
	add.s64 	%rd586, %rd137, %rd594;
	mul.wide.s32 	%rd595, %r6230, 2;
	add.s64 	%rd587, %rd137, %rd595;
	mul.wide.s32 	%rd596, %r6231, 2;
	add.s64 	%rd588, %rd137, %rd596;
	mul.wide.s32 	%rd597, %r6232, 2;
	add.s64 	%rd589, %rd137, %rd597;
	.loc	1 267 13                        // prefix_prefill.py:267:13
	mov.b32 	%r6096, %f4292;
	// begin inline asm
	cvt.rn.bf16.f32 %rs789, %r6096;
	// end inline asm
	mov.b32 	%r6097, %f4293;
	// begin inline asm
	cvt.rn.bf16.f32 %rs790, %r6097;
	// end inline asm
	mov.b32 	%r6098, %f4294;
	// begin inline asm
	cvt.rn.bf16.f32 %rs791, %r6098;
	// end inline asm
	mov.b32 	%r6099, %f4295;
	// begin inline asm
	cvt.rn.bf16.f32 %rs792, %r6099;
	// end inline asm
	mov.b32 	%r6100, %f4300;
	// begin inline asm
	cvt.rn.bf16.f32 %rs793, %r6100;
	// end inline asm
	mov.b32 	%r6101, %f4301;
	// begin inline asm
	cvt.rn.bf16.f32 %rs794, %r6101;
	// end inline asm
	mov.b32 	%r6102, %f4302;
	// begin inline asm
	cvt.rn.bf16.f32 %rs795, %r6102;
	// end inline asm
	mov.b32 	%r6103, %f4303;
	// begin inline asm
	cvt.rn.bf16.f32 %rs796, %r6103;
	// end inline asm
	mov.b32 	%r6104, %f4308;
	// begin inline asm
	cvt.rn.bf16.f32 %rs797, %r6104;
	// end inline asm
	mov.b32 	%r6105, %f4309;
	// begin inline asm
	cvt.rn.bf16.f32 %rs798, %r6105;
	// end inline asm
	mov.b32 	%r6106, %f4310;
	// begin inline asm
	cvt.rn.bf16.f32 %rs799, %r6106;
	// end inline asm
	mov.b32 	%r6107, %f4311;
	// begin inline asm
	cvt.rn.bf16.f32 %rs800, %r6107;
	// end inline asm
	mov.b32 	%r6108, %f4316;
	// begin inline asm
	cvt.rn.bf16.f32 %rs801, %r6108;
	// end inline asm
	mov.b32 	%r6109, %f4317;
	// begin inline asm
	cvt.rn.bf16.f32 %rs802, %r6109;
	// end inline asm
	mov.b32 	%r6110, %f4318;
	// begin inline asm
	cvt.rn.bf16.f32 %rs803, %r6110;
	// end inline asm
	mov.b32 	%r6111, %f4319;
	// begin inline asm
	cvt.rn.bf16.f32 %rs804, %r6111;
	// end inline asm
	mov.b32 	%r6112, %f4324;
	// begin inline asm
	cvt.rn.bf16.f32 %rs805, %r6112;
	// end inline asm
	mov.b32 	%r6113, %f4325;
	// begin inline asm
	cvt.rn.bf16.f32 %rs806, %r6113;
	// end inline asm
	mov.b32 	%r6114, %f4326;
	// begin inline asm
	cvt.rn.bf16.f32 %rs807, %r6114;
	// end inline asm
	mov.b32 	%r6115, %f4327;
	// begin inline asm
	cvt.rn.bf16.f32 %rs808, %r6115;
	// end inline asm
	mov.b32 	%r6116, %f4332;
	// begin inline asm
	cvt.rn.bf16.f32 %rs809, %r6116;
	// end inline asm
	mov.b32 	%r6117, %f4333;
	// begin inline asm
	cvt.rn.bf16.f32 %rs810, %r6117;
	// end inline asm
	mov.b32 	%r6118, %f4334;
	// begin inline asm
	cvt.rn.bf16.f32 %rs811, %r6118;
	// end inline asm
	mov.b32 	%r6119, %f4335;
	// begin inline asm
	cvt.rn.bf16.f32 %rs812, %r6119;
	// end inline asm
	mov.b32 	%r6120, %f4340;
	// begin inline asm
	cvt.rn.bf16.f32 %rs813, %r6120;
	// end inline asm
	mov.b32 	%r6121, %f4341;
	// begin inline asm
	cvt.rn.bf16.f32 %rs814, %r6121;
	// end inline asm
	mov.b32 	%r6122, %f4342;
	// begin inline asm
	cvt.rn.bf16.f32 %rs815, %r6122;
	// end inline asm
	mov.b32 	%r6123, %f4343;
	// begin inline asm
	cvt.rn.bf16.f32 %rs816, %r6123;
	// end inline asm
	mov.b32 	%r6124, %f4348;
	// begin inline asm
	cvt.rn.bf16.f32 %rs817, %r6124;
	// end inline asm
	mov.b32 	%r6125, %f4349;
	// begin inline asm
	cvt.rn.bf16.f32 %rs818, %r6125;
	// end inline asm
	mov.b32 	%r6126, %f4350;
	// begin inline asm
	cvt.rn.bf16.f32 %rs819, %r6126;
	// end inline asm
	mov.b32 	%r6127, %f4351;
	// begin inline asm
	cvt.rn.bf16.f32 %rs820, %r6127;
	// end inline asm
	mov.b32 	%r6128, %f4356;
	// begin inline asm
	cvt.rn.bf16.f32 %rs821, %r6128;
	// end inline asm
	mov.b32 	%r6129, %f4357;
	// begin inline asm
	cvt.rn.bf16.f32 %rs822, %r6129;
	// end inline asm
	mov.b32 	%r6130, %f4358;
	// begin inline asm
	cvt.rn.bf16.f32 %rs823, %r6130;
	// end inline asm
	mov.b32 	%r6131, %f4359;
	// begin inline asm
	cvt.rn.bf16.f32 %rs824, %r6131;
	// end inline asm
	mov.b32 	%r6132, %f4364;
	// begin inline asm
	cvt.rn.bf16.f32 %rs825, %r6132;
	// end inline asm
	mov.b32 	%r6133, %f4365;
	// begin inline asm
	cvt.rn.bf16.f32 %rs826, %r6133;
	// end inline asm
	mov.b32 	%r6134, %f4366;
	// begin inline asm
	cvt.rn.bf16.f32 %rs827, %r6134;
	// end inline asm
	mov.b32 	%r6135, %f4367;
	// begin inline asm
	cvt.rn.bf16.f32 %rs828, %r6135;
	// end inline asm
	mov.b32 	%r6136, %f4372;
	// begin inline asm
	cvt.rn.bf16.f32 %rs829, %r6136;
	// end inline asm
	mov.b32 	%r6137, %f4373;
	// begin inline asm
	cvt.rn.bf16.f32 %rs830, %r6137;
	// end inline asm
	mov.b32 	%r6138, %f4374;
	// begin inline asm
	cvt.rn.bf16.f32 %rs831, %r6138;
	// end inline asm
	mov.b32 	%r6139, %f4375;
	// begin inline asm
	cvt.rn.bf16.f32 %rs832, %r6139;
	// end inline asm
	mov.b32 	%r6140, %f4380;
	// begin inline asm
	cvt.rn.bf16.f32 %rs833, %r6140;
	// end inline asm
	mov.b32 	%r6141, %f4381;
	// begin inline asm
	cvt.rn.bf16.f32 %rs834, %r6141;
	// end inline asm
	mov.b32 	%r6142, %f4382;
	// begin inline asm
	cvt.rn.bf16.f32 %rs835, %r6142;
	// end inline asm
	mov.b32 	%r6143, %f4383;
	// begin inline asm
	cvt.rn.bf16.f32 %rs836, %r6143;
	// end inline asm
	mov.b32 	%r6144, %f4388;
	// begin inline asm
	cvt.rn.bf16.f32 %rs837, %r6144;
	// end inline asm
	mov.b32 	%r6145, %f4389;
	// begin inline asm
	cvt.rn.bf16.f32 %rs838, %r6145;
	// end inline asm
	mov.b32 	%r6146, %f4390;
	// begin inline asm
	cvt.rn.bf16.f32 %rs839, %r6146;
	// end inline asm
	mov.b32 	%r6147, %f4391;
	// begin inline asm
	cvt.rn.bf16.f32 %rs840, %r6147;
	// end inline asm
	mov.b32 	%r6148, %f4396;
	// begin inline asm
	cvt.rn.bf16.f32 %rs841, %r6148;
	// end inline asm
	mov.b32 	%r6149, %f4397;
	// begin inline asm
	cvt.rn.bf16.f32 %rs842, %r6149;
	// end inline asm
	mov.b32 	%r6150, %f4398;
	// begin inline asm
	cvt.rn.bf16.f32 %rs843, %r6150;
	// end inline asm
	mov.b32 	%r6151, %f4399;
	// begin inline asm
	cvt.rn.bf16.f32 %rs844, %r6151;
	// end inline asm
	mov.b32 	%r6152, %f4404;
	// begin inline asm
	cvt.rn.bf16.f32 %rs845, %r6152;
	// end inline asm
	mov.b32 	%r6153, %f4405;
	// begin inline asm
	cvt.rn.bf16.f32 %rs846, %r6153;
	// end inline asm
	mov.b32 	%r6154, %f4406;
	// begin inline asm
	cvt.rn.bf16.f32 %rs847, %r6154;
	// end inline asm
	mov.b32 	%r6155, %f4407;
	// begin inline asm
	cvt.rn.bf16.f32 %rs848, %r6155;
	// end inline asm
	mov.b32 	%r6156, %f4412;
	// begin inline asm
	cvt.rn.bf16.f32 %rs849, %r6156;
	// end inline asm
	mov.b32 	%r6157, %f4413;
	// begin inline asm
	cvt.rn.bf16.f32 %rs850, %r6157;
	// end inline asm
	mov.b32 	%r6158, %f4414;
	// begin inline asm
	cvt.rn.bf16.f32 %rs851, %r6158;
	// end inline asm
	mov.b32 	%r6159, %f4415;
	// begin inline asm
	cvt.rn.bf16.f32 %rs852, %r6159;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r6233, %r7, 5;
	and.b32  	%r6234, %r6233, 896;
	or.b32  	%r6235, %r11, %r12;
	or.b32  	%r6236, %r10, %r6235;
	shl.b32 	%r6237, %r6236, 6;
	or.b32  	%r6238, %r6237, %r6234;
	or.b32  	%r6239, %r6238, %r45;
	and.b32  	%r6240, %r21, 2040;
	shr.u32 	%r6241, %r6238, 3;
	and.b32  	%r6242, %r6241, 2032;
	add.s32 	%r6244, %r542, %r6242;
	shl.b32 	%r6245, %r6239, 1;
	add.s32 	%r6160, %r6244, %r6245;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6160 + 0 ], { %rs789, %rs790 };
	// end inline asm
	xor.b32  	%r6246, %r6239, 1024;
	shr.u32 	%r6247, %r6246, 3;
	and.b32  	%r6248, %r6247, 536870896;
	add.s32 	%r6249, %r542, %r6248;
	shl.b32 	%r6250, %r6246, 1;
	add.s32 	%r6161, %r6249, %r6250;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6161 + 0 ], { %rs791, %rs792 };
	// end inline asm
	add.s32 	%r6162, %r6160, 16;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6162 + 0 ], { %rs793, %rs794 };
	// end inline asm
	xor.b32  	%r6251, %r6239, 1032;
	shr.u32 	%r6252, %r6251, 3;
	and.b32  	%r6253, %r6252, 536870896;
	add.s32 	%r6254, %r542, %r6253;
	shl.b32 	%r6255, %r6251, 1;
	add.s32 	%r6163, %r6254, %r6255;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6163 + 0 ], { %rs795, %rs796 };
	// end inline asm
	add.s32 	%r6164, %r6160, 32;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6164 + 0 ], { %rs797, %rs798 };
	// end inline asm
	xor.b32  	%r6256, %r6239, 1040;
	shr.u32 	%r6257, %r6256, 3;
	and.b32  	%r6258, %r6257, 536870896;
	add.s32 	%r6259, %r542, %r6258;
	shl.b32 	%r6260, %r6256, 1;
	add.s32 	%r6165, %r6259, %r6260;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6165 + 0 ], { %rs799, %rs800 };
	// end inline asm
	add.s32 	%r6166, %r6160, 48;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6166 + 0 ], { %rs801, %rs802 };
	// end inline asm
	xor.b32  	%r6261, %r6239, 1048;
	shr.u32 	%r6262, %r6261, 3;
	and.b32  	%r6263, %r6262, 536870896;
	add.s32 	%r6264, %r542, %r6263;
	shl.b32 	%r6265, %r6261, 1;
	add.s32 	%r6167, %r6264, %r6265;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6167 + 0 ], { %rs803, %rs804 };
	// end inline asm
	add.s32 	%r6168, %r6160, 64;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6168 + 0 ], { %rs805, %rs806 };
	// end inline asm
	xor.b32  	%r6266, %r6239, 1056;
	shr.u32 	%r6267, %r6266, 3;
	and.b32  	%r6268, %r6267, 536870896;
	add.s32 	%r6269, %r542, %r6268;
	shl.b32 	%r6270, %r6266, 1;
	add.s32 	%r6169, %r6269, %r6270;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6169 + 0 ], { %rs807, %rs808 };
	// end inline asm
	add.s32 	%r6170, %r6160, 80;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6170 + 0 ], { %rs809, %rs810 };
	// end inline asm
	xor.b32  	%r6271, %r6239, 1064;
	shr.u32 	%r6272, %r6271, 3;
	and.b32  	%r6273, %r6272, 536870896;
	add.s32 	%r6274, %r542, %r6273;
	shl.b32 	%r6275, %r6271, 1;
	add.s32 	%r6171, %r6274, %r6275;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6171 + 0 ], { %rs811, %rs812 };
	// end inline asm
	add.s32 	%r6172, %r6160, 96;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6172 + 0 ], { %rs813, %rs814 };
	// end inline asm
	xor.b32  	%r6276, %r6239, 1072;
	shr.u32 	%r6277, %r6276, 3;
	and.b32  	%r6278, %r6277, 536870896;
	add.s32 	%r6279, %r542, %r6278;
	shl.b32 	%r6280, %r6276, 1;
	add.s32 	%r6173, %r6279, %r6280;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6173 + 0 ], { %rs815, %rs816 };
	// end inline asm
	add.s32 	%r6174, %r6160, 112;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6174 + 0 ], { %rs817, %rs818 };
	// end inline asm
	xor.b32  	%r6281, %r6239, 1080;
	shr.u32 	%r6282, %r6281, 3;
	and.b32  	%r6283, %r6282, 536870896;
	add.s32 	%r6284, %r542, %r6283;
	shl.b32 	%r6285, %r6281, 1;
	add.s32 	%r6175, %r6284, %r6285;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6175 + 0 ], { %rs819, %rs820 };
	// end inline asm
	xor.b32  	%r6286, %r6239, 64;
	shl.b32 	%r6287, %r6286, 1;
	add.s32 	%r6176, %r6244, %r6287;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6176 + 0 ], { %rs821, %rs822 };
	// end inline asm
	xor.b32  	%r6288, %r6239, 1088;
	shr.u32 	%r6289, %r6288, 3;
	and.b32  	%r6290, %r6289, 536870896;
	add.s32 	%r6291, %r542, %r6290;
	shl.b32 	%r6292, %r6288, 1;
	add.s32 	%r6177, %r6291, %r6292;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6177 + 0 ], { %rs823, %rs824 };
	// end inline asm
	xor.b32  	%r6293, %r6239, 72;
	shl.b32 	%r6294, %r6293, 1;
	add.s32 	%r6178, %r6244, %r6294;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6178 + 0 ], { %rs825, %rs826 };
	// end inline asm
	xor.b32  	%r6295, %r6239, 1096;
	shr.u32 	%r6296, %r6295, 3;
	and.b32  	%r6297, %r6296, 536870896;
	add.s32 	%r6298, %r542, %r6297;
	shl.b32 	%r6299, %r6295, 1;
	add.s32 	%r6179, %r6298, %r6299;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6179 + 0 ], { %rs827, %rs828 };
	// end inline asm
	xor.b32  	%r6300, %r6239, 80;
	shl.b32 	%r6301, %r6300, 1;
	add.s32 	%r6180, %r6244, %r6301;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6180 + 0 ], { %rs829, %rs830 };
	// end inline asm
	xor.b32  	%r6302, %r6239, 1104;
	shr.u32 	%r6303, %r6302, 3;
	and.b32  	%r6304, %r6303, 536870896;
	add.s32 	%r6305, %r542, %r6304;
	shl.b32 	%r6306, %r6302, 1;
	add.s32 	%r6181, %r6305, %r6306;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6181 + 0 ], { %rs831, %rs832 };
	// end inline asm
	xor.b32  	%r6307, %r6239, 88;
	shl.b32 	%r6308, %r6307, 1;
	add.s32 	%r6182, %r6244, %r6308;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6182 + 0 ], { %rs833, %rs834 };
	// end inline asm
	xor.b32  	%r6309, %r6239, 1112;
	shr.u32 	%r6310, %r6309, 3;
	and.b32  	%r6311, %r6310, 536870896;
	add.s32 	%r6312, %r542, %r6311;
	shl.b32 	%r6313, %r6309, 1;
	add.s32 	%r6183, %r6312, %r6313;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6183 + 0 ], { %rs835, %rs836 };
	// end inline asm
	xor.b32  	%r6314, %r6239, 96;
	shl.b32 	%r6315, %r6314, 1;
	add.s32 	%r6184, %r6244, %r6315;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6184 + 0 ], { %rs837, %rs838 };
	// end inline asm
	xor.b32  	%r6316, %r6239, 1120;
	shr.u32 	%r6317, %r6316, 3;
	and.b32  	%r6318, %r6317, 536870896;
	add.s32 	%r6319, %r542, %r6318;
	shl.b32 	%r6320, %r6316, 1;
	add.s32 	%r6185, %r6319, %r6320;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6185 + 0 ], { %rs839, %rs840 };
	// end inline asm
	xor.b32  	%r6321, %r6239, 104;
	shl.b32 	%r6322, %r6321, 1;
	add.s32 	%r6186, %r6244, %r6322;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6186 + 0 ], { %rs841, %rs842 };
	// end inline asm
	xor.b32  	%r6323, %r6239, 1128;
	shr.u32 	%r6324, %r6323, 3;
	and.b32  	%r6325, %r6324, 536870896;
	add.s32 	%r6326, %r542, %r6325;
	shl.b32 	%r6327, %r6323, 1;
	add.s32 	%r6187, %r6326, %r6327;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6187 + 0 ], { %rs843, %rs844 };
	// end inline asm
	xor.b32  	%r6328, %r6239, 112;
	shl.b32 	%r6329, %r6328, 1;
	add.s32 	%r6188, %r6244, %r6329;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6188 + 0 ], { %rs845, %rs846 };
	// end inline asm
	xor.b32  	%r6330, %r6239, 1136;
	shr.u32 	%r6331, %r6330, 3;
	and.b32  	%r6332, %r6331, 536870896;
	add.s32 	%r6333, %r542, %r6332;
	shl.b32 	%r6334, %r6330, 1;
	add.s32 	%r6189, %r6333, %r6334;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6189 + 0 ], { %rs847, %rs848 };
	// end inline asm
	xor.b32  	%r6335, %r6239, 120;
	shl.b32 	%r6336, %r6335, 1;
	add.s32 	%r6190, %r6244, %r6336;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6190 + 0 ], { %rs849, %rs850 };
	// end inline asm
	xor.b32  	%r6337, %r6239, 1144;
	shr.u32 	%r6338, %r6337, 3;
	and.b32  	%r6339, %r6338, 536870896;
	add.s32 	%r6340, %r542, %r6339;
	shl.b32 	%r6341, %r6337, 1;
	add.s32 	%r6191, %r6340, %r6341;
	// begin inline asm
	@%p574 st.shared.v2.b16 [ %r6191 + 0 ], { %rs851, %rs852 };
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r6342, %r21, 3;
	and.b32  	%r6343, %r6342, 240;
	add.s32 	%r6344, %r542, %r6343;
	shl.b32 	%r6345, %r6240, 1;
	add.s32 	%r6346, %r6344, %r6345;
	ld.shared.v4.u32 	{%r6192, %r6193, %r6194, %r6195}, [%r6346];
	or.b32  	%r6347, %r6240, 2048;
	shr.u32 	%r6348, %r6347, 3;
	and.b32  	%r6349, %r6348, 496;
	add.s32 	%r6350, %r542, %r6349;
	add.s32 	%r6351, %r6350, %r6345;
	ld.shared.v4.u32 	{%r6196, %r6197, %r6198, %r6199}, [%r6351+4096];
	or.b32  	%r6352, %r6240, 4096;
	shr.u32 	%r6353, %r6352, 3;
	and.b32  	%r6354, %r6353, 752;
	add.s32 	%r6355, %r542, %r6354;
	add.s32 	%r6356, %r6355, %r6345;
	ld.shared.v4.u32 	{%r6200, %r6201, %r6202, %r6203}, [%r6356+8192];
	or.b32  	%r6357, %r6240, 6144;
	shr.u32 	%r6358, %r6357, 3;
	and.b32  	%r6359, %r6358, 1008;
	add.s32 	%r6360, %r542, %r6359;
	add.s32 	%r6361, %r6360, %r6345;
	ld.shared.v4.u32 	{%r6204, %r6205, %r6206, %r6207}, [%r6361+12288];
	or.b32  	%r6362, %r6240, 8192;
	shr.u32 	%r6363, %r6362, 3;
	and.b32  	%r6364, %r6363, 1264;
	add.s32 	%r6365, %r542, %r6364;
	add.s32 	%r6366, %r6365, %r6345;
	ld.shared.v4.u32 	{%r6208, %r6209, %r6210, %r6211}, [%r6366+16384];
	or.b32  	%r6367, %r6240, 10240;
	shr.u32 	%r6368, %r6367, 3;
	and.b32  	%r6369, %r6368, 1520;
	add.s32 	%r6370, %r542, %r6369;
	add.s32 	%r6371, %r6370, %r6345;
	ld.shared.v4.u32 	{%r6212, %r6213, %r6214, %r6215}, [%r6371+20480];
	or.b32  	%r6372, %r6240, 12288;
	shr.u32 	%r6373, %r6372, 3;
	and.b32  	%r6374, %r6373, 1776;
	add.s32 	%r6375, %r542, %r6374;
	add.s32 	%r6376, %r6375, %r6345;
	ld.shared.v4.u32 	{%r6216, %r6217, %r6218, %r6219}, [%r6376+24576];
	or.b32  	%r6377, %r6240, 14336;
	shr.u32 	%r6378, %r6377, 3;
	and.b32  	%r6379, %r6378, 2032;
	add.s32 	%r6380, %r542, %r6379;
	add.s32 	%r6381, %r6380, %r6345;
	ld.shared.v4.u32 	{%r6220, %r6221, %r6222, %r6223}, [%r6381+28672];
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd582 + 0 ], { %r6192, %r6193, %r6194, %r6195 };
	// end inline asm
	// begin inline asm
	@%p9 st.global.v4.b32 [ %rd583 + 0 ], { %r6196, %r6197, %r6198, %r6199 };
	// end inline asm
	// begin inline asm
	@%p14 st.global.v4.b32 [ %rd584 + 0 ], { %r6200, %r6201, %r6202, %r6203 };
	// end inline asm
	// begin inline asm
	@%p19 st.global.v4.b32 [ %rd585 + 0 ], { %r6204, %r6205, %r6206, %r6207 };
	// end inline asm
	// begin inline asm
	@%p24 st.global.v4.b32 [ %rd586 + 0 ], { %r6208, %r6209, %r6210, %r6211 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.v4.b32 [ %rd587 + 0 ], { %r6212, %r6213, %r6214, %r6215 };
	// end inline asm
	// begin inline asm
	@%p34 st.global.v4.b32 [ %rd588 + 0 ], { %r6216, %r6217, %r6218, %r6219 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.v4.b32 [ %rd589 + 0 ], { %r6220, %r6221, %r6222, %r6223 };
	// end inline asm
	.loc	1 270 4                         // prefix_prefill.py:270:4
	ret;
$L__tmp9:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/root/miniconda3/lib/python3.12/site-packages/vllm/attention/ops/prefix_prefill.py"
	.file	2 "/root/miniconda3/lib/python3.12/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 237                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xe6 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 112                                 // DW_AT_name
.b8 114
.b8 101
.b8 102
.b8 105
.b8 120
.b8 95
.b8 112
.b8 114
.b8 101
.b8 102
.b8 105
.b8 108
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 109
.b8 105
.b8 110
.b8 105
.b8 99
.b8 111
.b8 110
.b8 100
.b8 97
.b8 51
.b8 47
.b8 108
.b8 105
.b8 98
.b8 47
.b8 112
.b8 121
.b8 116
.b8 104
.b8 111
.b8 110
.b8 51
.b8 46
.b8 49
.b8 50
.b8 47
.b8 115
.b8 105
.b8 116
.b8 101
.b8 45
.b8 112
.b8 97
.b8 99
.b8 107
.b8 97
.b8 103
.b8 101
.b8 115
.b8 47
.b8 118
.b8 108
.b8 108
.b8 109
.b8 47
.b8 97
.b8 116
.b8 116
.b8 101
.b8 110
.b8 116
.b8 105
.b8 111
.b8 110
.b8 47
.b8 111
.b8 112
.b8 115
.b8 0
.b8 2                                   // Abbrev [2] 0x6c:0xe DW_TAG_subprogram
.b8 95                                  // DW_AT_name
.b8 102
.b8 119
.b8 100
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x7a:0x76 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 108                                // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x8f:0x18 DW_TAG_inlined_subroutine
.b32 108                                // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 170                                 // DW_AT_call_line
.b8 26                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xa7:0x18 DW_TAG_inlined_subroutine
.b32 108                                // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 172                                 // DW_AT_call_line
.b8 25                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xbf:0x18 DW_TAG_inlined_subroutine
.b32 108                                // DW_AT_abstract_origin
.b64 $L__tmp5                           // DW_AT_low_pc
.b64 $L__tmp6                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 234                                 // DW_AT_call_line
.b8 26                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xd7:0x18 DW_TAG_inlined_subroutine
.b32 108                                // DW_AT_abstract_origin
.b64 $L__tmp7                           // DW_AT_low_pc
.b64 $L__tmp8                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 236                                 // DW_AT_call_line
.b8 25                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
