# Unit 4: 8086 Microprocessor

## ğŸ“š Unit Overview

The Intel 8086 is a 16-bit microprocessor that revolutionized the personal computer industry. This unit covers the architecture, registers, addressing modes, instruction set, and memory organization of the 8086 microprocessor.

---

## ğŸ¯ Unit Objectives

After completing this unit, you will be able to:
- Understand 8086 architecture and pin diagram
- Explain the concept of segmented memory
- Describe all registers and their functions
- Understand different addressing modes
- Compare 8086 with 8085 microprocessor
- Explain minimum and maximum mode operations

---

## ğŸ“– Chapter List

### [4.1 Architecture and Pin Diagram](01-architecture-pin-diagram.md)
- 8086 internal architecture
- 40-pin configuration
- BIU and EU components
- Signal descriptions

### [4.2 Register Organization](02-register-organization.md)
- General purpose registers
- Segment registers
- Pointer and index registers
- Flag register (16-bit)

### [4.3 Memory Segmentation](03-memory-segmentation.md)
- Segmented memory concept
- Physical address calculation
- Segment:Offset notation
- 1MB addressing with 16-bit registers

### [4.4 Addressing Modes](04-addressing-modes.md)
- Data addressing modes
- Memory addressing modes
- Effective address calculation
- Examples and applications

### [4.5 Instruction Set Overview](05-instruction-set.md)
- Data transfer instructions
- Arithmetic and logical instructions
- String instructions
- Control transfer instructions

### [4.6 Minimum and Maximum Mode](06-min-max-mode.md)
- Minimum mode configuration
- Maximum mode configuration
- Bus controller 8288
- Multi-processor systems

---

## ğŸ”‘ Key Concepts

```
8086 vs 8085 COMPARISON:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚       Feature           â”‚    8085     â”‚    8086     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Data Bus Width          â”‚   8-bit     â”‚   16-bit    â”‚
â”‚ Address Bus Width       â”‚   16-bit    â”‚   20-bit    â”‚
â”‚ Addressable Memory      â”‚   64 KB     â”‚   1 MB      â”‚
â”‚ Instruction Queue       â”‚   None      â”‚   6 bytes   â”‚
â”‚ Pipelining              â”‚   No        â”‚   Yes       â”‚
â”‚ Registers               â”‚   8-bit     â”‚   16-bit    â”‚
â”‚ Multiplication/Division â”‚   No        â”‚   Yes       â”‚
â”‚ Memory Segmentation     â”‚   No        â”‚   Yes       â”‚
â”‚ Clock Speed             â”‚   3-5 MHz   â”‚   5-10 MHz  â”‚
â”‚ I/O Ports               â”‚   256       â”‚   65,536    â”‚
â”‚ Hardware Interrupts     â”‚   5         â”‚   2 + NMI   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ—ï¸ Architecture Overview

```
8086 INTERNAL ARCHITECTURE:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         8086 CPU                                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚    BUS INTERFACE UNIT  â”‚    EXECUTION UNIT              â”‚   â”‚
â”‚  â”‚         (BIU)          â”‚         (EU)                   â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚  â”‚  â”‚   CS, DS, ES, SS â”‚  â”‚  â”‚  AX, BX, CX, DX          â”‚  â”‚   â”‚
â”‚  â”‚  â”‚  Segment Regs    â”‚  â”‚  â”‚  General Registers       â”‚  â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚  â”‚  â”‚       IP         â”‚  â”‚  â”‚  SP, BP, SI, DI          â”‚  â”‚   â”‚
â”‚  â”‚  â”‚ Instruction Ptr  â”‚  â”‚  â”‚  Pointer/Index Regs      â”‚  â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚  â”‚  â”‚  Instruction     â”‚  â”‚  â”‚        ALU               â”‚  â”‚   â”‚
â”‚  â”‚  â”‚    Queue         â”‚â—„â”€â”¼â”€â–ºâ”‚   (16-bit)               â”‚  â”‚   â”‚
â”‚  â”‚  â”‚   (6 bytes)      â”‚  â”‚  â”‚                          â”‚  â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚  â”‚  â”‚ Address Adder    â”‚  â”‚  â”‚      Flag Register       â”‚  â”‚   â”‚
â”‚  â”‚  â”‚  (20-bit)        â”‚  â”‚  â”‚       (16-bit)           â”‚  â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚  â”‚           â”‚            â”‚             â”‚                  â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚              â”‚                          â”‚                       â”‚
â”‚              â–¼                          â–¼                       â”‚
â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚     â”‚  20-bit Addressâ”‚         â”‚ Control Signalsâ”‚              â”‚
â”‚     â”‚  16-bit Data   â”‚         â”‚                â”‚              â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

BIU Functions:
â€¢ Fetch instructions from memory
â€¢ Read/write operands from/to memory
â€¢ Calculate physical addresses
â€¢ Manages instruction queue (prefetch)

EU Functions:
â€¢ Decode instructions
â€¢ Execute instructions
â€¢ Perform arithmetic/logical operations
â€¢ Update flags
```

---

## ğŸ’¾ Memory Organization

```
8086 MEMORY MAP (1 MB):

     FFFFFH â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚                                   â”‚
            â”‚    Available for user programs    â”‚
            â”‚           (960 KB)                â”‚
            â”‚                                   â”‚
     10000H â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
            â”‚    High Memory Area               â”‚
     0FFFFH â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
            â”‚    Conventional Memory            â”‚
            â”‚    (First 1 MB addressable)       â”‚
     00500H â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
            â”‚    BIOS Data Area                 â”‚
     00400H â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
            â”‚    Interrupt Vector Table         â”‚
            â”‚    (256 vectors Ã— 4 bytes = 1KB)  â”‚
     00000H â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

SEGMENTED MEMORY CONCEPT:

Physical Address = Segment Ã— 16 + Offset
                 = Segment Ã— 10H + Offset

Example: CS:IP = 1234H:5678H
Physical = 1234H Ã— 10H + 5678H
         = 12340H + 5678H
         = 179B8H
```

---

## ğŸ”— Related Resources

- **Prerequisites**: [Unit 2: 8085 Microprocessor](../02-8085-Microprocessor/README.md)
- **Next Unit**: [Unit 5: 8086 Programming](../05-8086-Programming/README.md)
- **Advanced Topics**: [Unit 9: Advanced Processors](../09-Advanced-Processors/README.md)

---

## ğŸ“ Study Tips

1. **Master segmentation first** - Understanding physical address calculation is crucial
2. **Compare with 8085** - Many concepts build on 8085 knowledge
3. **Focus on register purposes** - Each register has specific uses
4. **Practice addressing modes** - They determine operand locations
5. **Understand pipelining** - BIU and EU work in parallel

---

## ğŸ§­ Navigation

| Previous Unit | Course Home | Next Unit |
|---------------|-------------|-----------|
| [Unit 3: 8085 Programming](../03-8085-Programming/README.md) | [Main Index](../README.md) | [Unit 5: 8086 Programming](../05-8086-Programming/README.md) |

---

*[â† Back to Main Index](../README.md)*
