library IEEE;
use IEEE.std_logic_1164.all;

entity FA is
	port ( A, B, Cin : in  std_logic;
			 S, Cout   : out std_logic);
end FA;

architecture RTL of FA is
begin
	S <= A XOR B;
	C <= A AND B;
end RTL;