$date
	Wed Mar  9 17:41:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pcupdatetb $end
$scope module DUT1 $end
$var wire 1 ! clk $end
$var wire 1 " cnd $end
$var wire 4 # icode [3:0] $end
$var wire 2 $ status [1:0] $end
$var wire 64 % valC [63:0] $end
$var wire 64 & valM [63:0] $end
$var wire 64 ' valP [63:0] $end
$var reg 64 ( pc [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
bx &
bx %
bx $
bx #
x"
0!
$end
#5
b111 (
1!
b0 $
b111 '
b110 #
#10
0!
#15
b1000000 (
1!
b1000000 %
b1000 #
#20
0!
#25
b100000111 (
1!
b1001 '
1"
b100000111 %
b111 #
#30
