verilog work "7segment.v"
