<!doctype html>
<html>
<head>
<title>DQSDR2 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DQSDR2 (DDR_PHY) Register</p><h1>DQSDR2 (DDR_PHY) Register</h1>
<h2>DQSDR2 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DQSDR2</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000258</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080258 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DQS Drift Register 2</td></tr>
</table>
<p></p>
<h2>DQSDR2 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:24</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>DFTTHRSH</td><td class="center">23:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Drift Threshold: Specifies the minimum number of DQS drift<br/>detections in one direction in order to declare it as a valid DQS drift.<br/>Any drift in the opposite direction before hitting this threshold will<br/>reset the detection counter.</td></tr>
<tr valign=top><td>DFTMNTPRD</td><td class="center">15:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Drift Monitor Period: Specifies the minimum number of clock cycles<br/>between two drift monitor events. This field controls how often the<br/>drift status from the DATX8 is sampled by the PUB and used to<br/>compensate the drift. Note that this field only controls the minimum<br/>period of drift monitoring/compensation. The maximum period will<br/>depend on how often the reads are sent to the DRAM using either<br/>the controller or the PUB (using the DQSDR0.DFTIDLRD or<br/>DQSDR0.DFTB2BRD fields). All values are valid and indicate that<br/>drift should be monitored every (DFTMNTPRD+1) CTL clocks.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>