// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
// Date        : Wed Sep  3 10:44:23 2025
// Host        : kevin-ThinkPad-P14s-Gen-3 running 64-bit Ubuntu 25.04
// Command     : write_verilog -mode funcsim -nolib -force -file
//               /home/kevin/workspace/bidirectional-xor-memory/syn/syn.sim/sim_1/impl/func/xsim/lvt_memory_tb_func_impl.v
// Design      : lvt_memory_syn_pipelined
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx1140tflg1926-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module dual_port_memory
   (DOADO,
    DOBDO,
    push_buffered_reg,
    clk_IBUF_BUFG,
    ADDRARDADDR,
    ram_reg_0,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    WEBWE,
    \q[0] ,
    push_buffered,
    buffered_lvt_q_unrolled,
    pwropt_2,
    pwropt_3,
    pwropt_4,
    pwropt_5,
    pwropt_6,
    pwropt_7);
  output [0:0]DOADO;
  output [0:0]DOBDO;
  output push_buffered_reg;
  input clk_IBUF_BUFG;
  input [8:0]ADDRARDADDR;
  input [0:0]ram_reg_0;
  input [7:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [31:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input \q[0] ;
  input push_buffered;
  input buffered_lvt_q_unrolled;
  input pwropt_2;
  input pwropt_3;
  input pwropt_4;
  input pwropt_5;
  input pwropt_6;
  input pwropt_7;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DIBDI;
  wire [0:0]DOADO;
  wire [0:0]DOBDO;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire buffered_lvt_q_unrolled;
  wire clk_IBUF_BUFG;
  wire push_buffered;
  wire push_buffered_reg;
  wire pwropt_2;
  wire pwropt_3;
  wire pwropt_4;
  wire pwropt_5;
  wire pwropt_6;
  wire pwropt_7;
  wire \q[0] ;
  wire [0:0]ram_reg_0;
  wire ram_reg_ENARDEN_cooolgate_en_sig_1;
  wire ram_reg_ENBWREN_cooolgate_en_sig_2;
  wire ram_reg_REGCEAREGCE_cooolgate_en_sig_5;
  wire ram_reg_REGCEB_cooolgate_en_sig_8;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:1]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \buffered_lvt_q_unrolled[0]_i_1 
       (.I0(\q[0] ),
        .I1(push_buffered),
        .I2(buffered_lvt_q_unrolled),
        .O(push_buffered_reg));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=NEW:ENBWREN=NEW:ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/y_genblock[1].x_genblock[0].ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR[7:0],ram_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,ADDRARDADDR[8],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:1],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:1],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_ENARDEN_cooolgate_en_sig_1),
        .ENBWREN(ram_reg_ENBWREN_cooolgate_en_sig_2),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_REGCEAREGCE_cooolgate_en_sig_5),
        .REGCEB(ram_reg_REGCEB_cooolgate_en_sig_8),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  (* PHYS_OPT_MODIFIED = "PLACEMENT_OPT PIN_SWAP" *) 
  LUT5 #(
    .INIT(32'hFFFF0990)) 
    ram_reg_ENARDEN_cooolgate_en_gate_10_LOPT_REMAP
       (.I0(pwropt_4),
        .I1(pwropt_5),
        .I2(pwropt_6),
        .I3(pwropt_7),
        .I4(WEA),
        .O(ram_reg_ENARDEN_cooolgate_en_sig_1));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  (* PHYS_OPT_MODIFIED = "PLACEMENT_OPT PIN_SWAP" *) 
  LUT5 #(
    .INIT(32'hFFFF9009)) 
    ram_reg_ENBWREN_cooolgate_en_gate_12_LOPT_REMAP
       (.I0(pwropt_4),
        .I1(pwropt_5),
        .I2(pwropt_6),
        .I3(pwropt_7),
        .I4(WEBWE),
        .O(ram_reg_ENBWREN_cooolgate_en_sig_2));
  LUT2 #(
    .INIT(4'h4)) 
    ram_reg_REGCEAREGCE_cooolgate_en_gate_18
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .O(ram_reg_REGCEAREGCE_cooolgate_en_sig_5));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_REGCEB_cooolgate_en_gate_24
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .O(ram_reg_REGCEB_cooolgate_en_sig_8));
endmodule

(* ORIG_REF_NAME = "dual_port_memory" *) 
module dual_port_memory_0
   (DOADO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    WEA,
    pwropt_2,
    pwropt_3,
    pwropt_4,
    pwropt,
    pwropt_5,
    pwropt_6);
  output [0:0]DOADO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [31:0]ram_reg_1;
  input [0:0]WEA;
  input pwropt_2;
  input pwropt_3;
  input pwropt_4;
  input pwropt;
  input pwropt_5;
  input pwropt_6;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]WEA;
  wire clk_IBUF_BUFG;
  wire pwropt;
  wire pwropt_2;
  wire pwropt_3;
  wire pwropt_4;
  wire pwropt_5;
  wire pwropt_6;
  wire ram_reg_0;
  wire [31:0]ram_reg_1;
  wire ram_reg_ENARDEN_cooolgate_en_sig_3;
  wire ram_reg_REGCEAREGCE_cooolgate_en_sig_6;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=NEW:ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/y_genblock[2].x_genblock[0].ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI(ram_reg_1),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:1],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_ENARDEN_cooolgate_en_sig_3),
        .ENBWREN(ram_reg_0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_REGCEAREGCE_cooolgate_en_sig_6),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  (* PHYS_OPT_MODIFIED = "PLACEMENT_OPT PIN_SWAP" *) 
  LUT5 #(
    .INIT(32'hFFFF6006)) 
    ram_reg_ENARDEN_cooolgate_en_gate_14_LOPT_REMAP
       (.I0(pwropt_4),
        .I1(pwropt_5),
        .I2(pwropt),
        .I3(pwropt_6),
        .I4(WEA),
        .O(ram_reg_ENARDEN_cooolgate_en_sig_3));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_REGCEAREGCE_cooolgate_en_gate_20
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .O(ram_reg_REGCEAREGCE_cooolgate_en_sig_6));
endmodule

(* ORIG_REF_NAME = "dual_port_memory" *) 
module dual_port_memory_1
   (DOADO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    DIADI,
    ADDRBWRADDR,
    ram_reg_1,
    WEA,
    pwropt_2,
    pwropt_3,
    pwropt_4,
    pwropt,
    pwropt_5,
    pwropt_6);
  output [0:0]DOADO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [6:0]ADDRBWRADDR;
  input [31:0]ram_reg_1;
  input [0:0]WEA;
  input pwropt_2;
  input pwropt_3;
  input pwropt_4;
  input pwropt;
  input pwropt_5;
  input pwropt_6;

  wire [8:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]WEA;
  wire clk_IBUF_BUFG;
  wire pwropt;
  wire pwropt_2;
  wire pwropt_3;
  wire pwropt_4;
  wire pwropt_5;
  wire pwropt_6;
  wire ram_reg_0;
  wire [31:0]ram_reg_1;
  wire ram_reg_ENARDEN_cooolgate_en_sig_4;
  wire ram_reg_REGCEAREGCE_cooolgate_en_sig_7;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "REGCEAREGCE=NEW:ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/y_genblock[3].x_genblock[0].ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,DIADI[1:0],ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI(ram_reg_1),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:1],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_ENARDEN_cooolgate_en_sig_4),
        .ENBWREN(ram_reg_0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ram_reg_REGCEAREGCE_cooolgate_en_sig_7),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  (* PHYS_OPT_MODIFIED = "PIN_SWAP" *) 
  LUT5 #(
    .INIT(32'hFFFF0660)) 
    ram_reg_ENARDEN_cooolgate_en_gate_16_LOPT_REMAP
       (.I0(pwropt_4),
        .I1(pwropt_5),
        .I2(pwropt),
        .I3(pwropt_6),
        .I4(WEA),
        .O(ram_reg_ENARDEN_cooolgate_en_sig_4));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_REGCEAREGCE_cooolgate_en_gate_22
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .O(ram_reg_REGCEAREGCE_cooolgate_en_sig_7));
endmodule

module lvt_memory_pipelined
   (\en_buffered_reg[0] ,
    ADDRBWRADDR,
    push_buffered_reg,
    WEA,
    clk_IBUF_BUFG,
    ram_reg,
    p_3_out,
    ram_reg_0,
    p_1_out,
    DIADI,
    ADDRARDADDR,
    ram_reg_1,
    DIBDI,
    ram_reg_2,
    ram_reg_3,
    push_buffered,
    buffered_lvt_q_unrolled);
  output \en_buffered_reg[0] ;
  output [0:0]ADDRBWRADDR;
  output push_buffered_reg;
  input [0:0]WEA;
  input clk_IBUF_BUFG;
  input [1:0]ram_reg;
  input [8:0]p_3_out;
  input [4:0]ram_reg_0;
  input [8:0]p_1_out;
  input [31:0]DIADI;
  input [0:0]ADDRARDADDR;
  input ram_reg_1;
  input [31:0]DIBDI;
  input [31:0]ram_reg_2;
  input [31:0]ram_reg_3;
  input push_buffered;
  input buffered_lvt_q_unrolled;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [31:0]DIADI;
  wire [31:0]DIBDI;
  wire [0:0]WEA;
  wire [7:0]\addr_buffered_reg[0] ;
  wire buffered_lvt_q_unrolled;
  wire clk_IBUF_BUFG;
  wire \en_buffered_reg[0] ;
  wire \intermediate_output_buffered_reg[0][2] ;
  wire \intermediate_output_buffered_reg[0][3] ;
  wire [0:0]\intermediate_output_buffered_reg[1][0] ;
  wire [0:0]\intermediate_output_buffered_reg[1][1] ;
  wire lvt_n_10;
  wire [1:0]\lvt_output_buffered_reg[0] ;
  wire [8:0]p_1_out;
  wire [8:0]p_3_out;
  wire push_buffered;
  wire push_buffered_reg;
  wire pwropt_2;
  wire pwropt_3;
  wire pwropt_4;
  wire pwropt_5;
  wire \q[0] ;
  wire [1:0]\q_reg[0] ;
  wire [1:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire [31:0]ram_reg_2;
  wire [31:0]ram_reg_3;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    intermediate_output_buffered
       (.I0(\intermediate_output_buffered_reg[0][2] ),
        .I1(\intermediate_output_buffered_reg[0][3] ),
        .I2(\intermediate_output_buffered_reg[1][0] ),
        .I3(\lvt_output_buffered_reg[0] [1]),
        .I4(\lvt_output_buffered_reg[0] [0]),
        .I5(\intermediate_output_buffered_reg[1][1] ),
        .O(\q[0] ));
  xor_distributed_memory_pipelined lvt
       (.ADDRARDADDR({ADDRBWRADDR,\addr_buffered_reg[0] }),
        .DIADI(DIADI[2:0]),
        .Q(\q_reg[0] ),
        .WEA(WEA),
        .WEBWE(\en_buffered_reg[0] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\en_buffered_reg[2]_0 (lvt_n_10),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .pwropt_4(pwropt_4),
        .pwropt_5(pwropt_5),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ADDRARDADDR),
        .ram_reg_2(ram_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_output_buffered_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\q_reg[0] [0]),
        .Q(\lvt_output_buffered_reg[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_output_buffered_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\q_reg[0] [1]),
        .Q(\lvt_output_buffered_reg[0] [1]),
        .R(1'b0));
  dual_port_memory \y_genblock[1].x_genblock[0].ram 
       (.ADDRARDADDR({ADDRBWRADDR,\addr_buffered_reg[0] }),
        .ADDRBWRADDR({p_3_out[2:0],ram_reg_0}),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(\intermediate_output_buffered_reg[1][1] ),
        .DOBDO(\intermediate_output_buffered_reg[1][0] ),
        .WEA(WEA),
        .WEBWE(\en_buffered_reg[0] ),
        .buffered_lvt_q_unrolled(buffered_lvt_q_unrolled),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .push_buffered(push_buffered),
        .push_buffered_reg(push_buffered_reg),
        .pwropt_2(\q_reg[0] [0]),
        .pwropt_3(\q_reg[0] [1]),
        .pwropt_4(pwropt_2),
        .pwropt_5(pwropt_3),
        .pwropt_6(pwropt_4),
        .pwropt_7(pwropt_5),
        .\q[0] (\q[0] ),
        .ram_reg_0(ram_reg[1]));
  dual_port_memory_0 \y_genblock[2].x_genblock[0].ram 
       (.ADDRARDADDR({\addr_buffered_reg[0] ,ram_reg[1]}),
        .ADDRBWRADDR({p_1_out[2:0],p_3_out[8:3]}),
        .DIADI(DIADI),
        .DOADO(\intermediate_output_buffered_reg[0][2] ),
        .WEA(WEA),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pwropt(pwropt_4),
        .pwropt_2(\q_reg[0] [0]),
        .pwropt_3(\q_reg[0] [1]),
        .pwropt_4(pwropt_2),
        .pwropt_5(pwropt_3),
        .pwropt_6(pwropt_5),
        .ram_reg_0(ram_reg_1),
        .ram_reg_1(ram_reg_2));
  dual_port_memory_1 \y_genblock[3].x_genblock[0].ram 
       (.ADDRARDADDR({\addr_buffered_reg[0] ,ram_reg[1]}),
        .ADDRBWRADDR({ADDRARDADDR,p_1_out[8:3]}),
        .DIADI(DIADI),
        .DOADO(\intermediate_output_buffered_reg[0][3] ),
        .WEA(WEA),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pwropt(pwropt_4),
        .pwropt_2(\q_reg[0] [0]),
        .pwropt_3(\q_reg[0] [1]),
        .pwropt_4(pwropt_2),
        .pwropt_5(pwropt_3),
        .pwropt_6(pwropt_5),
        .ram_reg_0(lvt_n_10),
        .ram_reg_1(ram_reg_3));
endmodule

(* DEPTH = "512" *) (* ECO_CHECKSUM = "f6c311e8" *) (* PORTS = "4" *) 
(* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) (* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* WIDTH = "32" *) 
(* NotValidForBitStream *)
(* \DesignAttr:ENABLE_NOC_NETLIST_VIEW  *) 
(* \DesignAttr:ENABLE_AIE_NETLIST_VIEW  *) 
module lvt_memory_syn_pipelined
   (clk,
    d,
    push,
    q);
  input clk;
  input d;
  input push;
  output q;

  wire [8:8]\addr_buffered_reg[0] ;
  wire [0:0]\addr_buffered_reg[0][0]__0 ;
  wire \addr_buffered_reg_n_0_[1][0][0] ;
  wire \addr_reg[0][0]_srl2_n_0 ;
  wire buffered_lvt_q_unrolled;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire d;
  wire d_IBUF;
  wire d_buffered_reg__0_n_0;
  wire dut_n_0;
  wire dut_n_2;
  wire \en_buffered_reg_n_0_[0] ;
  wire \en_buffered_reg_n_0_[2] ;
  wire \lvt_d_reg_n_0_[0][0] ;
  wire \lvt_d_reg_n_0_[0][10] ;
  wire \lvt_d_reg_n_0_[0][11] ;
  wire \lvt_d_reg_n_0_[0][12] ;
  wire \lvt_d_reg_n_0_[0][13] ;
  wire \lvt_d_reg_n_0_[0][14] ;
  wire \lvt_d_reg_n_0_[0][15] ;
  wire \lvt_d_reg_n_0_[0][16] ;
  wire \lvt_d_reg_n_0_[0][17] ;
  wire \lvt_d_reg_n_0_[0][18] ;
  wire \lvt_d_reg_n_0_[0][19] ;
  wire \lvt_d_reg_n_0_[0][1] ;
  wire \lvt_d_reg_n_0_[0][20] ;
  wire \lvt_d_reg_n_0_[0][21] ;
  wire \lvt_d_reg_n_0_[0][22] ;
  wire \lvt_d_reg_n_0_[0][23] ;
  wire \lvt_d_reg_n_0_[0][24] ;
  wire \lvt_d_reg_n_0_[0][25] ;
  wire \lvt_d_reg_n_0_[0][26] ;
  wire \lvt_d_reg_n_0_[0][27] ;
  wire \lvt_d_reg_n_0_[0][28] ;
  wire \lvt_d_reg_n_0_[0][29] ;
  wire \lvt_d_reg_n_0_[0][2] ;
  wire \lvt_d_reg_n_0_[0][30] ;
  wire \lvt_d_reg_n_0_[0][31] ;
  wire \lvt_d_reg_n_0_[0][3] ;
  wire \lvt_d_reg_n_0_[0][4] ;
  wire \lvt_d_reg_n_0_[0][5] ;
  wire \lvt_d_reg_n_0_[0][6] ;
  wire \lvt_d_reg_n_0_[0][7] ;
  wire \lvt_d_reg_n_0_[0][8] ;
  wire \lvt_d_reg_n_0_[0][9] ;
  wire \lvt_d_reg_n_0_[3][0] ;
  wire \lvt_d_reg_n_0_[3][10] ;
  wire \lvt_d_reg_n_0_[3][11] ;
  wire \lvt_d_reg_n_0_[3][12] ;
  wire \lvt_d_reg_n_0_[3][13] ;
  wire \lvt_d_reg_n_0_[3][14] ;
  wire \lvt_d_reg_n_0_[3][15] ;
  wire \lvt_d_reg_n_0_[3][16] ;
  wire \lvt_d_reg_n_0_[3][17] ;
  wire \lvt_d_reg_n_0_[3][18] ;
  wire \lvt_d_reg_n_0_[3][19] ;
  wire \lvt_d_reg_n_0_[3][1] ;
  wire \lvt_d_reg_n_0_[3][20] ;
  wire \lvt_d_reg_n_0_[3][21] ;
  wire \lvt_d_reg_n_0_[3][22] ;
  wire \lvt_d_reg_n_0_[3][23] ;
  wire \lvt_d_reg_n_0_[3][24] ;
  wire \lvt_d_reg_n_0_[3][25] ;
  wire \lvt_d_reg_n_0_[3][26] ;
  wire \lvt_d_reg_n_0_[3][27] ;
  wire \lvt_d_reg_n_0_[3][28] ;
  wire \lvt_d_reg_n_0_[3][29] ;
  wire \lvt_d_reg_n_0_[3][2] ;
  wire \lvt_d_reg_n_0_[3][30] ;
  wire \lvt_d_reg_n_0_[3][31] ;
  wire \lvt_d_reg_n_0_[3][3] ;
  wire \lvt_d_reg_n_0_[3][4] ;
  wire \lvt_d_reg_n_0_[3][5] ;
  wire \lvt_d_reg_n_0_[3][6] ;
  wire \lvt_d_reg_n_0_[3][7] ;
  wire \lvt_d_reg_n_0_[3][8] ;
  wire \lvt_d_reg_n_0_[3][9] ;
  wire \lvt_d_unrolled_reg_n_0_[0] ;
  wire \lvt_d_unrolled_reg_n_0_[96] ;
  wire \lvt_q_unrolled_reg[127]_srl32_n_0 ;
  wire \lvt_q_unrolled_reg[31]_srl32_n_1 ;
  wire \lvt_q_unrolled_reg[63]_srl32_n_1 ;
  wire \lvt_q_unrolled_reg[95]_srl32_n_1 ;
  wire [8:0]p_1_out;
  wire [31:0]p_2_out;
  wire [8:0]p_3_out;
  wire [31:1]p_4_out;
  wire [8:4]p_5_out;
  wire push;
  wire push_IBUF;
  wire push_buffered;
  wire q;
  wire q_OBUF;
  wire \NLW_lvt_q_unrolled_reg[127]_srl32_Q31_UNCONNECTED ;
  wire \NLW_lvt_q_unrolled_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_lvt_q_unrolled_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_lvt_q_unrolled_reg[95]_srl32_Q_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][0][0]__0 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\addr_reg[0][0]_srl2_n_0 ),
        .Q(\addr_buffered_reg[0][0]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[1][0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\addr_buffered_reg[0][0]__0 ),
        .Q(\addr_buffered_reg_n_0_[1][0][0] ),
        .R(1'b0));
  (* srl_bus_name = "\\addr_reg[0] " *) 
  (* srl_name = "\\addr_reg[0][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \addr_reg[0][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(d_buffered_reg__0_n_0),
        .Q(\addr_reg[0][0]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\addr_buffered_reg[0] ),
        .Q(p_5_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_5_out[4]),
        .Q(p_5_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_5_out[5]),
        .Q(p_5_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_5_out[6]),
        .Q(p_5_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_5_out[7]),
        .Q(p_5_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_5_out[8]),
        .Q(p_3_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(p_3_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_3_out[4]),
        .Q(p_3_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_3_out[5]),
        .Q(p_3_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_3_out[6]),
        .Q(p_3_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_3_out[7]),
        .Q(p_3_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_3_out[8]),
        .Q(p_1_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_1_out[0]),
        .Q(p_1_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_1_out[1]),
        .Q(p_1_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(p_1_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(p_1_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_1_out[4]),
        .Q(p_1_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_1_out[5]),
        .Q(p_1_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_1_out[6]),
        .Q(p_1_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_unrolled_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_1_out[7]),
        .Q(p_1_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffered_lvt_q_unrolled_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(dut_n_2),
        .Q(buffered_lvt_q_unrolled),
        .R(1'b0));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  IBUF d_IBUF_inst
       (.I(d),
        .O(d_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    d_buffered_reg__0
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(d_IBUF),
        .Q(d_buffered_reg__0_n_0),
        .R(1'b0));
  lvt_memory_pipelined dut
       (.ADDRARDADDR(\lvt_d_unrolled_reg_n_0_[0] ),
        .ADDRBWRADDR(\addr_buffered_reg[0] ),
        .DIADI({\lvt_d_reg_n_0_[0][31] ,\lvt_d_reg_n_0_[0][30] ,\lvt_d_reg_n_0_[0][29] ,\lvt_d_reg_n_0_[0][28] ,\lvt_d_reg_n_0_[0][27] ,\lvt_d_reg_n_0_[0][26] ,\lvt_d_reg_n_0_[0][25] ,\lvt_d_reg_n_0_[0][24] ,\lvt_d_reg_n_0_[0][23] ,\lvt_d_reg_n_0_[0][22] ,\lvt_d_reg_n_0_[0][21] ,\lvt_d_reg_n_0_[0][20] ,\lvt_d_reg_n_0_[0][19] ,\lvt_d_reg_n_0_[0][18] ,\lvt_d_reg_n_0_[0][17] ,\lvt_d_reg_n_0_[0][16] ,\lvt_d_reg_n_0_[0][15] ,\lvt_d_reg_n_0_[0][14] ,\lvt_d_reg_n_0_[0][13] ,\lvt_d_reg_n_0_[0][12] ,\lvt_d_reg_n_0_[0][11] ,\lvt_d_reg_n_0_[0][10] ,\lvt_d_reg_n_0_[0][9] ,\lvt_d_reg_n_0_[0][8] ,\lvt_d_reg_n_0_[0][7] ,\lvt_d_reg_n_0_[0][6] ,\lvt_d_reg_n_0_[0][5] ,\lvt_d_reg_n_0_[0][4] ,\lvt_d_reg_n_0_[0][3] ,\lvt_d_reg_n_0_[0][2] ,\lvt_d_reg_n_0_[0][1] ,\lvt_d_reg_n_0_[0][0] }),
        .DIBDI({p_2_out[0],p_4_out}),
        .WEA(\en_buffered_reg_n_0_[0] ),
        .buffered_lvt_q_unrolled(buffered_lvt_q_unrolled),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\en_buffered_reg[0] (dut_n_0),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .push_buffered(push_buffered),
        .push_buffered_reg(dut_n_2),
        .ram_reg({\addr_buffered_reg_n_0_[1][0][0] ,\addr_buffered_reg[0][0]__0 }),
        .ram_reg_0(p_5_out),
        .ram_reg_1(\en_buffered_reg_n_0_[2] ),
        .ram_reg_2({\lvt_d_unrolled_reg_n_0_[96] ,p_2_out[31:1]}),
        .ram_reg_3({\lvt_d_reg_n_0_[3][31] ,\lvt_d_reg_n_0_[3][30] ,\lvt_d_reg_n_0_[3][29] ,\lvt_d_reg_n_0_[3][28] ,\lvt_d_reg_n_0_[3][27] ,\lvt_d_reg_n_0_[3][26] ,\lvt_d_reg_n_0_[3][25] ,\lvt_d_reg_n_0_[3][24] ,\lvt_d_reg_n_0_[3][23] ,\lvt_d_reg_n_0_[3][22] ,\lvt_d_reg_n_0_[3][21] ,\lvt_d_reg_n_0_[3][20] ,\lvt_d_reg_n_0_[3][19] ,\lvt_d_reg_n_0_[3][18] ,\lvt_d_reg_n_0_[3][17] ,\lvt_d_reg_n_0_[3][16] ,\lvt_d_reg_n_0_[3][15] ,\lvt_d_reg_n_0_[3][14] ,\lvt_d_reg_n_0_[3][13] ,\lvt_d_reg_n_0_[3][12] ,\lvt_d_reg_n_0_[3][11] ,\lvt_d_reg_n_0_[3][10] ,\lvt_d_reg_n_0_[3][9] ,\lvt_d_reg_n_0_[3][8] ,\lvt_d_reg_n_0_[3][7] ,\lvt_d_reg_n_0_[3][6] ,\lvt_d_reg_n_0_[3][5] ,\lvt_d_reg_n_0_[3][4] ,\lvt_d_reg_n_0_[3][3] ,\lvt_d_reg_n_0_[3][2] ,\lvt_d_reg_n_0_[3][1] ,\lvt_d_reg_n_0_[3][0] }));
  FDRE #(
    .INIT(1'b0)) 
    \en_buffered_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][31] ),
        .Q(\en_buffered_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \en_buffered_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(dut_n_0),
        .Q(\en_buffered_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_unrolled_reg_n_0_[0] ),
        .Q(\lvt_d_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][9] ),
        .Q(\lvt_d_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][10] ),
        .Q(\lvt_d_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][11] ),
        .Q(\lvt_d_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][12] ),
        .Q(\lvt_d_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][13] ),
        .Q(\lvt_d_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][14] ),
        .Q(\lvt_d_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][15] ),
        .Q(\lvt_d_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][16] ),
        .Q(\lvt_d_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][17] ),
        .Q(\lvt_d_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][18] ),
        .Q(\lvt_d_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][0] ),
        .Q(\lvt_d_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][19] ),
        .Q(\lvt_d_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][20] ),
        .Q(\lvt_d_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][21] ),
        .Q(\lvt_d_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][22] ),
        .Q(\lvt_d_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][23] ),
        .Q(\lvt_d_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][24] ),
        .Q(\lvt_d_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][25] ),
        .Q(\lvt_d_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][26] ),
        .Q(\lvt_d_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][27] ),
        .Q(\lvt_d_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][28] ),
        .Q(\lvt_d_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][1] ),
        .Q(\lvt_d_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][29] ),
        .Q(\lvt_d_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][30] ),
        .Q(\lvt_d_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][2] ),
        .Q(\lvt_d_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][3] ),
        .Q(\lvt_d_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][4] ),
        .Q(\lvt_d_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][5] ),
        .Q(\lvt_d_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][6] ),
        .Q(\lvt_d_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][7] ),
        .Q(\lvt_d_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][8] ),
        .Q(\lvt_d_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_unrolled_reg_n_0_[96] ),
        .Q(\lvt_d_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][9] ),
        .Q(\lvt_d_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][10] ),
        .Q(\lvt_d_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][11] ),
        .Q(\lvt_d_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][12] ),
        .Q(\lvt_d_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][13] ),
        .Q(\lvt_d_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][14] ),
        .Q(\lvt_d_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][15] ),
        .Q(\lvt_d_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][16] ),
        .Q(\lvt_d_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][17] ),
        .Q(\lvt_d_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][18] ),
        .Q(\lvt_d_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][0] ),
        .Q(\lvt_d_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][19] ),
        .Q(\lvt_d_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][20] ),
        .Q(\lvt_d_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][21] ),
        .Q(\lvt_d_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][22] ),
        .Q(\lvt_d_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][24] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][23] ),
        .Q(\lvt_d_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][25] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][24] ),
        .Q(\lvt_d_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][26] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][25] ),
        .Q(\lvt_d_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][26] ),
        .Q(\lvt_d_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][28] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][27] ),
        .Q(\lvt_d_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][29] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][28] ),
        .Q(\lvt_d_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][1] ),
        .Q(\lvt_d_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][30] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][29] ),
        .Q(\lvt_d_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][31] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][30] ),
        .Q(\lvt_d_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][2] ),
        .Q(\lvt_d_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][3] ),
        .Q(\lvt_d_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][4] ),
        .Q(\lvt_d_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][5] ),
        .Q(\lvt_d_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][6] ),
        .Q(\lvt_d_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][7] ),
        .Q(\lvt_d_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[3][8] ),
        .Q(\lvt_d_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_1_out[8]),
        .Q(\lvt_d_unrolled_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_d_reg_n_0_[0][31] ),
        .Q(p_4_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[1]),
        .Q(p_4_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[2]),
        .Q(p_4_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[3]),
        .Q(p_4_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[4]),
        .Q(p_4_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[5]),
        .Q(p_4_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[6]),
        .Q(p_4_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[7]),
        .Q(p_4_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[8]),
        .Q(p_4_out[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[9]),
        .Q(p_4_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[10]),
        .Q(p_4_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[11]),
        .Q(p_4_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[12]),
        .Q(p_4_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[13]),
        .Q(p_4_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[14]),
        .Q(p_4_out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[15]),
        .Q(p_4_out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[16]),
        .Q(p_4_out[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[17]),
        .Q(p_4_out[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[18]),
        .Q(p_4_out[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[19]),
        .Q(p_4_out[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[20]),
        .Q(p_4_out[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[21]),
        .Q(p_4_out[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[22]),
        .Q(p_4_out[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[23]),
        .Q(p_4_out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[24]),
        .Q(p_4_out[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[25]),
        .Q(p_4_out[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[26]),
        .Q(p_4_out[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[27]),
        .Q(p_4_out[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[28]),
        .Q(p_4_out[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[29]),
        .Q(p_4_out[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[30]),
        .Q(p_4_out[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[64] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_4_out[31]),
        .Q(p_2_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[65] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[0]),
        .Q(p_2_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[66] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[1]),
        .Q(p_2_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[67] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[2]),
        .Q(p_2_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[68] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[3]),
        .Q(p_2_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[69] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[4]),
        .Q(p_2_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[70] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[5]),
        .Q(p_2_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[71] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[6]),
        .Q(p_2_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[72] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[7]),
        .Q(p_2_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[73] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[8]),
        .Q(p_2_out[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[74] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[9]),
        .Q(p_2_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[75] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[10]),
        .Q(p_2_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[76] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[11]),
        .Q(p_2_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[77] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[12]),
        .Q(p_2_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[78] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[13]),
        .Q(p_2_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[79] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[14]),
        .Q(p_2_out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[80] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[15]),
        .Q(p_2_out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[81] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[16]),
        .Q(p_2_out[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[82] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[17]),
        .Q(p_2_out[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[83] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[18]),
        .Q(p_2_out[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[84] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[19]),
        .Q(p_2_out[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[85] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[20]),
        .Q(p_2_out[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[86] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[21]),
        .Q(p_2_out[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[87] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[22]),
        .Q(p_2_out[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[88] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[23]),
        .Q(p_2_out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[89] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[24]),
        .Q(p_2_out[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[90] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[25]),
        .Q(p_2_out[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[91] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[26]),
        .Q(p_2_out[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[92] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[27]),
        .Q(p_2_out[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[93] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[28]),
        .Q(p_2_out[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[94] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[29]),
        .Q(p_2_out[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[95] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[30]),
        .Q(p_2_out[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \lvt_d_unrolled_reg[96] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_2_out[31]),
        .Q(\lvt_d_unrolled_reg_n_0_[96] ),
        .R(1'b0));
  (* srl_bus_name = "\\lvt_q_unrolled_reg " *) 
  (* srl_name = "\\lvt_q_unrolled_reg[127]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \lvt_q_unrolled_reg[127]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\lvt_q_unrolled_reg[95]_srl32_n_1 ),
        .Q(\lvt_q_unrolled_reg[127]_srl32_n_0 ),
        .Q31(\NLW_lvt_q_unrolled_reg[127]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\lvt_q_unrolled_reg " *) 
  (* srl_name = "\\lvt_q_unrolled_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \lvt_q_unrolled_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(buffered_lvt_q_unrolled),
        .Q(\NLW_lvt_q_unrolled_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\lvt_q_unrolled_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "\\lvt_q_unrolled_reg " *) 
  (* srl_name = "\\lvt_q_unrolled_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \lvt_q_unrolled_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\lvt_q_unrolled_reg[31]_srl32_n_1 ),
        .Q(\NLW_lvt_q_unrolled_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\lvt_q_unrolled_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "\\lvt_q_unrolled_reg " *) 
  (* srl_name = "\\lvt_q_unrolled_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \lvt_q_unrolled_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\lvt_q_unrolled_reg[63]_srl32_n_1 ),
        .Q(\NLW_lvt_q_unrolled_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\lvt_q_unrolled_reg[95]_srl32_n_1 ));
  IBUF push_IBUF_inst
       (.I(push),
        .O(push_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    push_buffered_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(push_IBUF),
        .Q(push_buffered),
        .R(1'b0));
  OBUF q_OBUF_inst
       (.I(q_OBUF),
        .O(q));
  FDRE #(
    .INIT(1'b0)) 
    q_reg__0
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\lvt_q_unrolled_reg[127]_srl32_n_0 ),
        .Q(q_OBUF),
        .R(1'b0));
endmodule

module simple_distributed_ram
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    Q);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [1:0]ram_reg_1;
  input [1:0]Q;

  wire [8:0]ADDRARDADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[0].x_genblock[0].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR[6:0],ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_10
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    p_1_out,
    p_3_out,
    ADDRBWRADDR,
    Q,
    pwropt);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]p_1_out;
  input [4:0]p_3_out;
  input [1:0]ADDRBWRADDR;
  input [1:0]Q;
  input pwropt;

  wire [1:0]ADDRBWRADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire [8:0]p_1_out;
  wire [4:0]p_3_out;
  wire pwropt;
  wire ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[2].x_genblock[3].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,p_1_out[3:0],p_3_out,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,p_1_out[8:2],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(pwropt),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_11
   (DOBDO,
    clk_IBUF_BUFG,
    en,
    ADDRARDADDR,
    ram_reg_0,
    ram_reg_1,
    Q);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input en;
  input [8:0]ADDRARDADDR;
  input [6:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [1:0]Q;

  wire [8:0]ADDRARDADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire en;
  wire [6:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[3].x_genblock[0].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(en),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_12
   (DOBDO,
    clk_IBUF_BUFG,
    en,
    ADDRARDADDR,
    ram_reg_0,
    ram_reg_1,
    Q,
    pwropt);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input en;
  input [8:0]ADDRARDADDR;
  input [6:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [1:0]Q;
  input pwropt;

  wire [8:0]ADDRARDADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire en;
  wire pwropt;
  wire [6:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[3].x_genblock[1].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(en),
        .ENBWREN(pwropt),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_13
   (DOBDO,
    clk_IBUF_BUFG,
    en,
    ADDRARDADDR,
    ram_reg_0,
    p_3_out,
    Q,
    pwropt);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input en;
  input [8:0]ADDRARDADDR;
  input [6:0]ram_reg_0;
  input [1:0]p_3_out;
  input [1:0]Q;
  input pwropt;

  wire [8:0]ADDRARDADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire en;
  wire [1:0]p_3_out;
  wire pwropt;
  wire [6:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[3].x_genblock[2].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0,p_3_out,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(en),
        .ENBWREN(pwropt),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_2
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    pwropt);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [1:0]Q;
  input pwropt;

  wire [8:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire pwropt;
  wire ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[0].x_genblock[1].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,ADDRARDADDR[8:7],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(pwropt),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_3
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [1:0]Q;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[0].x_genblock[2].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_4
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    pwropt);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [1:0]Q;
  input pwropt;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire pwropt;
  wire ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[0].x_genblock[3].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(pwropt),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_5
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2,
    Q);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [6:0]ram_reg_1;
  input [1:0]ram_reg_2;
  input [1:0]Q;

  wire [8:0]ADDRARDADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [1:0]ram_reg_2;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[1].x_genblock[0].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1,ram_reg_2,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_6
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    p_3_out,
    ram_reg_1,
    p_1_out,
    Q,
    pwropt);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]p_3_out;
  input [4:0]ram_reg_1;
  input [1:0]p_1_out;
  input [1:0]Q;
  input pwropt;

  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire [1:0]p_1_out;
  wire [8:0]p_3_out;
  wire pwropt;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[1].x_genblock[2].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,p_3_out[3:0],ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,p_1_out,p_3_out[8:2],1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(pwropt),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_7
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [1:0]Q;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire ram_reg_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[1].x_genblock[3].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_8
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2,
    Q);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [6:0]ram_reg_1;
  input [1:0]ram_reg_2;
  input [1:0]Q;

  wire [8:0]ADDRARDADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [1:0]ram_reg_2;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[2].x_genblock[0].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1,ram_reg_2,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "simple_distributed_ram" *) 
module simple_distributed_ram_9
   (DOBDO,
    clk_IBUF_BUFG,
    ram_reg_0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2,
    Q,
    pwropt);
  output [1:0]DOBDO;
  input clk_IBUF_BUFG;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [6:0]ram_reg_1;
  input [1:0]ram_reg_2;
  input [1:0]Q;
  input pwropt;

  wire [8:0]ADDRARDADDR;
  wire [1:0]DOBDO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire pwropt;
  wire ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [1:0]ram_reg_2;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:2]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* BRAM_RW_ADDR_COLLISION_WARNING = "YES" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "lvt_memory_syn_pipelined/dut/lvt/y_genblock[2].x_genblock[1].gen_ram/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1,ram_reg_2,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:2],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(pwropt),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module xor_distributed_memory_pipelined
   (WEBWE,
    ADDRARDADDR,
    \en_buffered_reg[2]_0 ,
    Q,
    WEA,
    clk_IBUF_BUFG,
    ram_reg,
    p_3_out,
    ram_reg_0,
    p_1_out,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    pwropt_2,
    pwropt_3,
    pwropt_4,
    pwropt_5);
  output [0:0]WEBWE;
  output [8:0]ADDRARDADDR;
  output \en_buffered_reg[2]_0 ;
  output [1:0]Q;
  input [0:0]WEA;
  input clk_IBUF_BUFG;
  input [1:0]ram_reg;
  input [8:0]p_3_out;
  input [4:0]ram_reg_0;
  input [8:0]p_1_out;
  input [2:0]DIADI;
  input [0:0]ram_reg_1;
  input ram_reg_2;
  output pwropt_2;
  output pwropt_3;
  output pwropt_4;
  output pwropt_5;

  wire [8:0]ADDRARDADDR;
  wire [2:0]DIADI;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire clk_IBUF_BUFG;
  wire en;
  wire \en_buffered_reg[2]_0 ;
  wire [1:0]p_0_in;
  wire [1:0]p_0_out;
  wire [1:0]p_10_in;
  wire [1:0]p_11_in;
  wire [1:0]p_1_in;
  wire [8:0]p_1_out;
  wire [1:0]p_3_in;
  wire [8:0]p_3_out;
  wire [1:0]p_4_in;
  wire [1:0]p_4_out;
  wire [1:0]p_5_in;
  wire [1:1]p_5_out;
  wire [1:0]p_6_in;
  wire [0:0]p_6_out;
  wire [1:0]p_7_in;
  wire [1:0]p_8_in;
  wire [1:0]p_9_in;
  wire [1:0]\partial_xor_input[0]_4 ;
  wire [1:0]\partial_xor_input[1]_3 ;
  wire [1:0]\partial_xor_input[2]_2 ;
  wire [1:0]\partial_xor_input[3]_1 ;
  wire [1:0]\partial_xor_input_buffered_reg[0]_7 ;
  wire [1:1]\partial_xor_input_buffered_reg[1]_6 ;
  wire [0:0]\partial_xor_input_buffered_reg[2]_5 ;
  wire [1:0]\ram_output[0][0]_0 ;
  wire [1:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire \y_genblock[2].x_genblock[3].gen_ram_n_0 ;
  wire \y_genblock[2].x_genblock[3].gen_ram_n_1 ;

  assign pwropt_2 = \ram_output[0][0]_0 [1];
  assign pwropt_3 = \partial_xor_input_buffered_reg[0]_7 [1];
  assign pwropt_4 = \ram_output[0][0]_0 [0];
  assign pwropt_5 = \partial_xor_input_buffered_reg[0]_7 [0];
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ram_reg[1]),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(ADDRARDADDR[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_buffered_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ADDRARDADDR[7]),
        .Q(ADDRARDADDR[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \en_buffered_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(WEA),
        .Q(WEBWE),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \en_buffered_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ram_reg_2),
        .Q(\en_buffered_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \en_buffered_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\en_buffered_reg[2]_0 ),
        .Q(en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \partial_xor_input_buffered[0][0]_i_1 
       (.I0(p_10_in[0]),
        .I1(p_9_in[0]),
        .I2(p_11_in[0]),
        .O(\partial_xor_input[0]_4 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \partial_xor_input_buffered[0][1]_i_1 
       (.I0(p_10_in[1]),
        .I1(p_9_in[1]),
        .I2(p_11_in[1]),
        .O(\partial_xor_input[0]_4 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    \partial_xor_input_buffered[1][0]_inv_i_1 
       (.I0(p_7_in[0]),
        .I1(p_6_in[0]),
        .I2(p_8_in[0]),
        .O(\partial_xor_input[1]_3 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \partial_xor_input_buffered[1][1]_i_1 
       (.I0(p_7_in[1]),
        .I1(p_6_in[1]),
        .I2(p_8_in[1]),
        .O(\partial_xor_input[1]_3 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \partial_xor_input_buffered[2][0]_i_1 
       (.I0(p_4_in[0]),
        .I1(p_3_in[0]),
        .I2(p_5_in[0]),
        .O(\partial_xor_input[2]_2 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    \partial_xor_input_buffered[2][1]_inv_i_1 
       (.I0(p_4_in[1]),
        .I1(p_3_in[1]),
        .I2(p_5_in[1]),
        .O(\partial_xor_input[2]_2 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    \partial_xor_input_buffered[3][0]_inv_i_1 
       (.I0(p_1_in[0]),
        .I1(p_0_in[0]),
        .I2(\y_genblock[2].x_genblock[3].gen_ram_n_1 ),
        .O(\partial_xor_input[3]_1 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    \partial_xor_input_buffered[3][1]_inv_i_1 
       (.I0(p_1_in[1]),
        .I1(p_0_in[1]),
        .I2(\y_genblock[2].x_genblock[3].gen_ram_n_0 ),
        .O(\partial_xor_input[3]_1 [1]));
  FDRE #(
    .INIT(1'b0)) 
    \partial_xor_input_buffered_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\partial_xor_input[0]_4 [0]),
        .Q(\partial_xor_input_buffered_reg[0]_7 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \partial_xor_input_buffered_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\partial_xor_input[0]_4 [1]),
        .Q(\partial_xor_input_buffered_reg[0]_7 [1]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \partial_xor_input_buffered_reg[1][0]_inv 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\partial_xor_input[1]_3 [0]),
        .Q(p_6_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \partial_xor_input_buffered_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\partial_xor_input[1]_3 [1]),
        .Q(\partial_xor_input_buffered_reg[1]_6 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \partial_xor_input_buffered_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\partial_xor_input[2]_2 [0]),
        .Q(\partial_xor_input_buffered_reg[2]_5 ),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \partial_xor_input_buffered_reg[2][1]_inv 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\partial_xor_input[2]_2 [1]),
        .Q(p_5_out),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \partial_xor_input_buffered_reg[3][0]_inv 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\partial_xor_input[3]_1 [0]),
        .Q(p_4_out[0]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \partial_xor_input_buffered_reg[3][1]_inv 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\partial_xor_input[3]_1 [1]),
        .Q(p_4_out[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \q[0][0]_i_1 
       (.I0(\ram_output[0][0]_0 [0]),
        .I1(\partial_xor_input_buffered_reg[0]_7 [0]),
        .O(p_0_out[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \q[0][1]_i_1 
       (.I0(\ram_output[0][0]_0 [1]),
        .I1(\partial_xor_input_buffered_reg[0]_7 [1]),
        .O(p_0_out[1]));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(1'b0));
  simple_distributed_ram \y_genblock[0].x_genblock[0].gen_ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .DOBDO(\ram_output[0][0]_0 ),
        .Q(\partial_xor_input_buffered_reg[0]_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ram_reg_0(WEBWE),
        .ram_reg_1(ram_reg));
  simple_distributed_ram_2 \y_genblock[0].x_genblock[1].gen_ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({p_3_out[1:0],ram_reg_0}),
        .DOBDO(p_6_in),
        .Q(\partial_xor_input_buffered_reg[0]_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pwropt(WEA),
        .ram_reg_0(WEBWE));
  simple_distributed_ram_3 \y_genblock[0].x_genblock[2].gen_ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({p_1_out[1:0],p_3_out[8:2]}),
        .DOBDO(p_3_in),
        .Q(\partial_xor_input_buffered_reg[0]_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ram_reg_0(WEBWE));
  simple_distributed_ram_4 \y_genblock[0].x_genblock[3].gen_ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({DIADI[0],ram_reg_1,p_1_out[8:2]}),
        .DOBDO(p_0_in),
        .Q(\partial_xor_input_buffered_reg[0]_7 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pwropt(ram_reg_2),
        .ram_reg_0(WEBWE));
  simple_distributed_ram_5 \y_genblock[1].x_genblock[0].gen_ram 
       (.ADDRARDADDR({p_3_out[3:0],ram_reg_0}),
        .DOBDO(p_9_in),
        .Q({\partial_xor_input_buffered_reg[1]_6 ,p_6_out}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ADDRARDADDR[6:0]),
        .ram_reg_2(ram_reg));
  simple_distributed_ram_6 \y_genblock[1].x_genblock[2].gen_ram 
       (.DOBDO(p_4_in),
        .Q({\partial_xor_input_buffered_reg[1]_6 ,p_6_out}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_1_out(p_1_out[1:0]),
        .p_3_out(p_3_out),
        .pwropt(WEBWE),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_0));
  simple_distributed_ram_7 \y_genblock[1].x_genblock[3].gen_ram 
       (.ADDRARDADDR({p_3_out[3:0],ram_reg_0}),
        .ADDRBWRADDR({DIADI[0],ram_reg_1,p_1_out[8:2]}),
        .DOBDO(p_1_in),
        .Q({\partial_xor_input_buffered_reg[1]_6 ,p_6_out}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ram_reg_0(ram_reg_2));
  simple_distributed_ram_8 \y_genblock[2].x_genblock[0].gen_ram 
       (.ADDRARDADDR({p_1_out[3:0],p_3_out[8:4]}),
        .DOBDO(p_10_in),
        .Q({p_5_out,\partial_xor_input_buffered_reg[2]_5 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ram_reg_0(\en_buffered_reg[2]_0 ),
        .ram_reg_1(ADDRARDADDR[6:0]),
        .ram_reg_2(ram_reg));
  simple_distributed_ram_9 \y_genblock[2].x_genblock[1].gen_ram 
       (.ADDRARDADDR({p_1_out[3:0],p_3_out[8:4]}),
        .DOBDO(p_7_in),
        .Q({p_5_out,\partial_xor_input_buffered_reg[2]_5 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .pwropt(WEA),
        .ram_reg_0(\en_buffered_reg[2]_0 ),
        .ram_reg_1({p_3_out[1:0],ram_reg_0}),
        .ram_reg_2(ADDRARDADDR[8:7]));
  simple_distributed_ram_10 \y_genblock[2].x_genblock[3].gen_ram 
       (.ADDRBWRADDR({DIADI[0],ram_reg_1}),
        .DOBDO({\y_genblock[2].x_genblock[3].gen_ram_n_0 ,\y_genblock[2].x_genblock[3].gen_ram_n_1 }),
        .Q({p_5_out,\partial_xor_input_buffered_reg[2]_5 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out[8:4]),
        .pwropt(ram_reg_2),
        .ram_reg_0(\en_buffered_reg[2]_0 ));
  simple_distributed_ram_11 \y_genblock[3].x_genblock[0].gen_ram 
       (.ADDRARDADDR({DIADI,ram_reg_1,p_1_out[8:4]}),
        .DOBDO(p_11_in),
        .Q(p_4_out),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en(en),
        .ram_reg_0(ADDRARDADDR[6:0]),
        .ram_reg_1(ram_reg));
  simple_distributed_ram_12 \y_genblock[3].x_genblock[1].gen_ram 
       (.ADDRARDADDR({DIADI,ram_reg_1,p_1_out[8:4]}),
        .DOBDO(p_8_in),
        .Q(p_4_out),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en(en),
        .pwropt(WEA),
        .ram_reg_0({p_3_out[1:0],ram_reg_0}),
        .ram_reg_1(ADDRARDADDR[8:7]));
  simple_distributed_ram_13 \y_genblock[3].x_genblock[2].gen_ram 
       (.ADDRARDADDR({DIADI,ram_reg_1,p_1_out[8:4]}),
        .DOBDO(p_5_in),
        .Q(p_4_out),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .en(en),
        .p_3_out(p_3_out[3:2]),
        .pwropt(WEBWE),
        .ram_reg_0({p_1_out[1:0],p_3_out[8:4]}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
