// Seed: 3921302031
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    output supply0 id_4,
    input wand id_5,
    output wor id_6,
    input wire id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    output supply1 id_11,
    input tri id_12,
    output tri id_13,
    input supply0 id_14,
    input uwire id_15
);
  assign id_6 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input uwire id_5,
    output wor id_6
);
  always
    if (1) begin
      wait (1);
    end else begin
      id_6 = 1'h0;
    end
  module_0(
      id_0, id_0, id_5, id_2, id_6, id_3, id_6, id_1, id_2, id_5, id_3, id_0, id_4, id_0, id_1, id_1
  );
endmodule
