// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_mult_3lyr_ap_fixed_ap_fixed_config10_s_HH_
#define _dense_mult_3lyr_ap_fixed_ap_fixed_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4.h"
#include "dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5.h"
#include "relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2.h"
#include "relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2.h"
#include "myproject_mul_mul_16s_8s_24_1_0.h"
#include "myproject_mul_mul_16s_6s_22_1_0.h"
#include "myproject_mul_mul_16s_8ns_24_1_0.h"
#include "myproject_mul_mul_16s_9s_24_1_0.h"
#include "myproject_mul_mul_16s_9ns_24_1_0.h"
#include "myproject_mul_mul_16s_7s_23_1_0.h"
#include "myproject_mul_mul_16s_7ns_23_1_0.h"

namespace ap_rtl {

struct dense_mult_3lyr_ap_fixed_ap_fixed_config10_s : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;


    // Module declarations
    dense_mult_3lyr_ap_fixed_ap_fixed_config10_s(sc_module_name name);
    SC_HAS_PROCESS(dense_mult_3lyr_ap_fixed_ap_fixed_config10_s);

    ~dense_mult_3lyr_ap_fixed_ap_fixed_config10_s();

    sc_trace_file* mVcdFile;

    dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4* grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172;
    dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5* grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184;
    relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2* call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202;
    relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2* call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214;
    myproject_mul_mul_16s_8s_24_1_0<1,1,16,8,24>* myproject_mul_mul_16s_8s_24_1_0_U1597;
    myproject_mul_mul_16s_6s_22_1_0<1,1,16,6,22>* myproject_mul_mul_16s_6s_22_1_0_U1598;
    myproject_mul_mul_16s_8ns_24_1_0<1,1,16,8,24>* myproject_mul_mul_16s_8ns_24_1_0_U1599;
    myproject_mul_mul_16s_9s_24_1_0<1,1,16,9,24>* myproject_mul_mul_16s_9s_24_1_0_U1600;
    myproject_mul_mul_16s_9ns_24_1_0<1,1,16,9,24>* myproject_mul_mul_16s_9ns_24_1_0_U1601;
    myproject_mul_mul_16s_8ns_24_1_0<1,1,16,8,24>* myproject_mul_mul_16s_8ns_24_1_0_U1602;
    myproject_mul_mul_16s_8s_24_1_0<1,1,16,8,24>* myproject_mul_mul_16s_8s_24_1_0_U1603;
    myproject_mul_mul_16s_7s_23_1_0<1,1,16,7,23>* myproject_mul_mul_16s_7s_23_1_0_U1604;
    myproject_mul_mul_16s_7s_23_1_0<1,1,16,7,23>* myproject_mul_mul_16s_7s_23_1_0_U1605;
    myproject_mul_mul_16s_8s_24_1_0<1,1,16,8,24>* myproject_mul_mul_16s_8s_24_1_0_U1606;
    myproject_mul_mul_16s_8ns_24_1_0<1,1,16,8,24>* myproject_mul_mul_16s_8ns_24_1_0_U1607;
    myproject_mul_mul_16s_7s_23_1_0<1,1,16,7,23>* myproject_mul_mul_16s_7s_23_1_0_U1608;
    myproject_mul_mul_16s_8s_24_1_0<1,1,16,8,24>* myproject_mul_mul_16s_8s_24_1_0_U1609;
    myproject_mul_mul_16s_7ns_23_1_0<1,1,16,7,23>* myproject_mul_mul_16s_7ns_23_1_0_U1610;
    sc_signal< sc_lv<16> > data0_logits_0_V_reg_1090;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > data0_logits_1_V_reg_1095;
    sc_signal< sc_lv<16> > data0_logits_2_V_reg_1100;
    sc_signal< sc_lv<16> > data0_logits_3_V_reg_1105;
    sc_signal< sc_lv<16> > data0_logits_4_V_reg_1110;
    sc_signal< sc_lv<16> > data0_logits_5_V_reg_1115;
    sc_signal< sc_lv<16> > data0_logits_6_V_reg_1120;
    sc_signal< sc_lv<16> > data0_logits_7_V_reg_1125;
    sc_signal< sc_lv<16> > data0_0_V_reg_1130;
    sc_signal< sc_lv<16> > data0_1_V_reg_1135;
    sc_signal< sc_lv<16> > data0_2_V_reg_1140;
    sc_signal< sc_lv<16> > data0_3_V_reg_1145;
    sc_signal< sc_lv<16> > data0_4_V_reg_1150;
    sc_signal< sc_lv<16> > data0_5_V_reg_1155;
    sc_signal< sc_lv<16> > data0_6_V_reg_1160;
    sc_signal< sc_lv<16> > data0_7_V_reg_1165;
    sc_signal< sc_lv<16> > data1_logits_0_V_reg_1170;
    sc_signal< sc_lv<16> > data1_logits_1_V_reg_1175;
    sc_signal< sc_lv<16> > data1_logits_2_V_reg_1180;
    sc_signal< sc_lv<16> > data1_logits_3_V_reg_1185;
    sc_signal< sc_lv<16> > data1_logits_4_V_reg_1190;
    sc_signal< sc_lv<16> > data1_logits_5_V_reg_1195;
    sc_signal< sc_lv<16> > data1_logits_6_V_reg_1200;
    sc_signal< sc_lv<16> > data1_logits_7_V_reg_1205;
    sc_signal< sc_lv<16> > data1_0_V_reg_1210;
    sc_signal< sc_lv<16> > data1_1_V_reg_1216;
    sc_signal< sc_lv<16> > data1_2_V_reg_1223;
    sc_signal< sc_lv<16> > data1_3_V_reg_1231;
    sc_signal< sc_lv<16> > data1_4_V_reg_1237;
    sc_signal< sc_lv<16> > add_ln703_333_fu_479_p2;
    sc_signal< sc_lv<16> > add_ln703_333_reg_1244;
    sc_signal< sc_lv<12> > trunc_ln708_241_reg_1249;
    sc_signal< sc_lv<16> > trunc_ln708_242_reg_1254;
    sc_signal< sc_lv<15> > add_ln703_338_fu_555_p2;
    sc_signal< sc_lv<15> > add_ln703_338_reg_1259;
    sc_signal< sc_lv<16> > trunc_ln708_248_reg_1264;
    sc_signal< sc_lv<16> > add_ln703_348_fu_599_p2;
    sc_signal< sc_lv<16> > add_ln703_348_reg_1269;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call25;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call25;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call25;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call25;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call25;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call25;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call25;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp34;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call7;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call7;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call7;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call7;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call7;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call7;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call7;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp15;
    sc_signal< sc_logic > call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_ready;
    sc_signal< sc_lv<16> > call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_0;
    sc_signal< sc_lv<16> > call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_1;
    sc_signal< sc_lv<16> > call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_2;
    sc_signal< sc_lv<16> > call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_3;
    sc_signal< sc_lv<16> > call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_4;
    sc_signal< sc_lv<16> > call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_5;
    sc_signal< sc_lv<16> > call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_6;
    sc_signal< sc_lv<16> > call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_7;
    sc_signal< sc_logic > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_ready;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_0;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_1;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_3;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_4;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_5;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_6;
    sc_signal< sc_lv<16> > call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_7;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > sext_ln1118_183_fu_358_p0;
    sc_signal< sc_lv<24> > mul_ln1118_170_fu_992_p2;
    sc_signal< sc_lv<16> > sext_ln1118_185_fu_375_p0;
    sc_signal< sc_lv<16> > sext_ln1118_186_fu_379_p0;
    sc_signal< sc_lv<16> > shl_ln1118_65_fu_383_p1;
    sc_signal< sc_lv<21> > shl_ln1118_65_fu_383_p3;
    sc_signal< sc_lv<22> > sext_ln1118_187_fu_391_p1;
    sc_signal< sc_lv<22> > sub_ln1118_55_fu_395_p2;
    sc_signal< sc_lv<22> > sext_ln1118_186_fu_379_p1;
    sc_signal< sc_lv<22> > sub_ln1118_56_fu_401_p2;
    sc_signal< sc_lv<14> > trunc_ln708_235_fu_407_p4;
    sc_signal< sc_lv<16> > sext_ln1118_189_fu_425_p0;
    sc_signal< sc_lv<16> > shl_ln1118_66_fu_429_p1;
    sc_signal< sc_lv<22> > shl_ln1118_66_fu_429_p3;
    sc_signal< sc_lv<23> > sext_ln1118_190_fu_437_p1;
    sc_signal< sc_lv<23> > sub_ln1118_57_fu_441_p2;
    sc_signal< sc_lv<23> > sext_ln1118_189_fu_425_p1;
    sc_signal< sc_lv<23> > sub_ln1118_58_fu_447_p2;
    sc_signal< sc_lv<15> > trunc_ln708_236_fu_453_p4;
    sc_signal< sc_lv<16> > trunc_ln708_234_fu_362_p4;
    sc_signal< sc_lv<16> > sext_ln708_100_fu_417_p1;
    sc_signal< sc_lv<16> > sext_ln708_101_fu_463_p1;
    sc_signal< sc_lv<16> > add_ln703_332_fu_473_p2;
    sc_signal< sc_lv<16> > add_ln703_331_fu_467_p2;
    sc_signal< sc_lv<22> > mul_ln1118_174_fu_999_p2;
    sc_signal< sc_lv<14> > tmp_fu_485_p4;
    sc_signal< sc_lv<16> > tmp_260_fu_498_p1;
    sc_signal< sc_lv<9> > tmp_260_fu_498_p4;
    sc_signal< sc_lv<16> > shl_ln1118_68_fu_512_p1;
    sc_signal< sc_lv<19> > shl_ln1118_68_fu_512_p3;
    sc_signal< sc_lv<20> > sext_ln1118_192_fu_520_p1;
    sc_signal< sc_lv<20> > sub_ln1118_59_fu_524_p2;
    sc_signal< sc_lv<20> > sext_ln1118_185_fu_375_p1;
    sc_signal< sc_lv<20> > sub_ln1118_60_fu_530_p2;
    sc_signal< sc_lv<24> > mul_ln1118_175_fu_1006_p2;
    sc_signal< sc_lv<15> > sext_ln708_104_fu_494_p1;
    sc_signal< sc_lv<15> > sext_ln1118_195_fu_508_p1;
    sc_signal< sc_lv<24> > mul_ln1118_180_fu_1013_p2;
    sc_signal< sc_lv<24> > mul_ln1118_181_fu_1020_p2;
    sc_signal< sc_lv<16> > trunc_ln708_250_fu_579_p1;
    sc_signal< sc_lv<15> > trunc_ln708_250_fu_579_p4;
    sc_signal< sc_lv<16> > sext_ln708_110_fu_589_p1;
    sc_signal< sc_lv<16> > add_ln703_347_fu_593_p2;
    sc_signal< sc_lv<16> > trunc_ln708_249_fu_570_p4;
    sc_signal< sc_lv<24> > mul_ln1118_fu_1027_p2;
    sc_signal< sc_lv<24> > mul_ln1118_168_fu_1034_p2;
    sc_signal< sc_lv<21> > shl_ln_fu_641_p3;
    sc_signal< sc_lv<17> > shl_ln1118_s_fu_652_p3;
    sc_signal< sc_lv<22> > sext_ln1118_178_fu_659_p1;
    sc_signal< sc_lv<22> > sext_ln1118_177_fu_648_p1;
    sc_signal< sc_lv<22> > sub_ln1118_fu_663_p2;
    sc_signal< sc_lv<14> > trunc_ln708_232_fu_669_p4;
    sc_signal< sc_lv<23> > mul_ln1118_169_fu_1041_p2;
    sc_signal< sc_lv<15> > trunc_ln708_233_fu_692_p4;
    sc_signal< sc_lv<16> > trunc_ln_fu_611_p4;
    sc_signal< sc_lv<16> > trunc_ln708_s_fu_626_p4;
    sc_signal< sc_lv<16> > sext_ln708_fu_679_p1;
    sc_signal< sc_lv<16> > sext_ln708_99_fu_701_p1;
    sc_signal< sc_lv<16> > add_ln703_329_fu_711_p2;
    sc_signal< sc_lv<16> > add_ln703_fu_705_p2;
    sc_signal< sc_lv<16> > add_ln703_330_fu_717_p2;
    sc_signal< sc_lv<23> > mul_ln1118_171_fu_1048_p2;
    sc_signal< sc_lv<15> > trunc_ln708_237_fu_728_p4;
    sc_signal< sc_lv<18> > shl_ln1118_67_fu_741_p3;
    sc_signal< sc_lv<19> > sext_ln1118_191_fu_748_p1;
    sc_signal< sc_lv<19> > sext_ln1118_174_fu_623_p1;
    sc_signal< sc_lv<19> > add_ln1118_fu_752_p2;
    sc_signal< sc_lv<11> > trunc_ln708_238_fu_758_p4;
    sc_signal< sc_lv<24> > mul_ln1118_172_fu_1055_p2;
    sc_signal< sc_lv<24> > mul_ln1118_173_fu_1062_p2;
    sc_signal< sc_lv<16> > sext_ln708_102_fu_737_p1;
    sc_signal< sc_lv<16> > sext_ln708_103_fu_768_p1;
    sc_signal< sc_lv<16> > trunc_ln708_239_fu_772_p4;
    sc_signal< sc_lv<16> > trunc_ln708_240_fu_781_p4;
    sc_signal< sc_lv<16> > add_ln703_336_fu_799_p2;
    sc_signal< sc_lv<16> > add_ln703_335_fu_793_p2;
    sc_signal< sc_lv<16> > add_ln703_339_fu_814_p2;
    sc_signal< sc_lv<16> > sext_ln708_105_fu_790_p1;
    sc_signal< sc_lv<16> > add_ln703_340_fu_819_p2;
    sc_signal< sc_lv<16> > sext_ln703_fu_811_p1;
    sc_signal< sc_lv<16> > add_ln703_341_fu_825_p2;
    sc_signal< sc_lv<16> > add_ln703_337_fu_805_p2;
    sc_signal< sc_lv<23> > mul_ln1118_176_fu_1069_p2;
    sc_signal< sc_lv<15> > trunc_ln708_243_fu_837_p4;
    sc_signal< sc_lv<24> > mul_ln1118_177_fu_1076_p2;
    sc_signal< sc_lv<16> > mul_ln1118_178_fu_859_p0;
    sc_signal< sc_lv<21> > mul_ln1118_178_fu_859_p2;
    sc_signal< sc_lv<13> > trunc_ln708_245_fu_865_p4;
    sc_signal< sc_lv<23> > mul_ln1118_179_fu_1083_p2;
    sc_signal< sc_lv<15> > trunc_ln708_246_fu_879_p4;
    sc_signal< sc_lv<20> > shl_ln1118_69_fu_892_p3;
    sc_signal< sc_lv<21> > sext_ln1118_193_fu_899_p1;
    sc_signal< sc_lv<18> > shl_ln1118_70_fu_909_p3;
    sc_signal< sc_lv<21> > sub_ln1118_61_fu_903_p2;
    sc_signal< sc_lv<21> > sext_ln1118_194_fu_916_p1;
    sc_signal< sc_lv<21> > sub_ln1118_62_fu_920_p2;
    sc_signal< sc_lv<13> > trunc_ln708_247_fu_926_p4;
    sc_signal< sc_lv<16> > sext_ln708_106_fu_846_p1;
    sc_signal< sc_lv<16> > trunc_ln708_244_fu_850_p4;
    sc_signal< sc_lv<16> > sext_ln708_107_fu_875_p1;
    sc_signal< sc_lv<16> > sext_ln708_108_fu_888_p1;
    sc_signal< sc_lv<16> > add_ln703_344_fu_946_p2;
    sc_signal< sc_lv<16> > add_ln703_343_fu_940_p2;
    sc_signal< sc_lv<16> > sext_ln708_109_fu_936_p1;
    sc_signal< sc_lv<16> > add_ln703_346_fu_958_p2;
    sc_signal< sc_lv<16> > add_ln703_349_fu_963_p2;
    sc_signal< sc_lv<16> > add_ln703_345_fu_952_p2;
    sc_signal< sc_lv<16> > add_ln703_334_fu_723_p2;
    sc_signal< sc_lv<16> > acc_1_V_fu_831_p2;
    sc_signal< sc_lv<16> > acc_2_V_fu_968_p2;
    sc_signal< sc_lv<16> > mul_ln1118_170_fu_992_p0;
    sc_signal< sc_lv<24> > sext_ln1118_183_fu_358_p1;
    sc_signal< sc_lv<8> > mul_ln1118_170_fu_992_p1;
    sc_signal< sc_lv<6> > mul_ln1118_174_fu_999_p1;
    sc_signal< sc_lv<8> > mul_ln1118_175_fu_1006_p1;
    sc_signal< sc_lv<16> > mul_ln1118_180_fu_1013_p0;
    sc_signal< sc_lv<9> > mul_ln1118_180_fu_1013_p1;
    sc_signal< sc_lv<9> > mul_ln1118_181_fu_1020_p1;
    sc_signal< sc_lv<8> > mul_ln1118_fu_1027_p1;
    sc_signal< sc_lv<16> > mul_ln1118_168_fu_1034_p0;
    sc_signal< sc_lv<24> > sext_ln1118_173_fu_620_p1;
    sc_signal< sc_lv<8> > mul_ln1118_168_fu_1034_p1;
    sc_signal< sc_lv<7> > mul_ln1118_169_fu_1041_p1;
    sc_signal< sc_lv<16> > mul_ln1118_171_fu_1048_p0;
    sc_signal< sc_lv<23> > sext_ln1118_172_fu_608_p1;
    sc_signal< sc_lv<7> > mul_ln1118_171_fu_1048_p1;
    sc_signal< sc_lv<8> > mul_ln1118_172_fu_1055_p1;
    sc_signal< sc_lv<8> > mul_ln1118_173_fu_1062_p1;
    sc_signal< sc_lv<16> > mul_ln1118_176_fu_1069_p0;
    sc_signal< sc_lv<7> > mul_ln1118_176_fu_1069_p1;
    sc_signal< sc_lv<16> > mul_ln1118_177_fu_1076_p0;
    sc_signal< sc_lv<8> > mul_ln1118_177_fu_1076_p1;
    sc_signal< sc_lv<7> > mul_ln1118_179_fu_1083_p1;
    sc_signal< sc_lv<16> > data_0_V_read_int_reg;
    sc_signal< sc_lv<16> > data_1_V_read_int_reg;
    sc_signal< sc_lv<16> > data_2_V_read_int_reg;
    sc_signal< sc_lv<16> > data_3_V_read_int_reg;
    sc_signal< sc_lv<16> > data_4_V_read_int_reg;
    sc_signal< sc_lv<16> > data_5_V_read_int_reg;
    sc_signal< sc_lv<16> > data_6_V_read_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<16> ap_const_lv16_E0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<16> ap_const_lv16_B0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<16> ap_const_lv16_FFAA;
    static const sc_lv<21> ap_const_lv21_1FFFF3;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<24> ap_const_lv24_FFFFBA;
    static const sc_lv<22> ap_const_lv22_3FFFE7;
    static const sc_lv<24> ap_const_lv24_4F;
    static const sc_lv<24> ap_const_lv24_FFFF4F;
    static const sc_lv<24> ap_const_lv24_BA;
    static const sc_lv<24> ap_const_lv24_5D;
    static const sc_lv<24> ap_const_lv24_FFFF9B;
    static const sc_lv<23> ap_const_lv23_7FFFD9;
    static const sc_lv<23> ap_const_lv23_7FFFC5;
    static const sc_lv<24> ap_const_lv24_FFFFB5;
    static const sc_lv<24> ap_const_lv24_47;
    static const sc_lv<23> ap_const_lv23_7FFFDB;
    static const sc_lv<24> ap_const_lv24_FFFFA5;
    static const sc_lv<23> ap_const_lv23_2D;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_1_V_fu_831_p2();
    void thread_acc_2_V_fu_968_p2();
    void thread_add_ln1118_fu_752_p2();
    void thread_add_ln703_329_fu_711_p2();
    void thread_add_ln703_330_fu_717_p2();
    void thread_add_ln703_331_fu_467_p2();
    void thread_add_ln703_332_fu_473_p2();
    void thread_add_ln703_333_fu_479_p2();
    void thread_add_ln703_334_fu_723_p2();
    void thread_add_ln703_335_fu_793_p2();
    void thread_add_ln703_336_fu_799_p2();
    void thread_add_ln703_337_fu_805_p2();
    void thread_add_ln703_338_fu_555_p2();
    void thread_add_ln703_339_fu_814_p2();
    void thread_add_ln703_340_fu_819_p2();
    void thread_add_ln703_341_fu_825_p2();
    void thread_add_ln703_343_fu_940_p2();
    void thread_add_ln703_344_fu_946_p2();
    void thread_add_ln703_345_fu_952_p2();
    void thread_add_ln703_346_fu_958_p2();
    void thread_add_ln703_347_fu_593_p2();
    void thread_add_ln703_348_fu_599_p2();
    void thread_add_ln703_349_fu_963_p2();
    void thread_add_ln703_fu_705_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp15();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp34();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call25();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call7();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call25();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call7();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call25();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call7();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call25();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call7();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call25();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call7();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call25();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call7();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call25();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call7();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_ce();
    void thread_grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_ce();
    void thread_mul_ln1118_168_fu_1034_p0();
    void thread_mul_ln1118_168_fu_1034_p1();
    void thread_mul_ln1118_169_fu_1041_p1();
    void thread_mul_ln1118_170_fu_992_p0();
    void thread_mul_ln1118_170_fu_992_p1();
    void thread_mul_ln1118_171_fu_1048_p0();
    void thread_mul_ln1118_171_fu_1048_p1();
    void thread_mul_ln1118_172_fu_1055_p1();
    void thread_mul_ln1118_173_fu_1062_p1();
    void thread_mul_ln1118_174_fu_999_p1();
    void thread_mul_ln1118_175_fu_1006_p1();
    void thread_mul_ln1118_176_fu_1069_p0();
    void thread_mul_ln1118_176_fu_1069_p1();
    void thread_mul_ln1118_177_fu_1076_p0();
    void thread_mul_ln1118_177_fu_1076_p1();
    void thread_mul_ln1118_178_fu_859_p0();
    void thread_mul_ln1118_178_fu_859_p2();
    void thread_mul_ln1118_179_fu_1083_p1();
    void thread_mul_ln1118_180_fu_1013_p0();
    void thread_mul_ln1118_180_fu_1013_p1();
    void thread_mul_ln1118_181_fu_1020_p1();
    void thread_mul_ln1118_fu_1027_p1();
    void thread_sext_ln1118_172_fu_608_p1();
    void thread_sext_ln1118_173_fu_620_p1();
    void thread_sext_ln1118_174_fu_623_p1();
    void thread_sext_ln1118_177_fu_648_p1();
    void thread_sext_ln1118_178_fu_659_p1();
    void thread_sext_ln1118_183_fu_358_p0();
    void thread_sext_ln1118_183_fu_358_p1();
    void thread_sext_ln1118_185_fu_375_p0();
    void thread_sext_ln1118_185_fu_375_p1();
    void thread_sext_ln1118_186_fu_379_p0();
    void thread_sext_ln1118_186_fu_379_p1();
    void thread_sext_ln1118_187_fu_391_p1();
    void thread_sext_ln1118_189_fu_425_p0();
    void thread_sext_ln1118_189_fu_425_p1();
    void thread_sext_ln1118_190_fu_437_p1();
    void thread_sext_ln1118_191_fu_748_p1();
    void thread_sext_ln1118_192_fu_520_p1();
    void thread_sext_ln1118_193_fu_899_p1();
    void thread_sext_ln1118_194_fu_916_p1();
    void thread_sext_ln1118_195_fu_508_p1();
    void thread_sext_ln703_fu_811_p1();
    void thread_sext_ln708_100_fu_417_p1();
    void thread_sext_ln708_101_fu_463_p1();
    void thread_sext_ln708_102_fu_737_p1();
    void thread_sext_ln708_103_fu_768_p1();
    void thread_sext_ln708_104_fu_494_p1();
    void thread_sext_ln708_105_fu_790_p1();
    void thread_sext_ln708_106_fu_846_p1();
    void thread_sext_ln708_107_fu_875_p1();
    void thread_sext_ln708_108_fu_888_p1();
    void thread_sext_ln708_109_fu_936_p1();
    void thread_sext_ln708_110_fu_589_p1();
    void thread_sext_ln708_99_fu_701_p1();
    void thread_sext_ln708_fu_679_p1();
    void thread_shl_ln1118_65_fu_383_p1();
    void thread_shl_ln1118_65_fu_383_p3();
    void thread_shl_ln1118_66_fu_429_p1();
    void thread_shl_ln1118_66_fu_429_p3();
    void thread_shl_ln1118_67_fu_741_p3();
    void thread_shl_ln1118_68_fu_512_p1();
    void thread_shl_ln1118_68_fu_512_p3();
    void thread_shl_ln1118_69_fu_892_p3();
    void thread_shl_ln1118_70_fu_909_p3();
    void thread_shl_ln1118_s_fu_652_p3();
    void thread_shl_ln_fu_641_p3();
    void thread_sub_ln1118_55_fu_395_p2();
    void thread_sub_ln1118_56_fu_401_p2();
    void thread_sub_ln1118_57_fu_441_p2();
    void thread_sub_ln1118_58_fu_447_p2();
    void thread_sub_ln1118_59_fu_524_p2();
    void thread_sub_ln1118_60_fu_530_p2();
    void thread_sub_ln1118_61_fu_903_p2();
    void thread_sub_ln1118_62_fu_920_p2();
    void thread_sub_ln1118_fu_663_p2();
    void thread_tmp_260_fu_498_p1();
    void thread_tmp_260_fu_498_p4();
    void thread_tmp_fu_485_p4();
    void thread_trunc_ln708_232_fu_669_p4();
    void thread_trunc_ln708_233_fu_692_p4();
    void thread_trunc_ln708_234_fu_362_p4();
    void thread_trunc_ln708_235_fu_407_p4();
    void thread_trunc_ln708_236_fu_453_p4();
    void thread_trunc_ln708_237_fu_728_p4();
    void thread_trunc_ln708_238_fu_758_p4();
    void thread_trunc_ln708_239_fu_772_p4();
    void thread_trunc_ln708_240_fu_781_p4();
    void thread_trunc_ln708_243_fu_837_p4();
    void thread_trunc_ln708_244_fu_850_p4();
    void thread_trunc_ln708_245_fu_865_p4();
    void thread_trunc_ln708_246_fu_879_p4();
    void thread_trunc_ln708_247_fu_926_p4();
    void thread_trunc_ln708_249_fu_570_p4();
    void thread_trunc_ln708_250_fu_579_p1();
    void thread_trunc_ln708_250_fu_579_p4();
    void thread_trunc_ln708_s_fu_626_p4();
    void thread_trunc_ln_fu_611_p4();
};

}

using namespace ap_rtl;

#endif
