Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Nov  8 18:08:54 2019
| Host         : user-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_design_1_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 200
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 200        |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_86_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_54_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_41_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_50_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_15_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_89_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_53_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_48_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.301 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_54_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.334 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.355 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_88_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_55_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_48_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_15_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_54_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.521 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.629 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_48_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.636 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.643 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.651 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.660 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_53_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.662 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_75_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_87_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.673 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_50_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.718 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_84_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.720 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_75_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.721 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_86_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.722 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.722 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.751 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_86_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_73_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.792 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.800 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.814 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.814 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/A[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.877 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_84_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.905 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_87_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_73_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.938 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_28_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.957 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/A[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.978 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_84_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_29_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.069 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_53_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_87_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_29_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.163 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_84_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.188 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_32_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.207 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[7]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_53_0_U/convolution3_NLR_g8j_ram_U/q0_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.361 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_B_reg[1]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM_87_0_U/convolution3_NLR_g8j_ram_U/q0_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.573 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[1]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.585 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[8]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.592 ns between design_1_i/convolution3_NLR_0/inst/fmap_0_payload_A_reg[14]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/W_BRAM2_91_0_U/convolution3_NLR_g8j_ram_U/q0_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.595 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[7]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.604 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[5]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.659 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[3]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.708 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[14]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -2.711 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[15]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -2.717 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[12]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -2.721 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[9]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.734 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[0]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -2.739 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[6]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -2.740 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[10]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -2.740 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[13]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -2.741 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[4]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -2.773 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[11]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -2.813 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -2.814 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -2.828 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[16]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -2.829 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -2.839 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -2.842 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -2.847 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -2.860 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -2.869 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -2.873 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -2.886 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -2.946 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[2]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -2.948 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -2.966 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -2.966 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -2.975 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -2.976 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.002 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.024 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__2/PCIN[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between design_1_i/convolution3_NLR_0/inst/ap_CS_fsm_reg[564]/C (clocked by clk_fpga_0) and design_1_i/convolution3_NLR_0/inst/grp_data_transfer_f_fu_7616/bound7_reg_2654_reg__0/PCIN[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


