<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="video_vga_controller_0" />
 <file
   path="simulation/submodules/unsaved_video_vga_controller_0.v"
   type="VERILOG"
   library="video_vga_controller_0" />
 <file
   path="simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="video_scaler_0" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="video_scaler_0" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="video_scaler_0" />
 <file
   path="simulation/submodules/unsaved_video_scaler_0.v"
   type="VERILOG"
   library="video_scaler_0" />
 <file
   path="simulation/submodules/unsaved_video_rgb_resampler_0.v"
   type="VERILOG"
   library="video_rgb_resampler_0" />
 <file
   path="simulation/submodules/altera_up_video_clipper_add.v"
   type="VERILOG"
   library="video_clipper_0" />
 <file
   path="simulation/submodules/altera_up_video_clipper_drop.v"
   type="VERILOG"
   library="video_clipper_0" />
 <file
   path="simulation/submodules/altera_up_video_clipper_counters.v"
   type="VERILOG"
   library="video_clipper_0" />
 <file
   path="simulation/submodules/unsaved_video_clipper_0.v"
   type="VERILOG"
   library="video_clipper_0" />
 <file
   path="simulation/submodules/altera_up_video_itu_656_decoder.v"
   type="VERILOG"
   library="camera_decoder" />
 <file
   path="simulation/submodules/altera_up_video_decoder_add_endofpacket.v"
   type="VERILOG"
   library="camera_decoder" />
 <file
   path="simulation/submodules/altera_up_video_camera_decoder.v"
   type="VERILOG"
   library="camera_decoder" />
 <file
   path="simulation/submodules/altera_up_video_dual_clock_fifo.v"
   type="VERILOG"
   library="camera_decoder" />
 <file
   path="simulation/submodules/unsaved_camera_decoder.v"
   type="VERILOG"
   library="camera_decoder" />
 <file
   path="simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/unsaved_camera_config.v"
   type="VERILOG"
   library="camera_config" />
 <file
   path="simulation/submodules/unsaved_bayer_resampler.v"
   type="VERILOG"
   library="bayer_resampler" />
 <file path="simulation/unsaved.v" type="VERILOG" />
 <topLevel name="unsaved" />
 <deviceFamily name="cycloneivgx" />
</simPackage>
