TRACE::2021-02-02.12:21:42::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:42::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:42::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:42::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:42::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-02.12:21:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2021-02-02.12:21:45::SCWWriter::formatted JSON is {
	"platformName":	"HwProj1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"HwProj1",
	"platHandOff":	"D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-02-02.12:21:45::SCWWriter::formatted JSON is {
	"platformName":	"HwProj1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"HwProj1",
	"platHandOff":	"D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"HwProj1",
	"systems":	[{
			"systemName":	"HwProj1",
			"systemDesc":	"HwProj1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"HwProj1"
		}]
}
TRACE::2021-02-02.12:21:45::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-02-02.12:21:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.12:21:45::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.12:21:45::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.12:21:45::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:45::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:45::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:45::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:45::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:45::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:45::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-02-02.12:21:45::SCWPlatform::Generating the sources  .
TRACE::2021-02-02.12:21:45::SCWBDomain::Generating boot domain sources.
TRACE::2021-02-02.12:21:45::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-02-02.12:21:45::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:45::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:45::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:45::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:45::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.12:21:45::SCWMssOS::No sw design opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:45::SCWMssOS::mss does not exists at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:45::SCWMssOS::Creating sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:45::SCWMssOS::Adding the swdes entry, created swdb D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:45::SCWMssOS::updating the scw layer changes to swdes at   D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:45::SCWMssOS::Writing mss at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:45::SCWMssOS::Completed writing the mss file at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-02.12:21:45::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-02.12:21:45::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-02.12:21:45::SCWBDomain::Completed writing the mss file at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-02.12:21:52::SCWPlatform::Generating sources Done.
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:53::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:53::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-02-02.12:21:53::SCWMssOS::Could not open the swdb for D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-02-02.12:21:53::SCWMssOS::Could not open the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-02-02.12:21:53::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-02.12:21:53::SCWMssOS::No sw design opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::mss exists loading the mss file  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::Opened the sw design from mss  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::Adding the swdes entry D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2021-02-02.12:21:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.12:21:53::SCWMssOS::Opened the sw design.  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:53::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:53::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:53::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:53::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:53::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:53::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:53::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:53::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:53::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:53::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWWriter::formatted JSON is {
	"platformName":	"HwProj1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"HwProj1",
	"platHandOff":	"D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"HwProj1",
	"systems":	[{
			"systemName":	"HwProj1",
			"systemDesc":	"HwProj1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"HwProj1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2ed7b5115487d93964e9ada24d87e703",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-02.12:21:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.12:21:53::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.12:21:53::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:53::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:53::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:53::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:53::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:53::SCWMssOS::No sw design opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::mss does not exists at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::Creating sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::Adding the swdes entry, created swdb D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::updating the scw layer changes to swdes at   D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::Writing mss at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:53::SCWMssOS::Completed writing the mss file at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.12:21:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-02.12:21:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-02.12:21:53::SCWMssOS::Completed writing the mss file at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.12:21:53::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-02-02.12:21:54::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:54::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:54::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-02-02.12:21:54::SCWMssOS::Could not open the swdb for D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-02-02.12:21:54::SCWMssOS::Could not open the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-02-02.12:21:54::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-02.12:21:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2021-02-02.12:21:54::SCWMssOS::Writing the mss file completed D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:54::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:54::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:54::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:54::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:54::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:54::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:54::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:54::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:54::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:54::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:54::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:54::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:54::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:54::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:54::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:54::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:54::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:54::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:54::SCWWriter::formatted JSON is {
	"platformName":	"HwProj1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"HwProj1",
	"platHandOff":	"D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"HwProj1",
	"systems":	[{
			"systemName":	"HwProj1",
			"systemDesc":	"HwProj1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"HwProj1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2ed7b5115487d93964e9ada24d87e703",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"4178538c79aedaa61ffee1b8aaebeb98",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-02.12:21:54::SCWPlatform::Started generating the artifacts platform HwProj1
TRACE::2021-02-02.12:21:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-02.12:21:54::SCWPlatform::Started generating the artifacts for system configuration HwProj1
LOG::2021-02-02.12:21:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-02.12:21:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-02.12:21:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-02.12:21:55::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-02-02.12:21:55::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-02.12:21:55::SCWSystem::Not a boot domain 
LOG::2021-02-02.12:21:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-02.12:21:55::SCWDomain::Generating domain artifcats
TRACE::2021-02-02.12:21:55::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-02.12:21:55::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/export/HwProj1/sw/HwProj1/qemu/
TRACE::2021-02-02.12:21:55::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/export/HwProj1/sw/HwProj1/standalone_domain/qemu/
TRACE::2021-02-02.12:21:55::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::Completed writing the mss file at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.12:21:55::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-02.12:21:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-02.12:21:55::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-02-02.12:21:55::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-02.12:21:55::SCWMssOS::Copying to export directory.
TRACE::2021-02-02.12:21:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-02.12:21:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-02-02.12:21:55::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-02-02.12:21:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-02.12:21:55::SCWSystem::Completed Processing the sysconfig HwProj1
LOG::2021-02-02.12:21:55::SCWPlatform::Completed generating the artifacts for system configuration HwProj1
TRACE::2021-02-02.12:21:55::SCWPlatform::Started preparing the platform 
TRACE::2021-02-02.12:21:55::SCWSystem::Writing the bif file for system config HwProj1
TRACE::2021-02-02.12:21:55::SCWSystem::dir created 
TRACE::2021-02-02.12:21:55::SCWSystem::Writing the bif 
TRACE::2021-02-02.12:21:55::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-02.12:21:55::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-02.12:21:55::SCWPlatform::Completed generating the platform
TRACE::2021-02-02.12:21:55::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:55::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:55::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:55::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWWriter::formatted JSON is {
	"platformName":	"HwProj1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"HwProj1",
	"platHandOff":	"D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"HwProj1",
	"systems":	[{
			"systemName":	"HwProj1",
			"systemDesc":	"HwProj1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"HwProj1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2ed7b5115487d93964e9ada24d87e703",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"4178538c79aedaa61ffee1b8aaebeb98",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-02.12:21:55::SCWPlatform::updated the xpfm file.
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:55::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:55::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:55::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWWriter::formatted JSON is {
	"platformName":	"HwProj1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"HwProj1",
	"platHandOff":	"D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"HwProj1",
	"systems":	[{
			"systemName":	"HwProj1",
			"systemDesc":	"HwProj1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"HwProj1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2ed7b5115487d93964e9ada24d87e703",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"4178538c79aedaa61ffee1b8aaebeb98",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:55::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:55::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:55::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:55::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:55::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:55::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:55::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:55::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWWriter::formatted JSON is {
	"platformName":	"HwProj1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"HwProj1",
	"platHandOff":	"D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"HwProj1",
	"systems":	[{
			"systemName":	"HwProj1",
			"systemDesc":	"HwProj1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"HwProj1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2ed7b5115487d93964e9ada24d87e703",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"4178538c79aedaa61ffee1b8aaebeb98",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-02.12:21:56::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:56::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:56::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:21:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:21:56::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-02-02.12:21:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:56::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:21:56::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWWriter::formatted JSON is {
	"platformName":	"HwProj1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"HwProj1",
	"platHandOff":	"D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"HwProj1",
	"systems":	[{
			"systemName":	"HwProj1",
			"systemDesc":	"HwProj1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"HwProj1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2ed7b5115487d93964e9ada24d87e703",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"4178538c79aedaa61ffee1b8aaebeb98",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-02.12:21:56::SCWPlatform::Clearing the existing platform
TRACE::2021-02-02.12:21:56::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-02.12:21:56::SCWBDomain::clearing the fsbl build
TRACE::2021-02-02.12:21:56::SCWMssOS::Removing the swdes entry for  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWMssOS::Removing the swdes entry for  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:21:56::SCWSystem::Clearing the domains completed.
TRACE::2021-02-02.12:21:56::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform location is D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Removing the HwDB with name D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:56::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-02.12:21:59::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-02-02.12:21:59::SCWReader::Active system found as  HwProj1
TRACE::2021-02-02.12:21:59::SCWReader::Handling sysconfig HwProj1
TRACE::2021-02-02.12:21:59::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.12:21:59::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.12:21:59::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.12:21:59::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:59::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:21:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:59::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:59::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:21:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:59::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:59::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:21:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:21:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:21:59::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-02-02.12:21:59::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:21:59::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:21:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:22:00::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-02-02.12:22:00::SCWMssOS::No sw design opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::mss exists loading the mss file  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::Opened the sw design from mss  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::Adding the swdes entry D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2021-02-02.12:22:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.12:22:00::SCWMssOS::Opened the sw design.  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:22:00::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:22:00::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:22:00::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:22:00::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:22:00::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:22:00::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-02-02.12:22:00::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:22:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:22:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:22:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-02.12:22:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:22:00::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:22:00::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:22:00::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWReader::No isolation master present  
TRACE::2021-02-02.12:22:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-02.12:22:00::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-02-02.12:22:00::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:22:00::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:22:00::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:22:00::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:22:00::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:22:00::SCWMssOS::No sw design opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::mss exists loading the mss file  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::Opened the sw design from mss  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::Adding the swdes entry D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2021-02-02.12:22:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-02.12:22:00::SCWMssOS::Opened the sw design.  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:22:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:22:00::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:22:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-02.12:22:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:22:00::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:22:00::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:22:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:22:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:22:00::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:22:00::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:22:00::SCWReader::No isolation master present  
LOG::2021-02-02.12:23:47::SCWPlatform::Started generating the artifacts platform HwProj1
TRACE::2021-02-02.12:23:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-02.12:23:47::SCWPlatform::Started generating the artifacts for system configuration HwProj1
LOG::2021-02-02.12:23:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-02-02.12:23:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-02-02.12:23:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-02.12:23:47::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-02-02.12:23:47::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:23:47::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:23:47::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:23:47::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:23:47::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:23:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:23:47::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:23:47::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:23:47::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:23:47::SCWBDomain::Completed writing the mss file at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-02-02.12:23:47::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-02.12:23:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-02.12:23:47::SCWBDomain::System Command Ran  D:&  cd  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl & make 
TRACE::2021-02-02.12:23:47::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-02-02.12:23:47::SCWBDomain::make[1]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-02.12:23:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-02.12:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-02.12:23:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-02.12:23:47::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:47::SCWBDomain::src/axidma_v9_11/src'

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:47::SCWBDomain::rc/axidma_v9_11/src'

TRACE::2021-02-02.12:23:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-02.12:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-02.12:23:47::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-02.12:23:47::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:47::SCWBDomain::src/coresightps_dcc_v1_7/src'

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:47::SCWBDomain::rc/coresightps_dcc_v1_7/src'

TRACE::2021-02-02.12:23:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-02.12:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-02.12:23:47::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-02.12:23:47::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:47::SCWBDomain::src/cpu_cortexa9_v2_9/src'

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:47::SCWBDomain::rc/cpu_cortexa9_v2_9/src'

TRACE::2021-02-02.12:23:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-02.12:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.12:23:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.12:23:47::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:47::SCWBDomain::src/ddrps_v1_1/src'

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:47::SCWBDomain::rc/ddrps_v1_1/src'

TRACE::2021-02-02.12:23:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-02.12:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:23:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:23:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:47::SCWBDomain::src/devcfg_v3_6/src'

TRACE::2021-02-02.12:23:47::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/devcfg_v3_6/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.12:23:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.12:23:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/dmaps_v2_6/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/dmaps_v2_6/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:23:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:23:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/qspips_v3_7/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/qspips_v3_7/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:23:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:23:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/scugic_v4_2/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/scugic_v4_2/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-02.12:23:48::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-02.12:23:48::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/scutimer_v2_2/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/scutimer_v2_2/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:23:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:23:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/scuwdt_v2_2/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/scuwdt_v2_2/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-02.12:23:48::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-02.12:23:48::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/standalone_v7_2/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[3]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/standalone_v7_2/src/profile'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[3]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/standalone_v7_2/src/profile'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/standalone_v7_2/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:23:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:23:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/ttcps_v3_11/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/ttcps_v3_11/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:23:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:23:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/uartps_v3_9/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/uartps_v3_9/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:23:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:23:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/xadcps_v2_4/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/xadcps_v2_4/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:23:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:23:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/xilffs_v4_3/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/xilffs_v4_3/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:23:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:23:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/xilrsa_v1_6/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:48::SCWBDomain::rc/xilrsa_v1_6/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-02.12:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-02.12:23:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-02.12:23:48::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:48::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:48::SCWBDomain::src/axidma_v9_11/src'

TRACE::2021-02-02.12:23:48::SCWBDomain::"Compiling axidma"

TRACE::2021-02-02.12:23:49::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:49::SCWBDomain::rc/axidma_v9_11/src'

TRACE::2021-02-02.12:23:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-02.12:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-02.12:23:49::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-02.12:23:49::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:49::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:49::SCWBDomain::src/coresightps_dcc_v1_7/src'

TRACE::2021-02-02.12:23:49::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-02-02.12:23:49::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:49::SCWBDomain::rc/coresightps_dcc_v1_7/src'

TRACE::2021-02-02.12:23:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-02.12:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-02.12:23:49::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-02.12:23:49::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:49::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:49::SCWBDomain::src/cpu_cortexa9_v2_9/src'

TRACE::2021-02-02.12:23:49::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-02-02.12:23:49::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:49::SCWBDomain::rc/cpu_cortexa9_v2_9/src'

TRACE::2021-02-02.12:23:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-02.12:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-02.12:23:49::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-02.12:23:49::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:49::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:49::SCWBDomain::src/ddrps_v1_1/src'

TRACE::2021-02-02.12:23:49::SCWBDomain::"Compiling ddrps"

TRACE::2021-02-02.12:23:49::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:49::SCWBDomain::rc/ddrps_v1_1/src'

TRACE::2021-02-02.12:23:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-02.12:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:23:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:23:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.12:23:49::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:49::SCWBDomain::src/devcfg_v3_6/src'

TRACE::2021-02-02.12:23:50::SCWBDomain::"Compiling devcfg"

TRACE::2021-02-02.12:23:50::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:50::SCWBDomain::rc/devcfg_v3_6/src'

TRACE::2021-02-02.12:23:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-02.12:23:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-02.12:23:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-02.12:23:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:51::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:51::SCWBDomain::src/dmaps_v2_6/src'

TRACE::2021-02-02.12:23:51::SCWBDomain::"Compiling dmaps"

TRACE::2021-02-02.12:23:51::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:51::SCWBDomain::rc/dmaps_v2_6/src'

TRACE::2021-02-02.12:23:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-02.12:23:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:23:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:23:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.12:23:52::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:52::SCWBDomain::src/qspips_v3_7/src'

TRACE::2021-02-02.12:23:52::SCWBDomain::"Compiling qspips"

TRACE::2021-02-02.12:23:52::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:52::SCWBDomain::rc/qspips_v3_7/src'

TRACE::2021-02-02.12:23:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-02.12:23:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:23:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:23:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.12:23:52::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:52::SCWBDomain::src/scugic_v4_2/src'

TRACE::2021-02-02.12:23:52::SCWBDomain::"Compiling scugic"

TRACE::2021-02-02.12:23:53::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:53::SCWBDomain::rc/scugic_v4_2/src'

TRACE::2021-02-02.12:23:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-02.12:23:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.12:23:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.12:23:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:53::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:53::SCWBDomain::src/scutimer_v2_2/src'

TRACE::2021-02-02.12:23:53::SCWBDomain::"Compiling scutimer"

TRACE::2021-02-02.12:23:53::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:53::SCWBDomain::rc/scutimer_v2_2/src'

TRACE::2021-02-02.12:23:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-02.12:23:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:23:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:23:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.12:23:53::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:53::SCWBDomain::src/scuwdt_v2_2/src'

TRACE::2021-02-02.12:23:53::SCWBDomain::"Compiling scuwdt"

TRACE::2021-02-02.12:23:54::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:54::SCWBDomain::rc/scuwdt_v2_2/src'

TRACE::2021-02-02.12:23:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-02.12:23:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-02.12:23:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-02.12:23:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:23:54::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:54::SCWBDomain::src/standalone_v7_2/src'

TRACE::2021-02-02.12:23:54::SCWBDomain::"Compiling standalone"

TRACE::2021-02-02.12:23:57::SCWBDomain::make[3]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:57::SCWBDomain::src/standalone_v7_2/src/profile'

TRACE::2021-02-02.12:23:57::SCWBDomain::make[3]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:57::SCWBDomain::rc/standalone_v7_2/src/profile'

TRACE::2021-02-02.12:23:57::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:57::SCWBDomain::rc/standalone_v7_2/src'

TRACE::2021-02-02.12:23:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-02.12:23:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:23:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:23:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.12:23:57::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:57::SCWBDomain::src/ttcps_v3_11/src'

TRACE::2021-02-02.12:23:57::SCWBDomain::"Compiling ttcps"

TRACE::2021-02-02.12:23:58::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:58::SCWBDomain::rc/ttcps_v3_11/src'

TRACE::2021-02-02.12:23:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-02.12:23:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:23:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:23:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.12:23:58::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:58::SCWBDomain::src/uartps_v3_9/src'

TRACE::2021-02-02.12:23:58::SCWBDomain::"Compiling uartps"

TRACE::2021-02-02.12:23:59::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:23:59::SCWBDomain::rc/uartps_v3_9/src'

TRACE::2021-02-02.12:23:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-02.12:23:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:23:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:23:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.12:23:59::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:23:59::SCWBDomain::src/xadcps_v2_4/src'

TRACE::2021-02-02.12:23:59::SCWBDomain::"Compiling xadcps"

TRACE::2021-02-02.12:24:00::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:24:00::SCWBDomain::rc/xadcps_v2_4/src'

TRACE::2021-02-02.12:24:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-02-02.12:24:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:24:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:24:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.12:24:00::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:24:00::SCWBDomain::src/xilffs_v4_3/src'

TRACE::2021-02-02.12:24:00::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-02-02.12:24:00::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:24:00::SCWBDomain::rc/xilffs_v4_3/src'

TRACE::2021-02-02.12:24:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-02-02.12:24:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:24:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:24:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-02-02.12:24:00::SCWBDomain::make[2]: Entering directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-02-02.12:24:00::SCWBDomain::src/xilrsa_v1_6/src'

TRACE::2021-02-02.12:24:00::SCWBDomain::make[2]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-02-02.12:24:00::SCWBDomain::rc/xilrsa_v1_6/src'

TRACE::2021-02-02.12:24:00::SCWBDomain::'Finished building libraries'

TRACE::2021-02-02.12:24:00::SCWBDomain::make[1]: Leaving directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-02-02.12:24:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-02-02.12:24:00::SCWBDomain::exa9_0/include -I.

TRACE::2021-02-02.12:24:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-02.12:24:00::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-02.12:24:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-02.12:24:00::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-02.12:24:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-02-02.12:24:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-02.12:24:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-02.12:24:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-02.12:24:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-02-02.12:24:01::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-02.12:24:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-02.12:24:01::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-02.12:24:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-02-02.12:24:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-02-02.12:24:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-02.12:24:01::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-02.12:24:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-02-02.12:24:01::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-02.12:24:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-02-02.12:24:01::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-02-02.12:24:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-02-02.12:24:01::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-02-02.12:24:01::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-02-02.12:24:01::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-02-02.12:24:01::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-02-02.12:24:01::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections 
TRACE::2021-02-02.12:24:01::SCWBDomain::-Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-02-02.12:24:01::SCWSystem::Checking the domain standalone_domain
LOG::2021-02-02.12:24:01::SCWSystem::Not a boot domain 
LOG::2021-02-02.12:24:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-02-02.12:24:01::SCWDomain::Generating domain artifcats
TRACE::2021-02-02.12:24:01::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-02.12:24:01::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/export/HwProj1/sw/HwProj1/qemu/
TRACE::2021-02-02.12:24:01::SCWMssOS::Copying the qemu file from  D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/export/HwProj1/sw/HwProj1/standalone_domain/qemu/
TRACE::2021-02-02.12:24:01::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-02.12:24:02::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:02::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:02::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:02::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:24:02::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:02::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:24:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:24:02::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:24:02::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:24:02::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:24:02::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:24:02::SCWMssOS::Completed writing the mss file at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-02-02.12:24:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:24:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-02.12:24:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-02.12:24:02::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-02-02.12:24:02::SCWMssOS::doing bsp build ... 
TRACE::2021-02-02.12:24:02::SCWMssOS::System Command Ran  D: & cd  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-02.12:24:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-02.12:24:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-02-02.12:24:02::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-02-02.12:24:02::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-02.12:24:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-02.12:24:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.12:24:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.12:24:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:24:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:24:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.12:24:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.12:24:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:24:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:24:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:24:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:24:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-02-02.12:24:02::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-02-02.12:24:02::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-02.12:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:24:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:24:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-02.12:24:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-02-02.12:24:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-02-02.12:24:03::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-02.12:24:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:24:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:24:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-02.12:24:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:24:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:24:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-02.12:24:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-02-02.12:24:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-02-02.12:24:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-02-02.12:24:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-02-02.12:24:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-02-02.12:24:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:03::SCWMssOS::"Compiling axidma"

TRACE::2021-02-02.12:24:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-02-02.12:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-02-02.12:24:04::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-02-02.12:24:04::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:04::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-02-02.12:24:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-02-02.12:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-02-02.12:24:04::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-02-02.12:24:04::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:04::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-02-02.12:24:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-02-02.12:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-02.12:24:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-02.12:24:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:05::SCWMssOS::"Compiling ddrps"

TRACE::2021-02-02.12:24:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-02-02.12:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:24:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:24:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.12:24:05::SCWMssOS::"Compiling devcfg"

TRACE::2021-02-02.12:24:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-02-02.12:24:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-02-02.12:24:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-02-02.12:24:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:05::SCWMssOS::"Compiling dmaps"

TRACE::2021-02-02.12:24:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-02-02.12:24:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:24:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:24:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.12:24:06::SCWMssOS::"Compiling qspips"

TRACE::2021-02-02.12:24:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-02-02.12:24:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:24:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:24:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.12:24:07::SCWMssOS::"Compiling scugic"

TRACE::2021-02-02.12:24:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-02-02.12:24:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-02-02.12:24:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-02-02.12:24:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:08::SCWMssOS::"Compiling scutimer"

TRACE::2021-02-02.12:24:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-02-02.12:24:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:24:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:24:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.12:24:08::SCWMssOS::"Compiling scuwdt"

TRACE::2021-02-02.12:24:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-02-02.12:24:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-02-02.12:24:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-02-02.12:24:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-02-02.12:24:09::SCWMssOS::"Compiling standalone"

TRACE::2021-02-02.12:24:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-02-02.12:24:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:24:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:24:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.12:24:12::SCWMssOS::"Compiling ttcps"

TRACE::2021-02-02.12:24:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-02-02.12:24:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:24:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:24:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.12:24:13::SCWMssOS::"Compiling uartps"

TRACE::2021-02-02.12:24:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-02-02.12:24:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-02-02.12:24:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-02-02.12:24:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-02-02.12:24:14::SCWMssOS::"Compiling xadcps"

TRACE::2021-02-02.12:24:14::SCWMssOS::'Finished building libraries'

TRACE::2021-02-02.12:24:15::SCWMssOS::Copying to export directory.
TRACE::2021-02-02.12:24:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-02.12:24:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-02-02.12:24:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-02-02.12:24:15::SCWSystem::Completed Processing the sysconfig HwProj1
LOG::2021-02-02.12:24:15::SCWPlatform::Completed generating the artifacts for system configuration HwProj1
TRACE::2021-02-02.12:24:15::SCWPlatform::Started preparing the platform 
TRACE::2021-02-02.12:24:15::SCWSystem::Writing the bif file for system config HwProj1
TRACE::2021-02-02.12:24:15::SCWSystem::dir created 
TRACE::2021-02-02.12:24:15::SCWSystem::Writing the bif 
TRACE::2021-02-02.12:24:15::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-02.12:24:15::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-02.12:24:15::SCWPlatform::Completed generating the platform
TRACE::2021-02-02.12:24:15::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:24:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:24:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:24:15::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:24:15::SCWMssOS::Saving the mss changes D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:24:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-02.12:24:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-02.12:24:15::SCWMssOS::Commit changes completed.
TRACE::2021-02-02.12:24:15::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:24:15::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:24:15::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:24:15::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:24:15::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-02-02.12:24:15::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:24:15::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:24:15::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:24:15::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:24:15::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:24:15::SCWWriter::formatted JSON is {
	"platformName":	"HwProj1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"HwProj1",
	"platHandOff":	"D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/System_Project1/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"HwProj1",
	"systems":	[{
			"systemName":	"HwProj1",
			"systemDesc":	"HwProj1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"HwProj1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2ed7b5115487d93964e9ada24d87e703",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"4178538c79aedaa61ffee1b8aaebeb98",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-02.12:24:15::SCWPlatform::updated the xpfm file.
TRACE::2021-02-02.12:24:15::SCWPlatform::Trying to open the hw design at D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform::DSA given D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform::DSA absoulate path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform::DSA directory D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw
TRACE::2021-02-02.12:24:15::SCWPlatform:: Platform Path D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/hw/design_1_wrapper.xsa
TRACE::2021-02-02.12:24:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2021-02-02.12:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-02-02.12:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-02-02.12:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-02.12:24:15::SCWMssOS::Checking the sw design at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-02-02.12:24:15::SCWMssOS::DEBUG:  swdes dump  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-02-02.12:24:15::SCWMssOS::Sw design exists and opened at  D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
