Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov  4 17:22:54 2022
| Host         : DESKTOP-GS26EEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.526ns  (logic 4.007ns (61.393%)  route 2.520ns (38.607%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           2.520     2.976    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.526 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.526    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 4.009ns (66.547%)  route 2.015ns (33.453%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[1]/Q
                         net (fo=2, routed)           2.015     2.471    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.024 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.024    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 3.991ns (67.935%)  route 1.884ns (32.065%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[2]/Q
                         net (fo=2, routed)           1.884     2.340    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.875 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.875    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 3.976ns (67.917%)  route 1.878ns (32.083%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[3]/Q
                         net (fo=2, routed)           1.878     2.334    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.855 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.855    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 1.631ns (36.764%)  route 2.805ns (63.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.902     3.409    Inst_P3/RESET_IBUF
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.124     3.533 r  Inst_P3/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.903     4.436    Inst_P3/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y107         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 1.631ns (36.764%)  route 2.805ns (63.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.902     3.409    Inst_P3/RESET_IBUF
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.124     3.533 r  Inst_P3/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.903     4.436    Inst_P3/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 1.631ns (36.764%)  route 2.805ns (63.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.902     3.409    Inst_P3/RESET_IBUF
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.124     3.533 r  Inst_P3/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.903     4.436    Inst_P3/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 1.631ns (36.764%)  route 2.805ns (63.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.902     3.409    Inst_P3/RESET_IBUF
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.124     3.533 r  Inst_P3/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.903     4.436    Inst_P3/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.808ns  (logic 0.773ns (27.525%)  route 2.035ns (72.475%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Inst_contr/sreg_reg[0]/Q
                         net (fo=2, routed)           1.367     1.845    Inst_contr/sreg[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.295     2.140 r  Inst_contr/EDGE/O
                         net (fo=4, routed)           0.669     2.808    Inst_P3/E[0]
    SLICE_X0Y107         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.808ns  (logic 0.773ns (27.525%)  route 2.035ns (72.475%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Inst_contr/sreg_reg[0]/Q
                         net (fo=2, routed)           1.367     1.845    Inst_contr/sreg[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.295     2.140 r  Inst_contr/EDGE/O
                         net (fo=4, routed)           0.669     2.808    Inst_P3/E[0]
    SLICE_X0Y107         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_syncro/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_syncro/s_out_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  Inst_syncro/sreg_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_syncro/sreg_reg[0]/Q
                         net (fo=1, routed)           0.103     0.244    Inst_syncro/sreg_reg_n_0_[0]
    SLICE_X2Y89          SRL16E                                       r  Inst_syncro/s_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.076%)  route 0.135ns (48.924%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[3]/Q
                         net (fo=2, routed)           0.135     0.276    Inst_P3/Q[3]
    SLICE_X0Y107         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.650%)  route 0.182ns (56.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[1]/Q
                         net (fo=2, routed)           0.182     0.323    Inst_P3/Q[1]
    SLICE_X0Y107         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_contr/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[1]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_contr/sreg_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    Inst_contr/sreg[1]
    SLICE_X0Y103         FDRE                                         r  Inst_contr/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.829%)  route 0.188ns (57.171%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           0.188     0.329    Inst_P3/Q[0]
    SLICE_X0Y107         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_syncro/s_out_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_contr/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          SRL16E                       0.000     0.000 r  Inst_syncro/s_out_reg_srl2/CLK
    SLICE_X2Y89          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     0.488 r  Inst_syncro/s_out_reg_srl2/Q
                         net (fo=1, routed)           0.000     0.488    Inst_contr/sreg_reg[0]_0
    SLICE_X2Y89          FDRE                                         r  Inst_contr/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.141ns (28.744%)  route 0.350ns (71.256%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[2]/Q
                         net (fo=2, routed)           0.350     0.491    Inst_P3/Q[2]
    SLICE_X0Y107         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_contr/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.148ns (24.044%)  route 0.468ns (75.956%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[0]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_contr/sreg_reg[0]/Q
                         net (fo=2, routed)           0.468     0.616    Inst_contr/sreg[0]
    SLICE_X0Y103         FDRE                                         r  Inst_contr/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.186ns (29.986%)  route 0.434ns (70.014%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[1]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_contr/sreg_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    Inst_contr/sreg[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  Inst_contr/EDGE/O
                         net (fo=4, routed)           0.250     0.620    Inst_P3/E[0]
    SLICE_X0Y107         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.186ns (29.986%)  route 0.434ns (70.014%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[1]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_contr/sreg_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    Inst_contr/sreg[1]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  Inst_contr/EDGE/O
                         net (fo=4, routed)           0.250     0.620    Inst_P3/E[0]
    SLICE_X0Y107         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------





