--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1598448 paths analyzed, 375 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.487ns.
--------------------------------------------------------------------------------
Slack:                  3.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.466ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.D2       net (fanout=18)       1.297   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     16.466ns (3.141ns logic, 13.325ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  3.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.462ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.D2       net (fanout=18)       1.297   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     16.462ns (3.141ns logic, 13.321ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  3.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.313ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X17Y34.B2      net (fanout=13)       1.025   M_alu_out[0]
    SLICE_X17Y34.B       Tilo                  0.259   N271
                                                       n006684_SW3
    SLICE_X20Y33.B5      net (fanout=1)        0.884   N276
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.D2       net (fanout=18)       1.297   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     16.313ns (3.146ns logic, 13.167ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  3.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.199ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.C2       net (fanout=18)       1.030   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                     16.199ns (3.141ns logic, 13.058ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  3.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.195ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.C2       net (fanout=18)       1.030   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                     16.195ns (3.141ns logic, 13.054ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  3.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.107ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.B3       net (fanout=18)       0.938   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4_rstpot
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                     16.107ns (3.141ns logic, 12.966ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  3.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.103ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.B3       net (fanout=18)       0.938   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4_rstpot
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                     16.103ns (3.141ns logic, 12.962ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.078ns (Levels of Logic = 10)
  Clock Path Skew:      0.003ns (0.633 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X1Y23.A3       net (fanout=18)       0.875   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X1Y23.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                     16.078ns (3.175ns logic, 12.903ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  3.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd2 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.084ns (Levels of Logic = 10)
  Clock Path Skew:      0.013ns (0.732 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd2 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.430   M_testState_q_FSM_FFd3
                                                       M_testState_q_FSM_FFd2
    SLICE_X20Y42.B6      net (fanout=20)       1.785   M_testState_q_FSM_FFd2
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.D2       net (fanout=18)       1.297   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     16.084ns (3.046ns logic, 13.038ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  3.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.074ns (Levels of Logic = 10)
  Clock Path Skew:      0.003ns (0.633 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X1Y23.A3       net (fanout=18)       0.875   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X1Y23.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                     16.074ns (3.175ns logic, 12.899ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  3.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd2 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.080ns (Levels of Logic = 10)
  Clock Path Skew:      0.013ns (0.732 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd2 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.430   M_testState_q_FSM_FFd3
                                                       M_testState_q_FSM_FFd2
    SLICE_X20Y42.B6      net (fanout=20)       1.785   M_testState_q_FSM_FFd2
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.D2       net (fanout=18)       1.297   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     16.080ns (3.046ns logic, 13.034ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  3.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.046ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.A3       net (fanout=18)       0.877   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3_rstpot
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.046ns (3.141ns logic, 12.905ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  3.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.046ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X17Y34.B2      net (fanout=13)       1.025   M_alu_out[0]
    SLICE_X17Y34.B       Tilo                  0.259   N271
                                                       n006684_SW3
    SLICE_X20Y33.B5      net (fanout=1)        0.884   N276
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.C2       net (fanout=18)       1.030   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                     16.046ns (3.146ns logic, 12.900ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  3.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.042ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.A3       net (fanout=18)       0.877   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3_rstpot
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.042ns (3.141ns logic, 12.901ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  3.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.023ns (Levels of Logic = 10)
  Clock Path Skew:      0.005ns (0.635 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X1Y22.B1       net (fanout=18)       0.820   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X1Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                     16.023ns (3.175ns logic, 12.848ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  3.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          M_num_q_19_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.975ns (Levels of Logic = 11)
  Clock Path Skew:      -0.041ns (0.682 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to M_num_q_19_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X16Y36.B1      net (fanout=4)        1.651   M_testState_q_rst2
    SLICE_X16Y36.B       Tilo                  0.254   M_num_q[14]
                                                       M_testState_q_rst7_1
    SLICE_X23Y39.A1      net (fanout=19)       1.423   M_testState_q_rst7
    SLICE_X23Y39.A       Tilo                  0.259   M_num_q[23]
                                                       M_num_q_19_rstpot
    SLICE_X23Y39.A2      net (fanout=1)        0.747   M_num_q_19_rstpot
    SLICE_X23Y39.CLK     Tas                   0.264   M_num_q[23]
                                                       M_num_q_19_rstpot_rt
                                                       M_num_q_19_1
    -------------------------------------------------  ---------------------------
    Total                                     15.975ns (3.344ns logic, 12.631ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  3.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.019ns (Levels of Logic = 10)
  Clock Path Skew:      0.005ns (0.635 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X1Y22.B1       net (fanout=18)       0.820   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X1Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                     16.019ns (3.175ns logic, 12.844ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  3.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.018ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.634 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y25.C4       net (fanout=18)       0.849   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y25.CLK      Tas                   0.339   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                     16.018ns (3.141ns logic, 12.877ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  3.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          M_num_q_19_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.971ns (Levels of Logic = 11)
  Clock Path Skew:      -0.041ns (0.682 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to M_num_q_19_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X16Y36.B1      net (fanout=4)        1.651   M_testState_q_rst2
    SLICE_X16Y36.B       Tilo                  0.254   M_num_q[14]
                                                       M_testState_q_rst7_1
    SLICE_X23Y39.A1      net (fanout=19)       1.423   M_testState_q_rst7
    SLICE_X23Y39.A       Tilo                  0.259   M_num_q[23]
                                                       M_num_q_19_rstpot
    SLICE_X23Y39.A2      net (fanout=1)        0.747   M_num_q_19_rstpot
    SLICE_X23Y39.CLK     Tas                   0.264   M_num_q[23]
                                                       M_num_q_19_rstpot_rt
                                                       M_num_q_19_1
    -------------------------------------------------  ---------------------------
    Total                                     15.971ns (3.344ns logic, 12.627ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  3.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.014ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.634 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y25.C4       net (fanout=18)       0.849   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y25.CLK      Tas                   0.339   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                     16.014ns (3.141ns logic, 12.873ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  3.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.997ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.634 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y25.D4       net (fanout=18)       0.828   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y25.CLK      Tas                   0.339   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                     15.997ns (3.141ns logic, 12.856ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  3.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.993ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.634 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y25.D4       net (fanout=18)       0.828   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y25.CLK      Tas                   0.339   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                     15.993ns (3.141ns logic, 12.852ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  3.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.990ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.632 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X3Y23.B1       net (fanout=18)       0.787   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X3Y23.CLK      Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                     15.990ns (3.175ns logic, 12.815ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.986ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.632 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X3Y23.B1       net (fanout=18)       0.787   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X3Y23.CLK      Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                     15.986ns (3.175ns logic, 12.811ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  4.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.954ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.644 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X17Y34.B2      net (fanout=13)       1.025   M_alu_out[0]
    SLICE_X17Y34.B       Tilo                  0.259   N271
                                                       n006684_SW3
    SLICE_X20Y33.B5      net (fanout=1)        0.884   N276
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.B3       net (fanout=18)       0.938   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4_rstpot
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                     15.954ns (3.146ns logic, 12.808ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  4.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.925ns (Levels of Logic = 10)
  Clock Path Skew:      0.003ns (0.633 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X17Y34.B2      net (fanout=13)       1.025   M_alu_out[0]
    SLICE_X17Y34.B       Tilo                  0.259   N271
                                                       n006684_SW3
    SLICE_X20Y33.B5      net (fanout=1)        0.884   N276
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X1Y23.A3       net (fanout=18)       0.875   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X1Y23.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                     15.925ns (3.180ns logic, 12.745ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  4.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd2 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.931ns (Levels of Logic = 10)
  Clock Path Skew:      0.013ns (0.732 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd2 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.430   M_testState_q_FSM_FFd3
                                                       M_testState_q_FSM_FFd2
    SLICE_X20Y42.B6      net (fanout=20)       1.785   M_testState_q_FSM_FFd2
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X17Y34.B2      net (fanout=13)       1.025   M_alu_out[0]
    SLICE_X17Y34.B       Tilo                  0.259   N271
                                                       n006684_SW3
    SLICE_X20Y33.B5      net (fanout=1)        0.884   N276
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y17.D2       net (fanout=18)       1.297   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y17.CLK      Tas                   0.339   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     15.931ns (3.051ns logic, 12.880ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  4.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.899ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.634 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y25.B5       net (fanout=18)       0.730   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y25.CLK      Tas                   0.339   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                     15.899ns (3.141ns logic, 12.758ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  4.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.899ns (Levels of Logic = 10)
  Clock Path Skew:      0.005ns (0.635 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X20Y32.B6      net (fanout=8)        1.022   Sh1579
    SLICE_X20Y32.B       Tilo                  0.254   n007681
                                                       n007683_SW0
    SLICE_X20Y32.A3      net (fanout=2)        0.490   N195
    SLICE_X20Y32.A       Tilo                  0.254   n007681
                                                       n007686_SW0
    SLICE_X20Y33.B2      net (fanout=1)        0.707   N258
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X1Y22.D4       net (fanout=18)       0.696   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X1Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                     15.899ns (3.175ns logic, 12.724ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  4.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.895ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.634 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.525   M_testState_q_FSM_FFd6
                                                       M_testState_q_FSM_FFd4
    SLICE_X20Y42.B2      net (fanout=19)       2.072   M_testState_q_FSM_FFd4
    SLICE_X20Y42.B       Tilo                  0.254   alu/add/adder7/N225
                                                       Mmux_M_alu_alufn1111
    SLICE_X21Y43.B5      net (fanout=5)        0.439   Mmux_M_alu_alufn111
    SLICE_X21Y43.B       Tilo                  0.259   alu/add/N169
                                                       Mmux_M_alu_alufn61_2
    SLICE_X21Y46.D2      net (fanout=10)       2.005   Mmux_M_alu_alufn611
    SLICE_X21Y46.D       Tilo                  0.259   alu/add/N122
                                                       alu/add/adder5/carry1_SW3
    SLICE_X20Y45.D2      net (fanout=1)        0.962   alu/add/N122
    SLICE_X20Y45.D       Tilo                  0.254   M_add_v
                                                       alu/add/v1
    SLICE_X16Y39.A4      net (fanout=1)        1.113   M_add_v
    SLICE_X16Y39.A       Tilo                  0.254   n0027
                                                       Sh1579
    SLICE_X16Y39.B6      net (fanout=8)        0.152   Sh1579
    SLICE_X16Y39.B       Tilo                  0.254   n0027
                                                       Sh15710
    SLICE_X20Y33.A2      net (fanout=13)       1.898   M_alu_out[0]
    SLICE_X20Y33.A       Tilo                  0.254   M_testState_q_rst2
                                                       n009283
    SLICE_X20Y33.B6      net (fanout=6)        0.165   n0092
    SLICE_X20Y33.B       Tilo                  0.254   M_testState_q_rst2
                                                       M_testState_q_rst2
    SLICE_X2Y21.A2       net (fanout=4)        3.218   M_testState_q_rst2
    SLICE_X2Y21.A        Tilo                  0.235   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_04
    SLICE_X0Y25.B5       net (fanout=18)       0.730   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0
    SLICE_X0Y25.CLK      Tas                   0.339   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                     15.895ns (3.141ns logic, 12.754ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_4/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_5/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_6/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_7/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X16Y33.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_num_q[2]/CLK
  Logical resource: M_num_q_0/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_num_q[2]/CLK
  Logical resource: M_num_q_1/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_num_q[2]/CLK
  Logical resource: M_num_q_2/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_num_q[14]/CLK
  Logical resource: M_num_q_12/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_num_q[14]/CLK
  Logical resource: M_num_q_13/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_num_q[14]/CLK
  Logical resource: M_num_q_14/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd6/CLK
  Logical resource: M_testState_q_FSM_FFd4/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd6/CLK
  Logical resource: M_testState_q_FSM_FFd5/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd6/CLK
  Logical resource: M_testState_q_FSM_FFd6/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.487|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1598448 paths, 0 nets, and 1919 connections

Design statistics:
   Minimum period:  16.487ns{1}   (Maximum frequency:  60.654MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 21 06:56:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



