

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Sun Sep 06 19:48:23 2020

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        Conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     87.50|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   23|    ?|   24|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+------------+-----------------+-----------+-----------+---------------------+----------+
        |                   |      Latency     |    Iteration    |  Initiation Interval  |         Trip        |          |
        |     Loop Name     | min |     max    |     Latency     |  achieved |   target  |        Count        | Pipelined|
        +-------------------+-----+------------+-----------------+-----------+-----------+---------------------+----------+
        |- CHout_Hout_Wout  |    0|           ?| 18 ~ 8523607068 |          -|          -| 0 ~ 281462092005375 |    no    |
        | + Ky_Kx           |    0|  8523607050|    2 ~ 131082   |          -|          -|      0 ~ 65025      |    no    |
        |  ++ CHin          |    9|      131079|               11|          2|          1|      0 ~ 65535      |    yes   |
        +-------------------+-----+------------+-----------------+-----------+-----------+---------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     10|       -|      -|
|Expression       |        -|     13|       0|   1180|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      5|    1533|   2376|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    537|
|Register         |        -|      -|    1697|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     28|    3230|   4094|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     12|       3|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |Conv_AXILiteS_s_axi_U                 |Conv_AXILiteS_s_axi                |        0|      0|  346|  492|
    |Conv_fadd_32ns_32ns_32_1_full_dsp_U0  |Conv_fadd_32ns_32ns_32_1_full_dsp  |        0|      2|  177|  385|
    |Conv_fcmp_32ns_32ns_1_1_U2            |Conv_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |Conv_fmul_32ns_32ns_32_1_max_dsp_U1   |Conv_fmul_32ns_32ns_32_1_max_dsp   |        0|      3|  128|  320|
    |Conv_gmem_m_axi_U                     |Conv_gmem_m_axi                    |        2|      0|  512|  580|
    |Conv_sdiv_19s_9ns_19_23_seq_U3        |Conv_sdiv_19s_9ns_19_23_seq        |        0|      0|  152|  180|
    |Conv_sdiv_19s_9ns_19_23_seq_U4        |Conv_sdiv_19s_9ns_19_23_seq        |        0|      0|  152|  180|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                   |        2|      5| 1533| 2376|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-----------------------------------------+-------------------------------------+--------------+
    |                 Instance                |                Module               |  Expression  |
    +-----------------------------------------+-------------------------------------+--------------+
    |Conv_mac_mul_sub_16s_8ns_8ns_16_1_U14    |Conv_mac_mul_sub_16s_8ns_8ns_16_1    | i0 * i1 - i2 |
    |Conv_mac_muladd_16ns_16ns_16ns_32_1_U12  |Conv_mac_muladd_16ns_16ns_16ns_32_1  | i0 + i1 * i2 |
    |Conv_mac_muladd_16s_16ns_48ns_48_1_U11   |Conv_mac_muladd_16s_16ns_48ns_48_1   | i0 + i1 * i2 |
    |Conv_mac_muladd_8ns_16ns_32ns_32_1_U9    |Conv_mac_muladd_8ns_16ns_32ns_32_1   | i0 + i1 * i2 |
    |Conv_mul_mul_16ns_16ns_32_1_U5           |Conv_mul_mul_16ns_16ns_32_1          |    i0 * i1   |
    |Conv_mul_mul_16ns_16ns_32_1_U8           |Conv_mul_mul_16ns_16ns_32_1          |    i0 * i1   |
    |Conv_mul_mul_16ns_16ns_32_1_U13          |Conv_mul_mul_16ns_16ns_32_1          |    i0 * i1   |
    |Conv_mul_mul_16ns_16s_32_1_U7            |Conv_mul_mul_16ns_16s_32_1           |    i0 * i1   |
    |Conv_mul_mul_16s_8ns_16_1_U10            |Conv_mul_mul_16s_8ns_16_1            |    i0 * i1   |
    |Conv_mul_mul_8ns_16s_16_1_U6             |Conv_mul_mul_8ns_16s_16_1            |    i0 * i1   |
    +-----------------------------------------+-------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |bound1_fu_807_p2                 |     *    |      2|  0|   2|          16|          32|
    |bound4_fu_797_p2                 |     *    |      1|  0|   0|          16|          16|
    |bound_fu_787_p2                  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_1369_p2                   |     *    |      2|  0|   2|          16|          32|
    |r_V_10_fu_826_p2                 |     *    |      2|  0|   2|          32|          16|
    |r_V_10_mid1_fu_937_p2            |     *    |      2|  0|   2|          32|          16|
    |r_V_17_mid2_v_v_fu_1058_p2       |     *    |      1|  0|   0|           8|           8|
    |tmp1_fu_1135_p2                  |     *    |      2|  0|   2|          32|          16|
    |W4_sum_fu_1247_p2                |     +    |      0|  0|  49|          49|          49|
    |Wout_V_fu_734_p2                 |     +    |      0|  0|  16|           1|          16|
    |bias6_sum_fu_1140_p2             |     +    |      0|  0|  31|          31|          31|
    |cin_fu_1194_p2                   |     +    |      0|  0|  16|          16|           1|
    |cout_fu_880_p2                   |     +    |      0|  0|  16|          16|           1|
    |feature_in2_sum9_fu_1209_p2      |     +    |      0|  0|  24|          48|          48|
    |feature_out8_sum_fu_1156_p2      |     +    |      0|  0|  49|          49|          49|
    |h_V_fu_963_p2                    |     +    |      0|  0|  16|          16|          16|
    |h_V_mid1_fu_1017_p2              |     +    |      0|  0|  16|          16|          16|
    |i_fu_913_p2                      |     +    |      0|  0|  16|          16|           1|
    |ii_fu_1007_p2                    |     +    |      0|  0|   8|           8|           1|
    |indvar_flatten7_op_fu_1176_p2    |     +    |      0|  0|  32|           1|          32|
    |indvar_flatten_next1_fu_836_p2   |     +    |      0|  0|  48|          48|           1|
    |indvar_flatten_next_fu_988_p2    |     +    |      0|  0|  16|          16|           1|
    |j_fu_1171_p2                     |     +    |      0|  0|  16|           1|          16|
    |jj_fu_1262_p2                    |     +    |      0|  0|   8|           8|           1|
    |next_mul_fu_1224_p2              |     +    |      0|  0|  32|          32|          32|
    |r_V_15_fu_1204_p2                |     +    |      0|  0|  24|          48|          48|
    |r_V_1_fu_548_p2                  |     +    |      0|  0|   9|           2|           9|
    |r_V_3_fu_634_p2                  |     +    |      0|  0|  17|          17|          17|
    |r_V_7_fu_684_p2                  |     +    |      0|  0|  17|          17|          17|
    |r_V_fu_490_p2                    |     +    |      0|  0|   9|           2|           9|
    |tmp2_fu_1229_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp_19_fu_1147_p2                |     +    |      0|  0|  48|          48|          48|
    |tmp_37_fu_1238_p2                |     +    |      0|  0|  48|          48|          48|
    |tmp_7_fu_744_p2                  |     +    |      0|  0|  16|           1|          16|
    |w_V_fu_1090_p2                   |     +    |      0|  0|  16|          16|          16|
    |p_neg9_fu_504_p2                 |     -    |      0|  0|   9|           1|           9|
    |p_neg_fu_562_p2                  |     -    |      0|  0|   9|           1|           9|
    |r_V_4_fu_648_p2                  |     -    |      0|  0|  18|          18|          18|
    |r_V_8_fu_698_p2                  |     -    |      0|  0|  18|          18|          18|
    |tmp_21_mid2_fu_932_p2            |     -    |      0|  0|  16|          16|          16|
    |tmp_3_fu_520_p2                  |     -    |      0|  0|   8|           1|           8|
    |tmp_8_fu_578_p2                  |     -    |      0|  0|   8|           1|           8|
    |ap_sig_345                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_557                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_659                       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_670                       |    and   |      0|  0|   1|           1|           1|
    |r_V_5_fu_1319_p2                 |    and   |      0|  0|   1|           1|           1|
    |rhs_V_fu_1313_p2                 |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_994_p2              |   icmp   |      0|  0|   3|           8|           8|
    |exitcond2_fu_1189_p2             |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_flatten1_fu_831_p2      |   icmp   |      0|  0|  17|          48|          48|
    |exitcond_flatten2_fu_842_p2      |   icmp   |      0|  0|  11|          32|          32|
    |exitcond_flatten_fu_983_p2       |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_fu_847_p2               |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_mid_fu_813_p2           |   icmp   |      0|  0|   6|          16|           1|
    |notlhs_fu_1295_p2                |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_1301_p2                |   icmp   |      0|  0|   8|          23|           1|
    |slt1_fu_1067_p2                  |   icmp   |      0|  0|   6|          17|          17|
    |slt_fu_972_p2                    |   icmp   |      0|  0|   6|          17|          17|
    |tmp_33_fu_1123_p2                |   icmp   |      0|  0|   6|          17|          17|
    |brmerge_fu_1109_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_28_fu_1095_p2                |    or    |      0|  0|  20|          16|          16|
    |tmp_29_fu_1307_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_31_fu_859_p2                 |    or    |      0|  0|   1|           1|           1|
    |exitcond_mid1_fu_852_p3          |  select  |      0|  0|   1|           1|           1|
    |grp_fu_1388_p0                   |  select  |      0|  0|  16|           1|           1|
    |h_V_mid2_fu_1022_p3              |  select  |      0|  0|  16|           1|          16|
    |i_op_assign_10_mid2_fu_949_p3    |  select  |      0|  0|  16|           1|          16|
    |i_op_assign_10_mid_fu_873_p3     |  select  |      0|  0|  16|           1|           1|
    |i_op_assign_13_mid2_fu_999_p3    |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next8_fu_1182_p3  |  select  |      0|  0|  32|           1|           1|
    |p_1_fu_610_p3                    |  select  |      0|  0|   8|           1|           8|
    |p_s_fu_602_p3                    |  select  |      0|  0|   8|           1|           8|
    |pad_x_V_fu_536_p3                |  select  |      0|  0|   8|           1|           8|
    |pad_y_V_fu_594_p3                |  select  |      0|  0|   8|           1|           8|
    |r_V_10_mid2_fu_942_p3            |  select  |      0|  0|  48|           1|          48|
    |r_V_10_mid_fu_907_p3             |  select  |      0|  0|  48|           1|           1|
    |r_V_17_mid2_v_v_v_fu_1046_p3     |  select  |      0|  0|   8|           1|           8|
    |sum_4_fu_1324_p3                 |  select  |      0|  0|  32|           1|           1|
    |tmp_10_mid2_v_fu_886_p3          |  select  |      0|  0|  16|           1|          16|
    |tmp_21_mid227_v_fu_901_p3        |  select  |      0|  0|  16|           1|           1|
    |tmp_21_mid2_v_fu_926_p3          |  select  |      0|  0|  16|           1|          16|
    |tmp_31_not_mid2_fu_1078_p3       |  select  |      0|  0|   1|           1|           1|
    |rev1_fu_1072_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_977_p2                    |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     13|  0|1180|        1099|        1183|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  78|         45|    1|         45|
    |ap_reg_ppiten_pp0_it1        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it4        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it5        |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |   1|          2|    1|          2|
    |gmem_ARADDR                  |  32|          4|   32|        128|
    |gmem_blk_n_AR                |   1|          2|    1|          2|
    |gmem_blk_n_AW                |   1|          2|    1|          2|
    |gmem_blk_n_B                 |   1|          2|    1|          2|
    |gmem_blk_n_R                 |   1|          2|    1|          2|
    |gmem_blk_n_W                 |   1|          2|    1|          2|
    |grp_fu_423_p0                |  32|          3|   32|         96|
    |grp_fu_423_p1                |  32|          3|   32|         96|
    |i_op_assign_1_reg_306        |  16|          2|   16|         32|
    |i_op_assign_2_reg_318        |  16|          2|   16|         32|
    |i_op_assign_3_reg_340        |   8|          2|    8|         16|
    |i_op_assign_4_reg_363        |   8|          2|    8|         16|
    |i_op_assign_phi_fu_378_p4    |  16|          2|   16|         32|
    |i_op_assign_reg_374          |  16|          2|   16|         32|
    |i_op_assign_s_reg_282        |  16|          2|   16|         32|
    |indvar_flatten1_reg_271      |  48|          2|   48|         96|
    |indvar_flatten7_reg_294      |  32|          2|   32|         64|
    |indvar_flatten_reg_329       |  16|          2|   16|         32|
    |r_V_16_phi_fu_389_p4         |  32|          2|   32|         64|
    |r_V_16_reg_385               |  32|          2|   32|         64|
    |sum_1_reg_351                |  32|          2|   32|         64|
    |sum_2_reg_396                |  32|          2|   32|         64|
    |sum_3_reg_407                |  32|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 537|        107|  460|       1091|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |CHin_V_read_reg_1431           |  16|   0|   16|          0|
    |CHout_V_read_reg_1420          |  16|   0|   16|          0|
    |Kx_V_read_reg_1414             |   8|   0|    8|          0|
    |Ky_V_read_reg_1409             |   8|   0|    8|          0|
    |Sx_V_read_reg_1404             |   8|   0|    8|          0|
    |Sy_V_read_reg_1399             |   8|   0|    8|          0|
    |Win_V_read_reg_1426            |  16|   0|   16|          0|
    |Wout_V_reg_1519                |  16|   0|   16|          0|
    |ap_CS_fsm                      |  44|   0|   44|          0|
    |ap_reg_ioackin_gmem_ARREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5          |   1|   0|    1|          0|
    |bias6_sum_reg_1720             |  31|   0|   31|          0|
    |bound1_reg_1596                |  48|   0|   48|          0|
    |bound4_reg_1591                |  32|   0|   32|          0|
    |bound_reg_1586                 |  16|   0|   16|          0|
    |cin_reg_1744                   |  16|   0|   16|          0|
    |exitcond2_reg_1740             |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1619     |   1|   0|    1|          0|
    |exitcond_mid1_reg_1628         |   1|   0|    1|          0|
    |exitcond_mid_reg_1601          |   1|   0|    1|          0|
    |gmem_addr_1_reg_1725           |  32|   0|   32|          0|
    |gmem_addr_2_reg_1749           |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1766      |  32|   0|   32|          0|
    |gmem_addr_3_reg_1760           |  32|   0|   32|          0|
    |i_op_assign_10_mid2_reg_1673   |  16|   0|   16|          0|
    |i_op_assign_12_cast7_reg_1678  |  16|   0|   32|         16|
    |i_op_assign_12_mid2_reg_1635   |  16|   0|   16|          0|
    |i_op_assign_13_mid2_reg_1692   |   8|   0|    8|          0|
    |i_op_assign_1_reg_306          |  16|   0|   16|          0|
    |i_op_assign_2_reg_318          |  16|   0|   16|          0|
    |i_op_assign_3_reg_340          |   8|   0|    8|          0|
    |i_op_assign_4_reg_363          |   8|   0|    8|          0|
    |i_op_assign_reg_374            |  16|   0|   16|          0|
    |i_op_assign_s_reg_282          |  16|   0|   16|          0|
    |indvar_flatten1_reg_271        |  48|   0|   48|          0|
    |indvar_flatten7_reg_294        |  32|   0|   32|          0|
    |indvar_flatten_next1_reg_1614  |  48|   0|   48|          0|
    |indvar_flatten_next8_reg_1735  |  32|   0|   32|          0|
    |indvar_flatten_next_reg_1687   |  16|   0|   16|          0|
    |indvar_flatten_reg_329         |  16|   0|   16|          0|
    |j_reg_1730                     |  16|   0|   16|          0|
    |lhs_V_2_cast_reg_1468          |  16|   0|   17|          1|
    |lhs_V_4_cast_reg_1483          |  16|   0|   17|          1|
    |next_mul_reg_1755              |  32|   0|   32|          0|
    |p_1_reg_1463                   |   8|   0|    8|          0|
    |p_s_reg_1458                   |   8|   0|    8|          0|
    |r_V_10_mid2_reg_1668           |  48|   0|   48|          0|
    |r_V_10_reg_1606                |  48|   0|   48|          0|
    |r_V_12_reg_1710                |  48|   0|   48|          0|
    |r_V_16_reg_385                 |  32|   0|   32|          0|
    |r_V_17_mid2_v_v_v_reg_1697     |   8|   0|    8|          0|
    |reg_440                        |  32|   0|   32|          0|
    |relu_en_V_read_reg_1394        |   1|   0|    1|          0|
    |rhs_V_12_cast_reg_1568         |  16|   0|   48|         32|
    |rhs_V_13_cast_reg_1575         |  16|   0|   24|          8|
    |rhs_V_14_cast_reg_1580         |  16|   0|   32|         16|
    |rhs_V_16_cast_reg_1563         |   8|   0|   16|          8|
    |rhs_V_1_reg_1540               |  16|   0|   32|         16|
    |rhs_V_2_reg_1558               |  16|   0|   48|         32|
    |rhs_V_4_cast_reg_1534          |  16|   0|   32|         16|
    |sum_1_reg_351                  |  32|   0|   32|          0|
    |sum_2_reg_396                  |  32|   0|   32|          0|
    |sum_3_reg_407                  |  32|   0|   32|          0|
    |sum_4_reg_1787                 |  32|   0|   32|          0|
    |tmp1_reg_1715                  |  48|   0|   48|          0|
    |tmp_10_cast_mid2_reg_1656      |  16|   0|   32|         16|
    |tmp_10_cast_reg_1499           |  30|   0|   49|         19|
    |tmp_10_mid2_cast_reg_1651      |  16|   0|   31|         15|
    |tmp_10_mid2_v_reg_1646         |  16|   0|   16|          0|
    |tmp_10_reg_1448                |  30|   0|   30|          0|
    |tmp_14_reg_1547                |   8|   0|   16|          8|
    |tmp_15_reg_1553                |   8|   0|   16|          8|
    |tmp_16_cast_reg_1504           |  30|   0|   31|          1|
    |tmp_16_reg_1453                |  30|   0|   30|          0|
    |tmp_17_cast_reg_1509           |  30|   0|   49|         19|
    |tmp_1_reg_1438                 |  30|   0|   30|          0|
    |tmp_21_cast_reg_1514           |  30|   0|   48|         18|
    |tmp_21_mid2_reg_1662           |  16|   0|   16|          0|
    |tmp_24_reg_1641                |  16|   0|   16|          0|
    |tmp_5_reg_1443                 |  30|   0|   30|          0|
    |tmp_9_reg_1524                 |   8|   0|   16|          8|
    |tmp_s_reg_1529                 |   8|   0|   16|          8|
    |exitcond2_reg_1740             |   0|   1|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1697|   1| 1964|        266|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     Conv     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     Conv     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     Conv     | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 53
* Pipeline: 1
  Pipeline-0: II = 2, D = 11, States = { 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / (!exitcond_flatten1)
25 --> 
	26  / true
26 --> 
	39  / (exitcond_flatten)
	38  / (!exitcond_flatten & brmerge) | (!exitcond_flatten & !tmp_33)
	27  / (!exitcond_flatten & !brmerge & tmp_33)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	38  / (exitcond2)
	37  / (!exitcond2)
37 --> 
	27  / true
38 --> 
	26  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	24  / true
* FSM state operations: 

 <State 1>: 14.65ns
ST_1: feature_out_read [1/1] 1.00ns
_ifconv:0  %feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)

ST_1: bias_read [1/1] 1.00ns
_ifconv:1  %bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)

ST_1: W_read [1/1] 1.00ns
_ifconv:2  %W_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W)

ST_1: feature_in_read [1/1] 1.00ns
_ifconv:3  %feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)

ST_1: relu_en_V_read [1/1] 1.00ns
_ifconv:4  %relu_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %relu_en_V)

ST_1: mode_V_read [1/1] 1.00ns
_ifconv:5  %mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)

ST_1: Sy_V_read [1/1] 1.00ns
_ifconv:6  %Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)

ST_1: Sx_V_read [1/1] 1.00ns
_ifconv:7  %Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)

ST_1: Ky_V_read [1/1] 1.00ns
_ifconv:8  %Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)

ST_1: Kx_V_read [1/1] 1.00ns
_ifconv:9  %Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)

ST_1: CHout_V_read [1/1] 1.00ns
_ifconv:10  %CHout_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHout_V)

ST_1: Win_V_read [1/1] 1.00ns
_ifconv:11  %Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)

ST_1: Hin_V_read [1/1] 1.00ns
_ifconv:12  %Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)

ST_1: CHin_V_read [1/1] 1.00ns
_ifconv:13  %CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)

ST_1: tmp_1 [1/1] 0.00ns
_ifconv:14  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)

ST_1: tmp_5 [1/1] 0.00ns
_ifconv:16  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)

ST_1: tmp_10 [1/1] 0.00ns
_ifconv:18  %tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %W_read, i32 2, i32 31)

ST_1: tmp_16 [1/1] 0.00ns
_ifconv:20  %tmp_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)

ST_1: lhs_V_cast [1/1] 0.00ns
_ifconv:50  %lhs_V_cast = zext i8 %Kx_V_read to i9

ST_1: r_V [1/1] 1.72ns
_ifconv:51  %r_V = add i9 -1, %lhs_V_cast

ST_1: tmp_17 [1/1] 0.00ns (grouped into LUT with out node p_s)
_ifconv:52  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)

ST_1: p_neg9 [1/1] 1.72ns
_ifconv:53  %p_neg9 = sub i9 1, %lhs_V_cast

ST_1: tmp_2 [1/1] 0.00ns
_ifconv:54  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg9, i32 1, i32 8)

ST_1: tmp_3 [1/1] 1.72ns
_ifconv:55  %tmp_3 = sub i8 0, %tmp_2

ST_1: tmp_6 [1/1] 0.00ns (grouped into LUT with out node p_s)
_ifconv:56  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V, i32 1, i32 8)

ST_1: pad_x_V [1/1] 0.00ns (grouped into LUT with out node p_s)
_ifconv:57  %pad_x_V = select i1 %tmp_17, i8 %tmp_3, i8 %tmp_6

ST_1: lhs_V_1_cast [1/1] 0.00ns
_ifconv:58  %lhs_V_1_cast = zext i8 %Ky_V_read to i9

ST_1: r_V_1 [1/1] 1.72ns
_ifconv:59  %r_V_1 = add i9 -1, %lhs_V_1_cast

ST_1: tmp_20 [1/1] 0.00ns (grouped into LUT with out node p_1)
_ifconv:60  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_1, i32 8)

ST_1: p_neg [1/1] 1.72ns
_ifconv:61  %p_neg = sub i9 1, %lhs_V_1_cast

ST_1: tmp_4 [1/1] 0.00ns
_ifconv:62  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %p_neg, i32 1, i32 8)

ST_1: tmp_8 [1/1] 1.72ns
_ifconv:63  %tmp_8 = sub i8 0, %tmp_4

ST_1: tmp_11 [1/1] 0.00ns (grouped into LUT with out node p_1)
_ifconv:64  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_1, i32 1, i32 8)

ST_1: pad_y_V [1/1] 0.00ns (grouped into LUT with out node p_1)
_ifconv:65  %pad_y_V = select i1 %tmp_20, i8 %tmp_8, i8 %tmp_11

ST_1: p_s [1/1] 1.37ns (out node of the LUT)
_ifconv:66  %p_s = select i1 %mode_V_read, i8 %pad_x_V, i8 0

ST_1: p_1 [1/1] 1.37ns (out node of the LUT)
_ifconv:67  %p_1 = select i1 %mode_V_read, i8 %pad_y_V, i8 0

ST_1: r_V_2 [1/1] 0.00ns
_ifconv:68  %r_V_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_s, i1 false)

ST_1: r_V_2_cast [1/1] 0.00ns
_ifconv:69  %r_V_2_cast = zext i9 %r_V_2 to i17

ST_1: lhs_V_2_cast [1/1] 0.00ns
_ifconv:70  %lhs_V_2_cast = zext i16 %Win_V_read to i17

ST_1: r_V_3 [1/1] 1.96ns
_ifconv:71  %r_V_3 = add i17 %lhs_V_2_cast, %r_V_2_cast

ST_1: r_V_3_cast [1/1] 0.00ns
_ifconv:72  %r_V_3_cast = zext i17 %r_V_3 to i18

ST_1: rhs_V_2_cast [1/1] 0.00ns
_ifconv:73  %rhs_V_2_cast = zext i8 %Kx_V_read to i18

ST_1: r_V_4 [1/1] 2.08ns
_ifconv:74  %r_V_4 = sub i18 %r_V_3_cast, %rhs_V_2_cast

ST_1: r_V_4_cast [1/1] 0.00ns
_ifconv:75  %r_V_4_cast = sext i18 %r_V_4 to i19

ST_1: tmp_tr [1/1] 0.00ns
_ifconv:76  %tmp_tr = zext i8 %Sx_V_read to i19

ST_1: tmp_12 [23/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_1: r_V_6 [1/1] 0.00ns
_ifconv:80  %r_V_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_1, i1 false)

ST_1: r_V_6_cast [1/1] 0.00ns
_ifconv:81  %r_V_6_cast = zext i9 %r_V_6 to i17

ST_1: lhs_V_4_cast [1/1] 0.00ns
_ifconv:82  %lhs_V_4_cast = zext i16 %Hin_V_read to i17

ST_1: r_V_7 [1/1] 1.96ns
_ifconv:83  %r_V_7 = add i17 %lhs_V_4_cast, %r_V_6_cast

ST_1: r_V_7_cast [1/1] 0.00ns
_ifconv:84  %r_V_7_cast = zext i17 %r_V_7 to i18

ST_1: rhs_V_5_cast [1/1] 0.00ns
_ifconv:85  %rhs_V_5_cast = zext i8 %Ky_V_read to i18

ST_1: r_V_8 [1/1] 2.08ns
_ifconv:86  %r_V_8 = sub i18 %r_V_7_cast, %rhs_V_5_cast

ST_1: r_V_8_cast [1/1] 0.00ns
_ifconv:87  %r_V_8_cast = sext i18 %r_V_8 to i19

ST_1: tmp_2_tr [1/1] 0.00ns
_ifconv:88  %tmp_2_tr = zext i8 %Sy_V_read to i19

ST_1: tmp_13 [23/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 2>: 4.80ns
ST_2: tmp_12 [22/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_2: tmp_13 [22/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 3>: 4.80ns
ST_3: tmp_12 [21/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_3: tmp_13 [21/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 4>: 4.80ns
ST_4: tmp_12 [20/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_4: tmp_13 [20/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 5>: 4.80ns
ST_5: tmp_12 [19/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_5: tmp_13 [19/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 6>: 4.80ns
ST_6: tmp_12 [18/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_6: tmp_13 [18/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 7>: 4.80ns
ST_7: tmp_12 [17/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_7: tmp_13 [17/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 8>: 4.80ns
ST_8: tmp_12 [16/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_8: tmp_13 [16/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 9>: 4.80ns
ST_9: tmp_12 [15/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_9: tmp_13 [15/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 10>: 4.80ns
ST_10: tmp_12 [14/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_10: tmp_13 [14/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 11>: 4.80ns
ST_11: tmp_12 [13/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_11: tmp_13 [13/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 12>: 4.80ns
ST_12: tmp_12 [12/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_12: tmp_13 [12/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 13>: 4.80ns
ST_13: tmp_12 [11/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_13: tmp_13 [11/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 14>: 4.80ns
ST_14: tmp_12 [10/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_14: tmp_13 [10/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 15>: 4.80ns
ST_15: tmp_12 [9/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_15: tmp_13 [9/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 16>: 4.80ns
ST_16: tmp_12 [8/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_16: tmp_13 [8/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 17>: 4.80ns
ST_17: tmp_12 [7/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_17: tmp_13 [7/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 18>: 4.80ns
ST_18: tmp_12 [6/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_18: tmp_13 [6/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 19>: 4.80ns
ST_19: tmp_12 [5/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_19: tmp_13 [5/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 20>: 4.80ns
ST_20: tmp_12 [4/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_20: tmp_13 [4/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 21>: 4.80ns
ST_21: tmp_12 [3/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_21: tmp_13 [3/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 22>: 4.80ns
ST_22: tmp_12 [2/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_22: tmp_13 [2/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr


 <State 23>: 22.44ns
ST_23: tmp_10_cast [1/1] 0.00ns
_ifconv:15  %tmp_10_cast = zext i30 %tmp_1 to i49

ST_23: tmp_16_cast [1/1] 0.00ns
_ifconv:17  %tmp_16_cast = zext i30 %tmp_5 to i31

ST_23: tmp_17_cast [1/1] 0.00ns
_ifconv:19  %tmp_17_cast = zext i30 %tmp_10 to i49

ST_23: tmp_21_cast [1/1] 0.00ns
_ifconv:21  %tmp_21_cast = zext i30 %tmp_16 to i48

ST_23: stg_156 [1/1] 0.00ns
_ifconv:22  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !12

ST_23: stg_157 [1/1] 0.00ns
_ifconv:23  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !19

ST_23: stg_158 [1/1] 0.00ns
_ifconv:24  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !25

ST_23: stg_159 [1/1] 0.00ns
_ifconv:25  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !29

ST_23: stg_160 [1/1] 0.00ns
_ifconv:26  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHout_V), !map !33

ST_23: stg_161 [1/1] 0.00ns
_ifconv:27  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !37

ST_23: stg_162 [1/1] 0.00ns
_ifconv:28  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !41

ST_23: stg_163 [1/1] 0.00ns
_ifconv:29  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !45

ST_23: stg_164 [1/1] 0.00ns
_ifconv:30  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !49

ST_23: stg_165 [1/1] 0.00ns
_ifconv:31  call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !53

ST_23: stg_166 [1/1] 0.00ns
_ifconv:32  call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu_en_V), !map !57

ST_23: stg_167 [1/1] 0.00ns
_ifconv:33  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Conv_str) nounwind

ST_23: stg_168 [1/1] 0.00ns
_ifconv:34  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode5, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_23: stg_169 [1/1] 0.00ns
_ifconv:35  call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode3, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_23: stg_170 [1/1] 0.00ns
_ifconv:36  call void (...)* @_ssdm_op_SpecInterface(i32 %W, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_23: stg_171 [1/1] 0.00ns
_ifconv:37  call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_23: stg_172 [1/1] 0.00ns
_ifconv:38  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_23: stg_173 [1/1] 0.00ns
_ifconv:39  call void (...)* @_ssdm_op_SpecInterface(i1 %relu_en_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_174 [1/1] 0.00ns
_ifconv:40  call void (...)* @_ssdm_op_SpecInterface(i16 %CHout_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_175 [1/1] 0.00ns
_ifconv:41  call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_176 [1/1] 0.00ns
_ifconv:42  call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_177 [1/1] 0.00ns
_ifconv:43  call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_178 [1/1] 0.00ns
_ifconv:44  call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_179 [1/1] 0.00ns
_ifconv:45  call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_180 [1/1] 0.00ns
_ifconv:46  call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_181 [1/1] 0.00ns
_ifconv:47  call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_182 [1/1] 0.00ns
_ifconv:48  call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: stg_183 [1/1] 0.00ns
_ifconv:49  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_23: tmp_12 [1/23] 4.80ns
_ifconv:77  %tmp_12 = sdiv i19 %r_V_4_cast, %tmp_tr

ST_23: tmp_21 [1/1] 0.00ns
_ifconv:78  %tmp_21 = trunc i19 %tmp_12 to i16

ST_23: Wout_V [1/1] 1.96ns
_ifconv:79  %Wout_V = add i16 1, %tmp_21

ST_23: tmp_13 [1/23] 4.80ns
_ifconv:89  %tmp_13 = sdiv i19 %r_V_8_cast, %tmp_2_tr

ST_23: tmp_26 [1/1] 0.00ns
_ifconv:90  %tmp_26 = trunc i19 %tmp_13 to i16

ST_23: tmp_7 [1/1] 1.96ns
_ifconv:91  %tmp_7 = add i16 1, %tmp_26

ST_23: tmp_9 [1/1] 0.00ns
_ifconv:92  %tmp_9 = zext i8 %p_1 to i16

ST_23: tmp_s [1/1] 0.00ns
_ifconv:93  %tmp_s = zext i8 %p_s to i16

ST_23: rhs_V_4_cast [1/1] 0.00ns
_ifconv:94  %rhs_V_4_cast = zext i16 %Wout_V to i32

ST_23: rhs_V_1 [1/1] 0.00ns
_ifconv:95  %rhs_V_1 = zext i16 %CHin_V_read to i32

ST_23: tmp_14 [1/1] 0.00ns
_ifconv:96  %tmp_14 = zext i8 %Sy_V_read to i16

ST_23: tmp_15 [1/1] 0.00ns
_ifconv:97  %tmp_15 = zext i8 %Sx_V_read to i16

ST_23: rhs_V_2 [1/1] 0.00ns
_ifconv:98  %rhs_V_2 = zext i16 %Win_V_read to i48

ST_23: rhs_V_16_cast [1/1] 0.00ns
_ifconv:99  %rhs_V_16_cast = zext i8 %Kx_V_read to i16

ST_23: rhs_V_12_cast [1/1] 0.00ns
_ifconv:100  %rhs_V_12_cast = zext i16 %CHout_V_read to i48

ST_23: rhs_V_13_cast [1/1] 0.00ns
_ifconv:101  %rhs_V_13_cast = zext i16 %CHin_V_read to i24

ST_23: rhs_V_14_cast [1/1] 0.00ns
_ifconv:102  %rhs_V_14_cast = zext i16 %CHout_V_read to i32

ST_23: cast [1/1] 0.00ns
_ifconv:103  %cast = zext i8 %Ky_V_read to i16

ST_23: bound [1/1] 6.38ns
_ifconv:104  %bound = mul i16 %cast, %rhs_V_16_cast

ST_23: cast2 [1/1] 0.00ns
_ifconv:105  %cast2 = zext i16 %tmp_7 to i32

ST_23: bound4 [1/1] 6.38ns
_ifconv:106  %bound4 = mul i32 %cast2, %rhs_V_4_cast

ST_23: cast1 [1/1] 0.00ns
_ifconv:107  %cast1 = zext i32 %bound4 to i48

ST_23: bound1 [1/1] 9.30ns
_ifconv:108  %bound1 = mul i48 %rhs_V_12_cast, %cast1

ST_23: exitcond_mid [1/1] 2.28ns
_ifconv:109  %exitcond_mid = icmp eq i16 %Wout_V, 0

ST_23: stg_208 [1/1] 1.57ns
_ifconv:110  br label %0


 <State 24>: 15.68ns
ST_24: indvar_flatten1 [1/1] 0.00ns
:0  %indvar_flatten1 = phi i48 [ 0, %_ifconv ], [ %indvar_flatten_next1, %4 ]

ST_24: i_op_assign_s [1/1] 0.00ns
:1  %i_op_assign_s = phi i16 [ 0, %_ifconv ], [ %tmp_10_mid2_v, %4 ]

ST_24: indvar_flatten7 [1/1] 0.00ns
:2  %indvar_flatten7 = phi i32 [ 0, %_ifconv ], [ %indvar_flatten_next8, %4 ]

ST_24: i_op_assign_1 [1/1] 0.00ns
:3  %i_op_assign_1 = phi i16 [ 0, %_ifconv ], [ %i_op_assign_10_mid2, %4 ]

ST_24: i_op_assign_2 [1/1] 0.00ns
:4  %i_op_assign_2 = phi i16 [ 0, %_ifconv ], [ %j, %4 ]

ST_24: i_op_assign_10_cast8 [1/1] 0.00ns
:5  %i_op_assign_10_cast8 = zext i16 %i_op_assign_1 to i32

ST_24: r_V_9 [1/1] 6.38ns
:6  %r_V_9 = mul i32 %i_op_assign_10_cast8, %rhs_V_4_cast

ST_24: r_V_9_cast [1/1] 0.00ns
:7  %r_V_9_cast = zext i32 %r_V_9 to i48

ST_24: r_V_10 [1/1] 9.30ns
:8  %r_V_10 = mul i48 %r_V_9_cast, %rhs_V_12_cast

ST_24: exitcond_flatten1 [1/1] 2.61ns
:9  %exitcond_flatten1 = icmp eq i48 %indvar_flatten1, %bound1

ST_24: indvar_flatten_next1 [1/1] 2.92ns
:10  %indvar_flatten_next1 = add i48 %indvar_flatten1, 1

ST_24: stg_220 [1/1] 0.00ns
:11  br i1 %exitcond_flatten1, label %5, label %.reset15

ST_24: exitcond_flatten2 [1/1] 2.52ns
.reset15:2  %exitcond_flatten2 = icmp eq i32 %indvar_flatten7, %bound4

ST_24: exitcond [1/1] 2.28ns
.reset15:11  %exitcond = icmp eq i16 %i_op_assign_2, %Wout_V

ST_24: exitcond_mid1 [1/1] 1.37ns
.reset15:12  %exitcond_mid1 = select i1 %exitcond_flatten2, i1 %exitcond_mid, i1 %exitcond

ST_24: tmp_31 [1/1] 0.00ns (grouped into LUT with out node i_op_assign_12_mid2)
.reset15:15  %tmp_31 = or i1 %exitcond_mid1, %exitcond_flatten2

ST_24: i_op_assign_12_mid2 [1/1] 1.37ns (out node of the LUT)
.reset15:16  %i_op_assign_12_mid2 = select i1 %tmp_31, i16 0, i16 %i_op_assign_2

ST_24: tmp_23 [1/1] 3.36ns
.reset15:29  %tmp_23 = mul i16 %i_op_assign_12_mid2, %tmp_15

ST_24: tmp_24 [1/1] 3.02ns
.reset15:30  %tmp_24 = sub i16 %tmp_23, %tmp_s

ST_24: stg_228 [1/1] 0.00ns
:0  ret void


 <State 25>: 20.38ns
ST_25: stg_229 [1/1] 0.00ns
.reset15:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @CHout_Hout_Wout_str)

ST_25: empty_22 [1/1] 0.00ns
.reset15:1  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 281462092005375, i64 0)

ST_25: i_op_assign_10_mid [1/1] 1.37ns
.reset15:3  %i_op_assign_10_mid = select i1 %exitcond_flatten2, i16 0, i16 %i_op_assign_1

ST_25: cout [1/1] 1.96ns
.reset15:4  %cout = add i16 %i_op_assign_s, 1

ST_25: tmp_10_mid2_v [1/1] 1.37ns
.reset15:5  %tmp_10_mid2_v = select i1 %exitcond_flatten2, i16 %cout, i16 %i_op_assign_s

ST_25: tmp_10_mid2_cast [1/1] 0.00ns
.reset15:6  %tmp_10_mid2_cast = zext i16 %tmp_10_mid2_v to i31

ST_25: tmp_10_cast_mid2 [1/1] 0.00ns
.reset15:7  %tmp_10_cast_mid2 = zext i16 %tmp_10_mid2_v to i32

ST_25: tmp_34 [1/1] 6.38ns
.reset15:8  %tmp_34 = mul i16 %tmp_14, %i_op_assign_1

ST_25: tmp_21_mid227_v [1/1] 0.00ns (grouped into LUT with out node tmp_21_mid2)
.reset15:9  %tmp_21_mid227_v = select i1 %exitcond_flatten2, i16 0, i16 %tmp_34

ST_25: r_V_10_mid [1/1] 0.00ns (grouped into LUT with out node r_V_10_mid2)
.reset15:10  %r_V_10_mid = select i1 %exitcond_flatten2, i48 0, i48 %r_V_10

ST_25: i [1/1] 1.96ns
.reset15:13  %i = add i16 %i_op_assign_10_mid, 1

ST_25: stg_240 [1/1] 0.00ns
.reset15:14  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @Hout_Wout_str)

ST_25: i_op_assign_10_cast8_mid1 [1/1] 0.00ns
.reset15:17  %i_op_assign_10_cast8_mid1 = zext i16 %i to i32

ST_25: r_V_9_mid1 [1/1] 6.38ns
.reset15:18  %r_V_9_mid1 = mul i32 %i_op_assign_10_cast8_mid1, %rhs_V_4_cast

ST_25: r_V_9_cast_mid1 [1/1] 0.00ns
.reset15:19  %r_V_9_cast_mid1 = zext i32 %r_V_9_mid1 to i48

ST_25: tmp_20_mid1 [1/1] 6.38ns
.reset15:20  %tmp_20_mid1 = mul i16 %i, %tmp_14

ST_25: tmp_21_mid2_v [1/1] 0.00ns (grouped into LUT with out node tmp_21_mid2)
.reset15:21  %tmp_21_mid2_v = select i1 %exitcond_mid1, i16 %tmp_20_mid1, i16 %tmp_21_mid227_v

ST_25: tmp_21_mid2 [1/1] 1.96ns (out node of the LUT)
.reset15:22  %tmp_21_mid2 = sub i16 %tmp_21_mid2_v, %tmp_9

ST_25: r_V_10_mid1 [1/1] 9.30ns
.reset15:23  %r_V_10_mid1 = mul i48 %r_V_9_cast_mid1, %rhs_V_12_cast

ST_25: r_V_10_mid2 [1/1] 1.37ns (out node of the LUT)
.reset15:24  %r_V_10_mid2 = select i1 %exitcond_mid1, i48 %r_V_10_mid1, i48 %r_V_10_mid

ST_25: i_op_assign_10_mid2 [1/1] 1.37ns
.reset15:25  %i_op_assign_10_mid2 = select i1 %exitcond_mid1, i16 %i, i16 %i_op_assign_10_mid

ST_25: i_op_assign_12_cast7 [1/1] 0.00ns
.reset15:26  %i_op_assign_12_cast7 = zext i16 %i_op_assign_12_mid2 to i32

ST_25: stg_251 [1/1] 0.00ns
.reset15:27  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind

ST_25: tmp_22 [1/1] 0.00ns
.reset15:28  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)

ST_25: stg_253 [1/1] 1.57ns
.reset15:31  br label %1


 <State 26>: 28.45ns
ST_26: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i16 [ 0, %.reset15 ], [ %indvar_flatten_next, %.loopexit ]

ST_26: i_op_assign_3 [1/1] 0.00ns
:1  %i_op_assign_3 = phi i8 [ 0, %.reset15 ], [ %r_V_17_mid2_v_v_v, %.loopexit ]

ST_26: sum_1 [1/1] 0.00ns
:2  %sum_1 = phi float [ 0.000000e+00, %.reset15 ], [ %sum_3, %.loopexit ]

ST_26: i_op_assign_4 [1/1] 0.00ns
:3  %i_op_assign_4 = phi i8 [ 0, %.reset15 ], [ %jj, %.loopexit ]

ST_26: tmp_18 [1/1] 0.00ns
:4  %tmp_18 = zext i8 %i_op_assign_3 to i16

ST_26: h_V [1/1] 1.96ns
:5  %h_V = add i16 %tmp_18, %tmp_21_mid2

ST_26: lhs_V_7_cast [1/1] 0.00ns
:6  %lhs_V_7_cast = sext i16 %h_V to i17

ST_26: slt [1/1] 2.28ns
:7  %slt = icmp slt i17 %lhs_V_7_cast, %lhs_V_4_cast

ST_26: rev [1/1] 1.37ns
:8  %rev = xor i1 %slt, true

ST_26: exitcond_flatten [1/1] 2.28ns
:9  %exitcond_flatten = icmp eq i16 %indvar_flatten, %bound

ST_26: indvar_flatten_next [1/1] 1.96ns
:10  %indvar_flatten_next = add i16 %indvar_flatten, 1

ST_26: stg_265 [1/1] 0.00ns
:11  br i1 %exitcond_flatten, label %4, label %.reset

ST_26: stg_266 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @Ky_Kx_str)

ST_26: empty_20 [1/1] 0.00ns
.reset:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65025, i64 0)

ST_26: exitcond1 [1/1] 2.00ns
.reset:2  %exitcond1 = icmp eq i8 %i_op_assign_4, %Kx_V_read

ST_26: i_op_assign_13_mid2 [1/1] 1.37ns
.reset:3  %i_op_assign_13_mid2 = select i1 %exitcond1, i8 0, i8 %i_op_assign_4

ST_26: ii [1/1] 1.72ns
.reset:4  %ii = add i8 %i_op_assign_3, 1

ST_26: tmp_18_mid1 [1/1] 0.00ns
.reset:5  %tmp_18_mid1 = zext i8 %ii to i16

ST_26: h_V_mid1 [1/1] 1.96ns
.reset:6  %h_V_mid1 = add i16 %tmp_18_mid1, %tmp_21_mid2

ST_26: h_V_mid2 [1/1] 1.37ns
.reset:7  %h_V_mid2 = select i1 %exitcond1, i16 %h_V_mid1, i16 %h_V

ST_26: lhs_V_7_cast_mid1 [1/1] 0.00ns
.reset:8  %lhs_V_7_cast_mid1 = sext i16 %h_V_mid1 to i17

ST_26: r_V_12_mid2_v_v_v [1/1] 0.00ns
.reset:9  %r_V_12_mid2_v_v_v = sext i16 %h_V_mid2 to i32

ST_26: r_V_12_mid2_v_v [1/1] 6.38ns
.reset:10  %r_V_12_mid2_v_v = mul i32 %rhs_V_1, %r_V_12_mid2_v_v_v

ST_26: r_V_12_mid2_v [1/1] 0.00ns
.reset:11  %r_V_12_mid2_v = sext i32 %r_V_12_mid2_v_v to i48

ST_26: r_V_12_mid2 [1/1] 9.30ns
.reset:12  %r_V_12_mid2 = mul i48 %rhs_V_2, %r_V_12_mid2_v

ST_26: r_V_17_mid2_v_v_v [1/1] 1.37ns
.reset:13  %r_V_17_mid2_v_v_v = select i1 %exitcond1, i8 %ii, i8 %i_op_assign_3

ST_26: r_V_17_mid2_v_v_v_cast [1/1] 0.00ns
.reset:14  %r_V_17_mid2_v_v_v_cast = zext i8 %r_V_17_mid2_v_v_v to i16

ST_26: r_V_17_mid2_v_v [1/1] 6.38ns
.reset:15  %r_V_17_mid2_v_v = mul i16 %rhs_V_16_cast, %r_V_17_mid2_v_v_v_cast

ST_26: r_V_17_mid2_v [1/1] 0.00ns
.reset:16  %r_V_17_mid2_v = zext i16 %r_V_17_mid2_v_v to i32

ST_26: r_V_17_mid2 [1/1] 6.38ns
.reset:17  %r_V_17_mid2 = mul i32 %rhs_V_1, %r_V_17_mid2_v

ST_26: slt1 [1/1] 2.28ns
.reset:18  %slt1 = icmp slt i17 %lhs_V_7_cast_mid1, %lhs_V_4_cast

ST_26: rev1 [1/1] 0.00ns (grouped into LUT with out node brmerge)
.reset:19  %rev1 = xor i1 %slt1, true

ST_26: tmp_31_not_mid2 [1/1] 0.00ns (grouped into LUT with out node brmerge)
.reset:20  %tmp_31_not_mid2 = select i1 %exitcond1, i1 %rev1, i1 %rev

ST_26: stg_287 [1/1] 0.00ns
.reset:21  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str8) nounwind

ST_26: tmp_32 [1/1] 0.00ns
.reset:22  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str8)

ST_26: tmp_27 [1/1] 0.00ns
.reset:23  %tmp_27 = zext i8 %i_op_assign_13_mid2 to i16

ST_26: w_V [1/1] 1.96ns
.reset:24  %w_V = add i16 %tmp_27, %tmp_24

ST_26: tmp_28 [1/1] 0.00ns (grouped into LUT with out node brmerge)
.reset:25  %tmp_28 = or i16 %w_V, %h_V_mid2

ST_26: tmp_38 [1/1] 0.00ns (grouped into LUT with out node brmerge)
.reset:26  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_28, i32 15)

ST_26: brmerge [1/1] 1.37ns (out node of the LUT)
.reset:27  %brmerge = or i1 %tmp_38, %tmp_31_not_mid2

ST_26: stg_294 [1/1] 1.57ns
.reset:28  br i1 %brmerge, label %.loopexit, label %2

ST_26: lhs_V [1/1] 0.00ns
:0  %lhs_V = sext i16 %w_V to i32

ST_26: lhs_V_8_cast [1/1] 0.00ns
:1  %lhs_V_8_cast = sext i16 %w_V to i17

ST_26: tmp_33 [1/1] 2.28ns
:2  %tmp_33 = icmp slt i17 %lhs_V_8_cast, %lhs_V_2_cast

ST_26: stg_298 [1/1] 1.57ns
:3  br i1 %tmp_33, label %.preheader.preheader, label %.loopexit

ST_26: lhs_V_9_cast [1/1] 0.00ns
.preheader.preheader:0  %lhs_V_9_cast = zext i8 %i_op_assign_13_mid2 to i24

ST_26: r_V_14 [1/1] 3.36ns
.preheader.preheader:1  %r_V_14 = mul nsw i32 %lhs_V, %rhs_V_1

ST_26: rhs_V_10_cast [1/1] 0.00ns
.preheader.preheader:2  %rhs_V_10_cast = sext i32 %r_V_14 to i48

ST_26: r_V_12 [1/1] 3.02ns
.preheader.preheader:3  %r_V_12 = add i48 %r_V_12_mid2, %rhs_V_10_cast

ST_26: r_V_13 [1/1] 3.36ns
.preheader.preheader:4  %r_V_13 = mul i24 %lhs_V_9_cast, %rhs_V_13_cast

ST_26: lhs_V_14_cast [1/1] 0.00ns
.preheader.preheader:5  %lhs_V_14_cast = zext i24 %r_V_13 to i32

ST_26: tmp [1/1] 3.02ns
.preheader.preheader:6  %tmp = add i32 %r_V_17_mid2, %lhs_V_14_cast

ST_26: tmp_cast [1/1] 0.00ns
.preheader.preheader:7  %tmp_cast = zext i32 %tmp to i48

ST_26: tmp1 [1/1] 9.30ns
.preheader.preheader:8  %tmp1 = mul i48 %tmp_cast, %rhs_V_12_cast

ST_26: stg_308 [1/1] 1.57ns
.preheader.preheader:9  br label %.preheader

ST_26: bias6_sum [1/1] 2.44ns
:0  %bias6_sum = add i31 %tmp_16_cast, %tmp_10_mid2_cast

ST_26: r_V_11 [1/1] 3.36ns
:16  %r_V_11 = mul i32 %rhs_V_14_cast, %i_op_assign_12_cast7

ST_26: tmp3 [1/1] 3.02ns
:17  %tmp3 = add i32 %tmp_10_cast_mid2, %r_V_11

ST_26: tmp3_cast [1/1] 0.00ns
:18  %tmp3_cast = zext i32 %tmp3 to i48

ST_26: tmp_19 [1/1] 2.92ns
:19  %tmp_19 = add i48 %r_V_10_mid2, %tmp3_cast

ST_26: tmp_19_cast_cast [1/1] 0.00ns
:20  %tmp_19_cast_cast = zext i48 %tmp_19 to i49

ST_26: feature_out8_sum [1/1] 2.92ns
:21  %feature_out8_sum = add i49 %tmp_10_cast, %tmp_19_cast_cast

ST_26: feature_out8_sum_cast [1/1] 0.00ns
:22  %feature_out8_sum_cast = zext i49 %feature_out8_sum to i64

ST_26: gmem_addr_1 [1/1] 0.00ns
:23  %gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %feature_out8_sum_cast

ST_26: j [1/1] 1.96ns
:28  %j = add i16 1, %i_op_assign_12_mid2

ST_26: indvar_flatten7_op [1/1] 2.44ns
:29  %indvar_flatten7_op = add i32 1, %indvar_flatten7

ST_26: indvar_flatten_next8 [1/1] 1.37ns
:30  %indvar_flatten_next8 = select i1 %exitcond_flatten2, i32 1, i32 %indvar_flatten7_op


 <State 27>: 4.42ns
ST_27: i_op_assign [1/1] 0.00ns
.preheader:1  %i_op_assign = phi i16 [ %cin, %3 ], [ 0, %.preheader.preheader ]

ST_27: exitcond2 [1/1] 2.28ns
.preheader:3  %exitcond2 = icmp eq i16 %i_op_assign, %CHin_V_read

ST_27: cin [1/1] 1.96ns
.preheader:4  %cin = add i16 %i_op_assign, 1

ST_27: rhs_V_11_cast [1/1] 0.00ns
:4  %rhs_V_11_cast = zext i16 %i_op_assign to i48

ST_27: r_V_15 [1/1] 2.21ns
:5  %r_V_15 = add i48 %rhs_V_11_cast, %r_V_12

ST_27: feature_in2_sum9 [1/1] 2.21ns
:6  %feature_in2_sum9 = add i48 %r_V_15, %tmp_21_cast

ST_27: feature_in2_sum9_cast [1/1] 0.00ns
:7  %feature_in2_sum9_cast = sext i48 %feature_in2_sum9 to i64

ST_27: gmem_addr_2 [1/1] 0.00ns
:8  %gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum9_cast


 <State 28>: 87.50ns
ST_28: r_V_16 [1/1] 0.00ns
.preheader:2  %r_V_16 = phi i32 [ %next_mul, %3 ], [ 0, %.preheader.preheader ]

ST_28: gmem_load_1_req [7/7] 87.50ns
:9  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_28: next_mul [1/1] 2.44ns
:11  %next_mul = add i32 %rhs_V_14_cast, %r_V_16

ST_28: tmp2 [1/1] 2.44ns
:12  %tmp2 = add i32 %tmp_10_cast_mid2, %r_V_16

ST_28: tmp2_cast [1/1] 0.00ns
:13  %tmp2_cast = zext i32 %tmp2 to i48

ST_28: tmp_37 [1/1] 2.92ns
:14  %tmp_37 = add i48 %tmp1, %tmp2_cast

ST_28: tmp_39_cast_cast [1/1] 0.00ns
:15  %tmp_39_cast_cast = zext i48 %tmp_37 to i49

ST_28: W4_sum [1/1] 2.92ns
:16  %W4_sum = add i49 %tmp_39_cast_cast, %tmp_17_cast

ST_28: W4_sum_cast [1/1] 0.00ns
:17  %W4_sum_cast = zext i49 %W4_sum to i64

ST_28: gmem_addr_3 [1/1] 0.00ns
:18  %gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %W4_sum_cast


 <State 29>: 87.50ns
ST_29: gmem_load_1_req [6/7] 87.50ns
:9  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_29: gmem_load_2_req [7/7] 87.50ns
:19  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 30>: 87.50ns
ST_30: gmem_load_1_req [5/7] 87.50ns
:9  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_30: gmem_load_2_req [6/7] 87.50ns
:19  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 31>: 87.50ns
ST_31: gmem_load_1_req [4/7] 87.50ns
:9  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_31: gmem_load_2_req [5/7] 87.50ns
:19  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 32>: 87.50ns
ST_32: gmem_load_1_req [3/7] 87.50ns
:9  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_32: gmem_load_2_req [4/7] 87.50ns
:19  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 33>: 87.50ns
ST_33: gmem_load_1_req [2/7] 87.50ns
:9  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_33: gmem_load_2_req [3/7] 87.50ns
:19  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 34>: 87.50ns
ST_34: gmem_load_1_req [1/7] 87.50ns
:9  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

ST_34: gmem_load_2_req [2/7] 87.50ns
:19  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 35>: 87.50ns
ST_35: gmem_addr_2_read [1/1] 87.50ns
:10  %gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)

ST_35: gmem_load_2_req [1/7] 87.50ns
:19  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)


 <State 36>: 87.50ns
ST_36: sum_2 [1/1] 0.00ns
.preheader:0  %sum_2 = phi float [ %sum_5, %3 ], [ %sum_1, %.preheader.preheader ]

ST_36: stg_354 [1/1] 1.57ns
.preheader:5  br i1 %exitcond2, label %.loopexit, label %3

ST_36: gmem_addr_3_read [1/1] 87.50ns
:20  %gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)


 <State 37>: 28.22ns
ST_37: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_37: stg_357 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind

ST_37: tmp_36 [1/1] 0.00ns
:2  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str9)

ST_37: stg_359 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_37: tp [1/1] 0.00ns (grouped into LUT with out node sum_5)
:21  %tp = fmul float %gmem_addr_2_read, %gmem_addr_3_read

ST_37: sum_5 [1/1] 28.22ns (out node of the LUT)
:22  %sum_5 = fadd float %sum_2, %tp

ST_37: empty_18 [1/1] 0.00ns
:23  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str9, i32 %tmp_36)

ST_37: stg_363 [1/1] 0.00ns
:24  br label %.preheader


 <State 38>: 1.72ns
ST_38: sum_3 [1/1] 0.00ns
.loopexit:0  %sum_3 = phi float [ %sum_1, %.reset ], [ %sum_1, %2 ], [ %sum_2, %.preheader ]

ST_38: empty_19 [1/1] 0.00ns
.loopexit:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str8, i32 %tmp_32)

ST_38: jj [1/1] 1.72ns
.loopexit:2  %jj = add i8 %i_op_assign_13_mid2, 1

ST_38: stg_367 [1/1] 0.00ns
.loopexit:3  br label %1


 <State 39>: 87.50ns
ST_39: bias6_sum_cast [1/1] 0.00ns
:1  %bias6_sum_cast = zext i31 %bias6_sum to i64

ST_39: gmem_addr [1/1] 0.00ns
:2  %gmem_addr = getelementptr inbounds float* %gmem, i64 %bias6_sum_cast

ST_39: gmem_load_req [7/7] 87.50ns
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 40>: 87.50ns
ST_40: gmem_load_req [6/7] 87.50ns
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 41>: 87.50ns
ST_41: gmem_load_req [5/7] 87.50ns
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 42>: 87.50ns
ST_42: gmem_load_req [4/7] 87.50ns
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 43>: 87.50ns
ST_43: gmem_load_req [3/7] 87.50ns
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 44>: 87.50ns
ST_44: gmem_load_req [2/7] 87.50ns
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 45>: 87.50ns
ST_45: gmem_load_req [1/7] 87.50ns
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 46>: 87.50ns
ST_46: gmem_addr_read [1/1] 87.50ns
:4  %gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)


 <State 47>: 87.50ns
ST_47: sum [1/1] 28.22ns
:5  %sum = fadd float %sum_1, %gmem_addr_read

ST_47: sum_5_to_int [1/1] 0.00ns
:6  %sum_5_to_int = bitcast float %sum to i32

ST_47: tmp_25 [1/1] 0.00ns
:7  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_5_to_int, i32 23, i32 30)

ST_47: tmp_35 [1/1] 0.00ns
:8  %tmp_35 = trunc i32 %sum_5_to_int to i23

ST_47: notlhs [1/1] 2.00ns
:9  %notlhs = icmp ne i8 %tmp_25, -1

ST_47: notrhs [1/1] 2.39ns
:10  %notrhs = icmp eq i23 %tmp_35, 0

ST_47: tmp_29 [1/1] 0.00ns (grouped into LUT with out node sum_4)
:11  %tmp_29 = or i1 %notrhs, %notlhs

ST_47: tmp_30 [1/1] 6.79ns
:12  %tmp_30 = fcmp olt float %sum, 0.000000e+00

ST_47: rhs_V [1/1] 0.00ns (grouped into LUT with out node sum_4)
:13  %rhs_V = and i1 %tmp_29, %tmp_30

ST_47: r_V_5 [1/1] 0.00ns (grouped into LUT with out node sum_4)
:14  %r_V_5 = and i1 %rhs_V, %relu_en_V_read

ST_47: sum_4 [1/1] 1.37ns (out node of the LUT)
:15  %sum_4 = select i1 %r_V_5, float 0.000000e+00, float %sum

ST_47: gmem_addr_1_req [1/1] 87.50ns
:24  %gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 48>: 87.50ns
ST_48: stg_390 [1/1] 87.50ns
:25  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_1, float %sum_4, i4 -1)


 <State 49>: 87.50ns
ST_49: gmem_addr_1_resp [5/5] 87.50ns
:26  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)


 <State 50>: 87.50ns
ST_50: gmem_addr_1_resp [4/5] 87.50ns
:26  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)


 <State 51>: 87.50ns
ST_51: gmem_addr_1_resp [3/5] 87.50ns
:26  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)


 <State 52>: 87.50ns
ST_52: gmem_addr_1_resp [2/5] 87.50ns
:26  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)


 <State 53>: 87.50ns
ST_53: gmem_addr_1_resp [1/5] 87.50ns
:26  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)

ST_53: empty_21 [1/1] 0.00ns
:27  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_22)

ST_53: stg_397 [1/1] 0.00ns
:31  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ CHin_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Hin_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Win_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CHout_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ky_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Sx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Sy_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu_en_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
feature_out_read          (read             ) [ 000000000000000000000000000000000000000000000000000000]
bias_read                 (read             ) [ 000000000000000000000000000000000000000000000000000000]
W_read                    (read             ) [ 000000000000000000000000000000000000000000000000000000]
feature_in_read           (read             ) [ 000000000000000000000000000000000000000000000000000000]
relu_en_V_read            (read             ) [ 001111111111111111111111111111111111111111111111111111]
mode_V_read               (read             ) [ 000000000000000000000000000000000000000000000000000000]
Sy_V_read                 (read             ) [ 001111111111111111111111000000000000000000000000000000]
Sx_V_read                 (read             ) [ 001111111111111111111111000000000000000000000000000000]
Ky_V_read                 (read             ) [ 001111111111111111111111000000000000000000000000000000]
Kx_V_read                 (read             ) [ 001111111111111111111111111111111111111111111111111111]
CHout_V_read              (read             ) [ 001111111111111111111111000000000000000000000000000000]
Win_V_read                (read             ) [ 001111111111111111111111000000000000000000000000000000]
Hin_V_read                (read             ) [ 000000000000000000000000000000000000000000000000000000]
CHin_V_read               (read             ) [ 001111111111111111111111111111111111111111111111111111]
tmp_1                     (partselect       ) [ 001111111111111111111111000000000000000000000000000000]
tmp_5                     (partselect       ) [ 001111111111111111111111000000000000000000000000000000]
tmp_10                    (partselect       ) [ 001111111111111111111111000000000000000000000000000000]
tmp_16                    (partselect       ) [ 001111111111111111111111000000000000000000000000000000]
lhs_V_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V                       (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_17                    (bitselect        ) [ 000000000000000000000000000000000000000000000000000000]
p_neg9                    (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_2                     (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_3                     (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_6                     (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
pad_x_V                   (select           ) [ 000000000000000000000000000000000000000000000000000000]
lhs_V_1_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_1                     (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_20                    (bitselect        ) [ 000000000000000000000000000000000000000000000000000000]
p_neg                     (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_4                     (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_8                     (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_11                    (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
pad_y_V                   (select           ) [ 000000000000000000000000000000000000000000000000000000]
p_s                       (select           ) [ 001111111111111111111111000000000000000000000000000000]
p_1                       (select           ) [ 001111111111111111111111000000000000000000000000000000]
r_V_2                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
r_V_2_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000]
lhs_V_2_cast              (zext             ) [ 001111111111111111111111111111111111111111111111111111]
r_V_3                     (add              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_3_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000]
rhs_V_2_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_4                     (sub              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_4_cast                (sext             ) [ 001111111111111111111111000000000000000000000000000000]
tmp_tr                    (zext             ) [ 001111111111111111111111000000000000000000000000000000]
r_V_6                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
r_V_6_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000]
lhs_V_4_cast              (zext             ) [ 001111111111111111111111111111111111111111111111111111]
r_V_7                     (add              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_7_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000]
rhs_V_5_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_8                     (sub              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_8_cast                (sext             ) [ 001111111111111111111111000000000000000000000000000000]
tmp_2_tr                  (zext             ) [ 001111111111111111111111000000000000000000000000000000]
tmp_10_cast               (zext             ) [ 000000000000000000000000111111111111111111111111111111]
tmp_16_cast               (zext             ) [ 000000000000000000000000111111111111111111111111111111]
tmp_17_cast               (zext             ) [ 000000000000000000000000111111111111111111111111111111]
tmp_21_cast               (zext             ) [ 000000000000000000000000111111111111111111111111111111]
stg_156                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_157                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_158                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_159                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_160                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_161                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_162                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_163                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_164                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_165                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_166                   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
stg_167                   (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000]
stg_168                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_169                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_170                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_171                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_172                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_173                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_174                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_175                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_176                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_177                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_178                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_179                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_180                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_181                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_182                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
stg_183                   (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
tmp_12                    (sdiv             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_21                    (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
Wout_V                    (add              ) [ 000000000000000000000000111111111111111111111111111111]
tmp_13                    (sdiv             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_26                    (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
tmp_7                     (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_9                     (zext             ) [ 000000000000000000000000111111111111111111111111111111]
tmp_s                     (zext             ) [ 000000000000000000000000111111111111111111111111111111]
rhs_V_4_cast              (zext             ) [ 000000000000000000000000111111111111111111111111111111]
rhs_V_1                   (zext             ) [ 000000000000000000000000111111111111111111111111111111]
tmp_14                    (zext             ) [ 000000000000000000000000111111111111111111111111111111]
tmp_15                    (zext             ) [ 000000000000000000000000111111111111111111111111111111]
rhs_V_2                   (zext             ) [ 000000000000000000000000111111111111111111111111111111]
rhs_V_16_cast             (zext             ) [ 000000000000000000000000111111111111111111111111111111]
rhs_V_12_cast             (zext             ) [ 000000000000000000000000111111111111111111111111111111]
rhs_V_13_cast             (zext             ) [ 000000000000000000000000111111111111111111111111111111]
rhs_V_14_cast             (zext             ) [ 000000000000000000000000111111111111111111111111111111]
cast                      (zext             ) [ 000000000000000000000000000000000000000000000000000000]
bound                     (mul              ) [ 000000000000000000000000111111111111111111111111111111]
cast2                     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
bound4                    (mul              ) [ 000000000000000000000000111111111111111111111111111111]
cast1                     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
bound1                    (mul              ) [ 000000000000000000000000111111111111111111111111111111]
exitcond_mid              (icmp             ) [ 000000000000000000000000111111111111111111111111111111]
stg_208                   (br               ) [ 000000000000000000000001111111111111111111111111111111]
indvar_flatten1           (phi              ) [ 000000000000000000000000100000000000000000000000000000]
i_op_assign_s             (phi              ) [ 000000000000000000000000110000000000000000000000000000]
indvar_flatten7           (phi              ) [ 000000000000000000000000111111111111111000000000000000]
i_op_assign_1             (phi              ) [ 000000000000000000000000110000000000000000000000000000]
i_op_assign_2             (phi              ) [ 000000000000000000000000100000000000000000000000000000]
i_op_assign_10_cast8      (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_9                     (mul              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_9_cast                (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_10                    (mul              ) [ 000000000000000000000000010000000000000000000000000000]
exitcond_flatten1         (icmp             ) [ 000000000000000000000000111111111111111111111111111111]
indvar_flatten_next1      (add              ) [ 000000000000000000000001111111111111111111111111111111]
stg_220                   (br               ) [ 000000000000000000000000000000000000000000000000000000]
exitcond_flatten2         (icmp             ) [ 000000000000000000000000011111111111111000000000000000]
exitcond                  (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
exitcond_mid1             (select           ) [ 000000000000000000000000010000000000000000000000000000]
tmp_31                    (or               ) [ 000000000000000000000000000000000000000000000000000000]
i_op_assign_12_mid2       (select           ) [ 000000000000000000000000011111111111111000000000000000]
tmp_23                    (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_24                    (sub              ) [ 000000000000000000000000011111111111111000000000000000]
stg_228                   (ret              ) [ 000000000000000000000000000000000000000000000000000000]
stg_229                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
empty_22                  (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
i_op_assign_10_mid        (select           ) [ 000000000000000000000000000000000000000000000000000000]
cout                      (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_10_mid2_v             (select           ) [ 000000000000000000000001101111111111111111111111111111]
tmp_10_mid2_cast          (zext             ) [ 000000000000000000000000001111111111111000000000000000]
tmp_10_cast_mid2          (zext             ) [ 000000000000000000000000001111111111111000000000000000]
tmp_34                    (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_21_mid227_v           (select           ) [ 000000000000000000000000000000000000000000000000000000]
r_V_10_mid                (select           ) [ 000000000000000000000000000000000000000000000000000000]
i                         (add              ) [ 000000000000000000000000000000000000000000000000000000]
stg_240                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
i_op_assign_10_cast8_mid1 (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_9_mid1                (mul              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_9_cast_mid1           (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_20_mid1               (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_21_mid2_v             (select           ) [ 000000000000000000000000000000000000000000000000000000]
tmp_21_mid2               (sub              ) [ 000000000000000000000000001111111111111000000000000000]
r_V_10_mid1               (mul              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_10_mid2               (select           ) [ 000000000000000000000000001111111111111000000000000000]
i_op_assign_10_mid2       (select           ) [ 000000000000000000000001101111111111111111111111111111]
i_op_assign_12_cast7      (zext             ) [ 000000000000000000000000001111111111111000000000000000]
stg_251                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
tmp_22                    (specregionbegin  ) [ 000000000000000000000000001111111111111111111111111111]
stg_253                   (br               ) [ 000000000000000000000000111111111111111111111111111111]
indvar_flatten            (phi              ) [ 000000000000000000000000001000000000000000000000000000]
i_op_assign_3             (phi              ) [ 000000000000000000000000001000000000000000000000000000]
sum_1                     (phi              ) [ 000000000000000000000000001111111111111111111111000000]
i_op_assign_4             (phi              ) [ 000000000000000000000000001000000000000000000000000000]
tmp_18                    (zext             ) [ 000000000000000000000000000000000000000000000000000000]
h_V                       (add              ) [ 000000000000000000000000000000000000000000000000000000]
lhs_V_7_cast              (sext             ) [ 000000000000000000000000000000000000000000000000000000]
slt                       (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
rev                       (xor              ) [ 000000000000000000000000000000000000000000000000000000]
exitcond_flatten          (icmp             ) [ 000000000000000000000000111111111111111111111111111111]
indvar_flatten_next       (add              ) [ 000000000000000000000000111111111111111111111111111111]
stg_265                   (br               ) [ 000000000000000000000000000000000000000000000000000000]
stg_266                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
empty_20                  (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
exitcond1                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
i_op_assign_13_mid2       (select           ) [ 000000000000000000000000000111111111111000000000000000]
ii                        (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_18_mid1               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
h_V_mid1                  (add              ) [ 000000000000000000000000000000000000000000000000000000]
h_V_mid2                  (select           ) [ 000000000000000000000000000000000000000000000000000000]
lhs_V_7_cast_mid1         (sext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_12_mid2_v_v_v         (sext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_12_mid2_v_v           (mul              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_12_mid2_v             (sext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_12_mid2               (mul              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_17_mid2_v_v_v         (select           ) [ 000000000000000000000000111111111111111111111111111111]
r_V_17_mid2_v_v_v_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_17_mid2_v_v           (mul              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_17_mid2_v             (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_17_mid2               (mul              ) [ 000000000000000000000000000000000000000000000000000000]
slt1                      (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
rev1                      (xor              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_31_not_mid2           (select           ) [ 000000000000000000000000000000000000000000000000000000]
stg_287                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
tmp_32                    (specregionbegin  ) [ 000000000000000000000000000111111111111000000000000000]
tmp_27                    (zext             ) [ 000000000000000000000000000000000000000000000000000000]
w_V                       (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_28                    (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_38                    (bitselect        ) [ 000000000000000000000000000000000000000000000000000000]
brmerge                   (or               ) [ 000000000000000000000000111111111111111111111111111111]
stg_294                   (br               ) [ 000000000000000000000000111111111111111111111111111111]
lhs_V                     (sext             ) [ 000000000000000000000000000000000000000000000000000000]
lhs_V_8_cast              (sext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_33                    (icmp             ) [ 000000000000000000000000111111111111111111111111111111]
stg_298                   (br               ) [ 000000000000000000000000111111111111111111111111111111]
lhs_V_9_cast              (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_14                    (mul              ) [ 000000000000000000000000000000000000000000000000000000]
rhs_V_10_cast             (sext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_12                    (add              ) [ 000000000000000000000000000111111111110000000000000000]
r_V_13                    (mul              ) [ 000000000000000000000000000000000000000000000000000000]
lhs_V_14_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp                       (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_cast                  (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp1                      (mul              ) [ 000000000000000000000000000111111111110000000000000000]
stg_308                   (br               ) [ 000000000000000000000000111111111111111111111111111111]
bias6_sum                 (add              ) [ 000000000000000000000000000000000000000100000000000000]
r_V_11                    (mul              ) [ 000000000000000000000000000000000000000000000000000000]
tmp3                      (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp3_cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_19                    (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_19_cast_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000]
feature_out8_sum          (add              ) [ 000000000000000000000000000000000000000000000000000000]
feature_out8_sum_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_1               (getelementptr    ) [ 000000000000000000000000000000000000000111111111111111]
j                         (add              ) [ 000000000000000000000001100000000000000111111111111111]
indvar_flatten7_op        (add              ) [ 000000000000000000000000000000000000000000000000000000]
indvar_flatten_next8      (select           ) [ 000000000000000000000001100000000000000111111111111111]
i_op_assign               (phi              ) [ 000000000000000000000000000100000000000000000000000000]
exitcond2                 (icmp             ) [ 000000000000000000000000111111111111111111111111111111]
cin                       (add              ) [ 000000000000000000000000111111111111111111111111111111]
rhs_V_11_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_15                    (add              ) [ 000000000000000000000000000000000000000000000000000000]
feature_in2_sum9          (add              ) [ 000000000000000000000000000000000000000000000000000000]
feature_in2_sum9_cast     (sext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_2               (getelementptr    ) [ 000000000000000000000000000111111111000000000000000000]
r_V_16                    (phi              ) [ 000000000000000000000000000110000000000000000000000000]
next_mul                  (add              ) [ 000000000000000000000000111111111111111111111111111111]
tmp2                      (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp2_cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_37                    (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_39_cast_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000]
W4_sum                    (add              ) [ 000000000000000000000000000000000000000000000000000000]
W4_sum_cast               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_3               (getelementptr    ) [ 000000000000000000000000000111111111100000000000000000]
gmem_load_1_req           (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read          (read             ) [ 000000000000000000000000000110000000110000000000000000]
gmem_load_2_req           (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
sum_2                     (phi              ) [ 000000000000000000000000111111111111111111111111111111]
stg_354                   (br               ) [ 000000000000000000000000111111111111111111111111111111]
gmem_addr_3_read          (read             ) [ 000000000000000000000000000100000000010000000000000000]
empty                     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
stg_357                   (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
tmp_36                    (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
stg_359                   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
tp                        (fmul             ) [ 000000000000000000000000000000000000000000000000000000]
sum_5                     (fadd             ) [ 000000000000000000000000111111111111111111111111111111]
empty_18                  (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
stg_363                   (br               ) [ 000000000000000000000000111111111111111111111111111111]
sum_3                     (phi              ) [ 000000000000000000000000111000000000001111111111111111]
empty_19                  (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
jj                        (add              ) [ 000000000000000000000000111111111111111111111111111111]
stg_367                   (br               ) [ 000000000000000000000000111111111111111111111111111111]
bias6_sum_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 000000000000000000000000000000000000000011111110000000]
gmem_load_req             (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_read            (read             ) [ 000000000000000000000000000000000000000000000001000000]
sum                       (fadd             ) [ 000000000000000000000000000000000000000000000000000000]
sum_5_to_int              (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_25                    (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_35                    (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
notlhs                    (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
notrhs                    (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_29                    (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_30                    (fcmp             ) [ 000000000000000000000000000000000000000000000000000000]
rhs_V                     (and              ) [ 000000000000000000000000000000000000000000000000000000]
r_V_5                     (and              ) [ 000000000000000000000000000000000000000000000000000000]
sum_4                     (select           ) [ 000000000000000000000000000000000000000000000000100000]
gmem_addr_1_req           (writereq         ) [ 000000000000000000000000000000000000000000000000000000]
stg_390                   (write            ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_1_resp          (writeresp        ) [ 000000000000000000000000000000000000000000000000000000]
empty_21                  (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
stg_397                   (br               ) [ 000000000000000000000001111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="CHin_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHin_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Hin_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hin_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Win_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Win_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="CHout_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHout_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Kx_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kx_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Ky_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ky_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Sx_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sx_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Sy_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sy_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mode_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="relu_en_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_en_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="feature_in">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="W">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="feature_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHout_Hout_Wout_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hout_Wout_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ky_Kx_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="feature_out_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_out_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="bias_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="W_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="feature_in_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_in_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="relu_en_V_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu_en_V_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mode_V_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_V_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="Sy_V_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Sy_V_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="Sx_V_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Sx_V_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="Ky_V_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ky_V_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Kx_V_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kx_V_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="CHout_V_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHout_V_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="Win_V_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Win_V_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="Hin_V_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Hin_V_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="CHin_V_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHin_V_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_writeresp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="0" index="4" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_1_req/28 gmem_load_2_req/29 gmem_load_req/39 gmem_addr_1_req/47 stg_390/48 gmem_addr_1_resp/49 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_read_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="7"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/35 gmem_addr_3_read/36 gmem_addr_read/46 "/>
</bind>
</comp>

<comp id="271" class="1005" name="indvar_flatten1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="48" slack="1"/>
<pin id="273" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="indvar_flatten1_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="48" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/24 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_op_assign_s_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="1"/>
<pin id="284" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_s (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_op_assign_s_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="16" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_s/24 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten7_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten7_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="32" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/24 "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_op_assign_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="i_op_assign_1_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="16" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/24 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_op_assign_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_op_assign_2_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="16" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/24 "/>
</bind>
</comp>

<comp id="329" class="1005" name="indvar_flatten_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="indvar_flatten_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="16" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/26 "/>
</bind>
</comp>

<comp id="340" class="1005" name="i_op_assign_3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_op_assign_3_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_3/26 "/>
</bind>
</comp>

<comp id="351" class="1005" name="sum_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="sum_1_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="32" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/26 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_op_assign_4_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_4 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_op_assign_4_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="8" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_4/26 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_op_assign_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_op_assign_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/27 "/>
</bind>
</comp>

<comp id="385" class="1005" name="r_V_16_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="2"/>
<pin id="387" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_V_16 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="r_V_16_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="2"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_16/28 "/>
</bind>
</comp>

<comp id="396" class="1005" name="sum_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="sum_2_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="32" slack="10"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/36 "/>
</bind>
</comp>

<comp id="407" class="1005" name="sum_3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="sum_3_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="11"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="32" slack="11"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="4" bw="32" slack="1"/>
<pin id="417" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/38 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/37 sum/47 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tp/37 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_30_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_30/47 "/>
</bind>
</comp>

<comp id="440" class="1005" name="reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read gmem_addr_read "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="30" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="3" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="30" slack="22"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="30" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="0" index="3" bw="6" slack="0"/>
<pin id="461" dir="1" index="4" bw="30" slack="22"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_10_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="30" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="0" index="3" bw="6" slack="0"/>
<pin id="471" dir="1" index="4" bw="30" slack="22"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_16_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="30" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="3" slack="0"/>
<pin id="480" dir="0" index="3" bw="6" slack="0"/>
<pin id="481" dir="1" index="4" bw="30" slack="22"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="lhs_V_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="r_V_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_17_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_neg9_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg9/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="9" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="0" index="3" bw="5" slack="0"/>
<pin id="515" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_6_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="9" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="0" index="3" bw="5" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="pad_x_V_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pad_x_V/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="lhs_V_1_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="r_V_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_20_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="9" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_neg_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="9" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="0" index="3" bw="5" slack="0"/>
<pin id="573" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_8_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_11_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="9" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="0" index="3" bw="5" slack="0"/>
<pin id="589" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="pad_y_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="0" index="2" bw="8" slack="0"/>
<pin id="598" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pad_y_V/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_s_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="0" index="2" bw="8" slack="0"/>
<pin id="606" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="0"/>
<pin id="613" dir="0" index="2" bw="8" slack="0"/>
<pin id="614" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="r_V_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="0" index="2" bw="1" slack="0"/>
<pin id="622" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="r_V_2_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="lhs_V_2_cast_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2_cast/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="r_V_3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="9" slack="0"/>
<pin id="637" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="r_V_3_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="17" slack="0"/>
<pin id="642" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_3_cast/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="rhs_V_2_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="r_V_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="17" slack="0"/>
<pin id="650" dir="0" index="1" bw="8" slack="0"/>
<pin id="651" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="r_V_4_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="18" slack="0"/>
<pin id="656" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4_cast/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_tr_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_tr/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="19" slack="0"/>
<pin id="664" dir="0" index="1" bw="9" slack="0"/>
<pin id="665" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="r_V_6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="r_V_6_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_6_cast/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="lhs_V_4_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="0"/>
<pin id="682" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4_cast/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="r_V_7_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="0" index="1" bw="9" slack="0"/>
<pin id="687" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="r_V_7_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="17" slack="0"/>
<pin id="692" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_7_cast/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="rhs_V_5_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5_cast/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="r_V_8_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="17" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="r_V_8_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="18" slack="0"/>
<pin id="706" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8_cast/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_2_tr_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_tr/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="19" slack="0"/>
<pin id="714" dir="0" index="1" bw="9" slack="0"/>
<pin id="715" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_10_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="30" slack="22"/>
<pin id="720" dir="1" index="1" bw="49" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/23 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_16_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="30" slack="22"/>
<pin id="723" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/23 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_17_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="30" slack="22"/>
<pin id="726" dir="1" index="1" bw="49" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/23 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_21_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="30" slack="22"/>
<pin id="729" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/23 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_21_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="19" slack="0"/>
<pin id="732" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/23 "/>
</bind>
</comp>

<comp id="734" class="1004" name="Wout_V_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="16" slack="0"/>
<pin id="737" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Wout_V/23 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_26_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="19" slack="0"/>
<pin id="742" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/23 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_7_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="16" slack="0"/>
<pin id="747" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_9_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="22"/>
<pin id="752" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/23 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_s_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="22"/>
<pin id="755" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/23 "/>
</bind>
</comp>

<comp id="756" class="1004" name="rhs_V_4_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4_cast/23 "/>
</bind>
</comp>

<comp id="760" class="1004" name="rhs_V_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="22"/>
<pin id="762" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/23 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_14_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="22"/>
<pin id="765" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/23 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_15_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="22"/>
<pin id="768" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/23 "/>
</bind>
</comp>

<comp id="769" class="1004" name="rhs_V_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="22"/>
<pin id="771" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/23 "/>
</bind>
</comp>

<comp id="772" class="1004" name="rhs_V_16_cast_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="22"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_16_cast/23 "/>
</bind>
</comp>

<comp id="775" class="1004" name="rhs_V_12_cast_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="22"/>
<pin id="777" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_12_cast/23 "/>
</bind>
</comp>

<comp id="778" class="1004" name="rhs_V_13_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="22"/>
<pin id="780" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_13_cast/23 "/>
</bind>
</comp>

<comp id="781" class="1004" name="rhs_V_14_cast_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="22"/>
<pin id="783" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_14_cast/23 "/>
</bind>
</comp>

<comp id="784" class="1004" name="cast_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="22"/>
<pin id="786" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/23 "/>
</bind>
</comp>

<comp id="787" class="1004" name="bound_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/23 "/>
</bind>
</comp>

<comp id="793" class="1004" name="cast2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/23 "/>
</bind>
</comp>

<comp id="797" class="1004" name="bound4_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="0"/>
<pin id="800" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/23 "/>
</bind>
</comp>

<comp id="803" class="1004" name="cast1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/23 "/>
</bind>
</comp>

<comp id="807" class="1004" name="bound1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound1/23 "/>
</bind>
</comp>

<comp id="813" class="1004" name="exitcond_mid_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="0"/>
<pin id="815" dir="0" index="1" bw="16" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_mid/23 "/>
</bind>
</comp>

<comp id="819" class="1004" name="i_op_assign_10_cast8_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="0"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_10_cast8/24 "/>
</bind>
</comp>

<comp id="823" class="1004" name="r_V_9_cast_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_9_cast/24 "/>
</bind>
</comp>

<comp id="826" class="1004" name="r_V_10_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="0" index="1" bw="16" slack="1"/>
<pin id="829" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/24 "/>
</bind>
</comp>

<comp id="831" class="1004" name="exitcond_flatten1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="48" slack="0"/>
<pin id="833" dir="0" index="1" bw="48" slack="1"/>
<pin id="834" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/24 "/>
</bind>
</comp>

<comp id="836" class="1004" name="indvar_flatten_next1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="48" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/24 "/>
</bind>
</comp>

<comp id="842" class="1004" name="exitcond_flatten2_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="1"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/24 "/>
</bind>
</comp>

<comp id="847" class="1004" name="exitcond_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="0"/>
<pin id="849" dir="0" index="1" bw="16" slack="1"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/24 "/>
</bind>
</comp>

<comp id="852" class="1004" name="exitcond_mid1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="1"/>
<pin id="855" dir="0" index="2" bw="1" slack="0"/>
<pin id="856" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exitcond_mid1/24 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_31_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_31/24 "/>
</bind>
</comp>

<comp id="865" class="1004" name="i_op_assign_12_mid2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="16" slack="0"/>
<pin id="868" dir="0" index="2" bw="16" slack="0"/>
<pin id="869" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_12_mid2/24 "/>
</bind>
</comp>

<comp id="873" class="1004" name="i_op_assign_10_mid_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="0" index="1" bw="16" slack="0"/>
<pin id="876" dir="0" index="2" bw="16" slack="1"/>
<pin id="877" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_10_mid/25 "/>
</bind>
</comp>

<comp id="880" class="1004" name="cout_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="1"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cout/25 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_10_mid2_v_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="0" index="1" bw="16" slack="0"/>
<pin id="889" dir="0" index="2" bw="16" slack="1"/>
<pin id="890" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10_mid2_v/25 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_10_mid2_cast_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="0"/>
<pin id="895" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_mid2_cast/25 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_10_cast_mid2_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="0"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast_mid2/25 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_21_mid227_v_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="0" index="1" bw="16" slack="0"/>
<pin id="904" dir="0" index="2" bw="16" slack="0"/>
<pin id="905" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21_mid227_v/25 "/>
</bind>
</comp>

<comp id="907" class="1004" name="r_V_10_mid_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="0" index="1" bw="48" slack="0"/>
<pin id="910" dir="0" index="2" bw="48" slack="1"/>
<pin id="911" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_10_mid/25 "/>
</bind>
</comp>

<comp id="913" class="1004" name="i_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/25 "/>
</bind>
</comp>

<comp id="919" class="1004" name="i_op_assign_10_cast8_mid1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_10_cast8_mid1/25 "/>
</bind>
</comp>

<comp id="923" class="1004" name="r_V_9_cast_mid1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_9_cast_mid1/25 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_21_mid2_v_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="1"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="0" index="2" bw="16" slack="0"/>
<pin id="930" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21_mid2_v/25 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_21_mid2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="2"/>
<pin id="935" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21_mid2/25 "/>
</bind>
</comp>

<comp id="937" class="1004" name="r_V_10_mid1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="0"/>
<pin id="939" dir="0" index="1" bw="16" slack="2"/>
<pin id="940" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_mid1/25 "/>
</bind>
</comp>

<comp id="942" class="1004" name="r_V_10_mid2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="0" index="1" bw="48" slack="0"/>
<pin id="945" dir="0" index="2" bw="48" slack="0"/>
<pin id="946" dir="1" index="3" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_10_mid2/25 "/>
</bind>
</comp>

<comp id="949" class="1004" name="i_op_assign_10_mid2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="0" index="1" bw="16" slack="0"/>
<pin id="952" dir="0" index="2" bw="16" slack="0"/>
<pin id="953" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_10_mid2/25 "/>
</bind>
</comp>

<comp id="956" class="1004" name="i_op_assign_12_cast7_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_12_cast7/25 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_18_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/26 "/>
</bind>
</comp>

<comp id="963" class="1004" name="h_V_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="0" index="1" bw="16" slack="1"/>
<pin id="966" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_V/26 "/>
</bind>
</comp>

<comp id="968" class="1004" name="lhs_V_7_cast_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="0"/>
<pin id="970" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_7_cast/26 "/>
</bind>
</comp>

<comp id="972" class="1004" name="slt_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="0"/>
<pin id="974" dir="0" index="1" bw="16" slack="25"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/26 "/>
</bind>
</comp>

<comp id="977" class="1004" name="rev_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/26 "/>
</bind>
</comp>

<comp id="983" class="1004" name="exitcond_flatten_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="0"/>
<pin id="985" dir="0" index="1" bw="16" slack="3"/>
<pin id="986" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/26 "/>
</bind>
</comp>

<comp id="988" class="1004" name="indvar_flatten_next_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/26 "/>
</bind>
</comp>

<comp id="994" class="1004" name="exitcond1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="0" index="1" bw="8" slack="25"/>
<pin id="997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/26 "/>
</bind>
</comp>

<comp id="999" class="1004" name="i_op_assign_13_mid2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="8" slack="0"/>
<pin id="1002" dir="0" index="2" bw="8" slack="0"/>
<pin id="1003" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_13_mid2/26 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="ii_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/26 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_18_mid1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="0"/>
<pin id="1015" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_mid1/26 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="h_V_mid1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="0"/>
<pin id="1019" dir="0" index="1" bw="16" slack="1"/>
<pin id="1020" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_V_mid1/26 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="h_V_mid2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="16" slack="0"/>
<pin id="1025" dir="0" index="2" bw="16" slack="0"/>
<pin id="1026" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_V_mid2/26 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="lhs_V_7_cast_mid1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="16" slack="0"/>
<pin id="1032" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_7_cast_mid1/26 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="r_V_12_mid2_v_v_v_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="0"/>
<pin id="1036" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_12_mid2_v_v_v/26 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="r_V_12_mid2_v_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="0"/>
<pin id="1040" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_12_mid2_v/26 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="r_V_12_mid2_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="3"/>
<pin id="1043" dir="0" index="1" bw="32" slack="0"/>
<pin id="1044" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12_mid2/26 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="r_V_17_mid2_v_v_v_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="0"/>
<pin id="1049" dir="0" index="2" bw="8" slack="0"/>
<pin id="1050" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_17_mid2_v_v_v/26 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="r_V_17_mid2_v_v_v_cast_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_17_mid2_v_v_v_cast/26 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="r_V_17_mid2_v_v_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="3"/>
<pin id="1060" dir="0" index="1" bw="8" slack="0"/>
<pin id="1061" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17_mid2_v_v/26 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="r_V_17_mid2_v_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="0"/>
<pin id="1065" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_17_mid2_v/26 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="slt1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="0"/>
<pin id="1069" dir="0" index="1" bw="16" slack="25"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt1/26 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="rev1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/26 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_31_not_mid2_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31_not_mid2/26 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_27_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/26 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="w_V_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="0"/>
<pin id="1092" dir="0" index="1" bw="16" slack="2"/>
<pin id="1093" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_V/26 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_28_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="0"/>
<pin id="1097" dir="0" index="1" bw="16" slack="0"/>
<pin id="1098" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_28/26 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_38_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="16" slack="0"/>
<pin id="1104" dir="0" index="2" bw="5" slack="0"/>
<pin id="1105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/26 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="brmerge_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/26 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="lhs_V_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="16" slack="0"/>
<pin id="1117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/26 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="lhs_V_8_cast_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="16" slack="0"/>
<pin id="1121" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_8_cast/26 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_33_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125" dir="0" index="1" bw="16" slack="25"/>
<pin id="1126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/26 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="lhs_V_9_cast_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="0"/>
<pin id="1130" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_9_cast/26 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_cast_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="0"/>
<pin id="1134" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/26 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp1_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="0"/>
<pin id="1137" dir="0" index="1" bw="16" slack="3"/>
<pin id="1138" dir="1" index="2" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/26 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="bias6_sum_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="30" slack="3"/>
<pin id="1142" dir="0" index="1" bw="16" slack="1"/>
<pin id="1143" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias6_sum/26 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp3_cast_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/26 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_19_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="48" slack="1"/>
<pin id="1149" dir="0" index="1" bw="32" slack="0"/>
<pin id="1150" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/26 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_19_cast_cast_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="48" slack="0"/>
<pin id="1154" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast_cast/26 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="feature_out8_sum_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="30" slack="3"/>
<pin id="1158" dir="0" index="1" bw="48" slack="0"/>
<pin id="1159" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_out8_sum/26 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="feature_out8_sum_cast_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="49" slack="0"/>
<pin id="1163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="feature_out8_sum_cast/26 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="gmem_addr_1_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="0"/>
<pin id="1167" dir="0" index="1" bw="32" slack="0"/>
<pin id="1168" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/26 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="j_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="16" slack="2"/>
<pin id="1174" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/26 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="indvar_flatten7_op_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="0"/>
<pin id="1178" dir="0" index="1" bw="32" slack="2"/>
<pin id="1179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten7_op/26 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="indvar_flatten_next8_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="2"/>
<pin id="1184" dir="0" index="1" bw="32" slack="0"/>
<pin id="1185" dir="0" index="2" bw="32" slack="0"/>
<pin id="1186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next8/26 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="exitcond2_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="0"/>
<pin id="1191" dir="0" index="1" bw="16" slack="26"/>
<pin id="1192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/27 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="cin_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="0"/>
<pin id="1196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1197" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cin/27 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="rhs_V_11_cast_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="16" slack="0"/>
<pin id="1202" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_11_cast/27 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="r_V_15_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="0"/>
<pin id="1206" dir="0" index="1" bw="48" slack="1"/>
<pin id="1207" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_15/27 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="feature_in2_sum9_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="48" slack="0"/>
<pin id="1211" dir="0" index="1" bw="30" slack="4"/>
<pin id="1212" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_in2_sum9/27 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="feature_in2_sum9_cast_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="48" slack="0"/>
<pin id="1216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="feature_in2_sum9_cast/27 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="gmem_addr_2_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="0"/>
<pin id="1220" dir="0" index="1" bw="32" slack="0"/>
<pin id="1221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/27 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="next_mul_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="5"/>
<pin id="1226" dir="0" index="1" bw="32" slack="0"/>
<pin id="1227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/28 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="tmp2_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="3"/>
<pin id="1231" dir="0" index="1" bw="32" slack="0"/>
<pin id="1232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/28 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="tmp2_cast_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="0"/>
<pin id="1236" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/28 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_37_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="48" slack="2"/>
<pin id="1240" dir="0" index="1" bw="32" slack="0"/>
<pin id="1241" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/28 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_39_cast_cast_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="48" slack="0"/>
<pin id="1245" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast_cast/28 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="W4_sum_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="48" slack="0"/>
<pin id="1249" dir="0" index="1" bw="30" slack="5"/>
<pin id="1250" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="W4_sum/28 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="W4_sum_cast_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="49" slack="0"/>
<pin id="1254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="W4_sum_cast/28 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="gmem_addr_3_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="0"/>
<pin id="1258" dir="0" index="1" bw="32" slack="0"/>
<pin id="1259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/28 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="jj_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="11"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj/38 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="bias6_sum_cast_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="31" slack="1"/>
<pin id="1269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bias6_sum_cast/39 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="gmem_addr_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="0"/>
<pin id="1272" dir="0" index="1" bw="32" slack="0"/>
<pin id="1273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/39 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="sum_5_to_int_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="0"/>
<pin id="1279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sum_5_to_int/47 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="tmp_25_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="0"/>
<pin id="1283" dir="0" index="1" bw="32" slack="0"/>
<pin id="1284" dir="0" index="2" bw="6" slack="0"/>
<pin id="1285" dir="0" index="3" bw="6" slack="0"/>
<pin id="1286" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/47 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="tmp_35_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="0"/>
<pin id="1293" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/47 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="notlhs_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="0"/>
<pin id="1297" dir="0" index="1" bw="8" slack="0"/>
<pin id="1298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/47 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="notrhs_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="23" slack="0"/>
<pin id="1303" dir="0" index="1" bw="23" slack="0"/>
<pin id="1304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/47 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_29_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_29/47 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="rhs_V_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="rhs_V/47 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="r_V_5_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1321" dir="0" index="1" bw="1" slack="34"/>
<pin id="1322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V_5/47 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="sum_4_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="32" slack="0"/>
<pin id="1327" dir="0" index="2" bw="32" slack="0"/>
<pin id="1328" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_4/47 "/>
</bind>
</comp>

<comp id="1332" class="1007" name="r_V_9_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="0"/>
<pin id="1334" dir="0" index="1" bw="16" slack="1"/>
<pin id="1335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/24 "/>
</bind>
</comp>

<comp id="1338" class="1007" name="tmp_34_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="8" slack="2"/>
<pin id="1340" dir="0" index="1" bw="16" slack="1"/>
<pin id="1341" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_34/25 "/>
</bind>
</comp>

<comp id="1344" class="1007" name="r_V_12_mid2_v_v_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="16" slack="3"/>
<pin id="1346" dir="0" index="1" bw="16" slack="0"/>
<pin id="1347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12_mid2_v_v/26 "/>
</bind>
</comp>

<comp id="1350" class="1007" name="r_V_17_mid2_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="16" slack="3"/>
<pin id="1352" dir="0" index="1" bw="16" slack="0"/>
<pin id="1353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17_mid2/26 "/>
</bind>
</comp>

<comp id="1355" class="1007" name="grp_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="8" slack="0"/>
<pin id="1357" dir="0" index="1" bw="16" slack="3"/>
<pin id="1358" dir="0" index="2" bw="32" slack="0"/>
<pin id="1359" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_13/26 lhs_V_14_cast/26 tmp/26 "/>
</bind>
</comp>

<comp id="1363" class="1007" name="tmp_20_mid1_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="16" slack="0"/>
<pin id="1365" dir="0" index="1" bw="8" slack="2"/>
<pin id="1366" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_20_mid1/25 "/>
</bind>
</comp>

<comp id="1369" class="1007" name="grp_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="16" slack="0"/>
<pin id="1371" dir="0" index="1" bw="16" slack="3"/>
<pin id="1372" dir="0" index="2" bw="48" slack="0"/>
<pin id="1373" dir="1" index="3" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/26 rhs_V_10_cast/26 r_V_12/26 "/>
</bind>
</comp>

<comp id="1376" class="1007" name="grp_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="16" slack="1"/>
<pin id="1378" dir="0" index="1" bw="16" slack="1"/>
<pin id="1379" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1380" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_11/26 tmp3/26 "/>
</bind>
</comp>

<comp id="1382" class="1007" name="r_V_9_mid1_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="16" slack="0"/>
<pin id="1384" dir="0" index="1" bw="16" slack="2"/>
<pin id="1385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9_mid1/25 "/>
</bind>
</comp>

<comp id="1388" class="1007" name="grp_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="16" slack="0"/>
<pin id="1390" dir="0" index="1" bw="8" slack="1"/>
<pin id="1391" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="1392" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="tmp_23/24 tmp_24/24 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="relu_en_V_read_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="34"/>
<pin id="1396" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="relu_en_V_read "/>
</bind>
</comp>

<comp id="1399" class="1005" name="Sy_V_read_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="8" slack="22"/>
<pin id="1401" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="Sy_V_read "/>
</bind>
</comp>

<comp id="1404" class="1005" name="Sx_V_read_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="22"/>
<pin id="1406" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="Sx_V_read "/>
</bind>
</comp>

<comp id="1409" class="1005" name="Ky_V_read_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="8" slack="22"/>
<pin id="1411" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="Ky_V_read "/>
</bind>
</comp>

<comp id="1414" class="1005" name="Kx_V_read_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="8" slack="22"/>
<pin id="1416" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="Kx_V_read "/>
</bind>
</comp>

<comp id="1420" class="1005" name="CHout_V_read_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="16" slack="22"/>
<pin id="1422" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="CHout_V_read "/>
</bind>
</comp>

<comp id="1426" class="1005" name="Win_V_read_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="16" slack="22"/>
<pin id="1428" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="Win_V_read "/>
</bind>
</comp>

<comp id="1431" class="1005" name="CHin_V_read_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="16" slack="22"/>
<pin id="1433" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="CHin_V_read "/>
</bind>
</comp>

<comp id="1438" class="1005" name="tmp_1_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="30" slack="22"/>
<pin id="1440" dir="1" index="1" bw="30" slack="22"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="tmp_5_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="30" slack="22"/>
<pin id="1445" dir="1" index="1" bw="30" slack="22"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="tmp_10_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="30" slack="22"/>
<pin id="1450" dir="1" index="1" bw="30" slack="22"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp_16_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="30" slack="22"/>
<pin id="1455" dir="1" index="1" bw="30" slack="22"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="p_s_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="8" slack="22"/>
<pin id="1460" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1463" class="1005" name="p_1_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="8" slack="22"/>
<pin id="1465" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="lhs_V_2_cast_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="17" slack="25"/>
<pin id="1470" dir="1" index="1" bw="17" slack="25"/>
</pin_list>
<bind>
<opset="lhs_V_2_cast "/>
</bind>
</comp>

<comp id="1473" class="1005" name="r_V_4_cast_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="19" slack="1"/>
<pin id="1475" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4_cast "/>
</bind>
</comp>

<comp id="1478" class="1005" name="tmp_tr_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="19" slack="1"/>
<pin id="1480" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tr "/>
</bind>
</comp>

<comp id="1483" class="1005" name="lhs_V_4_cast_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="17" slack="25"/>
<pin id="1485" dir="1" index="1" bw="17" slack="25"/>
</pin_list>
<bind>
<opset="lhs_V_4_cast "/>
</bind>
</comp>

<comp id="1489" class="1005" name="r_V_8_cast_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="19" slack="1"/>
<pin id="1491" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8_cast "/>
</bind>
</comp>

<comp id="1494" class="1005" name="tmp_2_tr_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="19" slack="1"/>
<pin id="1496" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_tr "/>
</bind>
</comp>

<comp id="1499" class="1005" name="tmp_10_cast_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="49" slack="3"/>
<pin id="1501" dir="1" index="1" bw="49" slack="3"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="1504" class="1005" name="tmp_16_cast_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="31" slack="3"/>
<pin id="1506" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="tmp_16_cast "/>
</bind>
</comp>

<comp id="1509" class="1005" name="tmp_17_cast_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="49" slack="5"/>
<pin id="1511" dir="1" index="1" bw="49" slack="5"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="1514" class="1005" name="tmp_21_cast_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="48" slack="4"/>
<pin id="1516" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="tmp_21_cast "/>
</bind>
</comp>

<comp id="1519" class="1005" name="Wout_V_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="16" slack="1"/>
<pin id="1521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Wout_V "/>
</bind>
</comp>

<comp id="1524" class="1005" name="tmp_9_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="16" slack="2"/>
<pin id="1526" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="tmp_s_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="16" slack="1"/>
<pin id="1531" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1534" class="1005" name="rhs_V_4_cast_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="1"/>
<pin id="1536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_4_cast "/>
</bind>
</comp>

<comp id="1540" class="1005" name="rhs_V_1_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="3"/>
<pin id="1542" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V_1 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="tmp_14_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="16" slack="2"/>
<pin id="1549" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="tmp_15_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="16" slack="1"/>
<pin id="1555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="rhs_V_2_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="48" slack="3"/>
<pin id="1560" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="rhs_V_16_cast_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="16" slack="3"/>
<pin id="1565" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V_16_cast "/>
</bind>
</comp>

<comp id="1568" class="1005" name="rhs_V_12_cast_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="48" slack="1"/>
<pin id="1570" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_12_cast "/>
</bind>
</comp>

<comp id="1575" class="1005" name="rhs_V_13_cast_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="24" slack="3"/>
<pin id="1577" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V_13_cast "/>
</bind>
</comp>

<comp id="1580" class="1005" name="rhs_V_14_cast_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="32" slack="3"/>
<pin id="1582" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V_14_cast "/>
</bind>
</comp>

<comp id="1586" class="1005" name="bound_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="16" slack="3"/>
<pin id="1588" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1591" class="1005" name="bound4_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="1"/>
<pin id="1593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="bound1_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="48" slack="1"/>
<pin id="1598" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bound1 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="exitcond_mid_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="1" slack="1"/>
<pin id="1603" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_mid "/>
</bind>
</comp>

<comp id="1606" class="1005" name="r_V_10_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="48" slack="1"/>
<pin id="1608" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="indvar_flatten_next1_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="48" slack="0"/>
<pin id="1616" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="exitcond_flatten2_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="1" slack="1"/>
<pin id="1621" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="exitcond_mid1_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="1" slack="1"/>
<pin id="1630" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_mid1 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="i_op_assign_12_mid2_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="16" slack="1"/>
<pin id="1637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_12_mid2 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="tmp_24_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="16" slack="2"/>
<pin id="1643" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="tmp_10_mid2_v_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="16" slack="1"/>
<pin id="1648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_mid2_v "/>
</bind>
</comp>

<comp id="1651" class="1005" name="tmp_10_mid2_cast_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="31" slack="1"/>
<pin id="1653" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_mid2_cast "/>
</bind>
</comp>

<comp id="1656" class="1005" name="tmp_10_cast_mid2_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="1"/>
<pin id="1658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_cast_mid2 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="tmp_21_mid2_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="16" slack="1"/>
<pin id="1664" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_mid2 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="r_V_10_mid2_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="48" slack="1"/>
<pin id="1670" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10_mid2 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="i_op_assign_10_mid2_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="16" slack="1"/>
<pin id="1675" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_10_mid2 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="i_op_assign_12_cast7_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="1"/>
<pin id="1680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_12_cast7 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="exitcond_flatten_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="1"/>
<pin id="1685" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1687" class="1005" name="indvar_flatten_next_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="16" slack="0"/>
<pin id="1689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1692" class="1005" name="i_op_assign_13_mid2_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="8" slack="11"/>
<pin id="1694" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="i_op_assign_13_mid2 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="r_V_17_mid2_v_v_v_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="8" slack="0"/>
<pin id="1699" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="r_V_17_mid2_v_v_v "/>
</bind>
</comp>

<comp id="1702" class="1005" name="brmerge_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="1" slack="1"/>
<pin id="1704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1706" class="1005" name="tmp_33_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="1"/>
<pin id="1708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="r_V_12_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="48" slack="1"/>
<pin id="1712" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="tmp1_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="48" slack="2"/>
<pin id="1717" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="bias6_sum_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="31" slack="1"/>
<pin id="1722" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="bias6_sum "/>
</bind>
</comp>

<comp id="1725" class="1005" name="gmem_addr_1_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="9"/>
<pin id="1727" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="j_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="16" slack="1"/>
<pin id="1732" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1735" class="1005" name="indvar_flatten_next8_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="32" slack="1"/>
<pin id="1737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next8 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="exitcond2_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="1" slack="1"/>
<pin id="1742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="cin_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="16" slack="0"/>
<pin id="1746" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="cin "/>
</bind>
</comp>

<comp id="1749" class="1005" name="gmem_addr_2_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="32" slack="1"/>
<pin id="1751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="next_mul_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="32" slack="0"/>
<pin id="1757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1760" class="1005" name="gmem_addr_3_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="32" slack="1"/>
<pin id="1762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="gmem_addr_3_read_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="32" slack="1"/>
<pin id="1768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="1771" class="1005" name="sum_5_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="32" slack="1"/>
<pin id="1773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="jj_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="8" slack="1"/>
<pin id="1778" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="1781" class="1005" name="gmem_addr_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="32" slack="1"/>
<pin id="1783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1787" class="1005" name="sum_4_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="32" slack="1"/>
<pin id="1789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="174"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="140" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="142" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="162" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="268"><net_src comp="164" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="166" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="270"><net_src comp="168" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="274"><net_src comp="104" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="102" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="72" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="309"><net_src comp="102" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="321"><net_src comp="102" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="102" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="124" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="102" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="405"><net_src comp="351" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="419"><net_src comp="351" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="351" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="396" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="422"><net_src comp="411" pin="6"/><net_sink comp="407" pin=0"/></net>

<net id="427"><net_src comp="396" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="351" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="429" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="438"><net_src comp="423" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="124" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="261" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="170" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="40" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="462"><net_src comp="38" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="176" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="182" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="42" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="482"><net_src comp="38" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="188" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="40" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="42" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="489"><net_src comp="224" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="44" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="48" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="486" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="52" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="48" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="510" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="52" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="490" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="54" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="48" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="541"><net_src comp="496" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="520" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="526" pin="4"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="218" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="44" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="46" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="48" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="50" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="544" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="52" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="54" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="48" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="582"><net_src comp="56" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="568" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="52" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="548" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="54" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="48" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="599"><net_src comp="554" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="578" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="584" pin="4"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="200" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="536" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="56" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="615"><net_src comp="200" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="594" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="56" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="623"><net_src comp="58" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="602" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="60" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="236" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="626" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="224" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="640" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="212" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="654" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="58" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="610" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="60" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="668" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="242" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="676" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="218" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="690" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="206" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="704" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="733"><net_src comp="662" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="100" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="730" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="712" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="100" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="740" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="759"><net_src comp="734" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="772" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="744" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="756" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="775" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="803" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="734" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="102" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="310" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="275" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="275" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="106" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="298" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="851"><net_src comp="322" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="857"><net_src comp="842" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="847" pin="2"/><net_sink comp="852" pin=2"/></net>

<net id="863"><net_src comp="852" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="842" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="102" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="322" pin="4"/><net_sink comp="865" pin=2"/></net>

<net id="878"><net_src comp="102" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="879"><net_src comp="306" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="282" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="100" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="892"><net_src comp="282" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="896"><net_src comp="886" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="886" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="906"><net_src comp="102" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="104" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="873" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="100" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="922"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="931"><net_src comp="901" pin="3"/><net_sink comp="926" pin=2"/></net>

<net id="936"><net_src comp="926" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="923" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="947"><net_src comp="937" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="948"><net_src comp="907" pin="3"/><net_sink comp="942" pin=2"/></net>

<net id="954"><net_src comp="913" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="955"><net_src comp="873" pin="3"/><net_sink comp="949" pin=2"/></net>

<net id="962"><net_src comp="344" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="959" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="968" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="972" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="126" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="333" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="992"><net_src comp="333" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="100" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="367" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="1004"><net_src comp="994" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="56" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="367" pin="4"/><net_sink comp="999" pin=2"/></net>

<net id="1011"><net_src comp="344" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="132" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="1007" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1027"><net_src comp="994" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="1017" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="963" pin="2"/><net_sink comp="1022" pin=2"/></net>

<net id="1033"><net_src comp="1017" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="1022" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1045"><net_src comp="1038" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="994" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="1007" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="344" pin="4"/><net_sink comp="1046" pin=2"/></net>

<net id="1057"><net_src comp="1046" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1062"><net_src comp="1054" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1066"><net_src comp="1058" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1030" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="1067" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="126" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1083"><net_src comp="994" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1072" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="977" pin="2"/><net_sink comp="1078" pin=2"/></net>

<net id="1089"><net_src comp="999" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1099"><net_src comp="1090" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1022" pin="3"/><net_sink comp="1095" pin=1"/></net>

<net id="1106"><net_src comp="136" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="138" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1113"><net_src comp="1101" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1078" pin="3"/><net_sink comp="1109" pin=1"/></net>

<net id="1118"><net_src comp="1090" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1090" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1127"><net_src comp="1119" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="999" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1139"><net_src comp="1132" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1151"><net_src comp="1144" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1155"><net_src comp="1147" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1164"><net_src comp="1156" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1169"><net_src comp="0" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1161" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="100" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1180"><net_src comp="54" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="294" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1187"><net_src comp="54" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1188"><net_src comp="1176" pin="2"/><net_sink comp="1182" pin=2"/></net>

<net id="1193"><net_src comp="378" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1198"><net_src comp="378" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="100" pin="0"/><net_sink comp="1194" pin=1"/></net>

<net id="1203"><net_src comp="378" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1208"><net_src comp="1200" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1213"><net_src comp="1204" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1217"><net_src comp="1209" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1222"><net_src comp="0" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1214" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="389" pin="4"/><net_sink comp="1224" pin=1"/></net>

<net id="1233"><net_src comp="389" pin="4"/><net_sink comp="1229" pin=1"/></net>

<net id="1237"><net_src comp="1229" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1242"><net_src comp="1234" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1246"><net_src comp="1238" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1251"><net_src comp="1243" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1255"><net_src comp="1247" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1260"><net_src comp="0" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="1252" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="132" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1274"><net_src comp="0" pin="0"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="1267" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1276"><net_src comp="1270" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="1280"><net_src comp="423" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1287"><net_src comp="152" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1288"><net_src comp="1277" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1289"><net_src comp="154" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1290"><net_src comp="156" pin="0"/><net_sink comp="1281" pin=3"/></net>

<net id="1294"><net_src comp="1277" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1299"><net_src comp="1281" pin="4"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="158" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1305"><net_src comp="1291" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="160" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1311"><net_src comp="1301" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1295" pin="2"/><net_sink comp="1307" pin=1"/></net>

<net id="1317"><net_src comp="1307" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="434" pin="2"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="1313" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1329"><net_src comp="1319" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="124" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="423" pin="2"/><net_sink comp="1324" pin=2"/></net>

<net id="1336"><net_src comp="819" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="1342"><net_src comp="306" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="2"/><net_sink comp="901" pin=2"/></net>

<net id="1348"><net_src comp="1034" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1349"><net_src comp="1344" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1354"><net_src comp="1063" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1360"><net_src comp="1128" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1361"><net_src comp="1350" pin="2"/><net_sink comp="1355" pin=2"/></net>

<net id="1362"><net_src comp="1355" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1367"><net_src comp="913" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="1374"><net_src comp="1115" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1375"><net_src comp="1041" pin="2"/><net_sink comp="1369" pin=2"/></net>

<net id="1381"><net_src comp="1376" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1386"><net_src comp="919" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1387"><net_src comp="1382" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="1393"><net_src comp="865" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1397"><net_src comp="194" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1402"><net_src comp="206" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1407"><net_src comp="212" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1412"><net_src comp="218" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1417"><net_src comp="224" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1423"><net_src comp="230" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1429"><net_src comp="236" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1434"><net_src comp="248" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1437"><net_src comp="1431" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1441"><net_src comp="446" pin="4"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1446"><net_src comp="456" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1451"><net_src comp="466" pin="4"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1456"><net_src comp="476" pin="4"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1461"><net_src comp="602" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1466"><net_src comp="610" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1471"><net_src comp="630" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1476"><net_src comp="654" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1481"><net_src comp="658" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1486"><net_src comp="680" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1492"><net_src comp="704" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1497"><net_src comp="708" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1502"><net_src comp="718" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1507"><net_src comp="721" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1512"><net_src comp="724" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1517"><net_src comp="727" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="1522"><net_src comp="734" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1527"><net_src comp="750" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1532"><net_src comp="753" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1537"><net_src comp="756" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1543"><net_src comp="760" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1546"><net_src comp="1540" pin="1"/><net_sink comp="1369" pin=1"/></net>

<net id="1550"><net_src comp="763" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1552"><net_src comp="1547" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1556"><net_src comp="766" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1561"><net_src comp="769" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1566"><net_src comp="772" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1571"><net_src comp="775" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1573"><net_src comp="1568" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1574"><net_src comp="1568" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1578"><net_src comp="778" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1583"><net_src comp="781" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1589"><net_src comp="787" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1594"><net_src comp="797" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1599"><net_src comp="807" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1604"><net_src comp="813" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1609"><net_src comp="826" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="1617"><net_src comp="836" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1622"><net_src comp="842" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1624"><net_src comp="1619" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1625"><net_src comp="1619" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1626"><net_src comp="1619" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1627"><net_src comp="1619" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1631"><net_src comp="852" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1634"><net_src comp="1628" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1638"><net_src comp="865" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1644"><net_src comp="1388" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1649"><net_src comp="886" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1654"><net_src comp="893" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1659"><net_src comp="897" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1661"><net_src comp="1656" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1665"><net_src comp="932" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1667"><net_src comp="1662" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1671"><net_src comp="942" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1676"><net_src comp="949" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1681"><net_src comp="956" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1686"><net_src comp="983" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1690"><net_src comp="988" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1695"><net_src comp="999" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1700"><net_src comp="1046" pin="3"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1705"><net_src comp="1109" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1709"><net_src comp="1123" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1713"><net_src comp="1369" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1718"><net_src comp="1135" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1723"><net_src comp="1140" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1728"><net_src comp="1165" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1733"><net_src comp="1171" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1738"><net_src comp="1182" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1743"><net_src comp="1189" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1747"><net_src comp="1194" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1752"><net_src comp="1218" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1754"><net_src comp="1749" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1758"><net_src comp="1224" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1763"><net_src comp="1256" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1765"><net_src comp="1760" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1769"><net_src comp="261" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1774"><net_src comp="423" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1779"><net_src comp="1262" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1784"><net_src comp="1270" pin="2"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1786"><net_src comp="1781" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1790"><net_src comp="1324" pin="3"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="254" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {47 48 49 50 51 52 53 }
 - Input state : 
	Port: Conv : gmem | {28 29 30 31 32 33 34 35 36 39 40 41 42 43 44 45 46 }
	Port: Conv : CHin_V | {1 }
	Port: Conv : Hin_V | {1 }
	Port: Conv : Win_V | {1 }
	Port: Conv : CHout_V | {1 }
	Port: Conv : Kx_V | {1 }
	Port: Conv : Ky_V | {1 }
	Port: Conv : Sx_V | {1 }
	Port: Conv : Sy_V | {1 }
	Port: Conv : mode_V | {1 }
	Port: Conv : relu_en_V | {1 }
	Port: Conv : feature_in | {1 }
	Port: Conv : W | {1 }
	Port: Conv : bias | {1 }
	Port: Conv : feature_out | {1 }
  - Chain level:
	State 1
		r_V : 1
		tmp_17 : 2
		p_neg9 : 1
		tmp_2 : 2
		tmp_3 : 3
		tmp_6 : 2
		pad_x_V : 4
		r_V_1 : 1
		tmp_20 : 2
		p_neg : 1
		tmp_4 : 2
		tmp_8 : 3
		tmp_11 : 2
		pad_y_V : 4
		p_s : 5
		p_1 : 5
		r_V_2 : 6
		r_V_2_cast : 7
		r_V_3 : 8
		r_V_3_cast : 9
		r_V_4 : 10
		r_V_4_cast : 11
		tmp_12 : 12
		r_V_6 : 6
		r_V_6_cast : 7
		r_V_7 : 8
		r_V_7_cast : 9
		r_V_8 : 10
		r_V_8_cast : 11
		tmp_13 : 12
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_21 : 1
		Wout_V : 2
		tmp_26 : 1
		tmp_7 : 2
		rhs_V_4_cast : 3
		bound : 1
		cast2 : 3
		bound4 : 4
		cast1 : 5
		bound1 : 6
		exitcond_mid : 3
	State 24
		i_op_assign_10_cast8 : 1
		r_V_9 : 2
		r_V_9_cast : 3
		r_V_10 : 4
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_220 : 2
		exitcond_flatten2 : 1
		exitcond : 1
		exitcond_mid1 : 2
		tmp_31 : 3
		i_op_assign_12_mid2 : 3
		tmp_23 : 4
		tmp_24 : 5
	State 25
		tmp_10_mid2_v : 1
		tmp_10_mid2_cast : 2
		tmp_10_cast_mid2 : 2
		tmp_21_mid227_v : 1
		i : 1
		i_op_assign_10_cast8_mid1 : 2
		r_V_9_mid1 : 3
		r_V_9_cast_mid1 : 4
		tmp_20_mid1 : 2
		tmp_21_mid2_v : 3
		tmp_21_mid2 : 4
		r_V_10_mid1 : 5
		r_V_10_mid2 : 6
		i_op_assign_10_mid2 : 2
	State 26
		tmp_18 : 1
		h_V : 2
		lhs_V_7_cast : 3
		slt : 4
		rev : 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_265 : 2
		exitcond1 : 1
		i_op_assign_13_mid2 : 2
		ii : 1
		tmp_18_mid1 : 2
		h_V_mid1 : 3
		h_V_mid2 : 4
		lhs_V_7_cast_mid1 : 4
		r_V_12_mid2_v_v_v : 5
		r_V_12_mid2_v_v : 6
		r_V_12_mid2_v : 7
		r_V_12_mid2 : 8
		r_V_17_mid2_v_v_v : 2
		r_V_17_mid2_v_v_v_cast : 3
		r_V_17_mid2_v_v : 4
		r_V_17_mid2_v : 5
		r_V_17_mid2 : 6
		slt1 : 5
		rev1 : 6
		tmp_31_not_mid2 : 6
		tmp_27 : 3
		w_V : 4
		tmp_28 : 5
		tmp_38 : 5
		brmerge : 7
		stg_294 : 7
		lhs_V : 5
		lhs_V_8_cast : 5
		tmp_33 : 6
		stg_298 : 7
		lhs_V_9_cast : 3
		r_V_14 : 6
		rhs_V_10_cast : 7
		r_V_12 : 9
		r_V_13 : 4
		lhs_V_14_cast : 5
		tmp : 7
		tmp_cast : 8
		tmp1 : 9
		tmp3 : 1
		tmp3_cast : 2
		tmp_19 : 3
		tmp_19_cast_cast : 4
		feature_out8_sum : 5
		feature_out8_sum_cast : 6
		gmem_addr_1 : 7
		indvar_flatten_next8 : 1
	State 27
		exitcond2 : 1
		cin : 1
		rhs_V_11_cast : 1
		r_V_15 : 2
		feature_in2_sum9 : 3
		feature_in2_sum9_cast : 4
		gmem_addr_2 : 5
	State 28
		next_mul : 1
		tmp2 : 1
		tmp2_cast : 2
		tmp_37 : 3
		tmp_39_cast_cast : 4
		W4_sum : 5
		W4_sum_cast : 6
		gmem_addr_3 : 7
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		sum_5 : 1
		empty_18 : 1
	State 38
	State 39
		gmem_addr : 1
		gmem_load_req : 2
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		sum_5_to_int : 1
		tmp_25 : 2
		tmp_35 : 2
		notlhs : 3
		notrhs : 3
		tmp_29 : 4
		tmp_30 : 1
		rhs_V : 4
		r_V_5 : 4
		sum_4 : 4
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   sdiv   |            grp_fu_662            |    0    |   152   |   180   |
|          |            grp_fu_712            |    0    |   152   |   180   |
|----------|----------------------------------|---------|---------|---------|
|          |            r_V_fu_490            |    0    |    0    |    8    |
|          |           r_V_1_fu_548           |    0    |    0    |    8    |
|          |           r_V_3_fu_634           |    0    |    0    |    16   |
|          |           r_V_7_fu_684           |    0    |    0    |    16   |
|          |           Wout_V_fu_734          |    0    |    0    |    16   |
|          |           tmp_7_fu_744           |    0    |    0    |    16   |
|          |    indvar_flatten_next1_fu_836   |    0    |    0    |    48   |
|          |            cout_fu_880           |    0    |    0    |    16   |
|          |             i_fu_913             |    0    |    0    |    16   |
|          |            h_V_fu_963            |    0    |    0    |    16   |
|          |    indvar_flatten_next_fu_988    |    0    |    0    |    16   |
|          |            ii_fu_1007            |    0    |    0    |    8    |
|          |         h_V_mid1_fu_1017         |    0    |    0    |    16   |
|    add   |            w_V_fu_1090           |    0    |    0    |    16   |
|          |         bias6_sum_fu_1140        |    0    |    0    |    30   |
|          |          tmp_19_fu_1147          |    0    |    0    |    48   |
|          |     feature_out8_sum_fu_1156     |    0    |    0    |    48   |
|          |             j_fu_1171            |    0    |    0    |    16   |
|          |    indvar_flatten7_op_fu_1176    |    0    |    0    |    32   |
|          |            cin_fu_1194           |    0    |    0    |    16   |
|          |          r_V_15_fu_1204          |    0    |    0    |    24   |
|          |     feature_in2_sum9_fu_1209     |    0    |    0    |    24   |
|          |         next_mul_fu_1224         |    0    |    0    |    32   |
|          |           tmp2_fu_1229           |    0    |    0    |    32   |
|          |          tmp_37_fu_1238          |    0    |    0    |    48   |
|          |          W4_sum_fu_1247          |    0    |    0    |    48   |
|          |            jj_fu_1262            |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_423            |    2    |   177   |   385   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |             tp_fu_429            |    3    |   128   |   320   |
|----------|----------------------------------|---------|---------|---------|
|          |          pad_x_V_fu_536          |    0    |    0    |    8    |
|          |          pad_y_V_fu_594          |    0    |    0    |    8    |
|          |            p_s_fu_602            |    0    |    0    |    8    |
|          |            p_1_fu_610            |    0    |    0    |    8    |
|          |       exitcond_mid1_fu_852       |    0    |    0    |    1    |
|          |    i_op_assign_12_mid2_fu_865    |    0    |    0    |    16   |
|          |     i_op_assign_10_mid_fu_873    |    0    |    0    |    16   |
|          |       tmp_10_mid2_v_fu_886       |    0    |    0    |    16   |
|          |      tmp_21_mid227_v_fu_901      |    0    |    0    |    16   |
|  select  |         r_V_10_mid_fu_907        |    0    |    0    |    48   |
|          |       tmp_21_mid2_v_fu_926       |    0    |    0    |    16   |
|          |        r_V_10_mid2_fu_942        |    0    |    0    |    48   |
|          |    i_op_assign_10_mid2_fu_949    |    0    |    0    |    16   |
|          |    i_op_assign_13_mid2_fu_999    |    0    |    0    |    8    |
|          |         h_V_mid2_fu_1022         |    0    |    0    |    16   |
|          |     r_V_17_mid2_v_v_v_fu_1046    |    0    |    0    |    8    |
|          |      tmp_31_not_mid2_fu_1078     |    0    |    0    |    1    |
|          |   indvar_flatten_next8_fu_1182   |    0    |    0    |    32   |
|          |           sum_4_fu_1324          |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|   fcmp   |           tmp_30_fu_434          |    0    |    66   |   239   |
|----------|----------------------------------|---------|---------|---------|
|          |        exitcond_mid_fu_813       |    0    |    0    |    6    |
|          |     exitcond_flatten1_fu_831     |    0    |    0    |    17   |
|          |     exitcond_flatten2_fu_842     |    0    |    0    |    11   |
|          |          exitcond_fu_847         |    0    |    0    |    6    |
|          |            slt_fu_972            |    0    |    0    |    6    |
|   icmp   |      exitcond_flatten_fu_983     |    0    |    0    |    6    |
|          |         exitcond1_fu_994         |    0    |    0    |    3    |
|          |           slt1_fu_1067           |    0    |    0    |    6    |
|          |          tmp_33_fu_1123          |    0    |    0    |    6    |
|          |         exitcond2_fu_1189        |    0    |    0    |    6    |
|          |          notlhs_fu_1295          |    0    |    0    |    3    |
|          |          notrhs_fu_1301          |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           p_neg9_fu_504          |    0    |    0    |    8    |
|          |           tmp_3_fu_520           |    0    |    0    |    8    |
|          |           p_neg_fu_562           |    0    |    0    |    8    |
|    sub   |           tmp_8_fu_578           |    0    |    0    |    8    |
|          |           r_V_4_fu_648           |    0    |    0    |    17   |
|          |           r_V_8_fu_698           |    0    |    0    |    17   |
|          |        tmp_21_mid2_fu_932        |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |           bound_fu_787           |    1    |    0    |    0    |
|          |           bound4_fu_797          |    1    |    0    |    0    |
|          |           bound1_fu_807          |    2    |    0    |    2    |
|          |           r_V_10_fu_826          |    2    |    0    |    2    |
|          |        r_V_10_mid1_fu_937        |    2    |    0    |    2    |
|          |        r_V_12_mid2_fu_1041       |    2    |    0    |    2    |
|    mul   |      r_V_17_mid2_v_v_fu_1058     |    1    |    0    |    0    |
|          |           tmp1_fu_1135           |    2    |    0    |    2    |
|          |           r_V_9_fu_1332          |    1    |    0    |    0    |
|          |          tmp_34_fu_1338          |    1    |    0    |    0    |
|          |      r_V_12_mid2_v_v_fu_1344     |    1    |    0    |    0    |
|          |        r_V_17_mid2_fu_1350       |    1    |    0    |    0    |
|          |        tmp_20_mid1_fu_1363       |    1    |    0    |    0    |
|          |        r_V_9_mid1_fu_1382        |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_31_fu_859          |    0    |    0    |    1    |
|    or    |          tmp_28_fu_1095          |    0    |    0    |    20   |
|          |          brmerge_fu_1109         |    0    |    0    |    1    |
|          |          tmp_29_fu_1307          |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1355           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1369           |    1    |    0    |    0    |
|          |            grp_fu_1376           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |            rev_fu_977            |    0    |    0    |    1    |
|          |           rev1_fu_1072           |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|    and   |           rhs_V_fu_1313          |    0    |    0    |    1    |
|          |           r_V_5_fu_1319          |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|  mul_sub |            grp_fu_1388           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |   feature_out_read_read_fu_170   |    0    |    0    |    0    |
|          |       bias_read_read_fu_176      |    0    |    0    |    0    |
|          |        W_read_read_fu_182        |    0    |    0    |    0    |
|          |    feature_in_read_read_fu_188   |    0    |    0    |    0    |
|          |    relu_en_V_read_read_fu_194    |    0    |    0    |    0    |
|          |      mode_V_read_read_fu_200     |    0    |    0    |    0    |
|          |       Sy_V_read_read_fu_206      |    0    |    0    |    0    |
|   read   |       Sx_V_read_read_fu_212      |    0    |    0    |    0    |
|          |       Ky_V_read_read_fu_218      |    0    |    0    |    0    |
|          |       Kx_V_read_read_fu_224      |    0    |    0    |    0    |
|          |     CHout_V_read_read_fu_230     |    0    |    0    |    0    |
|          |      Win_V_read_read_fu_236      |    0    |    0    |    0    |
|          |      Hin_V_read_read_fu_242      |    0    |    0    |    0    |
|          |      CHin_V_read_read_fu_248     |    0    |    0    |    0    |
|          |          grp_read_fu_261         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_254       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_446           |    0    |    0    |    0    |
|          |           tmp_5_fu_456           |    0    |    0    |    0    |
|          |           tmp_10_fu_466          |    0    |    0    |    0    |
|          |           tmp_16_fu_476          |    0    |    0    |    0    |
|partselect|           tmp_2_fu_510           |    0    |    0    |    0    |
|          |           tmp_6_fu_526           |    0    |    0    |    0    |
|          |           tmp_4_fu_568           |    0    |    0    |    0    |
|          |           tmp_11_fu_584          |    0    |    0    |    0    |
|          |          tmp_25_fu_1281          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         lhs_V_cast_fu_486        |    0    |    0    |    0    |
|          |        lhs_V_1_cast_fu_544       |    0    |    0    |    0    |
|          |         r_V_2_cast_fu_626        |    0    |    0    |    0    |
|          |        lhs_V_2_cast_fu_630       |    0    |    0    |    0    |
|          |         r_V_3_cast_fu_640        |    0    |    0    |    0    |
|          |        rhs_V_2_cast_fu_644       |    0    |    0    |    0    |
|          |           tmp_tr_fu_658          |    0    |    0    |    0    |
|          |         r_V_6_cast_fu_676        |    0    |    0    |    0    |
|          |        lhs_V_4_cast_fu_680       |    0    |    0    |    0    |
|          |         r_V_7_cast_fu_690        |    0    |    0    |    0    |
|          |        rhs_V_5_cast_fu_694       |    0    |    0    |    0    |
|          |          tmp_2_tr_fu_708         |    0    |    0    |    0    |
|          |        tmp_10_cast_fu_718        |    0    |    0    |    0    |
|          |        tmp_16_cast_fu_721        |    0    |    0    |    0    |
|          |        tmp_17_cast_fu_724        |    0    |    0    |    0    |
|          |        tmp_21_cast_fu_727        |    0    |    0    |    0    |
|          |           tmp_9_fu_750           |    0    |    0    |    0    |
|          |           tmp_s_fu_753           |    0    |    0    |    0    |
|          |        rhs_V_4_cast_fu_756       |    0    |    0    |    0    |
|          |          rhs_V_1_fu_760          |    0    |    0    |    0    |
|          |           tmp_14_fu_763          |    0    |    0    |    0    |
|          |           tmp_15_fu_766          |    0    |    0    |    0    |
|          |          rhs_V_2_fu_769          |    0    |    0    |    0    |
|          |       rhs_V_16_cast_fu_772       |    0    |    0    |    0    |
|          |       rhs_V_12_cast_fu_775       |    0    |    0    |    0    |
|   zext   |       rhs_V_13_cast_fu_778       |    0    |    0    |    0    |
|          |       rhs_V_14_cast_fu_781       |    0    |    0    |    0    |
|          |            cast_fu_784           |    0    |    0    |    0    |
|          |           cast2_fu_793           |    0    |    0    |    0    |
|          |           cast1_fu_803           |    0    |    0    |    0    |
|          |    i_op_assign_10_cast8_fu_819   |    0    |    0    |    0    |
|          |         r_V_9_cast_fu_823        |    0    |    0    |    0    |
|          |      tmp_10_mid2_cast_fu_893     |    0    |    0    |    0    |
|          |      tmp_10_cast_mid2_fu_897     |    0    |    0    |    0    |
|          | i_op_assign_10_cast8_mid1_fu_919 |    0    |    0    |    0    |
|          |      r_V_9_cast_mid1_fu_923      |    0    |    0    |    0    |
|          |    i_op_assign_12_cast7_fu_956   |    0    |    0    |    0    |
|          |           tmp_18_fu_959          |    0    |    0    |    0    |
|          |        tmp_18_mid1_fu_1013       |    0    |    0    |    0    |
|          |  r_V_17_mid2_v_v_v_cast_fu_1054  |    0    |    0    |    0    |
|          |       r_V_17_mid2_v_fu_1063      |    0    |    0    |    0    |
|          |          tmp_27_fu_1086          |    0    |    0    |    0    |
|          |       lhs_V_9_cast_fu_1128       |    0    |    0    |    0    |
|          |         tmp_cast_fu_1132         |    0    |    0    |    0    |
|          |         tmp3_cast_fu_1144        |    0    |    0    |    0    |
|          |     tmp_19_cast_cast_fu_1152     |    0    |    0    |    0    |
|          |   feature_out8_sum_cast_fu_1161  |    0    |    0    |    0    |
|          |       rhs_V_11_cast_fu_1200      |    0    |    0    |    0    |
|          |         tmp2_cast_fu_1234        |    0    |    0    |    0    |
|          |     tmp_39_cast_cast_fu_1243     |    0    |    0    |    0    |
|          |        W4_sum_cast_fu_1252       |    0    |    0    |    0    |
|          |      bias6_sum_cast_fu_1267      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_17_fu_496          |    0    |    0    |    0    |
| bitselect|           tmp_20_fu_554          |    0    |    0    |    0    |
|          |          tmp_38_fu_1101          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           r_V_2_fu_618           |    0    |    0    |    0    |
|          |           r_V_6_fu_668           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         r_V_4_cast_fu_654        |    0    |    0    |    0    |
|          |         r_V_8_cast_fu_704        |    0    |    0    |    0    |
|          |        lhs_V_7_cast_fu_968       |    0    |    0    |    0    |
|          |     lhs_V_7_cast_mid1_fu_1030    |    0    |    0    |    0    |
|   sext   |     r_V_12_mid2_v_v_v_fu_1034    |    0    |    0    |    0    |
|          |       r_V_12_mid2_v_fu_1038      |    0    |    0    |    0    |
|          |           lhs_V_fu_1115          |    0    |    0    |    0    |
|          |       lhs_V_8_cast_fu_1119       |    0    |    0    |    0    |
|          |   feature_in2_sum9_cast_fu_1214  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_21_fu_730          |    0    |    0    |    0    |
|   trunc  |           tmp_26_fu_740          |    0    |    0    |    0    |
|          |          tmp_35_fu_1291          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    28   |   675   |   2467  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     CHin_V_read_reg_1431    |   16   |
|    CHout_V_read_reg_1420    |   16   |
|      Kx_V_read_reg_1414     |    8   |
|      Ky_V_read_reg_1409     |    8   |
|      Sx_V_read_reg_1404     |    8   |
|      Sy_V_read_reg_1399     |    8   |
|     Win_V_read_reg_1426     |   16   |
|       Wout_V_reg_1519       |   16   |
|      bias6_sum_reg_1720     |   31   |
|       bound1_reg_1596       |   48   |
|       bound4_reg_1591       |   32   |
|        bound_reg_1586       |   16   |
|       brmerge_reg_1702      |    1   |
|         cin_reg_1744        |   16   |
|      exitcond2_reg_1740     |    1   |
|  exitcond_flatten2_reg_1619 |    1   |
|  exitcond_flatten_reg_1683  |    1   |
|    exitcond_mid1_reg_1628   |    1   |
|    exitcond_mid_reg_1601    |    1   |
|     gmem_addr_1_reg_1725    |   32   |
|     gmem_addr_2_reg_1749    |   32   |
|  gmem_addr_3_read_reg_1766  |   32   |
|     gmem_addr_3_reg_1760    |   32   |
|      gmem_addr_reg_1781     |   32   |
| i_op_assign_10_mid2_reg_1673|   16   |
|i_op_assign_12_cast7_reg_1678|   32   |
| i_op_assign_12_mid2_reg_1635|   16   |
| i_op_assign_13_mid2_reg_1692|    8   |
|    i_op_assign_1_reg_306    |   16   |
|    i_op_assign_2_reg_318    |   16   |
|    i_op_assign_3_reg_340    |    8   |
|    i_op_assign_4_reg_363    |    8   |
|     i_op_assign_reg_374     |   16   |
|    i_op_assign_s_reg_282    |   16   |
|   indvar_flatten1_reg_271   |   48   |
|   indvar_flatten7_reg_294   |   32   |
|indvar_flatten_next1_reg_1614|   48   |
|indvar_flatten_next8_reg_1735|   32   |
| indvar_flatten_next_reg_1687|   16   |
|    indvar_flatten_reg_329   |   16   |
|          j_reg_1730         |   16   |
|         jj_reg_1776         |    8   |
|    lhs_V_2_cast_reg_1468    |   17   |
|    lhs_V_4_cast_reg_1483    |   17   |
|      next_mul_reg_1755      |   32   |
|         p_1_reg_1463        |    8   |
|         p_s_reg_1458        |    8   |
|     r_V_10_mid2_reg_1668    |   48   |
|       r_V_10_reg_1606       |   48   |
|       r_V_12_reg_1710       |   48   |
|        r_V_16_reg_385       |   32   |
|  r_V_17_mid2_v_v_v_reg_1697 |    8   |
|     r_V_4_cast_reg_1473     |   19   |
|     r_V_8_cast_reg_1489     |   19   |
|           reg_440           |   32   |
|   relu_en_V_read_reg_1394   |    1   |
|    rhs_V_12_cast_reg_1568   |   48   |
|    rhs_V_13_cast_reg_1575   |   24   |
|    rhs_V_14_cast_reg_1580   |   32   |
|    rhs_V_16_cast_reg_1563   |   16   |
|       rhs_V_1_reg_1540      |   32   |
|       rhs_V_2_reg_1558      |   48   |
|    rhs_V_4_cast_reg_1534    |   32   |
|        sum_1_reg_351        |   32   |
|        sum_2_reg_396        |   32   |
|        sum_3_reg_407        |   32   |
|        sum_4_reg_1787       |   32   |
|        sum_5_reg_1771       |   32   |
|        tmp1_reg_1715        |   48   |
|  tmp_10_cast_mid2_reg_1656  |   32   |
|     tmp_10_cast_reg_1499    |   49   |
|  tmp_10_mid2_cast_reg_1651  |   31   |
|    tmp_10_mid2_v_reg_1646   |   16   |
|       tmp_10_reg_1448       |   30   |
|       tmp_14_reg_1547       |   16   |
|       tmp_15_reg_1553       |   16   |
|     tmp_16_cast_reg_1504    |   31   |
|       tmp_16_reg_1453       |   30   |
|     tmp_17_cast_reg_1509    |   49   |
|        tmp_1_reg_1438       |   30   |
|     tmp_21_cast_reg_1514    |   48   |
|     tmp_21_mid2_reg_1662    |   16   |
|       tmp_24_reg_1641       |   16   |
|      tmp_2_tr_reg_1494      |   19   |
|       tmp_33_reg_1706       |    1   |
|        tmp_5_reg_1443       |   30   |
|        tmp_9_reg_1524       |   16   |
|        tmp_s_reg_1529       |   16   |
|       tmp_tr_reg_1478       |   19   |
+-----------------------------+--------+
|            Total            |  2061  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|   grp_writeresp_fu_254  |  p0  |   4  |   1  |    4   ||    1    |
|   grp_writeresp_fu_254  |  p1  |   5  |  32  |   160  ||    32   |
|   grp_writeresp_fu_254  |  p2  |   2  |  32  |   64   ||    32   |
|     grp_read_fu_261     |  p1  |   3  |  32  |   96   ||    32   |
|  i_op_assign_s_reg_282  |  p0  |   2  |  16  |   32   ||    16   |
| indvar_flatten7_reg_294 |  p0  |   2  |  32  |   64   ||    32   |
|  i_op_assign_1_reg_306  |  p0  |   2  |  16  |   32   ||    16   |
|      sum_1_reg_351      |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_423       |  p0  |   2  |  32  |   64   ||    32   |
|        grp_fu_423       |  p1  |   2  |  32  |   64   ||    32   |
|        grp_fu_662       |  p0  |   2  |  19  |   38   ||    19   |
|        grp_fu_662       |  p1  |   2  |   9  |   18   ||    9    |
|        grp_fu_712       |  p0  |   2  |  19  |   38   ||    19   |
|        grp_fu_712       |  p1  |   2  |   9  |   18   ||    9    |
|       grp_fu_1376       |  p0  |   2  |  16  |   32   ||    16   |
|       grp_fu_1388       |  p1  |   2  |   8  |   16   ||    8    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   804  ||  25.504 ||   337   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |   675  |  2467  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   337  |
|  Register |    -   |    -   |  2061  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   25   |  2736  |  2804  |
+-----------+--------+--------+--------+--------+
