
I2C_QUICK_START_MASTER_INTERRUPT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005f34  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00005f34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000104  20000070  00005fa4  00020070  2**2
                  ALLOC
  3 .stack        00002004  20000174  000060a8  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   00029334  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003462  00000000  00000000  00049425  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000025d3  00000000  00000000  0004c887  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000758  00000000  00000000  0004ee5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000628  00000000  00000000  0004f5b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a79b  00000000  00000000  0004fbda  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000c9ee  00000000  00000000  0006a375  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008915a  00000000  00000000  00076d63  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001f5c  00000000  00000000  000ffec0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	78 21 00 20 15 30 00 00 0d 31 00 00 0d 31 00 00     x!. .0...1...1..
	...
      2c:	0d 31 00 00 00 00 00 00 00 00 00 00 0d 31 00 00     .1...........1..
      3c:	0d 31 00 00 0d 31 00 00 0d 31 00 00 0d 31 00 00     .1...1...1...1..
      4c:	0d 31 00 00 0d 31 00 00 0d 31 00 00 0d 31 00 00     .1...1...1...1..
      5c:	0d 31 00 00 0d 31 00 00 41 19 00 00 59 19 00 00     .1...1..A...Y...
      6c:	71 19 00 00 89 19 00 00 a1 19 00 00 b9 19 00 00     q...............
      7c:	0d 31 00 00 0d 31 00 00 0d 31 00 00 0d 31 00 00     .1...1...1...1..
      8c:	0d 31 00 00 0d 31 00 00 00 00 00 00 00 00 00 00     .1...1..........
      9c:	0d 31 00 00 0d 31 00 00 0d 31 00 00 0d 31 00 00     .1...1...1...1..
      ac:	0d 31 00 00 00 00 00 00                             .1......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	00005f34 	.word	0x00005f34

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	00005f34 	.word	0x00005f34
     10c:	00005f34 	.word	0x00005f34
     110:	00000000 	.word	0x00000000

00000114 <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
     114:	b580      	push	{r7, lr}
     116:	b082      	sub	sp, #8
     118:	af00      	add	r7, sp, #0
     11a:	6078      	str	r0, [r7, #4]
	if (n > 0) {
     11c:	687b      	ldr	r3, [r7, #4]
     11e:	2b00      	cmp	r3, #0
     120:	d00c      	beq.n	13c <delay_cycles+0x28>
		SysTick->LOAD = n;
     122:	4b08      	ldr	r3, [pc, #32]	; (144 <delay_cycles+0x30>)
     124:	687a      	ldr	r2, [r7, #4]
     126:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
     128:	4b06      	ldr	r3, [pc, #24]	; (144 <delay_cycles+0x30>)
     12a:	2200      	movs	r2, #0
     12c:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     12e:	46c0      	nop			; (mov r8, r8)
     130:	4b04      	ldr	r3, [pc, #16]	; (144 <delay_cycles+0x30>)
     132:	681a      	ldr	r2, [r3, #0]
     134:	2380      	movs	r3, #128	; 0x80
     136:	025b      	lsls	r3, r3, #9
     138:	4013      	ands	r3, r2
     13a:	d0f9      	beq.n	130 <delay_cycles+0x1c>
		};
	}
}
     13c:	46c0      	nop			; (mov r8, r8)
     13e:	46bd      	mov	sp, r7
     140:	b002      	add	sp, #8
     142:	bd80      	pop	{r7, pc}
     144:	e000e010 	.word	0xe000e010

00000148 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     148:	b580      	push	{r7, lr}
     14a:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
     14c:	2000      	movs	r0, #0
     14e:	4b0f      	ldr	r3, [pc, #60]	; (18c <delay_init+0x44>)
     150:	4798      	blx	r3
     152:	0002      	movs	r2, r0
     154:	4b0e      	ldr	r3, [pc, #56]	; (190 <delay_init+0x48>)
     156:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
     158:	4b0d      	ldr	r3, [pc, #52]	; (190 <delay_init+0x48>)
     15a:	6818      	ldr	r0, [r3, #0]
     15c:	4b0d      	ldr	r3, [pc, #52]	; (194 <delay_init+0x4c>)
     15e:	22fa      	movs	r2, #250	; 0xfa
     160:	0091      	lsls	r1, r2, #2
     162:	4798      	blx	r3
     164:	0003      	movs	r3, r0
     166:	001a      	movs	r2, r3
     168:	4b09      	ldr	r3, [pc, #36]	; (190 <delay_init+0x48>)
     16a:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     16c:	4b08      	ldr	r3, [pc, #32]	; (190 <delay_init+0x48>)
     16e:	6818      	ldr	r0, [r3, #0]
     170:	4b08      	ldr	r3, [pc, #32]	; (194 <delay_init+0x4c>)
     172:	22fa      	movs	r2, #250	; 0xfa
     174:	0091      	lsls	r1, r2, #2
     176:	4798      	blx	r3
     178:	0003      	movs	r3, r0
     17a:	001a      	movs	r2, r3
     17c:	4b06      	ldr	r3, [pc, #24]	; (198 <delay_init+0x50>)
     17e:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     180:	4b06      	ldr	r3, [pc, #24]	; (19c <delay_init+0x54>)
     182:	2205      	movs	r2, #5
     184:	601a      	str	r2, [r3, #0]
}
     186:	46c0      	nop			; (mov r8, r8)
     188:	46bd      	mov	sp, r7
     18a:	bd80      	pop	{r7, pc}
     18c:	00002bc9 	.word	0x00002bc9
     190:	20000000 	.word	0x20000000
     194:	00003829 	.word	0x00003829
     198:	20000004 	.word	0x20000004
     19c:	e000e010 	.word	0xe000e010

000001a0 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     1a0:	b580      	push	{r7, lr}
     1a2:	b082      	sub	sp, #8
     1a4:	af00      	add	r7, sp, #0
     1a6:	6078      	str	r0, [r7, #4]
	while (n--) {
     1a8:	e004      	b.n	1b4 <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     1aa:	4b07      	ldr	r3, [pc, #28]	; (1c8 <delay_cycles_ms+0x28>)
     1ac:	681b      	ldr	r3, [r3, #0]
     1ae:	0018      	movs	r0, r3
     1b0:	4b06      	ldr	r3, [pc, #24]	; (1cc <delay_cycles_ms+0x2c>)
     1b2:	4798      	blx	r3
	while (n--) {
     1b4:	687b      	ldr	r3, [r7, #4]
     1b6:	1e5a      	subs	r2, r3, #1
     1b8:	607a      	str	r2, [r7, #4]
     1ba:	2b00      	cmp	r3, #0
     1bc:	d1f5      	bne.n	1aa <delay_cycles_ms+0xa>
	}
}
     1be:	46c0      	nop			; (mov r8, r8)
     1c0:	46bd      	mov	sp, r7
     1c2:	b002      	add	sp, #8
     1c4:	bd80      	pop	{r7, pc}
     1c6:	46c0      	nop			; (mov r8, r8)
     1c8:	20000000 	.word	0x20000000
     1cc:	00000115 	.word	0x00000115

000001d0 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
     1d0:	b580      	push	{r7, lr}
     1d2:	b082      	sub	sp, #8
     1d4:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
     1d6:	4b10      	ldr	r3, [pc, #64]	; (218 <cpu_irq_enter_critical+0x48>)
     1d8:	681b      	ldr	r3, [r3, #0]
     1da:	2b00      	cmp	r3, #0
     1dc:	d112      	bne.n	204 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     1de:	f3ef 8310 	mrs	r3, PRIMASK
     1e2:	607b      	str	r3, [r7, #4]
  return(result);
     1e4:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
     1e6:	2b00      	cmp	r3, #0
     1e8:	d109      	bne.n	1fe <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
     1ea:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1ec:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1f0:	4b0a      	ldr	r3, [pc, #40]	; (21c <cpu_irq_enter_critical+0x4c>)
     1f2:	2200      	movs	r2, #0
     1f4:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1f6:	4b0a      	ldr	r3, [pc, #40]	; (220 <cpu_irq_enter_critical+0x50>)
     1f8:	2201      	movs	r2, #1
     1fa:	701a      	strb	r2, [r3, #0]
     1fc:	e002      	b.n	204 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1fe:	4b08      	ldr	r3, [pc, #32]	; (220 <cpu_irq_enter_critical+0x50>)
     200:	2200      	movs	r2, #0
     202:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     204:	4b04      	ldr	r3, [pc, #16]	; (218 <cpu_irq_enter_critical+0x48>)
     206:	681b      	ldr	r3, [r3, #0]
     208:	1c5a      	adds	r2, r3, #1
     20a:	4b03      	ldr	r3, [pc, #12]	; (218 <cpu_irq_enter_critical+0x48>)
     20c:	601a      	str	r2, [r3, #0]
}
     20e:	46c0      	nop			; (mov r8, r8)
     210:	46bd      	mov	sp, r7
     212:	b002      	add	sp, #8
     214:	bd80      	pop	{r7, pc}
     216:	46c0      	nop			; (mov r8, r8)
     218:	2000008c 	.word	0x2000008c
     21c:	20000008 	.word	0x20000008
     220:	20000090 	.word	0x20000090

00000224 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
     224:	b580      	push	{r7, lr}
     226:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     228:	4b0b      	ldr	r3, [pc, #44]	; (258 <cpu_irq_leave_critical+0x34>)
     22a:	681b      	ldr	r3, [r3, #0]
     22c:	1e5a      	subs	r2, r3, #1
     22e:	4b0a      	ldr	r3, [pc, #40]	; (258 <cpu_irq_leave_critical+0x34>)
     230:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     232:	4b09      	ldr	r3, [pc, #36]	; (258 <cpu_irq_leave_critical+0x34>)
     234:	681b      	ldr	r3, [r3, #0]
     236:	2b00      	cmp	r3, #0
     238:	d10a      	bne.n	250 <cpu_irq_leave_critical+0x2c>
     23a:	4b08      	ldr	r3, [pc, #32]	; (25c <cpu_irq_leave_critical+0x38>)
     23c:	781b      	ldrb	r3, [r3, #0]
     23e:	b2db      	uxtb	r3, r3
     240:	2b00      	cmp	r3, #0
     242:	d005      	beq.n	250 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
     244:	4b06      	ldr	r3, [pc, #24]	; (260 <cpu_irq_leave_critical+0x3c>)
     246:	2201      	movs	r2, #1
     248:	701a      	strb	r2, [r3, #0]
     24a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     24e:	b662      	cpsie	i
	}
}
     250:	46c0      	nop			; (mov r8, r8)
     252:	46bd      	mov	sp, r7
     254:	bd80      	pop	{r7, pc}
     256:	46c0      	nop			; (mov r8, r8)
     258:	2000008c 	.word	0x2000008c
     25c:	20000090 	.word	0x20000090
     260:	20000008 	.word	0x20000008

00000264 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     264:	b580      	push	{r7, lr}
     266:	b084      	sub	sp, #16
     268:	af00      	add	r7, sp, #0
     26a:	0002      	movs	r2, r0
     26c:	1dfb      	adds	r3, r7, #7
     26e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
     270:	230f      	movs	r3, #15
     272:	18fb      	adds	r3, r7, r3
     274:	1dfa      	adds	r2, r7, #7
     276:	7812      	ldrb	r2, [r2, #0]
     278:	09d2      	lsrs	r2, r2, #7
     27a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
     27c:	230e      	movs	r3, #14
     27e:	18fb      	adds	r3, r7, r3
     280:	1dfa      	adds	r2, r7, #7
     282:	7812      	ldrb	r2, [r2, #0]
     284:	0952      	lsrs	r2, r2, #5
     286:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
     288:	4b0d      	ldr	r3, [pc, #52]	; (2c0 <system_pinmux_get_group_from_gpio_pin+0x5c>)
     28a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
     28c:	230f      	movs	r3, #15
     28e:	18fb      	adds	r3, r7, r3
     290:	781b      	ldrb	r3, [r3, #0]
     292:	2b00      	cmp	r3, #0
     294:	d10f      	bne.n	2b6 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
     296:	230f      	movs	r3, #15
     298:	18fb      	adds	r3, r7, r3
     29a:	781b      	ldrb	r3, [r3, #0]
     29c:	009b      	lsls	r3, r3, #2
     29e:	2210      	movs	r2, #16
     2a0:	4694      	mov	ip, r2
     2a2:	44bc      	add	ip, r7
     2a4:	4463      	add	r3, ip
     2a6:	3b08      	subs	r3, #8
     2a8:	681a      	ldr	r2, [r3, #0]
     2aa:	230e      	movs	r3, #14
     2ac:	18fb      	adds	r3, r7, r3
     2ae:	781b      	ldrb	r3, [r3, #0]
     2b0:	01db      	lsls	r3, r3, #7
     2b2:	18d3      	adds	r3, r2, r3
     2b4:	e000      	b.n	2b8 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
     2b6:	2300      	movs	r3, #0
	}
}
     2b8:	0018      	movs	r0, r3
     2ba:	46bd      	mov	sp, r7
     2bc:	b004      	add	sp, #16
     2be:	bd80      	pop	{r7, pc}
     2c0:	41004400 	.word	0x41004400

000002c4 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     2c4:	b580      	push	{r7, lr}
     2c6:	b082      	sub	sp, #8
     2c8:	af00      	add	r7, sp, #0
     2ca:	0002      	movs	r2, r0
     2cc:	1dfb      	adds	r3, r7, #7
     2ce:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
     2d0:	1dfb      	adds	r3, r7, #7
     2d2:	781b      	ldrb	r3, [r3, #0]
     2d4:	0018      	movs	r0, r3
     2d6:	4b03      	ldr	r3, [pc, #12]	; (2e4 <port_get_group_from_gpio_pin+0x20>)
     2d8:	4798      	blx	r3
     2da:	0003      	movs	r3, r0
}
     2dc:	0018      	movs	r0, r3
     2de:	46bd      	mov	sp, r7
     2e0:	b002      	add	sp, #8
     2e2:	bd80      	pop	{r7, pc}
     2e4:	00000265 	.word	0x00000265

000002e8 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
     2e8:	b580      	push	{r7, lr}
     2ea:	b082      	sub	sp, #8
     2ec:	af00      	add	r7, sp, #0
     2ee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     2f0:	687b      	ldr	r3, [r7, #4]
     2f2:	2200      	movs	r2, #0
     2f4:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     2f6:	687b      	ldr	r3, [r7, #4]
     2f8:	2201      	movs	r2, #1
     2fa:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
     2fc:	687b      	ldr	r3, [r7, #4]
     2fe:	2200      	movs	r2, #0
     300:	709a      	strb	r2, [r3, #2]
}
     302:	46c0      	nop			; (mov r8, r8)
     304:	46bd      	mov	sp, r7
     306:	b002      	add	sp, #8
     308:	bd80      	pop	{r7, pc}
	...

0000030c <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
     30c:	b580      	push	{r7, lr}
     30e:	b084      	sub	sp, #16
     310:	af00      	add	r7, sp, #0
     312:	0002      	movs	r2, r0
     314:	1dfb      	adds	r3, r7, #7
     316:	701a      	strb	r2, [r3, #0]
     318:	1dbb      	adds	r3, r7, #6
     31a:	1c0a      	adds	r2, r1, #0
     31c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     31e:	1dfb      	adds	r3, r7, #7
     320:	781b      	ldrb	r3, [r3, #0]
     322:	0018      	movs	r0, r3
     324:	4b0d      	ldr	r3, [pc, #52]	; (35c <port_pin_set_output_level+0x50>)
     326:	4798      	blx	r3
     328:	0003      	movs	r3, r0
     32a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     32c:	1dfb      	adds	r3, r7, #7
     32e:	781b      	ldrb	r3, [r3, #0]
     330:	221f      	movs	r2, #31
     332:	4013      	ands	r3, r2
     334:	2201      	movs	r2, #1
     336:	409a      	lsls	r2, r3
     338:	0013      	movs	r3, r2
     33a:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
     33c:	1dbb      	adds	r3, r7, #6
     33e:	781b      	ldrb	r3, [r3, #0]
     340:	2b00      	cmp	r3, #0
     342:	d003      	beq.n	34c <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     344:	68fb      	ldr	r3, [r7, #12]
     346:	68ba      	ldr	r2, [r7, #8]
     348:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
     34a:	e002      	b.n	352 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
     34c:	68fb      	ldr	r3, [r7, #12]
     34e:	68ba      	ldr	r2, [r7, #8]
     350:	615a      	str	r2, [r3, #20]
}
     352:	46c0      	nop			; (mov r8, r8)
     354:	46bd      	mov	sp, r7
     356:	b004      	add	sp, #16
     358:	bd80      	pop	{r7, pc}
     35a:	46c0      	nop			; (mov r8, r8)
     35c:	000002c5 	.word	0x000002c5

00000360 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     360:	b580      	push	{r7, lr}
     362:	b082      	sub	sp, #8
     364:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
     366:	1d3b      	adds	r3, r7, #4
     368:	0018      	movs	r0, r3
     36a:	4b0e      	ldr	r3, [pc, #56]	; (3a4 <system_board_init+0x44>)
     36c:	4798      	blx	r3

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     36e:	1d3b      	adds	r3, r7, #4
     370:	2201      	movs	r2, #1
     372:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     374:	1d3b      	adds	r3, r7, #4
     376:	0019      	movs	r1, r3
     378:	2017      	movs	r0, #23
     37a:	4b0b      	ldr	r3, [pc, #44]	; (3a8 <system_board_init+0x48>)
     37c:	4798      	blx	r3
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
     37e:	2101      	movs	r1, #1
     380:	2017      	movs	r0, #23
     382:	4b0a      	ldr	r3, [pc, #40]	; (3ac <system_board_init+0x4c>)
     384:	4798      	blx	r3

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     386:	1d3b      	adds	r3, r7, #4
     388:	2200      	movs	r2, #0
     38a:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     38c:	1d3b      	adds	r3, r7, #4
     38e:	2201      	movs	r2, #1
     390:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     392:	1d3b      	adds	r3, r7, #4
     394:	0019      	movs	r1, r3
     396:	2037      	movs	r0, #55	; 0x37
     398:	4b03      	ldr	r3, [pc, #12]	; (3a8 <system_board_init+0x48>)
     39a:	4798      	blx	r3
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     39c:	46c0      	nop			; (mov r8, r8)
     39e:	46bd      	mov	sp, r7
     3a0:	b002      	add	sp, #8
     3a2:	bd80      	pop	{r7, pc}
     3a4:	000002e9 	.word	0x000002e9
     3a8:	000003d9 	.word	0x000003d9
     3ac:	0000030d 	.word	0x0000030d

000003b0 <system_pinmux_get_config_defaults>:
{
     3b0:	b580      	push	{r7, lr}
     3b2:	b082      	sub	sp, #8
     3b4:	af00      	add	r7, sp, #0
     3b6:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     3b8:	687b      	ldr	r3, [r7, #4]
     3ba:	2280      	movs	r2, #128	; 0x80
     3bc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3be:	687b      	ldr	r3, [r7, #4]
     3c0:	2200      	movs	r2, #0
     3c2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     3c4:	687b      	ldr	r3, [r7, #4]
     3c6:	2201      	movs	r2, #1
     3c8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     3ca:	687b      	ldr	r3, [r7, #4]
     3cc:	2200      	movs	r2, #0
     3ce:	70da      	strb	r2, [r3, #3]
}
     3d0:	46c0      	nop			; (mov r8, r8)
     3d2:	46bd      	mov	sp, r7
     3d4:	b002      	add	sp, #8
     3d6:	bd80      	pop	{r7, pc}

000003d8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     3d8:	b580      	push	{r7, lr}
     3da:	b084      	sub	sp, #16
     3dc:	af00      	add	r7, sp, #0
     3de:	0002      	movs	r2, r0
     3e0:	6039      	str	r1, [r7, #0]
     3e2:	1dfb      	adds	r3, r7, #7
     3e4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
     3e6:	230c      	movs	r3, #12
     3e8:	18fb      	adds	r3, r7, r3
     3ea:	0018      	movs	r0, r3
     3ec:	4b10      	ldr	r3, [pc, #64]	; (430 <port_pin_set_config+0x58>)
     3ee:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
     3f0:	230c      	movs	r3, #12
     3f2:	18fb      	adds	r3, r7, r3
     3f4:	2280      	movs	r2, #128	; 0x80
     3f6:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     3f8:	683b      	ldr	r3, [r7, #0]
     3fa:	781a      	ldrb	r2, [r3, #0]
     3fc:	230c      	movs	r3, #12
     3fe:	18fb      	adds	r3, r7, r3
     400:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     402:	683b      	ldr	r3, [r7, #0]
     404:	785a      	ldrb	r2, [r3, #1]
     406:	230c      	movs	r3, #12
     408:	18fb      	adds	r3, r7, r3
     40a:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     40c:	683b      	ldr	r3, [r7, #0]
     40e:	789a      	ldrb	r2, [r3, #2]
     410:	230c      	movs	r3, #12
     412:	18fb      	adds	r3, r7, r3
     414:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     416:	230c      	movs	r3, #12
     418:	18fa      	adds	r2, r7, r3
     41a:	1dfb      	adds	r3, r7, #7
     41c:	781b      	ldrb	r3, [r3, #0]
     41e:	0011      	movs	r1, r2
     420:	0018      	movs	r0, r3
     422:	4b04      	ldr	r3, [pc, #16]	; (434 <port_pin_set_config+0x5c>)
     424:	4798      	blx	r3
}
     426:	46c0      	nop			; (mov r8, r8)
     428:	46bd      	mov	sp, r7
     42a:	b004      	add	sp, #16
     42c:	bd80      	pop	{r7, pc}
     42e:	46c0      	nop			; (mov r8, r8)
     430:	000003b1 	.word	0x000003b1
     434:	00002f8d 	.word	0x00002f8d

00000438 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     438:	b580      	push	{r7, lr}
     43a:	b082      	sub	sp, #8
     43c:	af00      	add	r7, sp, #0
     43e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     440:	687b      	ldr	r3, [r7, #4]
     442:	2200      	movs	r2, #0
     444:	701a      	strb	r2, [r3, #0]
}
     446:	46c0      	nop			; (mov r8, r8)
     448:	46bd      	mov	sp, r7
     44a:	b002      	add	sp, #8
     44c:	bd80      	pop	{r7, pc}
	...

00000450 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     450:	b580      	push	{r7, lr}
     452:	b082      	sub	sp, #8
     454:	af00      	add	r7, sp, #0
     456:	0002      	movs	r2, r0
     458:	6039      	str	r1, [r7, #0]
     45a:	1dfb      	adds	r3, r7, #7
     45c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     45e:	1dfb      	adds	r3, r7, #7
     460:	781b      	ldrb	r3, [r3, #0]
     462:	2b01      	cmp	r3, #1
     464:	d00a      	beq.n	47c <system_apb_clock_set_mask+0x2c>
     466:	2b02      	cmp	r3, #2
     468:	d00f      	beq.n	48a <system_apb_clock_set_mask+0x3a>
     46a:	2b00      	cmp	r3, #0
     46c:	d114      	bne.n	498 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     46e:	4b0e      	ldr	r3, [pc, #56]	; (4a8 <system_apb_clock_set_mask+0x58>)
     470:	4a0d      	ldr	r2, [pc, #52]	; (4a8 <system_apb_clock_set_mask+0x58>)
     472:	6991      	ldr	r1, [r2, #24]
     474:	683a      	ldr	r2, [r7, #0]
     476:	430a      	orrs	r2, r1
     478:	619a      	str	r2, [r3, #24]
			break;
     47a:	e00f      	b.n	49c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     47c:	4b0a      	ldr	r3, [pc, #40]	; (4a8 <system_apb_clock_set_mask+0x58>)
     47e:	4a0a      	ldr	r2, [pc, #40]	; (4a8 <system_apb_clock_set_mask+0x58>)
     480:	69d1      	ldr	r1, [r2, #28]
     482:	683a      	ldr	r2, [r7, #0]
     484:	430a      	orrs	r2, r1
     486:	61da      	str	r2, [r3, #28]
			break;
     488:	e008      	b.n	49c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     48a:	4b07      	ldr	r3, [pc, #28]	; (4a8 <system_apb_clock_set_mask+0x58>)
     48c:	4a06      	ldr	r2, [pc, #24]	; (4a8 <system_apb_clock_set_mask+0x58>)
     48e:	6a11      	ldr	r1, [r2, #32]
     490:	683a      	ldr	r2, [r7, #0]
     492:	430a      	orrs	r2, r1
     494:	621a      	str	r2, [r3, #32]
			break;
     496:	e001      	b.n	49c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     498:	2317      	movs	r3, #23
     49a:	e000      	b.n	49e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     49c:	2300      	movs	r3, #0
}
     49e:	0018      	movs	r0, r3
     4a0:	46bd      	mov	sp, r7
     4a2:	b002      	add	sp, #8
     4a4:	bd80      	pop	{r7, pc}
     4a6:	46c0      	nop			; (mov r8, r8)
     4a8:	40000400 	.word	0x40000400

000004ac <system_pinmux_get_config_defaults>:
{
     4ac:	b580      	push	{r7, lr}
     4ae:	b082      	sub	sp, #8
     4b0:	af00      	add	r7, sp, #0
     4b2:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4b4:	687b      	ldr	r3, [r7, #4]
     4b6:	2280      	movs	r2, #128	; 0x80
     4b8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     4ba:	687b      	ldr	r3, [r7, #4]
     4bc:	2200      	movs	r2, #0
     4be:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     4c0:	687b      	ldr	r3, [r7, #4]
     4c2:	2201      	movs	r2, #1
     4c4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     4c6:	687b      	ldr	r3, [r7, #4]
     4c8:	2200      	movs	r2, #0
     4ca:	70da      	strb	r2, [r3, #3]
}
     4cc:	46c0      	nop			; (mov r8, r8)
     4ce:	46bd      	mov	sp, r7
     4d0:	b002      	add	sp, #8
     4d2:	bd80      	pop	{r7, pc}

000004d4 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
     4d4:	b580      	push	{r7, lr}
     4d6:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     4d8:	4b05      	ldr	r3, [pc, #20]	; (4f0 <system_is_debugger_present+0x1c>)
     4da:	789b      	ldrb	r3, [r3, #2]
     4dc:	b2db      	uxtb	r3, r3
     4de:	001a      	movs	r2, r3
     4e0:	2302      	movs	r3, #2
     4e2:	4013      	ands	r3, r2
     4e4:	1e5a      	subs	r2, r3, #1
     4e6:	4193      	sbcs	r3, r2
     4e8:	b2db      	uxtb	r3, r3
}
     4ea:	0018      	movs	r0, r3
     4ec:	46bd      	mov	sp, r7
     4ee:	bd80      	pop	{r7, pc}
     4f0:	41002000 	.word	0x41002000

000004f4 <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
     4f4:	b5f0      	push	{r4, r5, r6, r7, lr}
     4f6:	b097      	sub	sp, #92	; 0x5c
     4f8:	af00      	add	r7, sp, #0
     4fa:	6178      	str	r0, [r7, #20]
     4fc:	6139      	str	r1, [r7, #16]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
     4fe:	2300      	movs	r3, #0
     500:	63fb      	str	r3, [r7, #60]	; 0x3c
	int32_t tmp_baud_hs = 0;
     502:	2300      	movs	r3, #0
     504:	653b      	str	r3, [r7, #80]	; 0x50
	int32_t tmp_baudlow_hs = 0;
     506:	2300      	movs	r3, #0
     508:	64fb      	str	r3, [r7, #76]	; 0x4c
	enum status_code tmp_status_code = STATUS_OK;
     50a:	233b      	movs	r3, #59	; 0x3b
     50c:	2210      	movs	r2, #16
     50e:	4694      	mov	ip, r2
     510:	44bc      	add	ip, r7
     512:	4463      	add	r3, ip
     514:	2200      	movs	r2, #0
     516:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     518:	697b      	ldr	r3, [r7, #20]
     51a:	681b      	ldr	r3, [r3, #0]
     51c:	63bb      	str	r3, [r7, #56]	; 0x38
	Sercom *const sercom_hw = module->hw;
     51e:	697b      	ldr	r3, [r7, #20]
     520:	681b      	ldr	r3, [r3, #0]
     522:	637b      	str	r3, [r7, #52]	; 0x34

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     524:	2323      	movs	r3, #35	; 0x23
     526:	2210      	movs	r2, #16
     528:	18ba      	adds	r2, r7, r2
     52a:	18d4      	adds	r4, r2, r3
     52c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     52e:	0018      	movs	r0, r3
     530:	4bc0      	ldr	r3, [pc, #768]	; (834 <_i2c_master_set_config+0x340>)
     532:	4798      	blx	r3
     534:	0003      	movs	r3, r0
     536:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
     538:	230c      	movs	r3, #12
     53a:	2210      	movs	r2, #16
     53c:	4694      	mov	ip, r2
     53e:	44bc      	add	ip, r7
     540:	4463      	add	r3, ip
     542:	0018      	movs	r0, r3
     544:	4bbc      	ldr	r3, [pc, #752]	; (838 <_i2c_master_set_config+0x344>)
     546:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
     548:	693b      	ldr	r3, [r7, #16]
     54a:	69db      	ldr	r3, [r3, #28]
     54c:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t pad1 = config->pinmux_pad1;
     54e:	693b      	ldr	r3, [r7, #16]
     550:	6a1b      	ldr	r3, [r3, #32]
     552:	643b      	str	r3, [r7, #64]	; 0x40

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
     554:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     556:	2b00      	cmp	r3, #0
     558:	d106      	bne.n	568 <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     55a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     55c:	2100      	movs	r1, #0
     55e:	0018      	movs	r0, r3
     560:	4bb6      	ldr	r3, [pc, #728]	; (83c <_i2c_master_set_config+0x348>)
     562:	4798      	blx	r3
     564:	0003      	movs	r3, r0
     566:	647b      	str	r3, [r7, #68]	; 0x44
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
     568:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     56a:	b2da      	uxtb	r2, r3
     56c:	230c      	movs	r3, #12
     56e:	2110      	movs	r1, #16
     570:	468c      	mov	ip, r1
     572:	44bc      	add	ip, r7
     574:	4463      	add	r3, ip
     576:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     578:	230c      	movs	r3, #12
     57a:	2210      	movs	r2, #16
     57c:	4694      	mov	ip, r2
     57e:	44bc      	add	ip, r7
     580:	4463      	add	r3, ip
     582:	2202      	movs	r2, #2
     584:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     586:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     588:	0c1b      	lsrs	r3, r3, #16
     58a:	b2db      	uxtb	r3, r3
     58c:	220c      	movs	r2, #12
     58e:	2110      	movs	r1, #16
     590:	468c      	mov	ip, r1
     592:	44bc      	add	ip, r7
     594:	4462      	add	r2, ip
     596:	0011      	movs	r1, r2
     598:	0018      	movs	r0, r3
     59a:	4ba9      	ldr	r3, [pc, #676]	; (840 <_i2c_master_set_config+0x34c>)
     59c:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
     59e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     5a0:	2b00      	cmp	r3, #0
     5a2:	d106      	bne.n	5b2 <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     5a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     5a6:	2101      	movs	r1, #1
     5a8:	0018      	movs	r0, r3
     5aa:	4ba4      	ldr	r3, [pc, #656]	; (83c <_i2c_master_set_config+0x348>)
     5ac:	4798      	blx	r3
     5ae:	0003      	movs	r3, r0
     5b0:	643b      	str	r3, [r7, #64]	; 0x40
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
     5b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     5b4:	b2da      	uxtb	r2, r3
     5b6:	230c      	movs	r3, #12
     5b8:	2110      	movs	r1, #16
     5ba:	468c      	mov	ip, r1
     5bc:	44bc      	add	ip, r7
     5be:	4463      	add	r3, ip
     5c0:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     5c2:	230c      	movs	r3, #12
     5c4:	2210      	movs	r2, #16
     5c6:	4694      	mov	ip, r2
     5c8:	44bc      	add	ip, r7
     5ca:	4463      	add	r3, ip
     5cc:	2202      	movs	r2, #2
     5ce:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     5d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     5d2:	0c1b      	lsrs	r3, r3, #16
     5d4:	b2db      	uxtb	r3, r3
     5d6:	220c      	movs	r2, #12
     5d8:	2110      	movs	r1, #16
     5da:	468c      	mov	ip, r1
     5dc:	44bc      	add	ip, r7
     5de:	4462      	add	r2, ip
     5e0:	0011      	movs	r1, r2
     5e2:	0018      	movs	r0, r3
     5e4:	4b96      	ldr	r3, [pc, #600]	; (840 <_i2c_master_set_config+0x34c>)
     5e6:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     5e8:	693b      	ldr	r3, [r7, #16]
     5ea:	8a9a      	ldrh	r2, [r3, #20]
     5ec:	697b      	ldr	r3, [r7, #20]
     5ee:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
     5f0:	693b      	ldr	r3, [r7, #16]
     5f2:	8ada      	ldrh	r2, [r3, #22]
     5f4:	697b      	ldr	r3, [r7, #20]
     5f6:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     5f8:	693b      	ldr	r3, [r7, #16]
     5fa:	7e1b      	ldrb	r3, [r3, #24]
     5fc:	2b00      	cmp	r3, #0
     5fe:	d103      	bne.n	608 <_i2c_master_set_config+0x114>
     600:	4b90      	ldr	r3, [pc, #576]	; (844 <_i2c_master_set_config+0x350>)
     602:	4798      	blx	r3
     604:	1e03      	subs	r3, r0, #0
     606:	d002      	beq.n	60e <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     608:	2380      	movs	r3, #128	; 0x80
     60a:	657b      	str	r3, [r7, #84]	; 0x54
     60c:	e001      	b.n	612 <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
     60e:	2300      	movs	r3, #0
     610:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
     612:	693b      	ldr	r3, [r7, #16]
     614:	691b      	ldr	r3, [r3, #16]
     616:	2b00      	cmp	r3, #0
     618:	d004      	beq.n	624 <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
     61a:	693b      	ldr	r3, [r7, #16]
     61c:	691b      	ldr	r3, [r3, #16]
     61e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     620:	4313      	orrs	r3, r2
     622:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
     624:	693b      	ldr	r3, [r7, #16]
     626:	689b      	ldr	r3, [r3, #8]
     628:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     62a:	4313      	orrs	r3, r2
     62c:	657b      	str	r3, [r7, #84]	; 0x54

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
     62e:	693b      	ldr	r3, [r7, #16]
     630:	2224      	movs	r2, #36	; 0x24
     632:	5c9b      	ldrb	r3, [r3, r2]
     634:	2b00      	cmp	r3, #0
     636:	d004      	beq.n	642 <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     638:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     63a:	2280      	movs	r2, #128	; 0x80
     63c:	05d2      	lsls	r2, r2, #23
     63e:	4313      	orrs	r3, r2
     640:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
     642:	693b      	ldr	r3, [r7, #16]
     644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     646:	2b00      	cmp	r3, #0
     648:	d004      	beq.n	654 <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
     64a:	693b      	ldr	r3, [r7, #16]
     64c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     64e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     650:	4313      	orrs	r3, r2
     652:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     654:	693b      	ldr	r3, [r7, #16]
     656:	222c      	movs	r2, #44	; 0x2c
     658:	5c9b      	ldrb	r3, [r3, r2]
     65a:	2b00      	cmp	r3, #0
     65c:	d105      	bne.n	66a <_i2c_master_set_config+0x176>
     65e:	693b      	ldr	r3, [r7, #16]
     660:	689a      	ldr	r2, [r3, #8]
     662:	2380      	movs	r3, #128	; 0x80
     664:	049b      	lsls	r3, r3, #18
     666:	429a      	cmp	r2, r3
     668:	d104      	bne.n	674 <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     66a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     66c:	2280      	movs	r2, #128	; 0x80
     66e:	0512      	lsls	r2, r2, #20
     670:	4313      	orrs	r3, r2
     672:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
     674:	693b      	ldr	r3, [r7, #16]
     676:	222d      	movs	r2, #45	; 0x2d
     678:	5c9b      	ldrb	r3, [r3, r2]
     67a:	2b00      	cmp	r3, #0
     67c:	d004      	beq.n	688 <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     67e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     680:	2280      	movs	r2, #128	; 0x80
     682:	0412      	lsls	r2, r2, #16
     684:	4313      	orrs	r3, r2
     686:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
     688:	693b      	ldr	r3, [r7, #16]
     68a:	222e      	movs	r2, #46	; 0x2e
     68c:	5c9b      	ldrb	r3, [r3, r2]
     68e:	2b00      	cmp	r3, #0
     690:	d004      	beq.n	69c <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     694:	2280      	movs	r2, #128	; 0x80
     696:	03d2      	lsls	r2, r2, #15
     698:	4313      	orrs	r3, r2
     69a:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
     69c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     69e:	681a      	ldr	r2, [r3, #0]
     6a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     6a2:	431a      	orrs	r2, r3
     6a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     6a6:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     6a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     6aa:	2280      	movs	r2, #128	; 0x80
     6ac:	0052      	lsls	r2, r2, #1
     6ae:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     6b0:	2323      	movs	r3, #35	; 0x23
     6b2:	2210      	movs	r2, #16
     6b4:	4694      	mov	ip, r2
     6b6:	44bc      	add	ip, r7
     6b8:	4463      	add	r3, ip
     6ba:	781b      	ldrb	r3, [r3, #0]
     6bc:	3314      	adds	r3, #20
     6be:	b2db      	uxtb	r3, r3
     6c0:	0018      	movs	r0, r3
     6c2:	4b61      	ldr	r3, [pc, #388]	; (848 <_i2c_master_set_config+0x354>)
     6c4:	4798      	blx	r3
     6c6:	0003      	movs	r3, r0
     6c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t fscl        = 1000 * config->baud_rate;
     6ca:	693b      	ldr	r3, [r7, #16]
     6cc:	681b      	ldr	r3, [r3, #0]
     6ce:	22fa      	movs	r2, #250	; 0xfa
     6d0:	0092      	lsls	r2, r2, #2
     6d2:	4353      	muls	r3, r2
     6d4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     6d6:	693b      	ldr	r3, [r7, #16]
     6d8:	685b      	ldr	r3, [r3, #4]
     6da:	22fa      	movs	r2, #250	; 0xfa
     6dc:	0092      	lsls	r2, r2, #2
     6de:	4353      	muls	r3, r2
     6e0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t trise       = config->sda_scl_rise_time_ns;
     6e2:	693b      	ldr	r3, [r7, #16]
     6e4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
     6e6:	623b      	str	r3, [r7, #32]
	
	tmp_baud = (int32_t)(div_ceil(
     6e8:	4b58      	ldr	r3, [pc, #352]	; (84c <_i2c_master_set_config+0x358>)
     6ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     6ec:	4798      	blx	r3
     6ee:	0005      	movs	r5, r0
     6f0:	000e      	movs	r6, r1
     6f2:	4b56      	ldr	r3, [pc, #344]	; (84c <_i2c_master_set_config+0x358>)
     6f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
     6f6:	4798      	blx	r3
     6f8:	60b8      	str	r0, [r7, #8]
     6fa:	60f9      	str	r1, [r7, #12]
     6fc:	4b53      	ldr	r3, [pc, #332]	; (84c <_i2c_master_set_config+0x358>)
     6fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     700:	4798      	blx	r3
     702:	4c53      	ldr	r4, [pc, #332]	; (850 <_i2c_master_set_config+0x35c>)
     704:	4a53      	ldr	r2, [pc, #332]	; (854 <_i2c_master_set_config+0x360>)
     706:	4b54      	ldr	r3, [pc, #336]	; (858 <_i2c_master_set_config+0x364>)
     708:	47a0      	blx	r4
     70a:	0003      	movs	r3, r0
     70c:	000c      	movs	r4, r1
     70e:	603b      	str	r3, [r7, #0]
     710:	607c      	str	r4, [r7, #4]
     712:	4b4e      	ldr	r3, [pc, #312]	; (84c <_i2c_master_set_config+0x358>)
     714:	6a38      	ldr	r0, [r7, #32]
     716:	4798      	blx	r3
     718:	0002      	movs	r2, r0
     71a:	000b      	movs	r3, r1
     71c:	4c4c      	ldr	r4, [pc, #304]	; (850 <_i2c_master_set_config+0x35c>)
     71e:	6838      	ldr	r0, [r7, #0]
     720:	6879      	ldr	r1, [r7, #4]
     722:	47a0      	blx	r4
     724:	0003      	movs	r3, r0
     726:	000c      	movs	r4, r1
     728:	0018      	movs	r0, r3
     72a:	0021      	movs	r1, r4
     72c:	4c4b      	ldr	r4, [pc, #300]	; (85c <_i2c_master_set_config+0x368>)
     72e:	2200      	movs	r2, #0
     730:	4b4b      	ldr	r3, [pc, #300]	; (860 <_i2c_master_set_config+0x36c>)
     732:	47a0      	blx	r4
     734:	0003      	movs	r3, r0
     736:	000c      	movs	r4, r1
     738:	001a      	movs	r2, r3
     73a:	0023      	movs	r3, r4
     73c:	4c44      	ldr	r4, [pc, #272]	; (850 <_i2c_master_set_config+0x35c>)
     73e:	68b8      	ldr	r0, [r7, #8]
     740:	68f9      	ldr	r1, [r7, #12]
     742:	47a0      	blx	r4
     744:	0003      	movs	r3, r0
     746:	000c      	movs	r4, r1
     748:	001a      	movs	r2, r3
     74a:	0023      	movs	r3, r4
     74c:	4c45      	ldr	r4, [pc, #276]	; (864 <_i2c_master_set_config+0x370>)
     74e:	0028      	movs	r0, r5
     750:	0031      	movs	r1, r6
     752:	47a0      	blx	r4
     754:	0003      	movs	r3, r0
     756:	000c      	movs	r4, r1
     758:	001d      	movs	r5, r3
     75a:	0026      	movs	r6, r4
     75c:	6abb      	ldr	r3, [r7, #40]	; 0x28
     75e:	005a      	lsls	r2, r3, #1
     760:	4b3a      	ldr	r3, [pc, #232]	; (84c <_i2c_master_set_config+0x358>)
     762:	0010      	movs	r0, r2
     764:	4798      	blx	r3
     766:	0002      	movs	r2, r0
     768:	000b      	movs	r3, r1
     76a:	4c3c      	ldr	r4, [pc, #240]	; (85c <_i2c_master_set_config+0x368>)
     76c:	0028      	movs	r0, r5
     76e:	0031      	movs	r1, r6
     770:	47a0      	blx	r4
     772:	0003      	movs	r3, r0
     774:	000c      	movs	r4, r1
     776:	0018      	movs	r0, r3
     778:	0021      	movs	r1, r4
     77a:	4c3a      	ldr	r4, [pc, #232]	; (864 <_i2c_master_set_config+0x370>)
     77c:	2200      	movs	r2, #0
     77e:	4b3a      	ldr	r3, [pc, #232]	; (868 <_i2c_master_set_config+0x374>)
     780:	47a0      	blx	r4
     782:	0003      	movs	r3, r0
     784:	000c      	movs	r4, r1
     786:	001d      	movs	r5, r3
     788:	0026      	movs	r6, r4
     78a:	6abb      	ldr	r3, [r7, #40]	; 0x28
     78c:	005a      	lsls	r2, r3, #1
     78e:	4b2f      	ldr	r3, [pc, #188]	; (84c <_i2c_master_set_config+0x358>)
     790:	0010      	movs	r0, r2
     792:	4798      	blx	r3
     794:	0002      	movs	r2, r0
     796:	000b      	movs	r3, r1
     798:	4c34      	ldr	r4, [pc, #208]	; (86c <_i2c_master_set_config+0x378>)
     79a:	0028      	movs	r0, r5
     79c:	0031      	movs	r1, r6
     79e:	47a0      	blx	r4
     7a0:	0003      	movs	r3, r0
     7a2:	000c      	movs	r4, r1
     7a4:	0019      	movs	r1, r3
     7a6:	0022      	movs	r2, r4
     7a8:	4b31      	ldr	r3, [pc, #196]	; (870 <_i2c_master_set_config+0x37c>)
     7aa:	0008      	movs	r0, r1
     7ac:	0011      	movs	r1, r2
     7ae:	4798      	blx	r3
     7b0:	0003      	movs	r3, r0
     7b2:	63fb      	str	r3, [r7, #60]	; 0x3c
			fgclk - fscl * (10 + (fgclk * 0.000000001)* trise), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     7b4:	693b      	ldr	r3, [r7, #16]
     7b6:	689a      	ldr	r2, [r3, #8]
     7b8:	2380      	movs	r3, #128	; 0x80
     7ba:	049b      	lsls	r3, r3, #18
     7bc:	429a      	cmp	r2, r3
     7be:	d16a      	bne.n	896 <_i2c_master_set_config+0x3a2>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     7c0:	4b22      	ldr	r3, [pc, #136]	; (84c <_i2c_master_set_config+0x358>)
     7c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     7c4:	4798      	blx	r3
     7c6:	4c25      	ldr	r4, [pc, #148]	; (85c <_i2c_master_set_config+0x368>)
     7c8:	0002      	movs	r2, r0
     7ca:	000b      	movs	r3, r1
     7cc:	47a0      	blx	r4
     7ce:	0003      	movs	r3, r0
     7d0:	000c      	movs	r4, r1
     7d2:	001d      	movs	r5, r3
     7d4:	0026      	movs	r6, r4
     7d6:	4b1d      	ldr	r3, [pc, #116]	; (84c <_i2c_master_set_config+0x358>)
     7d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
     7da:	4798      	blx	r3
     7dc:	4c1c      	ldr	r4, [pc, #112]	; (850 <_i2c_master_set_config+0x35c>)
     7de:	2200      	movs	r2, #0
     7e0:	4b24      	ldr	r3, [pc, #144]	; (874 <_i2c_master_set_config+0x380>)
     7e2:	47a0      	blx	r4
     7e4:	0003      	movs	r3, r0
     7e6:	000c      	movs	r4, r1
     7e8:	001a      	movs	r2, r3
     7ea:	0023      	movs	r3, r4
     7ec:	4c1f      	ldr	r4, [pc, #124]	; (86c <_i2c_master_set_config+0x378>)
     7ee:	0028      	movs	r0, r5
     7f0:	0031      	movs	r1, r6
     7f2:	47a0      	blx	r4
     7f4:	0003      	movs	r3, r0
     7f6:	000c      	movs	r4, r1
     7f8:	0018      	movs	r0, r3
     7fa:	0021      	movs	r1, r4
     7fc:	4c19      	ldr	r4, [pc, #100]	; (864 <_i2c_master_set_config+0x370>)
     7fe:	2200      	movs	r2, #0
     800:	4b19      	ldr	r3, [pc, #100]	; (868 <_i2c_master_set_config+0x374>)
     802:	47a0      	blx	r4
     804:	0003      	movs	r3, r0
     806:	000c      	movs	r4, r1
     808:	0019      	movs	r1, r3
     80a:	0022      	movs	r2, r4
     80c:	4b18      	ldr	r3, [pc, #96]	; (870 <_i2c_master_set_config+0x37c>)
     80e:	0008      	movs	r0, r1
     810:	0011      	movs	r1, r2
     812:	4798      	blx	r3
     814:	0003      	movs	r3, r0
     816:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (tmp_baudlow_hs) {
     818:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     81a:	2b00      	cmp	r3, #0
     81c:	d02e      	beq.n	87c <_i2c_master_set_config+0x388>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     81e:	4b16      	ldr	r3, [pc, #88]	; (878 <_i2c_master_set_config+0x384>)
     820:	6a79      	ldr	r1, [r7, #36]	; 0x24
     822:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     824:	4798      	blx	r3
     826:	0003      	movs	r3, r0
     828:	1e9a      	subs	r2, r3, #2
     82a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     82c:	1ad3      	subs	r3, r2, r3
     82e:	653b      	str	r3, [r7, #80]	; 0x50
     830:	e031      	b.n	896 <_i2c_master_set_config+0x3a2>
     832:	46c0      	nop			; (mov r8, r8)
     834:	00001825 	.word	0x00001825
     838:	000004ad 	.word	0x000004ad
     83c:	00001669 	.word	0x00001669
     840:	00002f8d 	.word	0x00002f8d
     844:	000004d5 	.word	0x000004d5
     848:	00002dc5 	.word	0x00002dc5
     84c:	000051b1 	.word	0x000051b1
     850:	0000461d 	.word	0x0000461d
     854:	e826d695 	.word	0xe826d695
     858:	3e112e0b 	.word	0x3e112e0b
     85c:	00003995 	.word	0x00003995
     860:	40240000 	.word	0x40240000
     864:	00004b1d 	.word	0x00004b1d
     868:	3ff00000 	.word	0x3ff00000
     86c:	00003fb5 	.word	0x00003fb5
     870:	00005149 	.word	0x00005149
     874:	40080000 	.word	0x40080000
     878:	00003829 	.word	0x00003829
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     87c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     87e:	005a      	lsls	r2, r3, #1
     880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     882:	18d3      	adds	r3, r2, r3
     884:	1e5a      	subs	r2, r3, #1
     886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     888:	0059      	lsls	r1, r3, #1
     88a:	4b1d      	ldr	r3, [pc, #116]	; (900 <_i2c_master_set_config+0x40c>)
     88c:	0010      	movs	r0, r2
     88e:	4798      	blx	r3
     890:	0003      	movs	r3, r0
     892:	3b01      	subs	r3, #1
     894:	653b      	str	r3, [r7, #80]	; 0x50
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     896:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     898:	2bff      	cmp	r3, #255	; 0xff
     89a:	dc08      	bgt.n	8ae <_i2c_master_set_config+0x3ba>
     89c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     89e:	2b00      	cmp	r3, #0
     8a0:	db05      	blt.n	8ae <_i2c_master_set_config+0x3ba>
     8a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
     8a4:	2bff      	cmp	r3, #255	; 0xff
     8a6:	dc02      	bgt.n	8ae <_i2c_master_set_config+0x3ba>
     8a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
     8aa:	2b00      	cmp	r3, #0
     8ac:	da06      	bge.n	8bc <_i2c_master_set_config+0x3c8>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
     8ae:	233b      	movs	r3, #59	; 0x3b
     8b0:	2210      	movs	r2, #16
     8b2:	4694      	mov	ip, r2
     8b4:	44bc      	add	ip, r7
     8b6:	4463      	add	r3, ip
     8b8:	2240      	movs	r2, #64	; 0x40
     8ba:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
     8bc:	233b      	movs	r3, #59	; 0x3b
     8be:	2210      	movs	r2, #16
     8c0:	4694      	mov	ip, r2
     8c2:	44bc      	add	ip, r7
     8c4:	4463      	add	r3, ip
     8c6:	781b      	ldrb	r3, [r3, #0]
     8c8:	2b40      	cmp	r3, #64	; 0x40
     8ca:	d00e      	beq.n	8ea <_i2c_master_set_config+0x3f6>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     8cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     8ce:	22ff      	movs	r2, #255	; 0xff
     8d0:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     8d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
     8d4:	041b      	lsls	r3, r3, #16
     8d6:	0019      	movs	r1, r3
     8d8:	23ff      	movs	r3, #255	; 0xff
     8da:	041b      	lsls	r3, r3, #16
     8dc:	400b      	ands	r3, r1
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     8de:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     8e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
     8e2:	0612      	lsls	r2, r2, #24
     8e4:	431a      	orrs	r2, r3
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     8e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     8e8:	60da      	str	r2, [r3, #12]
	}

	return tmp_status_code;
     8ea:	233b      	movs	r3, #59	; 0x3b
     8ec:	2210      	movs	r2, #16
     8ee:	4694      	mov	ip, r2
     8f0:	44bc      	add	ip, r7
     8f2:	4463      	add	r3, ip
     8f4:	781b      	ldrb	r3, [r3, #0]
}
     8f6:	0018      	movs	r0, r3
     8f8:	46bd      	mov	sp, r7
     8fa:	b017      	add	sp, #92	; 0x5c
     8fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8fe:	46c0      	nop			; (mov r8, r8)
     900:	00003829 	.word	0x00003829

00000904 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     904:	b590      	push	{r4, r7, lr}
     906:	b08b      	sub	sp, #44	; 0x2c
     908:	af00      	add	r7, sp, #0
     90a:	60f8      	str	r0, [r7, #12]
     90c:	60b9      	str	r1, [r7, #8]
     90e:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     910:	68fb      	ldr	r3, [r7, #12]
     912:	68ba      	ldr	r2, [r7, #8]
     914:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     916:	68fb      	ldr	r3, [r7, #12]
     918:	681b      	ldr	r3, [r3, #0]
     91a:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     91c:	68fb      	ldr	r3, [r7, #12]
     91e:	681b      	ldr	r3, [r3, #0]
     920:	0018      	movs	r0, r3
     922:	4b3b      	ldr	r3, [pc, #236]	; (a10 <i2c_master_init+0x10c>)
     924:	4798      	blx	r3
     926:	0003      	movs	r3, r0
     928:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     92a:	6a3b      	ldr	r3, [r7, #32]
     92c:	3302      	adds	r3, #2
     92e:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     930:	6a3b      	ldr	r3, [r7, #32]
     932:	3314      	adds	r3, #20
     934:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     936:	2201      	movs	r2, #1
     938:	69fb      	ldr	r3, [r7, #28]
     93a:	409a      	lsls	r2, r3
     93c:	0013      	movs	r3, r2
     93e:	0019      	movs	r1, r3
     940:	2002      	movs	r0, #2
     942:	4b34      	ldr	r3, [pc, #208]	; (a14 <i2c_master_init+0x110>)
     944:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     946:	2314      	movs	r3, #20
     948:	18fb      	adds	r3, r7, r3
     94a:	0018      	movs	r0, r3
     94c:	4b32      	ldr	r3, [pc, #200]	; (a18 <i2c_master_init+0x114>)
     94e:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
     950:	687b      	ldr	r3, [r7, #4]
     952:	7b1a      	ldrb	r2, [r3, #12]
     954:	2314      	movs	r3, #20
     956:	18fb      	adds	r3, r7, r3
     958:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     95a:	69bb      	ldr	r3, [r7, #24]
     95c:	b2db      	uxtb	r3, r3
     95e:	2214      	movs	r2, #20
     960:	18ba      	adds	r2, r7, r2
     962:	0011      	movs	r1, r2
     964:	0018      	movs	r0, r3
     966:	4b2d      	ldr	r3, [pc, #180]	; (a1c <i2c_master_init+0x118>)
     968:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     96a:	69bb      	ldr	r3, [r7, #24]
     96c:	b2db      	uxtb	r3, r3
     96e:	0018      	movs	r0, r3
     970:	4b2b      	ldr	r3, [pc, #172]	; (a20 <i2c_master_init+0x11c>)
     972:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     974:	687b      	ldr	r3, [r7, #4]
     976:	7b1b      	ldrb	r3, [r3, #12]
     978:	2100      	movs	r1, #0
     97a:	0018      	movs	r0, r3
     97c:	4b29      	ldr	r3, [pc, #164]	; (a24 <i2c_master_init+0x120>)
     97e:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     982:	681b      	ldr	r3, [r3, #0]
     984:	2202      	movs	r2, #2
     986:	4013      	ands	r3, r2
     988:	d001      	beq.n	98e <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
     98a:	231c      	movs	r3, #28
     98c:	e03b      	b.n	a06 <i2c_master_init+0x102>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     98e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     990:	681b      	ldr	r3, [r3, #0]
     992:	2201      	movs	r2, #1
     994:	4013      	ands	r3, r2
     996:	d001      	beq.n	99c <i2c_master_init+0x98>
		return STATUS_BUSY;
     998:	2305      	movs	r3, #5
     99a:	e034      	b.n	a06 <i2c_master_init+0x102>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     99c:	68fb      	ldr	r3, [r7, #12]
     99e:	681b      	ldr	r3, [r3, #0]
     9a0:	2217      	movs	r2, #23
     9a2:	18bc      	adds	r4, r7, r2
     9a4:	0018      	movs	r0, r3
     9a6:	4b1a      	ldr	r3, [pc, #104]	; (a10 <i2c_master_init+0x10c>)
     9a8:	4798      	blx	r3
     9aa:	0003      	movs	r3, r0
     9ac:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     9ae:	4a1e      	ldr	r2, [pc, #120]	; (a28 <i2c_master_init+0x124>)
     9b0:	2317      	movs	r3, #23
     9b2:	18fb      	adds	r3, r7, r3
     9b4:	781b      	ldrb	r3, [r3, #0]
     9b6:	0011      	movs	r1, r2
     9b8:	0018      	movs	r0, r3
     9ba:	4b1c      	ldr	r3, [pc, #112]	; (a2c <i2c_master_init+0x128>)
     9bc:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     9be:	2317      	movs	r3, #23
     9c0:	18fb      	adds	r3, r7, r3
     9c2:	781a      	ldrb	r2, [r3, #0]
     9c4:	4b1a      	ldr	r3, [pc, #104]	; (a30 <i2c_master_init+0x12c>)
     9c6:	0092      	lsls	r2, r2, #2
     9c8:	68f9      	ldr	r1, [r7, #12]
     9ca:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
     9cc:	68fb      	ldr	r3, [r7, #12]
     9ce:	2200      	movs	r2, #0
     9d0:	761a      	strb	r2, [r3, #24]
	module->enabled_callback = 0;
     9d2:	68fb      	ldr	r3, [r7, #12]
     9d4:	2200      	movs	r2, #0
     9d6:	765a      	strb	r2, [r3, #25]
	module->buffer_length = 0;
     9d8:	68fb      	ldr	r3, [r7, #12]
     9da:	2200      	movs	r2, #0
     9dc:	835a      	strh	r2, [r3, #26]
	module->buffer_remaining = 0;
     9de:	68fb      	ldr	r3, [r7, #12]
     9e0:	2200      	movs	r2, #0
     9e2:	839a      	strh	r2, [r3, #28]

	module->status = STATUS_OK;
     9e4:	68fb      	ldr	r3, [r7, #12]
     9e6:	2225      	movs	r2, #37	; 0x25
     9e8:	2100      	movs	r1, #0
     9ea:	5499      	strb	r1, [r3, r2]
	module->buffer = NULL;
     9ec:	68fb      	ldr	r3, [r7, #12]
     9ee:	2200      	movs	r2, #0
     9f0:	621a      	str	r2, [r3, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     9f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     9f4:	2214      	movs	r2, #20
     9f6:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
     9f8:	687a      	ldr	r2, [r7, #4]
     9fa:	68fb      	ldr	r3, [r7, #12]
     9fc:	0011      	movs	r1, r2
     9fe:	0018      	movs	r0, r3
     a00:	4b0c      	ldr	r3, [pc, #48]	; (a34 <i2c_master_init+0x130>)
     a02:	4798      	blx	r3
     a04:	0003      	movs	r3, r0
}
     a06:	0018      	movs	r0, r3
     a08:	46bd      	mov	sp, r7
     a0a:	b00b      	add	sp, #44	; 0x2c
     a0c:	bd90      	pop	{r4, r7, pc}
     a0e:	46c0      	nop			; (mov r8, r8)
     a10:	00001825 	.word	0x00001825
     a14:	00000451 	.word	0x00000451
     a18:	00000439 	.word	0x00000439
     a1c:	00002ca1 	.word	0x00002ca1
     a20:	00002ce5 	.word	0x00002ce5
     a24:	000015dd 	.word	0x000015dd
     a28:	00001035 	.word	0x00001035
     a2c:	00001889 	.word	0x00001889
     a30:	2000010c 	.word	0x2000010c
     a34:	000004f5 	.word	0x000004f5

00000a38 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
     a38:	b580      	push	{r7, lr}
     a3a:	b084      	sub	sp, #16
     a3c:	af00      	add	r7, sp, #0
     a3e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a40:	687b      	ldr	r3, [r7, #4]
     a42:	681b      	ldr	r3, [r3, #0]
     a44:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     a46:	68fb      	ldr	r3, [r7, #12]
     a48:	7e1b      	ldrb	r3, [r3, #24]
     a4a:	b2db      	uxtb	r3, r3
     a4c:	001a      	movs	r2, r3
     a4e:	2302      	movs	r3, #2
     a50:	4013      	ands	r3, r2
     a52:	d00b      	beq.n	a6c <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     a54:	68fb      	ldr	r3, [r7, #12]
     a56:	2202      	movs	r2, #2
     a58:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     a5a:	68fb      	ldr	r3, [r7, #12]
     a5c:	8b5b      	ldrh	r3, [r3, #26]
     a5e:	b29b      	uxth	r3, r3
     a60:	001a      	movs	r2, r3
     a62:	2302      	movs	r3, #2
     a64:	4013      	ands	r3, r2
     a66:	d011      	beq.n	a8c <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     a68:	2341      	movs	r3, #65	; 0x41
     a6a:	e010      	b.n	a8e <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     a6c:	68fb      	ldr	r3, [r7, #12]
     a6e:	8b5b      	ldrh	r3, [r3, #26]
     a70:	b29b      	uxth	r3, r3
     a72:	001a      	movs	r2, r3
     a74:	2304      	movs	r3, #4
     a76:	4013      	ands	r3, r2
     a78:	d008      	beq.n	a8c <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     a7a:	68fb      	ldr	r3, [r7, #12]
     a7c:	685b      	ldr	r3, [r3, #4]
     a7e:	22c0      	movs	r2, #192	; 0xc0
     a80:	0292      	lsls	r2, r2, #10
     a82:	431a      	orrs	r2, r3
     a84:	68fb      	ldr	r3, [r7, #12]
     a86:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
     a88:	2318      	movs	r3, #24
     a8a:	e000      	b.n	a8e <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
     a8c:	2300      	movs	r3, #0
}
     a8e:	0018      	movs	r0, r3
     a90:	46bd      	mov	sp, r7
     a92:	b004      	add	sp, #16
     a94:	bd80      	pop	{r7, pc}

00000a96 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     a96:	b580      	push	{r7, lr}
     a98:	b084      	sub	sp, #16
     a9a:	af00      	add	r7, sp, #0
     a9c:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a9e:	687b      	ldr	r3, [r7, #4]
     aa0:	681b      	ldr	r3, [r3, #0]
     aa2:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     aa4:	230e      	movs	r3, #14
     aa6:	18fb      	adds	r3, r7, r3
     aa8:	2200      	movs	r2, #0
     aaa:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     aac:	e00f      	b.n	ace <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     aae:	230e      	movs	r3, #14
     ab0:	18fb      	adds	r3, r7, r3
     ab2:	220e      	movs	r2, #14
     ab4:	18ba      	adds	r2, r7, r2
     ab6:	8812      	ldrh	r2, [r2, #0]
     ab8:	3201      	adds	r2, #1
     aba:	801a      	strh	r2, [r3, #0]
     abc:	687b      	ldr	r3, [r7, #4]
     abe:	891b      	ldrh	r3, [r3, #8]
     ac0:	220e      	movs	r2, #14
     ac2:	18ba      	adds	r2, r7, r2
     ac4:	8812      	ldrh	r2, [r2, #0]
     ac6:	429a      	cmp	r2, r3
     ac8:	d301      	bcc.n	ace <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
     aca:	2312      	movs	r3, #18
     acc:	e00e      	b.n	aec <_i2c_master_wait_for_bus+0x56>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     ace:	68bb      	ldr	r3, [r7, #8]
     ad0:	7e1b      	ldrb	r3, [r3, #24]
     ad2:	b2db      	uxtb	r3, r3
     ad4:	001a      	movs	r2, r3
     ad6:	2301      	movs	r3, #1
     ad8:	4013      	ands	r3, r2
     ada:	d106      	bne.n	aea <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     adc:	68bb      	ldr	r3, [r7, #8]
     ade:	7e1b      	ldrb	r3, [r3, #24]
     ae0:	b2db      	uxtb	r3, r3
     ae2:	001a      	movs	r2, r3
     ae4:	2302      	movs	r3, #2
     ae6:	4013      	ands	r3, r2
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     ae8:	d0e1      	beq.n	aae <_i2c_master_wait_for_bus+0x18>
		}
	}
	return STATUS_OK;
     aea:	2300      	movs	r3, #0
}
     aec:	0018      	movs	r0, r3
     aee:	46bd      	mov	sp, r7
     af0:	b004      	add	sp, #16
     af2:	bd80      	pop	{r7, pc}

00000af4 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     af4:	b590      	push	{r4, r7, lr}
     af6:	b085      	sub	sp, #20
     af8:	af00      	add	r7, sp, #0
     afa:	6078      	str	r0, [r7, #4]
     afc:	000a      	movs	r2, r1
     afe:	1cfb      	adds	r3, r7, #3
     b00:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b02:	687b      	ldr	r3, [r7, #4]
     b04:	681b      	ldr	r3, [r3, #0]
     b06:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     b08:	68fb      	ldr	r3, [r7, #12]
     b0a:	685b      	ldr	r3, [r3, #4]
     b0c:	2280      	movs	r2, #128	; 0x80
     b0e:	02d2      	lsls	r2, r2, #11
     b10:	431a      	orrs	r2, r3
     b12:	68fb      	ldr	r3, [r7, #12]
     b14:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     b16:	1cfb      	adds	r3, r7, #3
     b18:	781a      	ldrb	r2, [r3, #0]
     b1a:	68fb      	ldr	r3, [r7, #12]
     b1c:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     b1e:	230b      	movs	r3, #11
     b20:	18fc      	adds	r4, r7, r3
     b22:	687b      	ldr	r3, [r7, #4]
     b24:	0018      	movs	r0, r3
     b26:	4b07      	ldr	r3, [pc, #28]	; (b44 <_i2c_master_send_hs_master_code+0x50>)
     b28:	4798      	blx	r3
     b2a:	0003      	movs	r3, r0
     b2c:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     b2e:	68fb      	ldr	r3, [r7, #12]
     b30:	2201      	movs	r2, #1
     b32:	761a      	strb	r2, [r3, #24]

	return tmp_status;
     b34:	230b      	movs	r3, #11
     b36:	18fb      	adds	r3, r7, r3
     b38:	781b      	ldrb	r3, [r3, #0]
}
     b3a:	0018      	movs	r0, r3
     b3c:	46bd      	mov	sp, r7
     b3e:	b005      	add	sp, #20
     b40:	bd90      	pop	{r4, r7, pc}
     b42:	46c0      	nop			; (mov r8, r8)
     b44:	00000a97 	.word	0x00000a97

00000b48 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
     b48:	b580      	push	{r7, lr}
     b4a:	b084      	sub	sp, #16
     b4c:	af00      	add	r7, sp, #0
     b4e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     b50:	687b      	ldr	r3, [r7, #4]
     b52:	681b      	ldr	r3, [r3, #0]
     b54:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     b56:	68fb      	ldr	r3, [r7, #12]
     b58:	69db      	ldr	r3, [r3, #28]
     b5a:	2207      	movs	r2, #7
     b5c:	4013      	ands	r3, r2
     b5e:	1e5a      	subs	r2, r3, #1
     b60:	4193      	sbcs	r3, r2
     b62:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
     b64:	0018      	movs	r0, r3
     b66:	46bd      	mov	sp, r7
     b68:	b004      	add	sp, #16
     b6a:	bd80      	pop	{r7, pc}

00000b6c <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
     b6c:	b580      	push	{r7, lr}
     b6e:	b082      	sub	sp, #8
     b70:	af00      	add	r7, sp, #0
     b72:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     b74:	46c0      	nop			; (mov r8, r8)
     b76:	687b      	ldr	r3, [r7, #4]
     b78:	0018      	movs	r0, r3
     b7a:	4b04      	ldr	r3, [pc, #16]	; (b8c <_i2c_master_wait_for_sync+0x20>)
     b7c:	4798      	blx	r3
     b7e:	1e03      	subs	r3, r0, #0
     b80:	d1f9      	bne.n	b76 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
     b82:	46c0      	nop			; (mov r8, r8)
     b84:	46bd      	mov	sp, r7
     b86:	b002      	add	sp, #8
     b88:	bd80      	pop	{r7, pc}
     b8a:	46c0      	nop			; (mov r8, r8)
     b8c:	00000b49 	.word	0x00000b49

00000b90 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     b90:	b580      	push	{r7, lr}
     b92:	b084      	sub	sp, #16
     b94:	af00      	add	r7, sp, #0
     b96:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b98:	687b      	ldr	r3, [r7, #4]
     b9a:	681b      	ldr	r3, [r3, #0]
     b9c:	60fb      	str	r3, [r7, #12]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     b9e:	68fb      	ldr	r3, [r7, #12]
     ba0:	681b      	ldr	r3, [r3, #0]
     ba2:	011b      	lsls	r3, r3, #4
     ba4:	0fdb      	lsrs	r3, r3, #31
     ba6:	b2db      	uxtb	r3, r3
     ba8:	001a      	movs	r2, r3
     baa:	230b      	movs	r3, #11
     bac:	18fb      	adds	r3, r7, r3
     bae:	1e51      	subs	r1, r2, #1
     bb0:	418a      	sbcs	r2, r1
     bb2:	701a      	strb	r2, [r3, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     bb4:	2308      	movs	r3, #8
     bb6:	18fb      	adds	r3, r7, r3
     bb8:	687a      	ldr	r2, [r7, #4]
     bba:	8b52      	ldrh	r2, [r2, #26]
     bbc:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
     bbe:	687b      	ldr	r3, [r7, #4]
     bc0:	8b9b      	ldrh	r3, [r3, #28]
     bc2:	b29a      	uxth	r2, r3
     bc4:	2308      	movs	r3, #8
     bc6:	18fb      	adds	r3, r7, r3
     bc8:	2108      	movs	r1, #8
     bca:	1879      	adds	r1, r7, r1
     bcc:	8809      	ldrh	r1, [r1, #0]
     bce:	1a8a      	subs	r2, r1, r2
     bd0:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
     bd2:	687b      	ldr	r3, [r7, #4]
     bd4:	8b9b      	ldrh	r3, [r3, #28]
     bd6:	b29b      	uxth	r3, r3
     bd8:	3b01      	subs	r3, #1
     bda:	b29a      	uxth	r2, r3
     bdc:	687b      	ldr	r3, [r7, #4]
     bde:	839a      	strh	r2, [r3, #28]

	if (sclsm_flag) {
     be0:	230b      	movs	r3, #11
     be2:	18fb      	adds	r3, r7, r3
     be4:	781b      	ldrb	r3, [r3, #0]
     be6:	2b00      	cmp	r3, #0
     be8:	d010      	beq.n	c0c <_i2c_master_read+0x7c>
		if (module->send_nack && module->buffer_remaining == 1) {
     bea:	687b      	ldr	r3, [r7, #4]
     bec:	7adb      	ldrb	r3, [r3, #11]
     bee:	2b00      	cmp	r3, #0
     bf0:	d01c      	beq.n	c2c <_i2c_master_read+0x9c>
     bf2:	687b      	ldr	r3, [r7, #4]
     bf4:	8b9b      	ldrh	r3, [r3, #28]
     bf6:	b29b      	uxth	r3, r3
     bf8:	2b01      	cmp	r3, #1
     bfa:	d117      	bne.n	c2c <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     bfc:	68fb      	ldr	r3, [r7, #12]
     bfe:	685b      	ldr	r3, [r3, #4]
     c00:	2280      	movs	r2, #128	; 0x80
     c02:	02d2      	lsls	r2, r2, #11
     c04:	431a      	orrs	r2, r3
     c06:	68fb      	ldr	r3, [r7, #12]
     c08:	605a      	str	r2, [r3, #4]
     c0a:	e00f      	b.n	c2c <_i2c_master_read+0x9c>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
     c0c:	687b      	ldr	r3, [r7, #4]
     c0e:	7adb      	ldrb	r3, [r3, #11]
     c10:	2b00      	cmp	r3, #0
     c12:	d00b      	beq.n	c2c <_i2c_master_read+0x9c>
     c14:	687b      	ldr	r3, [r7, #4]
     c16:	8b9b      	ldrh	r3, [r3, #28]
     c18:	b29b      	uxth	r3, r3
     c1a:	2b00      	cmp	r3, #0
     c1c:	d106      	bne.n	c2c <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     c1e:	68fb      	ldr	r3, [r7, #12]
     c20:	685b      	ldr	r3, [r3, #4]
     c22:	2280      	movs	r2, #128	; 0x80
     c24:	02d2      	lsls	r2, r2, #11
     c26:	431a      	orrs	r2, r3
     c28:	68fb      	ldr	r3, [r7, #12]
     c2a:	605a      	str	r2, [r3, #4]
		}
	}

	if (module->buffer_remaining == 0) {
     c2c:	687b      	ldr	r3, [r7, #4]
     c2e:	8b9b      	ldrh	r3, [r3, #28]
     c30:	b29b      	uxth	r3, r3
     c32:	2b00      	cmp	r3, #0
     c34:	d10e      	bne.n	c54 <_i2c_master_read+0xc4>
		if (module->send_stop) {
     c36:	687b      	ldr	r3, [r7, #4]
     c38:	7a9b      	ldrb	r3, [r3, #10]
     c3a:	2b00      	cmp	r3, #0
     c3c:	d00a      	beq.n	c54 <_i2c_master_read+0xc4>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     c3e:	687b      	ldr	r3, [r7, #4]
     c40:	0018      	movs	r0, r3
     c42:	4b0e      	ldr	r3, [pc, #56]	; (c7c <_i2c_master_read+0xec>)
     c44:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     c46:	68fb      	ldr	r3, [r7, #12]
     c48:	685b      	ldr	r3, [r3, #4]
     c4a:	22c0      	movs	r2, #192	; 0xc0
     c4c:	0292      	lsls	r2, r2, #10
     c4e:	431a      	orrs	r2, r3
     c50:	68fb      	ldr	r3, [r7, #12]
     c52:	605a      	str	r2, [r3, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     c54:	687b      	ldr	r3, [r7, #4]
     c56:	0018      	movs	r0, r3
     c58:	4b08      	ldr	r3, [pc, #32]	; (c7c <_i2c_master_read+0xec>)
     c5a:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     c5c:	687b      	ldr	r3, [r7, #4]
     c5e:	6a1a      	ldr	r2, [r3, #32]
     c60:	2308      	movs	r3, #8
     c62:	18fb      	adds	r3, r7, r3
     c64:	881b      	ldrh	r3, [r3, #0]
     c66:	18d3      	adds	r3, r2, r3
     c68:	68fa      	ldr	r2, [r7, #12]
     c6a:	2128      	movs	r1, #40	; 0x28
     c6c:	5c52      	ldrb	r2, [r2, r1]
     c6e:	b2d2      	uxtb	r2, r2
     c70:	701a      	strb	r2, [r3, #0]
}
     c72:	46c0      	nop			; (mov r8, r8)
     c74:	46bd      	mov	sp, r7
     c76:	b004      	add	sp, #16
     c78:	bd80      	pop	{r7, pc}
     c7a:	46c0      	nop			; (mov r8, r8)
     c7c:	00000b6d 	.word	0x00000b6d

00000c80 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     c80:	b580      	push	{r7, lr}
     c82:	b084      	sub	sp, #16
     c84:	af00      	add	r7, sp, #0
     c86:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c88:	687b      	ldr	r3, [r7, #4]
     c8a:	681b      	ldr	r3, [r3, #0]
     c8c:	60fb      	str	r3, [r7, #12]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     c8e:	68fb      	ldr	r3, [r7, #12]
     c90:	8b5b      	ldrh	r3, [r3, #26]
     c92:	b29b      	uxth	r3, r3
     c94:	001a      	movs	r2, r3
     c96:	2304      	movs	r3, #4
     c98:	4013      	ands	r3, r2
     c9a:	d004      	beq.n	ca6 <_i2c_master_write+0x26>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     c9c:	687b      	ldr	r3, [r7, #4]
     c9e:	2225      	movs	r2, #37	; 0x25
     ca0:	211e      	movs	r1, #30
     ca2:	5499      	strb	r1, [r3, r2]
		/* Do not write more data */
		return;
     ca4:	e024      	b.n	cf0 <_i2c_master_write+0x70>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
     ca6:	230a      	movs	r3, #10
     ca8:	18fb      	adds	r3, r7, r3
     caa:	687a      	ldr	r2, [r7, #4]
     cac:	8b52      	ldrh	r2, [r2, #26]
     cae:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
     cb0:	687b      	ldr	r3, [r7, #4]
     cb2:	8b9b      	ldrh	r3, [r3, #28]
     cb4:	b29a      	uxth	r2, r3
     cb6:	230a      	movs	r3, #10
     cb8:	18fb      	adds	r3, r7, r3
     cba:	210a      	movs	r1, #10
     cbc:	1879      	adds	r1, r7, r1
     cbe:	8809      	ldrh	r1, [r1, #0]
     cc0:	1a8a      	subs	r2, r1, r2
     cc2:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
     cc4:	687b      	ldr	r3, [r7, #4]
     cc6:	8b9b      	ldrh	r3, [r3, #28]
     cc8:	b29b      	uxth	r3, r3
     cca:	3b01      	subs	r3, #1
     ccc:	b29a      	uxth	r2, r3
     cce:	687b      	ldr	r3, [r7, #4]
     cd0:	839a      	strh	r2, [r3, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
     cd2:	687b      	ldr	r3, [r7, #4]
     cd4:	0018      	movs	r0, r3
     cd6:	4b08      	ldr	r3, [pc, #32]	; (cf8 <_i2c_master_write+0x78>)
     cd8:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     cda:	687b      	ldr	r3, [r7, #4]
     cdc:	6a1a      	ldr	r2, [r3, #32]
     cde:	230a      	movs	r3, #10
     ce0:	18fb      	adds	r3, r7, r3
     ce2:	881b      	ldrh	r3, [r3, #0]
     ce4:	18d3      	adds	r3, r2, r3
     ce6:	781b      	ldrb	r3, [r3, #0]
     ce8:	b2d9      	uxtb	r1, r3
     cea:	68fb      	ldr	r3, [r7, #12]
     cec:	2228      	movs	r2, #40	; 0x28
     cee:	5499      	strb	r1, [r3, r2]
}
     cf0:	46bd      	mov	sp, r7
     cf2:	b004      	add	sp, #16
     cf4:	bd80      	pop	{r7, pc}
     cf6:	46c0      	nop			; (mov r8, r8)
     cf8:	00000b6d 	.word	0x00000b6d

00000cfc <_i2c_master_async_address_response>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_async_address_response(
		struct i2c_master_module *const module)
{
     cfc:	b580      	push	{r7, lr}
     cfe:	b084      	sub	sp, #16
     d00:	af00      	add	r7, sp, #0
     d02:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     d04:	687b      	ldr	r3, [r7, #4]
     d06:	681b      	ldr	r3, [r3, #0]
     d08:	60fb      	str	r3, [r7, #12]

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     d0a:	68fb      	ldr	r3, [r7, #12]
     d0c:	7e1b      	ldrb	r3, [r3, #24]
     d0e:	b2db      	uxtb	r3, r3
     d10:	001a      	movs	r2, r3
     d12:	2301      	movs	r3, #1
     d14:	4013      	ands	r3, r2
     d16:	d02b      	beq.n	d70 <_i2c_master_async_address_response+0x74>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     d18:	68fb      	ldr	r3, [r7, #12]
     d1a:	2201      	movs	r2, #1
     d1c:	761a      	strb	r2, [r3, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     d1e:	68fb      	ldr	r3, [r7, #12]
     d20:	8b5b      	ldrh	r3, [r3, #26]
     d22:	b29b      	uxth	r3, r3
     d24:	001a      	movs	r2, r3
     d26:	2302      	movs	r3, #2
     d28:	4013      	ands	r3, r2
     d2a:	d004      	beq.n	d36 <_i2c_master_async_address_response+0x3a>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
     d2c:	687b      	ldr	r3, [r7, #4]
     d2e:	2225      	movs	r2, #37	; 0x25
     d30:	2141      	movs	r1, #65	; 0x41
     d32:	5499      	strb	r1, [r3, r2]
     d34:	e01c      	b.n	d70 <_i2c_master_async_address_response+0x74>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     d36:	68fb      	ldr	r3, [r7, #12]
     d38:	8b5b      	ldrh	r3, [r3, #26]
     d3a:	b29b      	uxth	r3, r3
     d3c:	001a      	movs	r2, r3
     d3e:	2304      	movs	r3, #4
     d40:	4013      	ands	r3, r2
     d42:	d015      	beq.n	d70 <_i2c_master_async_address_response+0x74>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     d44:	687b      	ldr	r3, [r7, #4]
     d46:	2225      	movs	r2, #37	; 0x25
     d48:	2118      	movs	r1, #24
     d4a:	5499      	strb	r1, [r3, r2]
			module->buffer_remaining = 0;
     d4c:	687b      	ldr	r3, [r7, #4]
     d4e:	2200      	movs	r2, #0
     d50:	839a      	strh	r2, [r3, #28]

			if (module->send_stop) {
     d52:	687b      	ldr	r3, [r7, #4]
     d54:	7a9b      	ldrb	r3, [r3, #10]
     d56:	2b00      	cmp	r3, #0
     d58:	d00a      	beq.n	d70 <_i2c_master_async_address_response+0x74>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
     d5a:	687b      	ldr	r3, [r7, #4]
     d5c:	0018      	movs	r0, r3
     d5e:	4b13      	ldr	r3, [pc, #76]	; (dac <_i2c_master_async_address_response+0xb0>)
     d60:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     d62:	68fb      	ldr	r3, [r7, #12]
     d64:	685b      	ldr	r3, [r3, #4]
     d66:	22c0      	movs	r2, #192	; 0xc0
     d68:	0292      	lsls	r2, r2, #10
     d6a:	431a      	orrs	r2, r3
     d6c:	68fb      	ldr	r3, [r7, #12]
     d6e:	605a      	str	r2, [r3, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
     d70:	687b      	ldr	r3, [r7, #4]
     d72:	8b9b      	ldrh	r3, [r3, #28]
     d74:	b29a      	uxth	r2, r3
     d76:	687b      	ldr	r3, [r7, #4]
     d78:	835a      	strh	r2, [r3, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
     d7a:	687b      	ldr	r3, [r7, #4]
     d7c:	2225      	movs	r2, #37	; 0x25
     d7e:	5c9b      	ldrb	r3, [r3, r2]
     d80:	b2db      	uxtb	r3, r3
     d82:	2b05      	cmp	r3, #5
     d84:	d10e      	bne.n	da4 <_i2c_master_async_address_response+0xa8>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     d86:	687b      	ldr	r3, [r7, #4]
     d88:	2224      	movs	r2, #36	; 0x24
     d8a:	5c9b      	ldrb	r3, [r3, r2]
     d8c:	b2db      	uxtb	r3, r3
     d8e:	2b00      	cmp	r3, #0
     d90:	d104      	bne.n	d9c <_i2c_master_async_address_response+0xa0>
			_i2c_master_write(module);
     d92:	687b      	ldr	r3, [r7, #4]
     d94:	0018      	movs	r0, r3
     d96:	4b06      	ldr	r3, [pc, #24]	; (db0 <_i2c_master_async_address_response+0xb4>)
     d98:	4798      	blx	r3
		} else {
			_i2c_master_read(module);
		}
	}
}
     d9a:	e003      	b.n	da4 <_i2c_master_async_address_response+0xa8>
			_i2c_master_read(module);
     d9c:	687b      	ldr	r3, [r7, #4]
     d9e:	0018      	movs	r0, r3
     da0:	4b04      	ldr	r3, [pc, #16]	; (db4 <_i2c_master_async_address_response+0xb8>)
     da2:	4798      	blx	r3
}
     da4:	46c0      	nop			; (mov r8, r8)
     da6:	46bd      	mov	sp, r7
     da8:	b004      	add	sp, #16
     daa:	bd80      	pop	{r7, pc}
     dac:	00000b6d 	.word	0x00000b6d
     db0:	00000c81 	.word	0x00000c81
     db4:	00000b91 	.word	0x00000b91

00000db8 <_i2c_master_read_packet>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     db8:	b590      	push	{r4, r7, lr}
     dba:	b087      	sub	sp, #28
     dbc:	af00      	add	r7, sp, #0
     dbe:	6078      	str	r0, [r7, #4]
     dc0:	6039      	str	r1, [r7, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     dc2:	687b      	ldr	r3, [r7, #4]
     dc4:	681b      	ldr	r3, [r3, #0]
     dc6:	613b      	str	r3, [r7, #16]
	enum status_code tmp_status;

	/* Save packet to software module */
	module->buffer             = packet->data;
     dc8:	683b      	ldr	r3, [r7, #0]
     dca:	685a      	ldr	r2, [r3, #4]
     dcc:	687b      	ldr	r3, [r7, #4]
     dce:	621a      	str	r2, [r3, #32]
	module->buffer_remaining   = packet->data_length;
     dd0:	683b      	ldr	r3, [r7, #0]
     dd2:	885a      	ldrh	r2, [r3, #2]
     dd4:	687b      	ldr	r3, [r7, #4]
     dd6:	839a      	strh	r2, [r3, #28]
	module->transfer_direction = I2C_TRANSFER_READ;
     dd8:	687b      	ldr	r3, [r7, #4]
     dda:	2224      	movs	r2, #36	; 0x24
     ddc:	2101      	movs	r1, #1
     dde:	5499      	strb	r1, [r3, r2]
	module->status             = STATUS_BUSY;
     de0:	687b      	ldr	r3, [r7, #4]
     de2:	2225      	movs	r2, #37	; 0x25
     de4:	2105      	movs	r1, #5
     de6:	5499      	strb	r1, [r3, r2]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     de8:	693b      	ldr	r3, [r7, #16]
     dea:	681b      	ldr	r3, [r3, #0]
     dec:	011b      	lsls	r3, r3, #4
     dee:	0fdb      	lsrs	r3, r3, #31
     df0:	b2db      	uxtb	r3, r3
     df2:	001a      	movs	r2, r3
     df4:	230f      	movs	r3, #15
     df6:	18fb      	adds	r3, r7, r3
     df8:	1e51      	subs	r1, r2, #1
     dfa:	418a      	sbcs	r2, r1
     dfc:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
     dfe:	683b      	ldr	r3, [r7, #0]
     e00:	7a5b      	ldrb	r3, [r3, #9]
     e02:	2b00      	cmp	r3, #0
     e04:	d006      	beq.n	e14 <_i2c_master_read_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     e06:	683b      	ldr	r3, [r7, #0]
     e08:	7a9a      	ldrb	r2, [r3, #10]
     e0a:	687b      	ldr	r3, [r7, #4]
     e0c:	0011      	movs	r1, r2
     e0e:	0018      	movs	r0, r3
     e10:	4b3b      	ldr	r3, [pc, #236]	; (f00 <_i2c_master_read_packet+0x148>)
     e12:	4798      	blx	r3
	}

	/* Set action to ACK or NACK. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     e14:	230f      	movs	r3, #15
     e16:	18fb      	adds	r3, r7, r3
     e18:	781b      	ldrb	r3, [r3, #0]
     e1a:	2b00      	cmp	r3, #0
     e1c:	d00b      	beq.n	e36 <_i2c_master_read_packet+0x7e>
     e1e:	683b      	ldr	r3, [r7, #0]
     e20:	885b      	ldrh	r3, [r3, #2]
     e22:	2b01      	cmp	r3, #1
     e24:	d107      	bne.n	e36 <_i2c_master_read_packet+0x7e>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     e26:	693b      	ldr	r3, [r7, #16]
     e28:	685b      	ldr	r3, [r3, #4]
     e2a:	2280      	movs	r2, #128	; 0x80
     e2c:	02d2      	lsls	r2, r2, #11
     e2e:	431a      	orrs	r2, r3
     e30:	693b      	ldr	r3, [r7, #16]
     e32:	605a      	str	r2, [r3, #4]
     e34:	e005      	b.n	e42 <_i2c_master_read_packet+0x8a>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     e36:	693b      	ldr	r3, [r7, #16]
     e38:	685b      	ldr	r3, [r3, #4]
     e3a:	4a32      	ldr	r2, [pc, #200]	; (f04 <_i2c_master_read_packet+0x14c>)
     e3c:	401a      	ands	r2, r3
     e3e:	693b      	ldr	r3, [r7, #16]
     e40:	605a      	str	r2, [r3, #4]
	}

	if (packet->ten_bit_address) {
     e42:	683b      	ldr	r3, [r7, #0]
     e44:	7a1b      	ldrb	r3, [r3, #8]
     e46:	2b00      	cmp	r3, #0
     e48:	d045      	beq.n	ed6 <_i2c_master_read_packet+0x11e>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
     e4a:	683b      	ldr	r3, [r7, #0]
     e4c:	881b      	ldrh	r3, [r3, #0]
     e4e:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     e50:	683b      	ldr	r3, [r7, #0]
     e52:	7a5b      	ldrb	r3, [r3, #9]
     e54:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     e56:	4313      	orrs	r3, r2
     e58:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     e5a:	2380      	movs	r3, #128	; 0x80
     e5c:	021b      	lsls	r3, r3, #8
     e5e:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) |
     e60:	693b      	ldr	r3, [r7, #16]
     e62:	625a      	str	r2, [r3, #36]	; 0x24
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
     e64:	2317      	movs	r3, #23
     e66:	18fc      	adds	r4, r7, r3
     e68:	687b      	ldr	r3, [r7, #4]
     e6a:	0018      	movs	r0, r3
     e6c:	4b26      	ldr	r3, [pc, #152]	; (f08 <_i2c_master_read_packet+0x150>)
     e6e:	4798      	blx	r3
     e70:	0003      	movs	r3, r0
     e72:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     e74:	693b      	ldr	r3, [r7, #16]
     e76:	685b      	ldr	r3, [r3, #4]
     e78:	4a22      	ldr	r2, [pc, #136]	; (f04 <_i2c_master_read_packet+0x14c>)
     e7a:	401a      	ands	r2, r3
     e7c:	693b      	ldr	r3, [r7, #16]
     e7e:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
     e80:	2317      	movs	r3, #23
     e82:	18fb      	adds	r3, r7, r3
     e84:	781b      	ldrb	r3, [r3, #0]
     e86:	2b00      	cmp	r3, #0
     e88:	d107      	bne.n	e9a <_i2c_master_read_packet+0xe2>
			tmp_status = _i2c_master_address_response(module);
     e8a:	2317      	movs	r3, #23
     e8c:	18fc      	adds	r4, r7, r3
     e8e:	687b      	ldr	r3, [r7, #4]
     e90:	0018      	movs	r0, r3
     e92:	4b1e      	ldr	r3, [pc, #120]	; (f0c <_i2c_master_read_packet+0x154>)
     e94:	4798      	blx	r3
     e96:	0003      	movs	r3, r0
     e98:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
     e9a:	2317      	movs	r3, #23
     e9c:	18fb      	adds	r3, r7, r3
     e9e:	781b      	ldrb	r3, [r3, #0]
     ea0:	2b00      	cmp	r3, #0
     ea2:	d114      	bne.n	ece <_i2c_master_read_packet+0x116>
			/* Enable interrupts */
			i2c_module->INTENSET.reg =
     ea4:	693b      	ldr	r3, [r7, #16]
     ea6:	2203      	movs	r2, #3
     ea8:	759a      	strb	r2, [r3, #22]

			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     eaa:	683b      	ldr	r3, [r7, #0]
     eac:	881b      	ldrh	r3, [r3, #0]
     eae:	0a1b      	lsrs	r3, r3, #8
     eb0:	b29b      	uxth	r3, r3
     eb2:	2278      	movs	r2, #120	; 0x78
     eb4:	4313      	orrs	r3, r2
     eb6:	b29b      	uxth	r3, r3
     eb8:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     eba:	683b      	ldr	r3, [r7, #0]
     ebc:	7a5b      	ldrb	r3, [r3, #9]
     ebe:	039b      	lsls	r3, r3, #14
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     ec0:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     ec2:	2201      	movs	r2, #1
     ec4:	4313      	orrs	r3, r2
     ec6:	001a      	movs	r2, r3
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     ec8:	693b      	ldr	r3, [r7, #16]
     eca:	625a      	str	r2, [r3, #36]	; 0x24
     ecc:	e012      	b.n	ef4 <_i2c_master_read_packet+0x13c>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
     ece:	2317      	movs	r3, #23
     ed0:	18fb      	adds	r3, r7, r3
     ed2:	781b      	ldrb	r3, [r3, #0]
     ed4:	e00f      	b.n	ef6 <_i2c_master_read_packet+0x13e>
		}
	} else {
		/* Enable interrupts */
		i2c_module->INTENSET.reg =
     ed6:	693b      	ldr	r3, [r7, #16]
     ed8:	2203      	movs	r2, #3
     eda:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

		/* Set address and direction bit. Will send start command on bus */
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     edc:	683b      	ldr	r3, [r7, #0]
     ede:	881b      	ldrh	r3, [r3, #0]
     ee0:	005b      	lsls	r3, r3, #1
     ee2:	2201      	movs	r2, #1
     ee4:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     ee6:	683b      	ldr	r3, [r7, #0]
     ee8:	7a5b      	ldrb	r3, [r3, #9]
     eea:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     eec:	4313      	orrs	r3, r2
     eee:	001a      	movs	r2, r3
     ef0:	693b      	ldr	r3, [r7, #16]
     ef2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return STATUS_OK;
     ef4:	2300      	movs	r3, #0
}
     ef6:	0018      	movs	r0, r3
     ef8:	46bd      	mov	sp, r7
     efa:	b007      	add	sp, #28
     efc:	bd90      	pop	{r4, r7, pc}
     efe:	46c0      	nop			; (mov r8, r8)
     f00:	00000af5 	.word	0x00000af5
     f04:	fffbffff 	.word	0xfffbffff
     f08:	00000a97 	.word	0x00000a97
     f0c:	00000a39 	.word	0x00000a39

00000f10 <i2c_master_read_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_read_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     f10:	b580      	push	{r7, lr}
     f12:	b082      	sub	sp, #8
     f14:	af00      	add	r7, sp, #0
     f16:	6078      	str	r0, [r7, #4]
     f18:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
     f1a:	687b      	ldr	r3, [r7, #4]
     f1c:	8b9b      	ldrh	r3, [r3, #28]
     f1e:	b29b      	uxth	r3, r3
     f20:	2b00      	cmp	r3, #0
     f22:	d001      	beq.n	f28 <i2c_master_read_packet_job+0x18>
		return STATUS_BUSY;
     f24:	2305      	movs	r3, #5
     f26:	e00c      	b.n	f42 <i2c_master_read_packet_job+0x32>
	}

	/* Make sure we send STOP */
	module->send_stop = true;
     f28:	687b      	ldr	r3, [r7, #4]
     f2a:	2201      	movs	r2, #1
     f2c:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
     f2e:	687b      	ldr	r3, [r7, #4]
     f30:	2201      	movs	r2, #1
     f32:	72da      	strb	r2, [r3, #11]
	/* Start reading */
	return _i2c_master_read_packet(module, packet);
     f34:	683a      	ldr	r2, [r7, #0]
     f36:	687b      	ldr	r3, [r7, #4]
     f38:	0011      	movs	r1, r2
     f3a:	0018      	movs	r0, r3
     f3c:	4b03      	ldr	r3, [pc, #12]	; (f4c <i2c_master_read_packet_job+0x3c>)
     f3e:	4798      	blx	r3
     f40:	0003      	movs	r3, r0
}
     f42:	0018      	movs	r0, r3
     f44:	46bd      	mov	sp, r7
     f46:	b002      	add	sp, #8
     f48:	bd80      	pop	{r7, pc}
     f4a:	46c0      	nop			; (mov r8, r8)
     f4c:	00000db9 	.word	0x00000db9

00000f50 <_i2c_master_write_packet>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     f50:	b580      	push	{r7, lr}
     f52:	b084      	sub	sp, #16
     f54:	af00      	add	r7, sp, #0
     f56:	6078      	str	r0, [r7, #4]
     f58:	6039      	str	r1, [r7, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     f5a:	687b      	ldr	r3, [r7, #4]
     f5c:	681b      	ldr	r3, [r3, #0]
     f5e:	60fb      	str	r3, [r7, #12]

	/* Switch to high speed mode */
	if (packet->high_speed) {
     f60:	683b      	ldr	r3, [r7, #0]
     f62:	7a5b      	ldrb	r3, [r3, #9]
     f64:	2b00      	cmp	r3, #0
     f66:	d006      	beq.n	f76 <_i2c_master_write_packet+0x26>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     f68:	683b      	ldr	r3, [r7, #0]
     f6a:	7a9a      	ldrb	r2, [r3, #10]
     f6c:	687b      	ldr	r3, [r7, #4]
     f6e:	0011      	movs	r1, r2
     f70:	0018      	movs	r0, r3
     f72:	4b1e      	ldr	r3, [pc, #120]	; (fec <_i2c_master_write_packet+0x9c>)
     f74:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     f76:	68fb      	ldr	r3, [r7, #12]
     f78:	685b      	ldr	r3, [r3, #4]
     f7a:	4a1d      	ldr	r2, [pc, #116]	; (ff0 <_i2c_master_write_packet+0xa0>)
     f7c:	401a      	ands	r2, r3
     f7e:	68fb      	ldr	r3, [r7, #12]
     f80:	605a      	str	r2, [r3, #4]

	/* Save packet to software module */
	module->buffer             = packet->data;
     f82:	683b      	ldr	r3, [r7, #0]
     f84:	685a      	ldr	r2, [r3, #4]
     f86:	687b      	ldr	r3, [r7, #4]
     f88:	621a      	str	r2, [r3, #32]
	module->buffer_remaining   = packet->data_length;
     f8a:	683b      	ldr	r3, [r7, #0]
     f8c:	885a      	ldrh	r2, [r3, #2]
     f8e:	687b      	ldr	r3, [r7, #4]
     f90:	839a      	strh	r2, [r3, #28]
	module->transfer_direction = I2C_TRANSFER_WRITE;
     f92:	687b      	ldr	r3, [r7, #4]
     f94:	2224      	movs	r2, #36	; 0x24
     f96:	2100      	movs	r1, #0
     f98:	5499      	strb	r1, [r3, r2]
	module->status             = STATUS_BUSY;
     f9a:	687b      	ldr	r3, [r7, #4]
     f9c:	2225      	movs	r2, #37	; 0x25
     f9e:	2105      	movs	r1, #5
     fa0:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	i2c_module->INTENSET.reg =
     fa2:	68fb      	ldr	r3, [r7, #12]
     fa4:	2203      	movs	r2, #3
     fa6:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

	/* Set address and direction bit, will send start command on bus */
	if (packet->ten_bit_address) {
     fa8:	683b      	ldr	r3, [r7, #0]
     faa:	7a1b      	ldrb	r3, [r3, #8]
     fac:	2b00      	cmp	r3, #0
     fae:	d00d      	beq.n	fcc <_i2c_master_write_packet+0x7c>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     fb0:	683b      	ldr	r3, [r7, #0]
     fb2:	881b      	ldrh	r3, [r3, #0]
     fb4:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     fb6:	683b      	ldr	r3, [r7, #0]
     fb8:	7a5b      	ldrb	r3, [r3, #9]
     fba:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     fbc:	4313      	orrs	r3, r2
     fbe:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     fc0:	2380      	movs	r3, #128	; 0x80
     fc2:	021b      	lsls	r3, r3, #8
     fc4:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     fc6:	68fb      	ldr	r3, [r7, #12]
     fc8:	625a      	str	r2, [r3, #36]	; 0x24
     fca:	e009      	b.n	fe0 <_i2c_master_write_packet+0x90>
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     fcc:	683b      	ldr	r3, [r7, #0]
     fce:	881b      	ldrh	r3, [r3, #0]
     fd0:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     fd2:	683b      	ldr	r3, [r7, #0]
     fd4:	7a5b      	ldrb	r3, [r3, #9]
     fd6:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     fd8:	4313      	orrs	r3, r2
     fda:	001a      	movs	r2, r3
     fdc:	68fb      	ldr	r3, [r7, #12]
     fde:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return STATUS_OK;
     fe0:	2300      	movs	r3, #0
}
     fe2:	0018      	movs	r0, r3
     fe4:	46bd      	mov	sp, r7
     fe6:	b004      	add	sp, #16
     fe8:	bd80      	pop	{r7, pc}
     fea:	46c0      	nop			; (mov r8, r8)
     fec:	00000af5 	.word	0x00000af5
     ff0:	fffbffff 	.word	0xfffbffff

00000ff4 <i2c_master_write_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_write_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     ff4:	b580      	push	{r7, lr}
     ff6:	b082      	sub	sp, #8
     ff8:	af00      	add	r7, sp, #0
     ffa:	6078      	str	r0, [r7, #4]
     ffc:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with another job. */
	if (module->buffer_remaining > 0) {
     ffe:	687b      	ldr	r3, [r7, #4]
    1000:	8b9b      	ldrh	r3, [r3, #28]
    1002:	b29b      	uxth	r3, r3
    1004:	2b00      	cmp	r3, #0
    1006:	d001      	beq.n	100c <i2c_master_write_packet_job+0x18>
		return STATUS_BUSY;
    1008:	2305      	movs	r3, #5
    100a:	e00c      	b.n	1026 <i2c_master_write_packet_job+0x32>
	}

	/* Make sure we send STOP at end*/
	module->send_stop = true;
    100c:	687b      	ldr	r3, [r7, #4]
    100e:	2201      	movs	r2, #1
    1010:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    1012:	687b      	ldr	r3, [r7, #4]
    1014:	2201      	movs	r2, #1
    1016:	72da      	strb	r2, [r3, #11]
	/* Start write operation */
	return _i2c_master_write_packet(module, packet);
    1018:	683a      	ldr	r2, [r7, #0]
    101a:	687b      	ldr	r3, [r7, #4]
    101c:	0011      	movs	r1, r2
    101e:	0018      	movs	r0, r3
    1020:	4b03      	ldr	r3, [pc, #12]	; (1030 <i2c_master_write_packet_job+0x3c>)
    1022:	4798      	blx	r3
    1024:	0003      	movs	r3, r0
}
    1026:	0018      	movs	r0, r3
    1028:	46bd      	mov	sp, r7
    102a:	b002      	add	sp, #8
    102c:	bd80      	pop	{r7, pc}
    102e:	46c0      	nop			; (mov r8, r8)
    1030:	00000f51 	.word	0x00000f51

00001034 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1034:	b580      	push	{r7, lr}
    1036:	b086      	sub	sp, #24
    1038:	af00      	add	r7, sp, #0
    103a:	0002      	movs	r2, r0
    103c:	1dfb      	adds	r3, r7, #7
    103e:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling */
	struct i2c_master_module *module =
			(struct i2c_master_module*)_sercom_instances[instance];
    1040:	1dfb      	adds	r3, r7, #7
    1042:	781a      	ldrb	r2, [r3, #0]
	struct i2c_master_module *module =
    1044:	4b93      	ldr	r3, [pc, #588]	; (1294 <_i2c_master_interrupt_handler+0x260>)
    1046:	0092      	lsls	r2, r2, #2
    1048:	58d3      	ldr	r3, [r2, r3]
    104a:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    104c:	697b      	ldr	r3, [r7, #20]
    104e:	681b      	ldr	r3, [r3, #0]
    1050:	613b      	str	r3, [r7, #16]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1052:	693b      	ldr	r3, [r7, #16]
    1054:	681b      	ldr	r3, [r3, #0]
    1056:	011b      	lsls	r3, r3, #4
    1058:	0fdb      	lsrs	r3, r3, #31
    105a:	b2db      	uxtb	r3, r3
    105c:	001a      	movs	r2, r3
    105e:	230f      	movs	r3, #15
    1060:	18fb      	adds	r3, r7, r3
    1062:	1e51      	subs	r1, r2, #1
    1064:	418a      	sbcs	r2, r1
    1066:	701a      	strb	r2, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1068:	230e      	movs	r3, #14
    106a:	18fb      	adds	r3, r7, r3
    106c:	697a      	ldr	r2, [r7, #20]
    106e:	7e52      	ldrb	r2, [r2, #25]
    1070:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    1072:	697b      	ldr	r3, [r7, #20]
    1074:	7e1b      	ldrb	r3, [r3, #24]
    1076:	b2da      	uxtb	r2, r3
    1078:	230e      	movs	r3, #14
    107a:	18fb      	adds	r3, r7, r3
    107c:	210e      	movs	r1, #14
    107e:	1879      	adds	r1, r7, r1
    1080:	7809      	ldrb	r1, [r1, #0]
    1082:	400a      	ands	r2, r1
    1084:	701a      	strb	r2, [r3, #0]

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1086:	697b      	ldr	r3, [r7, #20]
    1088:	8b5b      	ldrh	r3, [r3, #26]
    108a:	b29b      	uxth	r3, r3
    108c:	2b00      	cmp	r3, #0
    108e:	d109      	bne.n	10a4 <_i2c_master_interrupt_handler+0x70>
    1090:	697b      	ldr	r3, [r7, #20]
    1092:	8b9b      	ldrh	r3, [r3, #28]
    1094:	b29b      	uxth	r3, r3
    1096:	2b00      	cmp	r3, #0
    1098:	d004      	beq.n	10a4 <_i2c_master_interrupt_handler+0x70>
		/* Call function for address response */
		_i2c_master_async_address_response(module);
    109a:	697b      	ldr	r3, [r7, #20]
    109c:	0018      	movs	r0, r3
    109e:	4b7e      	ldr	r3, [pc, #504]	; (1298 <_i2c_master_interrupt_handler+0x264>)
    10a0:	4798      	blx	r3
    10a2:	e070      	b.n	1186 <_i2c_master_interrupt_handler+0x152>

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    10a4:	697b      	ldr	r3, [r7, #20]
    10a6:	8b5b      	ldrh	r3, [r3, #26]
    10a8:	b29b      	uxth	r3, r3
    10aa:	2b00      	cmp	r3, #0
    10ac:	d039      	beq.n	1122 <_i2c_master_interrupt_handler+0xee>
    10ae:	697b      	ldr	r3, [r7, #20]
    10b0:	8b9b      	ldrh	r3, [r3, #28]
    10b2:	b29b      	uxth	r3, r3
    10b4:	2b00      	cmp	r3, #0
    10b6:	d134      	bne.n	1122 <_i2c_master_interrupt_handler+0xee>
			(module->status == STATUS_BUSY) &&
    10b8:	697b      	ldr	r3, [r7, #20]
    10ba:	2225      	movs	r2, #37	; 0x25
    10bc:	5c9b      	ldrb	r3, [r3, r2]
    10be:	b2db      	uxtb	r3, r3
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    10c0:	2b05      	cmp	r3, #5
    10c2:	d12e      	bne.n	1122 <_i2c_master_interrupt_handler+0xee>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    10c4:	697b      	ldr	r3, [r7, #20]
    10c6:	2224      	movs	r2, #36	; 0x24
    10c8:	5c9b      	ldrb	r3, [r3, r2]
    10ca:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    10cc:	2b00      	cmp	r3, #0
    10ce:	d128      	bne.n	1122 <_i2c_master_interrupt_handler+0xee>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    10d0:	693b      	ldr	r3, [r7, #16]
    10d2:	2203      	movs	r2, #3
    10d4:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    10d6:	697b      	ldr	r3, [r7, #20]
    10d8:	2200      	movs	r2, #0
    10da:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    10dc:	697b      	ldr	r3, [r7, #20]
    10de:	2225      	movs	r2, #37	; 0x25
    10e0:	2100      	movs	r1, #0
    10e2:	5499      	strb	r1, [r3, r2]

		if (module->send_stop) {
    10e4:	697b      	ldr	r3, [r7, #20]
    10e6:	7a9b      	ldrb	r3, [r3, #10]
    10e8:	2b00      	cmp	r3, #0
    10ea:	d00b      	beq.n	1104 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    10ec:	697b      	ldr	r3, [r7, #20]
    10ee:	0018      	movs	r0, r3
    10f0:	4b6a      	ldr	r3, [pc, #424]	; (129c <_i2c_master_interrupt_handler+0x268>)
    10f2:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    10f4:	693b      	ldr	r3, [r7, #16]
    10f6:	685b      	ldr	r3, [r3, #4]
    10f8:	22c0      	movs	r2, #192	; 0xc0
    10fa:	0292      	lsls	r2, r2, #10
    10fc:	431a      	orrs	r2, r3
    10fe:	693b      	ldr	r3, [r7, #16]
    1100:	605a      	str	r2, [r3, #4]
    1102:	e002      	b.n	110a <_i2c_master_interrupt_handler+0xd6>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1104:	693b      	ldr	r3, [r7, #16]
    1106:	2201      	movs	r2, #1
    1108:	761a      	strb	r2, [r3, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    110a:	230e      	movs	r3, #14
    110c:	18fb      	adds	r3, r7, r3
    110e:	781b      	ldrb	r3, [r3, #0]
    1110:	2201      	movs	r2, #1
    1112:	4013      	ands	r3, r2
    1114:	d037      	beq.n	1186 <_i2c_master_interrupt_handler+0x152>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1116:	697b      	ldr	r3, [r7, #20]
    1118:	68db      	ldr	r3, [r3, #12]
    111a:	697a      	ldr	r2, [r7, #20]
    111c:	0010      	movs	r0, r2
    111e:	4798      	blx	r3
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1120:	e031      	b.n	1186 <_i2c_master_interrupt_handler+0x152>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1122:	697b      	ldr	r3, [r7, #20]
    1124:	8b5b      	ldrh	r3, [r3, #26]
    1126:	b29b      	uxth	r3, r3
    1128:	2b00      	cmp	r3, #0
    112a:	d02c      	beq.n	1186 <_i2c_master_interrupt_handler+0x152>
    112c:	697b      	ldr	r3, [r7, #20]
    112e:	8b9b      	ldrh	r3, [r3, #28]
    1130:	b29b      	uxth	r3, r3
    1132:	2b00      	cmp	r3, #0
    1134:	d027      	beq.n	1186 <_i2c_master_interrupt_handler+0x152>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1136:	693b      	ldr	r3, [r7, #16]
    1138:	8b5b      	ldrh	r3, [r3, #26]
    113a:	b29b      	uxth	r3, r3
    113c:	001a      	movs	r2, r3
    113e:	2320      	movs	r3, #32
    1140:	4013      	ands	r3, r2
    1142:	d111      	bne.n	1168 <_i2c_master_interrupt_handler+0x134>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1144:	230f      	movs	r3, #15
    1146:	18fb      	adds	r3, r7, r3
    1148:	781b      	ldrb	r3, [r3, #0]
    114a:	2201      	movs	r2, #1
    114c:	4053      	eors	r3, r2
    114e:	b2db      	uxtb	r3, r3
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1150:	2b00      	cmp	r3, #0
    1152:	d104      	bne.n	115e <_i2c_master_interrupt_handler+0x12a>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1154:	697b      	ldr	r3, [r7, #20]
    1156:	8b9b      	ldrh	r3, [r3, #28]
    1158:	b29b      	uxth	r3, r3
    115a:	2b01      	cmp	r3, #1
    115c:	d004      	beq.n	1168 <_i2c_master_interrupt_handler+0x134>
			module->status = STATUS_ERR_PACKET_COLLISION;
    115e:	697b      	ldr	r3, [r7, #20]
    1160:	2225      	movs	r2, #37	; 0x25
    1162:	2141      	movs	r1, #65	; 0x41
    1164:	5499      	strb	r1, [r3, r2]
    1166:	e00e      	b.n	1186 <_i2c_master_interrupt_handler+0x152>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1168:	697b      	ldr	r3, [r7, #20]
    116a:	2224      	movs	r2, #36	; 0x24
    116c:	5c9b      	ldrb	r3, [r3, r2]
    116e:	b2db      	uxtb	r3, r3
    1170:	2b00      	cmp	r3, #0
    1172:	d104      	bne.n	117e <_i2c_master_interrupt_handler+0x14a>
			_i2c_master_write(module);
    1174:	697b      	ldr	r3, [r7, #20]
    1176:	0018      	movs	r0, r3
    1178:	4b49      	ldr	r3, [pc, #292]	; (12a0 <_i2c_master_interrupt_handler+0x26c>)
    117a:	4798      	blx	r3
    117c:	e003      	b.n	1186 <_i2c_master_interrupt_handler+0x152>
		} else {
			_i2c_master_read(module);
    117e:	697b      	ldr	r3, [r7, #20]
    1180:	0018      	movs	r0, r3
    1182:	4b48      	ldr	r3, [pc, #288]	; (12a4 <_i2c_master_interrupt_handler+0x270>)
    1184:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1186:	697b      	ldr	r3, [r7, #20]
    1188:	8b5b      	ldrh	r3, [r3, #26]
    118a:	b29b      	uxth	r3, r3
    118c:	2b00      	cmp	r3, #0
    118e:	d047      	beq.n	1220 <_i2c_master_interrupt_handler+0x1ec>
    1190:	697b      	ldr	r3, [r7, #20]
    1192:	8b9b      	ldrh	r3, [r3, #28]
    1194:	b29b      	uxth	r3, r3
    1196:	2b00      	cmp	r3, #0
    1198:	d142      	bne.n	1220 <_i2c_master_interrupt_handler+0x1ec>
			(module->status == STATUS_BUSY) &&
    119a:	697b      	ldr	r3, [r7, #20]
    119c:	2225      	movs	r2, #37	; 0x25
    119e:	5c9b      	ldrb	r3, [r3, r2]
    11a0:	b2db      	uxtb	r3, r3
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    11a2:	2b05      	cmp	r3, #5
    11a4:	d13c      	bne.n	1220 <_i2c_master_interrupt_handler+0x1ec>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    11a6:	697b      	ldr	r3, [r7, #20]
    11a8:	2224      	movs	r2, #36	; 0x24
    11aa:	5c9b      	ldrb	r3, [r3, r2]
    11ac:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    11ae:	2b01      	cmp	r3, #1
    11b0:	d136      	bne.n	1220 <_i2c_master_interrupt_handler+0x1ec>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    11b2:	693b      	ldr	r3, [r7, #16]
    11b4:	7e1b      	ldrb	r3, [r3, #24]
    11b6:	b2db      	uxtb	r3, r3
    11b8:	001a      	movs	r2, r3
    11ba:	2302      	movs	r3, #2
    11bc:	4013      	ands	r3, r2
    11be:	d002      	beq.n	11c6 <_i2c_master_interrupt_handler+0x192>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    11c0:	693b      	ldr	r3, [r7, #16]
    11c2:	2202      	movs	r2, #2
    11c4:	761a      	strb	r2, [r3, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    11c6:	693b      	ldr	r3, [r7, #16]
    11c8:	2203      	movs	r2, #3
    11ca:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    11cc:	697b      	ldr	r3, [r7, #20]
    11ce:	2200      	movs	r2, #0
    11d0:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    11d2:	697b      	ldr	r3, [r7, #20]
    11d4:	2225      	movs	r2, #37	; 0x25
    11d6:	2100      	movs	r1, #0
    11d8:	5499      	strb	r1, [r3, r2]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    11da:	230e      	movs	r3, #14
    11dc:	18fb      	adds	r3, r7, r3
    11de:	781b      	ldrb	r3, [r3, #0]
    11e0:	2202      	movs	r2, #2
    11e2:	4013      	ands	r3, r2
    11e4:	d00b      	beq.n	11fe <_i2c_master_interrupt_handler+0x1ca>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    11e6:	697b      	ldr	r3, [r7, #20]
    11e8:	2224      	movs	r2, #36	; 0x24
    11ea:	5c9b      	ldrb	r3, [r3, r2]
    11ec:	b2db      	uxtb	r3, r3
    11ee:	2b01      	cmp	r3, #1
    11f0:	d105      	bne.n	11fe <_i2c_master_interrupt_handler+0x1ca>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    11f2:	697b      	ldr	r3, [r7, #20]
    11f4:	691b      	ldr	r3, [r3, #16]
    11f6:	697a      	ldr	r2, [r7, #20]
    11f8:	0010      	movs	r0, r2
    11fa:	4798      	blx	r3
    11fc:	e010      	b.n	1220 <_i2c_master_interrupt_handler+0x1ec>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    11fe:	230e      	movs	r3, #14
    1200:	18fb      	adds	r3, r7, r3
    1202:	781b      	ldrb	r3, [r3, #0]
    1204:	2201      	movs	r2, #1
    1206:	4013      	ands	r3, r2
    1208:	d00a      	beq.n	1220 <_i2c_master_interrupt_handler+0x1ec>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    120a:	697b      	ldr	r3, [r7, #20]
    120c:	2224      	movs	r2, #36	; 0x24
    120e:	5c9b      	ldrb	r3, [r3, r2]
    1210:	b2db      	uxtb	r3, r3
    1212:	2b00      	cmp	r3, #0
    1214:	d104      	bne.n	1220 <_i2c_master_interrupt_handler+0x1ec>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1216:	697b      	ldr	r3, [r7, #20]
    1218:	68db      	ldr	r3, [r3, #12]
    121a:	697a      	ldr	r2, [r7, #20]
    121c:	0010      	movs	r0, r2
    121e:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1220:	697b      	ldr	r3, [r7, #20]
    1222:	2225      	movs	r2, #37	; 0x25
    1224:	5c9b      	ldrb	r3, [r3, r2]
    1226:	b2db      	uxtb	r3, r3
    1228:	2b05      	cmp	r3, #5
    122a:	d02e      	beq.n	128a <_i2c_master_interrupt_handler+0x256>
    122c:	697b      	ldr	r3, [r7, #20]
    122e:	2225      	movs	r2, #37	; 0x25
    1230:	5c9b      	ldrb	r3, [r3, r2]
    1232:	b2db      	uxtb	r3, r3
    1234:	2b00      	cmp	r3, #0
    1236:	d028      	beq.n	128a <_i2c_master_interrupt_handler+0x256>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1238:	693b      	ldr	r3, [r7, #16]
    123a:	2203      	movs	r2, #3
    123c:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    123e:	697b      	ldr	r3, [r7, #20]
    1240:	2200      	movs	r2, #0
    1242:	835a      	strh	r2, [r3, #26]
		module->buffer_remaining = 0;
    1244:	697b      	ldr	r3, [r7, #20]
    1246:	2200      	movs	r2, #0
    1248:	839a      	strh	r2, [r3, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    124a:	697b      	ldr	r3, [r7, #20]
    124c:	2225      	movs	r2, #37	; 0x25
    124e:	5c9b      	ldrb	r3, [r3, r2]
    1250:	b2db      	uxtb	r3, r3
    1252:	2b41      	cmp	r3, #65	; 0x41
    1254:	d00e      	beq.n	1274 <_i2c_master_interrupt_handler+0x240>
				module->send_stop) {
    1256:	697b      	ldr	r3, [r7, #20]
    1258:	7a9b      	ldrb	r3, [r3, #10]
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    125a:	2b00      	cmp	r3, #0
    125c:	d00a      	beq.n	1274 <_i2c_master_interrupt_handler+0x240>
			_i2c_master_wait_for_sync(module);
    125e:	697b      	ldr	r3, [r7, #20]
    1260:	0018      	movs	r0, r3
    1262:	4b0e      	ldr	r3, [pc, #56]	; (129c <_i2c_master_interrupt_handler+0x268>)
    1264:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1266:	693b      	ldr	r3, [r7, #16]
    1268:	685b      	ldr	r3, [r3, #4]
    126a:	22e0      	movs	r2, #224	; 0xe0
    126c:	02d2      	lsls	r2, r2, #11
    126e:	431a      	orrs	r2, r3
    1270:	693b      	ldr	r3, [r7, #16]
    1272:	605a      	str	r2, [r3, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1274:	230e      	movs	r3, #14
    1276:	18fb      	adds	r3, r7, r3
    1278:	781b      	ldrb	r3, [r3, #0]
    127a:	2204      	movs	r2, #4
    127c:	4013      	ands	r3, r2
    127e:	d004      	beq.n	128a <_i2c_master_interrupt_handler+0x256>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1280:	697b      	ldr	r3, [r7, #20]
    1282:	695b      	ldr	r3, [r3, #20]
    1284:	697a      	ldr	r2, [r7, #20]
    1286:	0010      	movs	r0, r2
    1288:	4798      	blx	r3
		}
	}
}
    128a:	46c0      	nop			; (mov r8, r8)
    128c:	46bd      	mov	sp, r7
    128e:	b006      	add	sp, #24
    1290:	bd80      	pop	{r7, pc}
    1292:	46c0      	nop			; (mov r8, r8)
    1294:	2000010c 	.word	0x2000010c
    1298:	00000cfd 	.word	0x00000cfd
    129c:	00000b6d 	.word	0x00000b6d
    12a0:	00000c81 	.word	0x00000c81
    12a4:	00000b91 	.word	0x00000b91

000012a8 <system_gclk_chan_get_config_defaults>:
{
    12a8:	b580      	push	{r7, lr}
    12aa:	b082      	sub	sp, #8
    12ac:	af00      	add	r7, sp, #0
    12ae:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    12b0:	687b      	ldr	r3, [r7, #4]
    12b2:	2200      	movs	r2, #0
    12b4:	701a      	strb	r2, [r3, #0]
}
    12b6:	46c0      	nop			; (mov r8, r8)
    12b8:	46bd      	mov	sp, r7
    12ba:	b002      	add	sp, #8
    12bc:	bd80      	pop	{r7, pc}

000012be <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    12be:	b5f0      	push	{r4, r5, r6, r7, lr}
    12c0:	b08d      	sub	sp, #52	; 0x34
    12c2:	af00      	add	r7, sp, #0
    12c4:	60b8      	str	r0, [r7, #8]
    12c6:	60f9      	str	r1, [r7, #12]
    12c8:	603a      	str	r2, [r7, #0]
    12ca:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    12cc:	2300      	movs	r3, #0
    12ce:	2400      	movs	r4, #0
    12d0:	623b      	str	r3, [r7, #32]
    12d2:	627c      	str	r4, [r7, #36]	; 0x24
    12d4:	2300      	movs	r3, #0
    12d6:	2400      	movs	r4, #0
    12d8:	61bb      	str	r3, [r7, #24]
    12da:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    12dc:	233f      	movs	r3, #63	; 0x3f
    12de:	62fb      	str	r3, [r7, #44]	; 0x2c
    12e0:	e053      	b.n	138a <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    12e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    12e4:	3b20      	subs	r3, #32
    12e6:	2b00      	cmp	r3, #0
    12e8:	db04      	blt.n	12f4 <long_division+0x36>
    12ea:	2201      	movs	r2, #1
    12ec:	409a      	lsls	r2, r3
    12ee:	0013      	movs	r3, r2
    12f0:	617b      	str	r3, [r7, #20]
    12f2:	e00b      	b.n	130c <long_division+0x4e>
    12f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    12f6:	2220      	movs	r2, #32
    12f8:	1ad3      	subs	r3, r2, r3
    12fa:	2201      	movs	r2, #1
    12fc:	40da      	lsrs	r2, r3
    12fe:	0013      	movs	r3, r2
    1300:	2100      	movs	r1, #0
    1302:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1304:	4091      	lsls	r1, r2
    1306:	000a      	movs	r2, r1
    1308:	4313      	orrs	r3, r2
    130a:	617b      	str	r3, [r7, #20]
    130c:	2201      	movs	r2, #1
    130e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1310:	409a      	lsls	r2, r3
    1312:	0013      	movs	r3, r2
    1314:	613b      	str	r3, [r7, #16]

		r = r << 1;
    1316:	69bb      	ldr	r3, [r7, #24]
    1318:	69fc      	ldr	r4, [r7, #28]
    131a:	18db      	adds	r3, r3, r3
    131c:	4164      	adcs	r4, r4
    131e:	61bb      	str	r3, [r7, #24]
    1320:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    1322:	68bb      	ldr	r3, [r7, #8]
    1324:	693a      	ldr	r2, [r7, #16]
    1326:	401a      	ands	r2, r3
    1328:	0015      	movs	r5, r2
    132a:	68fb      	ldr	r3, [r7, #12]
    132c:	697a      	ldr	r2, [r7, #20]
    132e:	401a      	ands	r2, r3
    1330:	0016      	movs	r6, r2
    1332:	002b      	movs	r3, r5
    1334:	4333      	orrs	r3, r6
    1336:	d007      	beq.n	1348 <long_division+0x8a>
			r |= 0x01;
    1338:	69bb      	ldr	r3, [r7, #24]
    133a:	2201      	movs	r2, #1
    133c:	4313      	orrs	r3, r2
    133e:	61bb      	str	r3, [r7, #24]
    1340:	69fb      	ldr	r3, [r7, #28]
    1342:	2200      	movs	r2, #0
    1344:	4313      	orrs	r3, r2
    1346:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    1348:	687a      	ldr	r2, [r7, #4]
    134a:	69fb      	ldr	r3, [r7, #28]
    134c:	429a      	cmp	r2, r3
    134e:	d819      	bhi.n	1384 <long_division+0xc6>
    1350:	687a      	ldr	r2, [r7, #4]
    1352:	69fb      	ldr	r3, [r7, #28]
    1354:	429a      	cmp	r2, r3
    1356:	d103      	bne.n	1360 <long_division+0xa2>
    1358:	683a      	ldr	r2, [r7, #0]
    135a:	69bb      	ldr	r3, [r7, #24]
    135c:	429a      	cmp	r2, r3
    135e:	d811      	bhi.n	1384 <long_division+0xc6>
			r = r - d;
    1360:	69b9      	ldr	r1, [r7, #24]
    1362:	69fa      	ldr	r2, [r7, #28]
    1364:	683b      	ldr	r3, [r7, #0]
    1366:	687c      	ldr	r4, [r7, #4]
    1368:	1ac9      	subs	r1, r1, r3
    136a:	41a2      	sbcs	r2, r4
    136c:	000b      	movs	r3, r1
    136e:	0014      	movs	r4, r2
    1370:	61bb      	str	r3, [r7, #24]
    1372:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    1374:	6a3a      	ldr	r2, [r7, #32]
    1376:	693b      	ldr	r3, [r7, #16]
    1378:	4313      	orrs	r3, r2
    137a:	623b      	str	r3, [r7, #32]
    137c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    137e:	697b      	ldr	r3, [r7, #20]
    1380:	4313      	orrs	r3, r2
    1382:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
    1384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1386:	3b01      	subs	r3, #1
    1388:	62fb      	str	r3, [r7, #44]	; 0x2c
    138a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    138c:	2b00      	cmp	r3, #0
    138e:	daa8      	bge.n	12e2 <long_division+0x24>
		}
	}

	return q;
    1390:	6a3b      	ldr	r3, [r7, #32]
    1392:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    1394:	0018      	movs	r0, r3
    1396:	0021      	movs	r1, r4
    1398:	46bd      	mov	sp, r7
    139a:	b00d      	add	sp, #52	; 0x34
    139c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000139e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    139e:	b580      	push	{r7, lr}
    13a0:	b086      	sub	sp, #24
    13a2:	af00      	add	r7, sp, #0
    13a4:	60f8      	str	r0, [r7, #12]
    13a6:	60b9      	str	r1, [r7, #8]
    13a8:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    13aa:	2316      	movs	r3, #22
    13ac:	18fb      	adds	r3, r7, r3
    13ae:	2200      	movs	r2, #0
    13b0:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    13b2:	68bb      	ldr	r3, [r7, #8]
    13b4:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    13b6:	68bb      	ldr	r3, [r7, #8]
    13b8:	085a      	lsrs	r2, r3, #1
    13ba:	68fb      	ldr	r3, [r7, #12]
    13bc:	429a      	cmp	r2, r3
    13be:	d201      	bcs.n	13c4 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    13c0:	2340      	movs	r3, #64	; 0x40
    13c2:	e026      	b.n	1412 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    13c4:	68bb      	ldr	r3, [r7, #8]
    13c6:	085b      	lsrs	r3, r3, #1
    13c8:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    13ca:	e00a      	b.n	13e2 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    13cc:	693a      	ldr	r2, [r7, #16]
    13ce:	68fb      	ldr	r3, [r7, #12]
    13d0:	1ad3      	subs	r3, r2, r3
    13d2:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    13d4:	2316      	movs	r3, #22
    13d6:	18fb      	adds	r3, r7, r3
    13d8:	881a      	ldrh	r2, [r3, #0]
    13da:	2316      	movs	r3, #22
    13dc:	18fb      	adds	r3, r7, r3
    13de:	3201      	adds	r2, #1
    13e0:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
    13e2:	693a      	ldr	r2, [r7, #16]
    13e4:	68fb      	ldr	r3, [r7, #12]
    13e6:	429a      	cmp	r2, r3
    13e8:	d2f0      	bcs.n	13cc <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
    13ea:	2316      	movs	r3, #22
    13ec:	18fb      	adds	r3, r7, r3
    13ee:	2216      	movs	r2, #22
    13f0:	18ba      	adds	r2, r7, r2
    13f2:	8812      	ldrh	r2, [r2, #0]
    13f4:	3a01      	subs	r2, #1
    13f6:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    13f8:	2316      	movs	r3, #22
    13fa:	18fb      	adds	r3, r7, r3
    13fc:	881b      	ldrh	r3, [r3, #0]
    13fe:	2bff      	cmp	r3, #255	; 0xff
    1400:	d901      	bls.n	1406 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1402:	2340      	movs	r3, #64	; 0x40
    1404:	e005      	b.n	1412 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    1406:	687b      	ldr	r3, [r7, #4]
    1408:	2216      	movs	r2, #22
    140a:	18ba      	adds	r2, r7, r2
    140c:	8812      	ldrh	r2, [r2, #0]
    140e:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    1410:	2300      	movs	r3, #0
	}
}
    1412:	0018      	movs	r0, r3
    1414:	46bd      	mov	sp, r7
    1416:	b006      	add	sp, #24
    1418:	bd80      	pop	{r7, pc}
	...

0000141c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    141c:	b5f0      	push	{r4, r5, r6, r7, lr}
    141e:	b0a1      	sub	sp, #132	; 0x84
    1420:	af00      	add	r7, sp, #0
    1422:	64f8      	str	r0, [r7, #76]	; 0x4c
    1424:	64b9      	str	r1, [r7, #72]	; 0x48
    1426:	647a      	str	r2, [r7, #68]	; 0x44
    1428:	2243      	movs	r2, #67	; 0x43
    142a:	18ba      	adds	r2, r7, r2
    142c:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    142e:	2300      	movs	r3, #0
    1430:	2400      	movs	r4, #0
    1432:	673b      	str	r3, [r7, #112]	; 0x70
    1434:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
    1436:	2300      	movs	r3, #0
    1438:	2400      	movs	r4, #0
    143a:	66bb      	str	r3, [r7, #104]	; 0x68
    143c:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
    143e:	2300      	movs	r3, #0
    1440:	2400      	movs	r4, #0
    1442:	67bb      	str	r3, [r7, #120]	; 0x78
    1444:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    1446:	2300      	movs	r3, #0
    1448:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    144a:	2358      	movs	r3, #88	; 0x58
    144c:	2240      	movs	r2, #64	; 0x40
    144e:	4694      	mov	ip, r2
    1450:	44bc      	add	ip, r7
    1452:	4463      	add	r3, ip
    1454:	781a      	ldrb	r2, [r3, #0]
    1456:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1458:	435a      	muls	r2, r3
    145a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    145c:	429a      	cmp	r2, r3
    145e:	d901      	bls.n	1464 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1460:	2340      	movs	r3, #64	; 0x40
    1462:	e0b3      	b.n	15cc <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1464:	2343      	movs	r3, #67	; 0x43
    1466:	18fb      	adds	r3, r7, r3
    1468:	781b      	ldrb	r3, [r3, #0]
    146a:	2b00      	cmp	r3, #0
    146c:	d13d      	bne.n	14ea <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    146e:	2358      	movs	r3, #88	; 0x58
    1470:	2240      	movs	r2, #64	; 0x40
    1472:	4694      	mov	ip, r2
    1474:	44bc      	add	ip, r7
    1476:	4463      	add	r3, ip
    1478:	781b      	ldrb	r3, [r3, #0]
    147a:	b2db      	uxtb	r3, r3
    147c:	613b      	str	r3, [r7, #16]
    147e:	2300      	movs	r3, #0
    1480:	617b      	str	r3, [r7, #20]
    1482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1484:	60bb      	str	r3, [r7, #8]
    1486:	2300      	movs	r3, #0
    1488:	60fb      	str	r3, [r7, #12]
    148a:	4c52      	ldr	r4, [pc, #328]	; (15d4 <_sercom_get_async_baud_val+0x1b8>)
    148c:	68ba      	ldr	r2, [r7, #8]
    148e:	68fb      	ldr	r3, [r7, #12]
    1490:	6938      	ldr	r0, [r7, #16]
    1492:	6979      	ldr	r1, [r7, #20]
    1494:	47a0      	blx	r4
    1496:	0003      	movs	r3, r0
    1498:	000c      	movs	r4, r1
    149a:	001b      	movs	r3, r3
    149c:	65fb      	str	r3, [r7, #92]	; 0x5c
    149e:	2300      	movs	r3, #0
    14a0:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
    14a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    14a4:	603b      	str	r3, [r7, #0]
    14a6:	2300      	movs	r3, #0
    14a8:	607b      	str	r3, [r7, #4]
    14aa:	6db8      	ldr	r0, [r7, #88]	; 0x58
    14ac:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    14ae:	683a      	ldr	r2, [r7, #0]
    14b0:	687b      	ldr	r3, [r7, #4]
    14b2:	4c49      	ldr	r4, [pc, #292]	; (15d8 <_sercom_get_async_baud_val+0x1bc>)
    14b4:	47a0      	blx	r4
    14b6:	0003      	movs	r3, r0
    14b8:	000c      	movs	r4, r1
    14ba:	673b      	str	r3, [r7, #112]	; 0x70
    14bc:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
    14be:	2100      	movs	r1, #0
    14c0:	2201      	movs	r2, #1
    14c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    14c4:	6f7c      	ldr	r4, [r7, #116]	; 0x74
    14c6:	1ac9      	subs	r1, r1, r3
    14c8:	41a2      	sbcs	r2, r4
    14ca:	000b      	movs	r3, r1
    14cc:	0014      	movs	r4, r2
    14ce:	66bb      	str	r3, [r7, #104]	; 0x68
    14d0:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
    14d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    14d4:	0c1b      	lsrs	r3, r3, #16
    14d6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    14d8:	0416      	lsls	r6, r2, #16
    14da:	431e      	orrs	r6, r3
    14dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    14de:	041d      	lsls	r5, r3, #16
    14e0:	0033      	movs	r3, r6
    14e2:	67bb      	str	r3, [r7, #120]	; 0x78
    14e4:	2300      	movs	r3, #0
    14e6:	67fb      	str	r3, [r7, #124]	; 0x7c
    14e8:	e06a      	b.n	15c0 <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    14ea:	2343      	movs	r3, #67	; 0x43
    14ec:	18fb      	adds	r3, r7, r3
    14ee:	781b      	ldrb	r3, [r3, #0]
    14f0:	2b01      	cmp	r3, #1
    14f2:	d165      	bne.n	15c0 <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
    14f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    14f6:	633b      	str	r3, [r7, #48]	; 0x30
    14f8:	2300      	movs	r3, #0
    14fa:	637b      	str	r3, [r7, #52]	; 0x34
    14fc:	2358      	movs	r3, #88	; 0x58
    14fe:	2240      	movs	r2, #64	; 0x40
    1500:	4694      	mov	ip, r2
    1502:	44bc      	add	ip, r7
    1504:	4463      	add	r3, ip
    1506:	781b      	ldrb	r3, [r3, #0]
    1508:	b2db      	uxtb	r3, r3
    150a:	62bb      	str	r3, [r7, #40]	; 0x28
    150c:	2300      	movs	r3, #0
    150e:	62fb      	str	r3, [r7, #44]	; 0x2c
    1510:	4c30      	ldr	r4, [pc, #192]	; (15d4 <_sercom_get_async_baud_val+0x1b8>)
    1512:	6aba      	ldr	r2, [r7, #40]	; 0x28
    1514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1516:	6b38      	ldr	r0, [r7, #48]	; 0x30
    1518:	6b79      	ldr	r1, [r7, #52]	; 0x34
    151a:	47a0      	blx	r4
    151c:	0003      	movs	r3, r0
    151e:	000c      	movs	r4, r1
    1520:	65bb      	str	r3, [r7, #88]	; 0x58
    1522:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
    1524:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    1526:	623b      	str	r3, [r7, #32]
    1528:	2300      	movs	r3, #0
    152a:	627b      	str	r3, [r7, #36]	; 0x24
    152c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    152e:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    1530:	001a      	movs	r2, r3
    1532:	0023      	movs	r3, r4
    1534:	6a38      	ldr	r0, [r7, #32]
    1536:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1538:	4c27      	ldr	r4, [pc, #156]	; (15d8 <_sercom_get_async_baud_val+0x1bc>)
    153a:	47a0      	blx	r4
    153c:	0003      	movs	r3, r0
    153e:	000c      	movs	r4, r1
    1540:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
    1542:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    1544:	2380      	movs	r3, #128	; 0x80
    1546:	019b      	lsls	r3, r3, #6
    1548:	429a      	cmp	r2, r3
    154a:	d901      	bls.n	1550 <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    154c:	2340      	movs	r3, #64	; 0x40
    154e:	e03d      	b.n	15cc <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1550:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    1552:	61bb      	str	r3, [r7, #24]
    1554:	2300      	movs	r3, #0
    1556:	61fb      	str	r3, [r7, #28]
    1558:	69b9      	ldr	r1, [r7, #24]
    155a:	69fa      	ldr	r2, [r7, #28]
    155c:	000b      	movs	r3, r1
    155e:	0f5b      	lsrs	r3, r3, #29
    1560:	0010      	movs	r0, r2
    1562:	00c0      	lsls	r0, r0, #3
    1564:	63f8      	str	r0, [r7, #60]	; 0x3c
    1566:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    1568:	4318      	orrs	r0, r3
    156a:	63f8      	str	r0, [r7, #60]	; 0x3c
    156c:	000b      	movs	r3, r1
    156e:	00db      	lsls	r3, r3, #3
    1570:	63bb      	str	r3, [r7, #56]	; 0x38
    1572:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    1574:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    1576:	001a      	movs	r2, r3
    1578:	0023      	movs	r3, r4
    157a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
    157c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    157e:	4c16      	ldr	r4, [pc, #88]	; (15d8 <_sercom_get_async_baud_val+0x1bc>)
    1580:	47a0      	blx	r4
    1582:	0003      	movs	r3, r0
    1584:	000c      	movs	r4, r1
    1586:	65bb      	str	r3, [r7, #88]	; 0x58
    1588:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
    158a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    158c:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    158e:	b2d9      	uxtb	r1, r3
    1590:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    1592:	b2db      	uxtb	r3, r3
    1594:	00db      	lsls	r3, r3, #3
    1596:	b2da      	uxtb	r2, r3
    1598:	2317      	movs	r3, #23
    159a:	2040      	movs	r0, #64	; 0x40
    159c:	4684      	mov	ip, r0
    159e:	44bc      	add	ip, r7
    15a0:	4463      	add	r3, ip
    15a2:	1a8a      	subs	r2, r1, r2
    15a4:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
    15a6:	2317      	movs	r3, #23
    15a8:	2240      	movs	r2, #64	; 0x40
    15aa:	4694      	mov	ip, r2
    15ac:	44bc      	add	ip, r7
    15ae:	4463      	add	r3, ip
    15b0:	781b      	ldrb	r3, [r3, #0]
    15b2:	035b      	lsls	r3, r3, #13
    15b4:	001a      	movs	r2, r3
    15b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    15b8:	4313      	orrs	r3, r2
    15ba:	67bb      	str	r3, [r7, #120]	; 0x78
    15bc:	2300      	movs	r3, #0
    15be:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
    15c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    15c2:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
    15c4:	b29a      	uxth	r2, r3
    15c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    15c8:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    15ca:	2300      	movs	r3, #0
}
    15cc:	0018      	movs	r0, r3
    15ce:	46bd      	mov	sp, r7
    15d0:	b021      	add	sp, #132	; 0x84
    15d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15d4:	00003941 	.word	0x00003941
    15d8:	000012bf 	.word	0x000012bf

000015dc <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    15dc:	b580      	push	{r7, lr}
    15de:	b084      	sub	sp, #16
    15e0:	af00      	add	r7, sp, #0
    15e2:	0002      	movs	r2, r0
    15e4:	1dfb      	adds	r3, r7, #7
    15e6:	701a      	strb	r2, [r3, #0]
    15e8:	1dbb      	adds	r3, r7, #6
    15ea:	1c0a      	adds	r2, r1, #0
    15ec:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    15ee:	4b1a      	ldr	r3, [pc, #104]	; (1658 <sercom_set_gclk_generator+0x7c>)
    15f0:	781b      	ldrb	r3, [r3, #0]
    15f2:	2201      	movs	r2, #1
    15f4:	4053      	eors	r3, r2
    15f6:	b2db      	uxtb	r3, r3
    15f8:	2b00      	cmp	r3, #0
    15fa:	d103      	bne.n	1604 <sercom_set_gclk_generator+0x28>
    15fc:	1dbb      	adds	r3, r7, #6
    15fe:	781b      	ldrb	r3, [r3, #0]
    1600:	2b00      	cmp	r3, #0
    1602:	d01b      	beq.n	163c <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    1604:	230c      	movs	r3, #12
    1606:	18fb      	adds	r3, r7, r3
    1608:	0018      	movs	r0, r3
    160a:	4b14      	ldr	r3, [pc, #80]	; (165c <sercom_set_gclk_generator+0x80>)
    160c:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    160e:	230c      	movs	r3, #12
    1610:	18fb      	adds	r3, r7, r3
    1612:	1dfa      	adds	r2, r7, #7
    1614:	7812      	ldrb	r2, [r2, #0]
    1616:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1618:	230c      	movs	r3, #12
    161a:	18fb      	adds	r3, r7, r3
    161c:	0019      	movs	r1, r3
    161e:	2013      	movs	r0, #19
    1620:	4b0f      	ldr	r3, [pc, #60]	; (1660 <sercom_set_gclk_generator+0x84>)
    1622:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1624:	2013      	movs	r0, #19
    1626:	4b0f      	ldr	r3, [pc, #60]	; (1664 <sercom_set_gclk_generator+0x88>)
    1628:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    162a:	4b0b      	ldr	r3, [pc, #44]	; (1658 <sercom_set_gclk_generator+0x7c>)
    162c:	1dfa      	adds	r2, r7, #7
    162e:	7812      	ldrb	r2, [r2, #0]
    1630:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    1632:	4b09      	ldr	r3, [pc, #36]	; (1658 <sercom_set_gclk_generator+0x7c>)
    1634:	2201      	movs	r2, #1
    1636:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1638:	2300      	movs	r3, #0
    163a:	e008      	b.n	164e <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    163c:	4b06      	ldr	r3, [pc, #24]	; (1658 <sercom_set_gclk_generator+0x7c>)
    163e:	785b      	ldrb	r3, [r3, #1]
    1640:	1dfa      	adds	r2, r7, #7
    1642:	7812      	ldrb	r2, [r2, #0]
    1644:	429a      	cmp	r2, r3
    1646:	d101      	bne.n	164c <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    1648:	2300      	movs	r3, #0
    164a:	e000      	b.n	164e <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    164c:	231d      	movs	r3, #29
}
    164e:	0018      	movs	r0, r3
    1650:	46bd      	mov	sp, r7
    1652:	b004      	add	sp, #16
    1654:	bd80      	pop	{r7, pc}
    1656:	46c0      	nop			; (mov r8, r8)
    1658:	20000094 	.word	0x20000094
    165c:	000012a9 	.word	0x000012a9
    1660:	00002ca1 	.word	0x00002ca1
    1664:	00002ce5 	.word	0x00002ce5

00001668 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    1668:	b580      	push	{r7, lr}
    166a:	b082      	sub	sp, #8
    166c:	af00      	add	r7, sp, #0
    166e:	6078      	str	r0, [r7, #4]
    1670:	000a      	movs	r2, r1
    1672:	1cfb      	adds	r3, r7, #3
    1674:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    1676:	687b      	ldr	r3, [r7, #4]
    1678:	4a4d      	ldr	r2, [pc, #308]	; (17b0 <_sercom_get_default_pad+0x148>)
    167a:	4293      	cmp	r3, r2
    167c:	d03f      	beq.n	16fe <_sercom_get_default_pad+0x96>
    167e:	4a4c      	ldr	r2, [pc, #304]	; (17b0 <_sercom_get_default_pad+0x148>)
    1680:	4293      	cmp	r3, r2
    1682:	d806      	bhi.n	1692 <_sercom_get_default_pad+0x2a>
    1684:	4a4b      	ldr	r2, [pc, #300]	; (17b4 <_sercom_get_default_pad+0x14c>)
    1686:	4293      	cmp	r3, r2
    1688:	d00f      	beq.n	16aa <_sercom_get_default_pad+0x42>
    168a:	4a4b      	ldr	r2, [pc, #300]	; (17b8 <_sercom_get_default_pad+0x150>)
    168c:	4293      	cmp	r3, r2
    168e:	d021      	beq.n	16d4 <_sercom_get_default_pad+0x6c>
    1690:	e089      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    1692:	4a4a      	ldr	r2, [pc, #296]	; (17bc <_sercom_get_default_pad+0x154>)
    1694:	4293      	cmp	r3, r2
    1696:	d100      	bne.n	169a <_sercom_get_default_pad+0x32>
    1698:	e05b      	b.n	1752 <_sercom_get_default_pad+0xea>
    169a:	4a49      	ldr	r2, [pc, #292]	; (17c0 <_sercom_get_default_pad+0x158>)
    169c:	4293      	cmp	r3, r2
    169e:	d100      	bne.n	16a2 <_sercom_get_default_pad+0x3a>
    16a0:	e06c      	b.n	177c <_sercom_get_default_pad+0x114>
    16a2:	4a48      	ldr	r2, [pc, #288]	; (17c4 <_sercom_get_default_pad+0x15c>)
    16a4:	4293      	cmp	r3, r2
    16a6:	d03f      	beq.n	1728 <_sercom_get_default_pad+0xc0>
    16a8:	e07d      	b.n	17a6 <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    16aa:	1cfb      	adds	r3, r7, #3
    16ac:	781b      	ldrb	r3, [r3, #0]
    16ae:	2b01      	cmp	r3, #1
    16b0:	d00a      	beq.n	16c8 <_sercom_get_default_pad+0x60>
    16b2:	dc02      	bgt.n	16ba <_sercom_get_default_pad+0x52>
    16b4:	2b00      	cmp	r3, #0
    16b6:	d005      	beq.n	16c4 <_sercom_get_default_pad+0x5c>
    16b8:	e075      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    16ba:	2b02      	cmp	r3, #2
    16bc:	d006      	beq.n	16cc <_sercom_get_default_pad+0x64>
    16be:	2b03      	cmp	r3, #3
    16c0:	d006      	beq.n	16d0 <_sercom_get_default_pad+0x68>
    16c2:	e070      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    16c4:	4b40      	ldr	r3, [pc, #256]	; (17c8 <_sercom_get_default_pad+0x160>)
    16c6:	e06f      	b.n	17a8 <_sercom_get_default_pad+0x140>
    16c8:	4b40      	ldr	r3, [pc, #256]	; (17cc <_sercom_get_default_pad+0x164>)
    16ca:	e06d      	b.n	17a8 <_sercom_get_default_pad+0x140>
    16cc:	4b40      	ldr	r3, [pc, #256]	; (17d0 <_sercom_get_default_pad+0x168>)
    16ce:	e06b      	b.n	17a8 <_sercom_get_default_pad+0x140>
    16d0:	4b40      	ldr	r3, [pc, #256]	; (17d4 <_sercom_get_default_pad+0x16c>)
    16d2:	e069      	b.n	17a8 <_sercom_get_default_pad+0x140>
    16d4:	1cfb      	adds	r3, r7, #3
    16d6:	781b      	ldrb	r3, [r3, #0]
    16d8:	2b01      	cmp	r3, #1
    16da:	d00a      	beq.n	16f2 <_sercom_get_default_pad+0x8a>
    16dc:	dc02      	bgt.n	16e4 <_sercom_get_default_pad+0x7c>
    16de:	2b00      	cmp	r3, #0
    16e0:	d005      	beq.n	16ee <_sercom_get_default_pad+0x86>
    16e2:	e060      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    16e4:	2b02      	cmp	r3, #2
    16e6:	d006      	beq.n	16f6 <_sercom_get_default_pad+0x8e>
    16e8:	2b03      	cmp	r3, #3
    16ea:	d006      	beq.n	16fa <_sercom_get_default_pad+0x92>
    16ec:	e05b      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    16ee:	2303      	movs	r3, #3
    16f0:	e05a      	b.n	17a8 <_sercom_get_default_pad+0x140>
    16f2:	4b39      	ldr	r3, [pc, #228]	; (17d8 <_sercom_get_default_pad+0x170>)
    16f4:	e058      	b.n	17a8 <_sercom_get_default_pad+0x140>
    16f6:	4b39      	ldr	r3, [pc, #228]	; (17dc <_sercom_get_default_pad+0x174>)
    16f8:	e056      	b.n	17a8 <_sercom_get_default_pad+0x140>
    16fa:	4b39      	ldr	r3, [pc, #228]	; (17e0 <_sercom_get_default_pad+0x178>)
    16fc:	e054      	b.n	17a8 <_sercom_get_default_pad+0x140>
    16fe:	1cfb      	adds	r3, r7, #3
    1700:	781b      	ldrb	r3, [r3, #0]
    1702:	2b01      	cmp	r3, #1
    1704:	d00a      	beq.n	171c <_sercom_get_default_pad+0xb4>
    1706:	dc02      	bgt.n	170e <_sercom_get_default_pad+0xa6>
    1708:	2b00      	cmp	r3, #0
    170a:	d005      	beq.n	1718 <_sercom_get_default_pad+0xb0>
    170c:	e04b      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    170e:	2b02      	cmp	r3, #2
    1710:	d006      	beq.n	1720 <_sercom_get_default_pad+0xb8>
    1712:	2b03      	cmp	r3, #3
    1714:	d006      	beq.n	1724 <_sercom_get_default_pad+0xbc>
    1716:	e046      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    1718:	4b32      	ldr	r3, [pc, #200]	; (17e4 <_sercom_get_default_pad+0x17c>)
    171a:	e045      	b.n	17a8 <_sercom_get_default_pad+0x140>
    171c:	4b32      	ldr	r3, [pc, #200]	; (17e8 <_sercom_get_default_pad+0x180>)
    171e:	e043      	b.n	17a8 <_sercom_get_default_pad+0x140>
    1720:	4b32      	ldr	r3, [pc, #200]	; (17ec <_sercom_get_default_pad+0x184>)
    1722:	e041      	b.n	17a8 <_sercom_get_default_pad+0x140>
    1724:	4b32      	ldr	r3, [pc, #200]	; (17f0 <_sercom_get_default_pad+0x188>)
    1726:	e03f      	b.n	17a8 <_sercom_get_default_pad+0x140>
    1728:	1cfb      	adds	r3, r7, #3
    172a:	781b      	ldrb	r3, [r3, #0]
    172c:	2b01      	cmp	r3, #1
    172e:	d00a      	beq.n	1746 <_sercom_get_default_pad+0xde>
    1730:	dc02      	bgt.n	1738 <_sercom_get_default_pad+0xd0>
    1732:	2b00      	cmp	r3, #0
    1734:	d005      	beq.n	1742 <_sercom_get_default_pad+0xda>
    1736:	e036      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    1738:	2b02      	cmp	r3, #2
    173a:	d006      	beq.n	174a <_sercom_get_default_pad+0xe2>
    173c:	2b03      	cmp	r3, #3
    173e:	d006      	beq.n	174e <_sercom_get_default_pad+0xe6>
    1740:	e031      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    1742:	4b2c      	ldr	r3, [pc, #176]	; (17f4 <_sercom_get_default_pad+0x18c>)
    1744:	e030      	b.n	17a8 <_sercom_get_default_pad+0x140>
    1746:	4b2c      	ldr	r3, [pc, #176]	; (17f8 <_sercom_get_default_pad+0x190>)
    1748:	e02e      	b.n	17a8 <_sercom_get_default_pad+0x140>
    174a:	4b2c      	ldr	r3, [pc, #176]	; (17fc <_sercom_get_default_pad+0x194>)
    174c:	e02c      	b.n	17a8 <_sercom_get_default_pad+0x140>
    174e:	4b2c      	ldr	r3, [pc, #176]	; (1800 <_sercom_get_default_pad+0x198>)
    1750:	e02a      	b.n	17a8 <_sercom_get_default_pad+0x140>
    1752:	1cfb      	adds	r3, r7, #3
    1754:	781b      	ldrb	r3, [r3, #0]
    1756:	2b01      	cmp	r3, #1
    1758:	d00a      	beq.n	1770 <_sercom_get_default_pad+0x108>
    175a:	dc02      	bgt.n	1762 <_sercom_get_default_pad+0xfa>
    175c:	2b00      	cmp	r3, #0
    175e:	d005      	beq.n	176c <_sercom_get_default_pad+0x104>
    1760:	e021      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    1762:	2b02      	cmp	r3, #2
    1764:	d006      	beq.n	1774 <_sercom_get_default_pad+0x10c>
    1766:	2b03      	cmp	r3, #3
    1768:	d006      	beq.n	1778 <_sercom_get_default_pad+0x110>
    176a:	e01c      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    176c:	4b25      	ldr	r3, [pc, #148]	; (1804 <_sercom_get_default_pad+0x19c>)
    176e:	e01b      	b.n	17a8 <_sercom_get_default_pad+0x140>
    1770:	4b25      	ldr	r3, [pc, #148]	; (1808 <_sercom_get_default_pad+0x1a0>)
    1772:	e019      	b.n	17a8 <_sercom_get_default_pad+0x140>
    1774:	4b25      	ldr	r3, [pc, #148]	; (180c <_sercom_get_default_pad+0x1a4>)
    1776:	e017      	b.n	17a8 <_sercom_get_default_pad+0x140>
    1778:	4b25      	ldr	r3, [pc, #148]	; (1810 <_sercom_get_default_pad+0x1a8>)
    177a:	e015      	b.n	17a8 <_sercom_get_default_pad+0x140>
    177c:	1cfb      	adds	r3, r7, #3
    177e:	781b      	ldrb	r3, [r3, #0]
    1780:	2b01      	cmp	r3, #1
    1782:	d00a      	beq.n	179a <_sercom_get_default_pad+0x132>
    1784:	dc02      	bgt.n	178c <_sercom_get_default_pad+0x124>
    1786:	2b00      	cmp	r3, #0
    1788:	d005      	beq.n	1796 <_sercom_get_default_pad+0x12e>
    178a:	e00c      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    178c:	2b02      	cmp	r3, #2
    178e:	d006      	beq.n	179e <_sercom_get_default_pad+0x136>
    1790:	2b03      	cmp	r3, #3
    1792:	d006      	beq.n	17a2 <_sercom_get_default_pad+0x13a>
    1794:	e007      	b.n	17a6 <_sercom_get_default_pad+0x13e>
    1796:	4b1f      	ldr	r3, [pc, #124]	; (1814 <_sercom_get_default_pad+0x1ac>)
    1798:	e006      	b.n	17a8 <_sercom_get_default_pad+0x140>
    179a:	4b1f      	ldr	r3, [pc, #124]	; (1818 <_sercom_get_default_pad+0x1b0>)
    179c:	e004      	b.n	17a8 <_sercom_get_default_pad+0x140>
    179e:	4b1f      	ldr	r3, [pc, #124]	; (181c <_sercom_get_default_pad+0x1b4>)
    17a0:	e002      	b.n	17a8 <_sercom_get_default_pad+0x140>
    17a2:	4b1f      	ldr	r3, [pc, #124]	; (1820 <_sercom_get_default_pad+0x1b8>)
    17a4:	e000      	b.n	17a8 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    17a6:	2300      	movs	r3, #0
}
    17a8:	0018      	movs	r0, r3
    17aa:	46bd      	mov	sp, r7
    17ac:	b002      	add	sp, #8
    17ae:	bd80      	pop	{r7, pc}
    17b0:	42001000 	.word	0x42001000
    17b4:	42000800 	.word	0x42000800
    17b8:	42000c00 	.word	0x42000c00
    17bc:	42001800 	.word	0x42001800
    17c0:	42001c00 	.word	0x42001c00
    17c4:	42001400 	.word	0x42001400
    17c8:	00040003 	.word	0x00040003
    17cc:	00050003 	.word	0x00050003
    17d0:	00060003 	.word	0x00060003
    17d4:	00070003 	.word	0x00070003
    17d8:	00010003 	.word	0x00010003
    17dc:	001e0003 	.word	0x001e0003
    17e0:	001f0003 	.word	0x001f0003
    17e4:	00080003 	.word	0x00080003
    17e8:	00090003 	.word	0x00090003
    17ec:	000a0003 	.word	0x000a0003
    17f0:	000b0003 	.word	0x000b0003
    17f4:	00100003 	.word	0x00100003
    17f8:	00110003 	.word	0x00110003
    17fc:	00120003 	.word	0x00120003
    1800:	00130003 	.word	0x00130003
    1804:	000c0003 	.word	0x000c0003
    1808:	000d0003 	.word	0x000d0003
    180c:	000e0003 	.word	0x000e0003
    1810:	000f0003 	.word	0x000f0003
    1814:	00160003 	.word	0x00160003
    1818:	00170003 	.word	0x00170003
    181c:	00180003 	.word	0x00180003
    1820:	00190003 	.word	0x00190003

00001824 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1824:	b590      	push	{r4, r7, lr}
    1826:	b08b      	sub	sp, #44	; 0x2c
    1828:	af00      	add	r7, sp, #0
    182a:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    182c:	230c      	movs	r3, #12
    182e:	18fb      	adds	r3, r7, r3
    1830:	4a0f      	ldr	r2, [pc, #60]	; (1870 <_sercom_get_sercom_inst_index+0x4c>)
    1832:	ca13      	ldmia	r2!, {r0, r1, r4}
    1834:	c313      	stmia	r3!, {r0, r1, r4}
    1836:	ca13      	ldmia	r2!, {r0, r1, r4}
    1838:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    183a:	2300      	movs	r3, #0
    183c:	627b      	str	r3, [r7, #36]	; 0x24
    183e:	e00e      	b.n	185e <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1840:	230c      	movs	r3, #12
    1842:	18fb      	adds	r3, r7, r3
    1844:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1846:	0092      	lsls	r2, r2, #2
    1848:	58d3      	ldr	r3, [r2, r3]
    184a:	001a      	movs	r2, r3
    184c:	687b      	ldr	r3, [r7, #4]
    184e:	429a      	cmp	r2, r3
    1850:	d102      	bne.n	1858 <_sercom_get_sercom_inst_index+0x34>
			return i;
    1852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1854:	b2db      	uxtb	r3, r3
    1856:	e006      	b.n	1866 <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    185a:	3301      	adds	r3, #1
    185c:	627b      	str	r3, [r7, #36]	; 0x24
    185e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1860:	2b05      	cmp	r3, #5
    1862:	d9ed      	bls.n	1840 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1864:	2300      	movs	r3, #0
}
    1866:	0018      	movs	r0, r3
    1868:	46bd      	mov	sp, r7
    186a:	b00b      	add	sp, #44	; 0x2c
    186c:	bd90      	pop	{r4, r7, pc}
    186e:	46c0      	nop			; (mov r8, r8)
    1870:	00005d90 	.word	0x00005d90

00001874 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    1874:	b580      	push	{r7, lr}
    1876:	b082      	sub	sp, #8
    1878:	af00      	add	r7, sp, #0
    187a:	0002      	movs	r2, r0
    187c:	1dfb      	adds	r3, r7, #7
    187e:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    1880:	46c0      	nop			; (mov r8, r8)
    1882:	46bd      	mov	sp, r7
    1884:	b002      	add	sp, #8
    1886:	bd80      	pop	{r7, pc}

00001888 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1888:	b580      	push	{r7, lr}
    188a:	b084      	sub	sp, #16
    188c:	af00      	add	r7, sp, #0
    188e:	0002      	movs	r2, r0
    1890:	6039      	str	r1, [r7, #0]
    1892:	1dfb      	adds	r3, r7, #7
    1894:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1896:	4b13      	ldr	r3, [pc, #76]	; (18e4 <_sercom_set_handler+0x5c>)
    1898:	781b      	ldrb	r3, [r3, #0]
    189a:	2201      	movs	r2, #1
    189c:	4053      	eors	r3, r2
    189e:	b2db      	uxtb	r3, r3
    18a0:	2b00      	cmp	r3, #0
    18a2:	d015      	beq.n	18d0 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    18a4:	2300      	movs	r3, #0
    18a6:	60fb      	str	r3, [r7, #12]
    18a8:	e00c      	b.n	18c4 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    18aa:	4b0f      	ldr	r3, [pc, #60]	; (18e8 <_sercom_set_handler+0x60>)
    18ac:	68fa      	ldr	r2, [r7, #12]
    18ae:	0092      	lsls	r2, r2, #2
    18b0:	490e      	ldr	r1, [pc, #56]	; (18ec <_sercom_set_handler+0x64>)
    18b2:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    18b4:	4b0e      	ldr	r3, [pc, #56]	; (18f0 <_sercom_set_handler+0x68>)
    18b6:	68fa      	ldr	r2, [r7, #12]
    18b8:	0092      	lsls	r2, r2, #2
    18ba:	2100      	movs	r1, #0
    18bc:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    18be:	68fb      	ldr	r3, [r7, #12]
    18c0:	3301      	adds	r3, #1
    18c2:	60fb      	str	r3, [r7, #12]
    18c4:	68fb      	ldr	r3, [r7, #12]
    18c6:	2b05      	cmp	r3, #5
    18c8:	d9ef      	bls.n	18aa <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    18ca:	4b06      	ldr	r3, [pc, #24]	; (18e4 <_sercom_set_handler+0x5c>)
    18cc:	2201      	movs	r2, #1
    18ce:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    18d0:	1dfb      	adds	r3, r7, #7
    18d2:	781a      	ldrb	r2, [r3, #0]
    18d4:	4b04      	ldr	r3, [pc, #16]	; (18e8 <_sercom_set_handler+0x60>)
    18d6:	0092      	lsls	r2, r2, #2
    18d8:	6839      	ldr	r1, [r7, #0]
    18da:	50d1      	str	r1, [r2, r3]
}
    18dc:	46c0      	nop			; (mov r8, r8)
    18de:	46bd      	mov	sp, r7
    18e0:	b004      	add	sp, #16
    18e2:	bd80      	pop	{r7, pc}
    18e4:	20000096 	.word	0x20000096
    18e8:	20000098 	.word	0x20000098
    18ec:	00001875 	.word	0x00001875
    18f0:	2000010c 	.word	0x2000010c

000018f4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    18f4:	b590      	push	{r4, r7, lr}
    18f6:	b085      	sub	sp, #20
    18f8:	af00      	add	r7, sp, #0
    18fa:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    18fc:	2308      	movs	r3, #8
    18fe:	18fa      	adds	r2, r7, r3
    1900:	4b0c      	ldr	r3, [pc, #48]	; (1934 <_sercom_get_interrupt_vector+0x40>)
    1902:	0010      	movs	r0, r2
    1904:	0019      	movs	r1, r3
    1906:	2306      	movs	r3, #6
    1908:	001a      	movs	r2, r3
    190a:	4b0b      	ldr	r3, [pc, #44]	; (1938 <_sercom_get_interrupt_vector+0x44>)
    190c:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    190e:	230f      	movs	r3, #15
    1910:	18fc      	adds	r4, r7, r3
    1912:	687b      	ldr	r3, [r7, #4]
    1914:	0018      	movs	r0, r3
    1916:	4b09      	ldr	r3, [pc, #36]	; (193c <_sercom_get_interrupt_vector+0x48>)
    1918:	4798      	blx	r3
    191a:	0003      	movs	r3, r0
    191c:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    191e:	230f      	movs	r3, #15
    1920:	18fb      	adds	r3, r7, r3
    1922:	781b      	ldrb	r3, [r3, #0]
    1924:	2208      	movs	r2, #8
    1926:	18ba      	adds	r2, r7, r2
    1928:	5cd3      	ldrb	r3, [r2, r3]
    192a:	b25b      	sxtb	r3, r3
}
    192c:	0018      	movs	r0, r3
    192e:	46bd      	mov	sp, r7
    1930:	b005      	add	sp, #20
    1932:	bd90      	pop	{r4, r7, pc}
    1934:	00005da8 	.word	0x00005da8
    1938:	000052a5 	.word	0x000052a5
    193c:	00001825 	.word	0x00001825

00001940 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1940:	b580      	push	{r7, lr}
    1942:	af00      	add	r7, sp, #0
    1944:	4b03      	ldr	r3, [pc, #12]	; (1954 <SERCOM0_Handler+0x14>)
    1946:	681b      	ldr	r3, [r3, #0]
    1948:	2000      	movs	r0, #0
    194a:	4798      	blx	r3
    194c:	46c0      	nop			; (mov r8, r8)
    194e:	46bd      	mov	sp, r7
    1950:	bd80      	pop	{r7, pc}
    1952:	46c0      	nop			; (mov r8, r8)
    1954:	20000098 	.word	0x20000098

00001958 <SERCOM1_Handler>:
    1958:	b580      	push	{r7, lr}
    195a:	af00      	add	r7, sp, #0
    195c:	4b03      	ldr	r3, [pc, #12]	; (196c <SERCOM1_Handler+0x14>)
    195e:	685b      	ldr	r3, [r3, #4]
    1960:	2001      	movs	r0, #1
    1962:	4798      	blx	r3
    1964:	46c0      	nop			; (mov r8, r8)
    1966:	46bd      	mov	sp, r7
    1968:	bd80      	pop	{r7, pc}
    196a:	46c0      	nop			; (mov r8, r8)
    196c:	20000098 	.word	0x20000098

00001970 <SERCOM2_Handler>:
    1970:	b580      	push	{r7, lr}
    1972:	af00      	add	r7, sp, #0
    1974:	4b03      	ldr	r3, [pc, #12]	; (1984 <SERCOM2_Handler+0x14>)
    1976:	689b      	ldr	r3, [r3, #8]
    1978:	2002      	movs	r0, #2
    197a:	4798      	blx	r3
    197c:	46c0      	nop			; (mov r8, r8)
    197e:	46bd      	mov	sp, r7
    1980:	bd80      	pop	{r7, pc}
    1982:	46c0      	nop			; (mov r8, r8)
    1984:	20000098 	.word	0x20000098

00001988 <SERCOM3_Handler>:
    1988:	b580      	push	{r7, lr}
    198a:	af00      	add	r7, sp, #0
    198c:	4b03      	ldr	r3, [pc, #12]	; (199c <SERCOM3_Handler+0x14>)
    198e:	68db      	ldr	r3, [r3, #12]
    1990:	2003      	movs	r0, #3
    1992:	4798      	blx	r3
    1994:	46c0      	nop			; (mov r8, r8)
    1996:	46bd      	mov	sp, r7
    1998:	bd80      	pop	{r7, pc}
    199a:	46c0      	nop			; (mov r8, r8)
    199c:	20000098 	.word	0x20000098

000019a0 <SERCOM4_Handler>:
    19a0:	b580      	push	{r7, lr}
    19a2:	af00      	add	r7, sp, #0
    19a4:	4b03      	ldr	r3, [pc, #12]	; (19b4 <SERCOM4_Handler+0x14>)
    19a6:	691b      	ldr	r3, [r3, #16]
    19a8:	2004      	movs	r0, #4
    19aa:	4798      	blx	r3
    19ac:	46c0      	nop			; (mov r8, r8)
    19ae:	46bd      	mov	sp, r7
    19b0:	bd80      	pop	{r7, pc}
    19b2:	46c0      	nop			; (mov r8, r8)
    19b4:	20000098 	.word	0x20000098

000019b8 <SERCOM5_Handler>:
    19b8:	b580      	push	{r7, lr}
    19ba:	af00      	add	r7, sp, #0
    19bc:	4b03      	ldr	r3, [pc, #12]	; (19cc <SERCOM5_Handler+0x14>)
    19be:	695b      	ldr	r3, [r3, #20]
    19c0:	2005      	movs	r0, #5
    19c2:	4798      	blx	r3
    19c4:	46c0      	nop			; (mov r8, r8)
    19c6:	46bd      	mov	sp, r7
    19c8:	bd80      	pop	{r7, pc}
    19ca:	46c0      	nop			; (mov r8, r8)
    19cc:	20000098 	.word	0x20000098

000019d0 <system_gclk_chan_get_config_defaults>:
{
    19d0:	b580      	push	{r7, lr}
    19d2:	b082      	sub	sp, #8
    19d4:	af00      	add	r7, sp, #0
    19d6:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    19d8:	687b      	ldr	r3, [r7, #4]
    19da:	2200      	movs	r2, #0
    19dc:	701a      	strb	r2, [r3, #0]
}
    19de:	46c0      	nop			; (mov r8, r8)
    19e0:	46bd      	mov	sp, r7
    19e2:	b002      	add	sp, #8
    19e4:	bd80      	pop	{r7, pc}
	...

000019e8 <system_apb_clock_set_mask>:
{
    19e8:	b580      	push	{r7, lr}
    19ea:	b082      	sub	sp, #8
    19ec:	af00      	add	r7, sp, #0
    19ee:	0002      	movs	r2, r0
    19f0:	6039      	str	r1, [r7, #0]
    19f2:	1dfb      	adds	r3, r7, #7
    19f4:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    19f6:	1dfb      	adds	r3, r7, #7
    19f8:	781b      	ldrb	r3, [r3, #0]
    19fa:	2b01      	cmp	r3, #1
    19fc:	d00a      	beq.n	1a14 <system_apb_clock_set_mask+0x2c>
    19fe:	2b02      	cmp	r3, #2
    1a00:	d00f      	beq.n	1a22 <system_apb_clock_set_mask+0x3a>
    1a02:	2b00      	cmp	r3, #0
    1a04:	d114      	bne.n	1a30 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    1a06:	4b0e      	ldr	r3, [pc, #56]	; (1a40 <system_apb_clock_set_mask+0x58>)
    1a08:	4a0d      	ldr	r2, [pc, #52]	; (1a40 <system_apb_clock_set_mask+0x58>)
    1a0a:	6991      	ldr	r1, [r2, #24]
    1a0c:	683a      	ldr	r2, [r7, #0]
    1a0e:	430a      	orrs	r2, r1
    1a10:	619a      	str	r2, [r3, #24]
			break;
    1a12:	e00f      	b.n	1a34 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    1a14:	4b0a      	ldr	r3, [pc, #40]	; (1a40 <system_apb_clock_set_mask+0x58>)
    1a16:	4a0a      	ldr	r2, [pc, #40]	; (1a40 <system_apb_clock_set_mask+0x58>)
    1a18:	69d1      	ldr	r1, [r2, #28]
    1a1a:	683a      	ldr	r2, [r7, #0]
    1a1c:	430a      	orrs	r2, r1
    1a1e:	61da      	str	r2, [r3, #28]
			break;
    1a20:	e008      	b.n	1a34 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    1a22:	4b07      	ldr	r3, [pc, #28]	; (1a40 <system_apb_clock_set_mask+0x58>)
    1a24:	4a06      	ldr	r2, [pc, #24]	; (1a40 <system_apb_clock_set_mask+0x58>)
    1a26:	6a11      	ldr	r1, [r2, #32]
    1a28:	683a      	ldr	r2, [r7, #0]
    1a2a:	430a      	orrs	r2, r1
    1a2c:	621a      	str	r2, [r3, #32]
			break;
    1a2e:	e001      	b.n	1a34 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    1a30:	2317      	movs	r3, #23
    1a32:	e000      	b.n	1a36 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    1a34:	2300      	movs	r3, #0
}
    1a36:	0018      	movs	r0, r3
    1a38:	46bd      	mov	sp, r7
    1a3a:	b002      	add	sp, #8
    1a3c:	bd80      	pop	{r7, pc}
    1a3e:	46c0      	nop			; (mov r8, r8)
    1a40:	40000400 	.word	0x40000400

00001a44 <system_pinmux_get_config_defaults>:
{
    1a44:	b580      	push	{r7, lr}
    1a46:	b082      	sub	sp, #8
    1a48:	af00      	add	r7, sp, #0
    1a4a:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1a4c:	687b      	ldr	r3, [r7, #4]
    1a4e:	2280      	movs	r2, #128	; 0x80
    1a50:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1a52:	687b      	ldr	r3, [r7, #4]
    1a54:	2200      	movs	r2, #0
    1a56:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1a58:	687b      	ldr	r3, [r7, #4]
    1a5a:	2201      	movs	r2, #1
    1a5c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1a5e:	687b      	ldr	r3, [r7, #4]
    1a60:	2200      	movs	r2, #0
    1a62:	70da      	strb	r2, [r3, #3]
}
    1a64:	46c0      	nop			; (mov r8, r8)
    1a66:	46bd      	mov	sp, r7
    1a68:	b002      	add	sp, #8
    1a6a:	bd80      	pop	{r7, pc}

00001a6c <system_is_debugger_present>:
{
    1a6c:	b580      	push	{r7, lr}
    1a6e:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1a70:	4b05      	ldr	r3, [pc, #20]	; (1a88 <system_is_debugger_present+0x1c>)
    1a72:	789b      	ldrb	r3, [r3, #2]
    1a74:	b2db      	uxtb	r3, r3
    1a76:	001a      	movs	r2, r3
    1a78:	2302      	movs	r3, #2
    1a7a:	4013      	ands	r3, r2
    1a7c:	1e5a      	subs	r2, r3, #1
    1a7e:	4193      	sbcs	r3, r2
    1a80:	b2db      	uxtb	r3, r3
}
    1a82:	0018      	movs	r0, r3
    1a84:	46bd      	mov	sp, r7
    1a86:	bd80      	pop	{r7, pc}
    1a88:	41002000 	.word	0x41002000

00001a8c <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    1a8c:	b580      	push	{r7, lr}
    1a8e:	b084      	sub	sp, #16
    1a90:	af00      	add	r7, sp, #0
    1a92:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1a94:	687b      	ldr	r3, [r7, #4]
    1a96:	681b      	ldr	r3, [r3, #0]
    1a98:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1a9a:	68fb      	ldr	r3, [r7, #12]
    1a9c:	69db      	ldr	r3, [r3, #28]
    1a9e:	1e5a      	subs	r2, r3, #1
    1aa0:	4193      	sbcs	r3, r2
    1aa2:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    1aa4:	0018      	movs	r0, r3
    1aa6:	46bd      	mov	sp, r7
    1aa8:	b004      	add	sp, #16
    1aaa:	bd80      	pop	{r7, pc}

00001aac <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    1aac:	b580      	push	{r7, lr}
    1aae:	b082      	sub	sp, #8
    1ab0:	af00      	add	r7, sp, #0
    1ab2:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1ab4:	46c0      	nop			; (mov r8, r8)
    1ab6:	687b      	ldr	r3, [r7, #4]
    1ab8:	0018      	movs	r0, r3
    1aba:	4b04      	ldr	r3, [pc, #16]	; (1acc <_usart_wait_for_sync+0x20>)
    1abc:	4798      	blx	r3
    1abe:	1e03      	subs	r3, r0, #0
    1ac0:	d1f9      	bne.n	1ab6 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    1ac2:	46c0      	nop			; (mov r8, r8)
    1ac4:	46bd      	mov	sp, r7
    1ac6:	b002      	add	sp, #8
    1ac8:	bd80      	pop	{r7, pc}
    1aca:	46c0      	nop			; (mov r8, r8)
    1acc:	00001a8d 	.word	0x00001a8d

00001ad0 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    1ad0:	b5b0      	push	{r4, r5, r7, lr}
    1ad2:	b08c      	sub	sp, #48	; 0x30
    1ad4:	af02      	add	r7, sp, #8
    1ad6:	6078      	str	r0, [r7, #4]
    1ad8:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ada:	687b      	ldr	r3, [r7, #4]
    1adc:	681b      	ldr	r3, [r3, #0]
    1ade:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1ae0:	687b      	ldr	r3, [r7, #4]
    1ae2:	681b      	ldr	r3, [r3, #0]
    1ae4:	0018      	movs	r0, r3
    1ae6:	4bab      	ldr	r3, [pc, #684]	; (1d94 <_usart_set_config+0x2c4>)
    1ae8:	4798      	blx	r3
    1aea:	0003      	movs	r3, r0
    1aec:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1aee:	697b      	ldr	r3, [r7, #20]
    1af0:	3314      	adds	r3, #20
    1af2:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    1af4:	2300      	movs	r3, #0
    1af6:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    1af8:	2300      	movs	r3, #0
    1afa:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    1afc:	230a      	movs	r3, #10
    1afe:	18fb      	adds	r3, r7, r3
    1b00:	2200      	movs	r2, #0
    1b02:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1b04:	231f      	movs	r3, #31
    1b06:	18fb      	adds	r3, r7, r3
    1b08:	2200      	movs	r2, #0
    1b0a:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1b0c:	231e      	movs	r3, #30
    1b0e:	18fb      	adds	r3, r7, r3
    1b10:	2210      	movs	r2, #16
    1b12:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    1b14:	683b      	ldr	r3, [r7, #0]
    1b16:	8a1b      	ldrh	r3, [r3, #16]
    1b18:	2280      	movs	r2, #128	; 0x80
    1b1a:	01d2      	lsls	r2, r2, #7
    1b1c:	4293      	cmp	r3, r2
    1b1e:	d01c      	beq.n	1b5a <_usart_set_config+0x8a>
    1b20:	2280      	movs	r2, #128	; 0x80
    1b22:	01d2      	lsls	r2, r2, #7
    1b24:	4293      	cmp	r3, r2
    1b26:	dc06      	bgt.n	1b36 <_usart_set_config+0x66>
    1b28:	2b00      	cmp	r3, #0
    1b2a:	d00d      	beq.n	1b48 <_usart_set_config+0x78>
    1b2c:	2280      	movs	r2, #128	; 0x80
    1b2e:	0192      	lsls	r2, r2, #6
    1b30:	4293      	cmp	r3, r2
    1b32:	d024      	beq.n	1b7e <_usart_set_config+0xae>
    1b34:	e035      	b.n	1ba2 <_usart_set_config+0xd2>
    1b36:	22c0      	movs	r2, #192	; 0xc0
    1b38:	01d2      	lsls	r2, r2, #7
    1b3a:	4293      	cmp	r3, r2
    1b3c:	d028      	beq.n	1b90 <_usart_set_config+0xc0>
    1b3e:	2280      	movs	r2, #128	; 0x80
    1b40:	0212      	lsls	r2, r2, #8
    1b42:	4293      	cmp	r3, r2
    1b44:	d012      	beq.n	1b6c <_usart_set_config+0x9c>
    1b46:	e02c      	b.n	1ba2 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1b48:	231f      	movs	r3, #31
    1b4a:	18fb      	adds	r3, r7, r3
    1b4c:	2200      	movs	r2, #0
    1b4e:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1b50:	231e      	movs	r3, #30
    1b52:	18fb      	adds	r3, r7, r3
    1b54:	2210      	movs	r2, #16
    1b56:	701a      	strb	r2, [r3, #0]
			break;
    1b58:	e023      	b.n	1ba2 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1b5a:	231f      	movs	r3, #31
    1b5c:	18fb      	adds	r3, r7, r3
    1b5e:	2200      	movs	r2, #0
    1b60:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1b62:	231e      	movs	r3, #30
    1b64:	18fb      	adds	r3, r7, r3
    1b66:	2208      	movs	r2, #8
    1b68:	701a      	strb	r2, [r3, #0]
			break;
    1b6a:	e01a      	b.n	1ba2 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1b6c:	231f      	movs	r3, #31
    1b6e:	18fb      	adds	r3, r7, r3
    1b70:	2200      	movs	r2, #0
    1b72:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1b74:	231e      	movs	r3, #30
    1b76:	18fb      	adds	r3, r7, r3
    1b78:	2203      	movs	r2, #3
    1b7a:	701a      	strb	r2, [r3, #0]
			break;
    1b7c:	e011      	b.n	1ba2 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1b7e:	231f      	movs	r3, #31
    1b80:	18fb      	adds	r3, r7, r3
    1b82:	2201      	movs	r2, #1
    1b84:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1b86:	231e      	movs	r3, #30
    1b88:	18fb      	adds	r3, r7, r3
    1b8a:	2210      	movs	r2, #16
    1b8c:	701a      	strb	r2, [r3, #0]
			break;
    1b8e:	e008      	b.n	1ba2 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1b90:	231f      	movs	r3, #31
    1b92:	18fb      	adds	r3, r7, r3
    1b94:	2201      	movs	r2, #1
    1b96:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1b98:	231e      	movs	r3, #30
    1b9a:	18fb      	adds	r3, r7, r3
    1b9c:	2208      	movs	r2, #8
    1b9e:	701a      	strb	r2, [r3, #0]
			break;
    1ba0:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1ba2:	683b      	ldr	r3, [r7, #0]
    1ba4:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    1ba6:	683b      	ldr	r3, [r7, #0]
    1ba8:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
    1baa:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1bac:	683b      	ldr	r3, [r7, #0]
    1bae:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
    1bb0:	4313      	orrs	r3, r2
		config->sample_rate |
    1bb2:	683a      	ldr	r2, [r7, #0]
    1bb4:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
    1bb6:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1bb8:	683a      	ldr	r2, [r7, #0]
    1bba:	7e12      	ldrb	r2, [r2, #24]
    1bbc:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    1bbe:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1bc0:	683a      	ldr	r2, [r7, #0]
    1bc2:	2126      	movs	r1, #38	; 0x26
    1bc4:	5c52      	ldrb	r2, [r2, r1]
    1bc6:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    1bc8:	4313      	orrs	r3, r2
    1bca:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
    1bcc:	231d      	movs	r3, #29
    1bce:	18fb      	adds	r3, r7, r3
    1bd0:	2200      	movs	r2, #0
    1bd2:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    1bd4:	683b      	ldr	r3, [r7, #0]
    1bd6:	685b      	ldr	r3, [r3, #4]
    1bd8:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1bda:	68fb      	ldr	r3, [r7, #12]
    1bdc:	2b00      	cmp	r3, #0
    1bde:	d01e      	beq.n	1c1e <_usart_set_config+0x14e>
    1be0:	2280      	movs	r2, #128	; 0x80
    1be2:	0552      	lsls	r2, r2, #21
    1be4:	4293      	cmp	r3, r2
    1be6:	d14f      	bne.n	1c88 <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    1be8:	683b      	ldr	r3, [r7, #0]
    1bea:	2227      	movs	r2, #39	; 0x27
    1bec:	5c9b      	ldrb	r3, [r3, r2]
    1bee:	2201      	movs	r2, #1
    1bf0:	4053      	eors	r3, r2
    1bf2:	b2db      	uxtb	r3, r3
    1bf4:	2b00      	cmp	r3, #0
    1bf6:	d046      	beq.n	1c86 <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1bf8:	683b      	ldr	r3, [r7, #0]
    1bfa:	6a1d      	ldr	r5, [r3, #32]
    1bfc:	693b      	ldr	r3, [r7, #16]
    1bfe:	b2db      	uxtb	r3, r3
    1c00:	0018      	movs	r0, r3
    1c02:	4b65      	ldr	r3, [pc, #404]	; (1d98 <_usart_set_config+0x2c8>)
    1c04:	4798      	blx	r3
    1c06:	0001      	movs	r1, r0
    1c08:	231d      	movs	r3, #29
    1c0a:	18fc      	adds	r4, r7, r3
    1c0c:	230a      	movs	r3, #10
    1c0e:	18fb      	adds	r3, r7, r3
    1c10:	001a      	movs	r2, r3
    1c12:	0028      	movs	r0, r5
    1c14:	4b61      	ldr	r3, [pc, #388]	; (1d9c <_usart_set_config+0x2cc>)
    1c16:	4798      	blx	r3
    1c18:	0003      	movs	r3, r0
    1c1a:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    1c1c:	e033      	b.n	1c86 <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    1c1e:	683b      	ldr	r3, [r7, #0]
    1c20:	2227      	movs	r2, #39	; 0x27
    1c22:	5c9b      	ldrb	r3, [r3, r2]
    1c24:	2b00      	cmp	r3, #0
    1c26:	d014      	beq.n	1c52 <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    1c28:	683b      	ldr	r3, [r7, #0]
    1c2a:	6a18      	ldr	r0, [r3, #32]
    1c2c:	683b      	ldr	r3, [r7, #0]
    1c2e:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
    1c30:	231d      	movs	r3, #29
    1c32:	18fc      	adds	r4, r7, r3
    1c34:	231f      	movs	r3, #31
    1c36:	18fb      	adds	r3, r7, r3
    1c38:	781d      	ldrb	r5, [r3, #0]
    1c3a:	230a      	movs	r3, #10
    1c3c:	18fa      	adds	r2, r7, r3
    1c3e:	231e      	movs	r3, #30
    1c40:	18fb      	adds	r3, r7, r3
    1c42:	781b      	ldrb	r3, [r3, #0]
    1c44:	9300      	str	r3, [sp, #0]
    1c46:	002b      	movs	r3, r5
    1c48:	4d55      	ldr	r5, [pc, #340]	; (1da0 <_usart_set_config+0x2d0>)
    1c4a:	47a8      	blx	r5
    1c4c:	0003      	movs	r3, r0
    1c4e:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    1c50:	e01a      	b.n	1c88 <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
    1c52:	683b      	ldr	r3, [r7, #0]
    1c54:	6a1d      	ldr	r5, [r3, #32]
    1c56:	693b      	ldr	r3, [r7, #16]
    1c58:	b2db      	uxtb	r3, r3
    1c5a:	0018      	movs	r0, r3
    1c5c:	4b4e      	ldr	r3, [pc, #312]	; (1d98 <_usart_set_config+0x2c8>)
    1c5e:	4798      	blx	r3
				status_code =
    1c60:	231d      	movs	r3, #29
    1c62:	18fc      	adds	r4, r7, r3
    1c64:	231f      	movs	r3, #31
    1c66:	18fb      	adds	r3, r7, r3
    1c68:	7819      	ldrb	r1, [r3, #0]
    1c6a:	230a      	movs	r3, #10
    1c6c:	18fa      	adds	r2, r7, r3
    1c6e:	231e      	movs	r3, #30
    1c70:	18fb      	adds	r3, r7, r3
    1c72:	781b      	ldrb	r3, [r3, #0]
    1c74:	9300      	str	r3, [sp, #0]
    1c76:	000b      	movs	r3, r1
    1c78:	0001      	movs	r1, r0
    1c7a:	0028      	movs	r0, r5
    1c7c:	4d48      	ldr	r5, [pc, #288]	; (1da0 <_usart_set_config+0x2d0>)
    1c7e:	47a8      	blx	r5
    1c80:	0003      	movs	r3, r0
    1c82:	7023      	strb	r3, [r4, #0]
			break;
    1c84:	e000      	b.n	1c88 <_usart_set_config+0x1b8>
			break;
    1c86:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    1c88:	231d      	movs	r3, #29
    1c8a:	18fb      	adds	r3, r7, r3
    1c8c:	781b      	ldrb	r3, [r3, #0]
    1c8e:	2b00      	cmp	r3, #0
    1c90:	d003      	beq.n	1c9a <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    1c92:	231d      	movs	r3, #29
    1c94:	18fb      	adds	r3, r7, r3
    1c96:	781b      	ldrb	r3, [r3, #0]
    1c98:	e077      	b.n	1d8a <_usart_set_config+0x2ba>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    1c9a:	683b      	ldr	r3, [r7, #0]
    1c9c:	7e5b      	ldrb	r3, [r3, #25]
    1c9e:	2b00      	cmp	r3, #0
    1ca0:	d003      	beq.n	1caa <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1ca2:	683b      	ldr	r3, [r7, #0]
    1ca4:	7e9a      	ldrb	r2, [r3, #26]
    1ca6:	69bb      	ldr	r3, [r7, #24]
    1ca8:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    1caa:	687b      	ldr	r3, [r7, #4]
    1cac:	0018      	movs	r0, r3
    1cae:	4b3d      	ldr	r3, [pc, #244]	; (1da4 <_usart_set_config+0x2d4>)
    1cb0:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    1cb2:	230a      	movs	r3, #10
    1cb4:	18fb      	adds	r3, r7, r3
    1cb6:	881a      	ldrh	r2, [r3, #0]
    1cb8:	69bb      	ldr	r3, [r7, #24]
    1cba:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    1cbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1cbe:	68fb      	ldr	r3, [r7, #12]
    1cc0:	4313      	orrs	r3, r2
    1cc2:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    1cc4:	683b      	ldr	r3, [r7, #0]
    1cc6:	2227      	movs	r2, #39	; 0x27
    1cc8:	5c9b      	ldrb	r3, [r3, r2]
    1cca:	2201      	movs	r2, #1
    1ccc:	4053      	eors	r3, r2
    1cce:	b2db      	uxtb	r3, r3
    1cd0:	2b00      	cmp	r3, #0
    1cd2:	d003      	beq.n	1cdc <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1cd6:	2204      	movs	r2, #4
    1cd8:	4313      	orrs	r3, r2
    1cda:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1cdc:	683b      	ldr	r3, [r7, #0]
    1cde:	7e5b      	ldrb	r3, [r3, #25]
    1ce0:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1ce2:	683b      	ldr	r3, [r7, #0]
    1ce4:	7f1b      	ldrb	r3, [r3, #28]
    1ce6:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1ce8:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1cea:	683b      	ldr	r3, [r7, #0]
    1cec:	7f5b      	ldrb	r3, [r3, #29]
    1cee:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1cf0:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1cf2:	683b      	ldr	r3, [r7, #0]
    1cf4:	2124      	movs	r1, #36	; 0x24
    1cf6:	5c5b      	ldrb	r3, [r3, r1]
    1cf8:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1cfa:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1cfc:	683b      	ldr	r3, [r7, #0]
    1cfe:	2125      	movs	r1, #37	; 0x25
    1d00:	5c5b      	ldrb	r3, [r3, r1]
    1d02:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1d04:	4313      	orrs	r3, r2
	ctrlb =  
    1d06:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
    1d08:	683b      	ldr	r3, [r7, #0]
    1d0a:	7a9b      	ldrb	r3, [r3, #10]
    1d0c:	001a      	movs	r2, r3
    1d0e:	6a3b      	ldr	r3, [r7, #32]
    1d10:	4313      	orrs	r3, r2
    1d12:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
    1d14:	683b      	ldr	r3, [r7, #0]
    1d16:	7adb      	ldrb	r3, [r3, #11]
    1d18:	001a      	movs	r2, r3
    1d1a:	6a3b      	ldr	r3, [r7, #32]
    1d1c:	4313      	orrs	r3, r2
    1d1e:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    1d20:	683b      	ldr	r3, [r7, #0]
    1d22:	891b      	ldrh	r3, [r3, #8]
    1d24:	2bff      	cmp	r3, #255	; 0xff
    1d26:	d00b      	beq.n	1d40 <_usart_set_config+0x270>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1d2a:	2280      	movs	r2, #128	; 0x80
    1d2c:	0452      	lsls	r2, r2, #17
    1d2e:	4313      	orrs	r3, r2
    1d30:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    1d32:	683b      	ldr	r3, [r7, #0]
    1d34:	891b      	ldrh	r3, [r3, #8]
    1d36:	001a      	movs	r2, r3
    1d38:	6a3b      	ldr	r3, [r7, #32]
    1d3a:	4313      	orrs	r3, r2
    1d3c:	623b      	str	r3, [r7, #32]
    1d3e:	e008      	b.n	1d52 <_usart_set_config+0x282>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    1d40:	683b      	ldr	r3, [r7, #0]
    1d42:	7edb      	ldrb	r3, [r3, #27]
    1d44:	2b00      	cmp	r3, #0
    1d46:	d004      	beq.n	1d52 <_usart_set_config+0x282>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1d4a:	2280      	movs	r2, #128	; 0x80
    1d4c:	04d2      	lsls	r2, r2, #19
    1d4e:	4313      	orrs	r3, r2
    1d50:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1d52:	683b      	ldr	r3, [r7, #0]
    1d54:	222c      	movs	r2, #44	; 0x2c
    1d56:	5c9b      	ldrb	r3, [r3, r2]
    1d58:	2b00      	cmp	r3, #0
    1d5a:	d103      	bne.n	1d64 <_usart_set_config+0x294>
    1d5c:	4b12      	ldr	r3, [pc, #72]	; (1da8 <_usart_set_config+0x2d8>)
    1d5e:	4798      	blx	r3
    1d60:	1e03      	subs	r3, r0, #0
    1d62:	d003      	beq.n	1d6c <_usart_set_config+0x29c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1d66:	2280      	movs	r2, #128	; 0x80
    1d68:	4313      	orrs	r3, r2
    1d6a:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    1d6c:	687b      	ldr	r3, [r7, #4]
    1d6e:	0018      	movs	r0, r3
    1d70:	4b0c      	ldr	r3, [pc, #48]	; (1da4 <_usart_set_config+0x2d4>)
    1d72:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    1d74:	69bb      	ldr	r3, [r7, #24]
    1d76:	6a3a      	ldr	r2, [r7, #32]
    1d78:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    1d7a:	687b      	ldr	r3, [r7, #4]
    1d7c:	0018      	movs	r0, r3
    1d7e:	4b09      	ldr	r3, [pc, #36]	; (1da4 <_usart_set_config+0x2d4>)
    1d80:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    1d82:	69bb      	ldr	r3, [r7, #24]
    1d84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1d86:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    1d88:	2300      	movs	r3, #0
}
    1d8a:	0018      	movs	r0, r3
    1d8c:	46bd      	mov	sp, r7
    1d8e:	b00a      	add	sp, #40	; 0x28
    1d90:	bdb0      	pop	{r4, r5, r7, pc}
    1d92:	46c0      	nop			; (mov r8, r8)
    1d94:	00001825 	.word	0x00001825
    1d98:	00002dc5 	.word	0x00002dc5
    1d9c:	0000139f 	.word	0x0000139f
    1da0:	0000141d 	.word	0x0000141d
    1da4:	00001aad 	.word	0x00001aad
    1da8:	00001a6d 	.word	0x00001a6d

00001dac <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1dac:	b590      	push	{r4, r7, lr}
    1dae:	b093      	sub	sp, #76	; 0x4c
    1db0:	af00      	add	r7, sp, #0
    1db2:	60f8      	str	r0, [r7, #12]
    1db4:	60b9      	str	r1, [r7, #8]
    1db6:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    1db8:	233b      	movs	r3, #59	; 0x3b
    1dba:	18fb      	adds	r3, r7, r3
    1dbc:	2200      	movs	r2, #0
    1dbe:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1dc0:	68fb      	ldr	r3, [r7, #12]
    1dc2:	68ba      	ldr	r2, [r7, #8]
    1dc4:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1dc6:	68fb      	ldr	r3, [r7, #12]
    1dc8:	681b      	ldr	r3, [r3, #0]
    1dca:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1dcc:	68fb      	ldr	r3, [r7, #12]
    1dce:	681b      	ldr	r3, [r3, #0]
    1dd0:	0018      	movs	r0, r3
    1dd2:	4b86      	ldr	r3, [pc, #536]	; (1fec <usart_init+0x240>)
    1dd4:	4798      	blx	r3
    1dd6:	0003      	movs	r3, r0
    1dd8:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1ddc:	3302      	adds	r3, #2
    1dde:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1de2:	3314      	adds	r3, #20
    1de4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1de8:	681b      	ldr	r3, [r3, #0]
    1dea:	2201      	movs	r2, #1
    1dec:	4013      	ands	r3, r2
    1dee:	d001      	beq.n	1df4 <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1df0:	2305      	movs	r3, #5
    1df2:	e0f6      	b.n	1fe2 <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1df6:	681b      	ldr	r3, [r3, #0]
    1df8:	2202      	movs	r2, #2
    1dfa:	4013      	ands	r3, r2
    1dfc:	d001      	beq.n	1e02 <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    1dfe:	231c      	movs	r3, #28
    1e00:	e0ef      	b.n	1fe2 <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1e02:	2201      	movs	r2, #1
    1e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1e06:	409a      	lsls	r2, r3
    1e08:	0013      	movs	r3, r2
    1e0a:	0019      	movs	r1, r3
    1e0c:	2002      	movs	r0, #2
    1e0e:	4b78      	ldr	r3, [pc, #480]	; (1ff0 <usart_init+0x244>)
    1e10:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    1e12:	2324      	movs	r3, #36	; 0x24
    1e14:	18fb      	adds	r3, r7, r3
    1e16:	0018      	movs	r0, r3
    1e18:	4b76      	ldr	r3, [pc, #472]	; (1ff4 <usart_init+0x248>)
    1e1a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    1e1c:	687b      	ldr	r3, [r7, #4]
    1e1e:	222d      	movs	r2, #45	; 0x2d
    1e20:	5c9a      	ldrb	r2, [r3, r2]
    1e22:	2324      	movs	r3, #36	; 0x24
    1e24:	18fb      	adds	r3, r7, r3
    1e26:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1e2a:	b2db      	uxtb	r3, r3
    1e2c:	2224      	movs	r2, #36	; 0x24
    1e2e:	18ba      	adds	r2, r7, r2
    1e30:	0011      	movs	r1, r2
    1e32:	0018      	movs	r0, r3
    1e34:	4b70      	ldr	r3, [pc, #448]	; (1ff8 <usart_init+0x24c>)
    1e36:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1e3a:	b2db      	uxtb	r3, r3
    1e3c:	0018      	movs	r0, r3
    1e3e:	4b6f      	ldr	r3, [pc, #444]	; (1ffc <usart_init+0x250>)
    1e40:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1e42:	687b      	ldr	r3, [r7, #4]
    1e44:	222d      	movs	r2, #45	; 0x2d
    1e46:	5c9b      	ldrb	r3, [r3, r2]
    1e48:	2100      	movs	r1, #0
    1e4a:	0018      	movs	r0, r3
    1e4c:	4b6c      	ldr	r3, [pc, #432]	; (2000 <STACK_SIZE>)
    1e4e:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    1e50:	687b      	ldr	r3, [r7, #4]
    1e52:	7ada      	ldrb	r2, [r3, #11]
    1e54:	68fb      	ldr	r3, [r7, #12]
    1e56:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1e58:	687b      	ldr	r3, [r7, #4]
    1e5a:	2224      	movs	r2, #36	; 0x24
    1e5c:	5c9a      	ldrb	r2, [r3, r2]
    1e5e:	68fb      	ldr	r3, [r7, #12]
    1e60:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1e62:	687b      	ldr	r3, [r7, #4]
    1e64:	2225      	movs	r2, #37	; 0x25
    1e66:	5c9a      	ldrb	r2, [r3, r2]
    1e68:	68fb      	ldr	r3, [r7, #12]
    1e6a:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    1e6c:	687b      	ldr	r3, [r7, #4]
    1e6e:	7eda      	ldrb	r2, [r3, #27]
    1e70:	68fb      	ldr	r3, [r7, #12]
    1e72:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1e74:	687b      	ldr	r3, [r7, #4]
    1e76:	7f1a      	ldrb	r2, [r3, #28]
    1e78:	68fb      	ldr	r3, [r7, #12]
    1e7a:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    1e7c:	233b      	movs	r3, #59	; 0x3b
    1e7e:	18fc      	adds	r4, r7, r3
    1e80:	687a      	ldr	r2, [r7, #4]
    1e82:	68fb      	ldr	r3, [r7, #12]
    1e84:	0011      	movs	r1, r2
    1e86:	0018      	movs	r0, r3
    1e88:	4b5e      	ldr	r3, [pc, #376]	; (2004 <STACK_SIZE+0x4>)
    1e8a:	4798      	blx	r3
    1e8c:	0003      	movs	r3, r0
    1e8e:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    1e90:	233b      	movs	r3, #59	; 0x3b
    1e92:	18fb      	adds	r3, r7, r3
    1e94:	781b      	ldrb	r3, [r3, #0]
    1e96:	2b00      	cmp	r3, #0
    1e98:	d003      	beq.n	1ea2 <usart_init+0xf6>
		return status_code;
    1e9a:	233b      	movs	r3, #59	; 0x3b
    1e9c:	18fb      	adds	r3, r7, r3
    1e9e:	781b      	ldrb	r3, [r3, #0]
    1ea0:	e09f      	b.n	1fe2 <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    1ea2:	2320      	movs	r3, #32
    1ea4:	18fb      	adds	r3, r7, r3
    1ea6:	0018      	movs	r0, r3
    1ea8:	4b57      	ldr	r3, [pc, #348]	; (2008 <STACK_SIZE+0x8>)
    1eaa:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1eac:	2320      	movs	r3, #32
    1eae:	18fb      	adds	r3, r7, r3
    1eb0:	2200      	movs	r2, #0
    1eb2:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1eb4:	2320      	movs	r3, #32
    1eb6:	18fb      	adds	r3, r7, r3
    1eb8:	2200      	movs	r2, #0
    1eba:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    1ebc:	687b      	ldr	r3, [r7, #4]
    1ebe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    1ec0:	2310      	movs	r3, #16
    1ec2:	18fb      	adds	r3, r7, r3
    1ec4:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    1ec6:	687b      	ldr	r3, [r7, #4]
    1ec8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    1eca:	2310      	movs	r3, #16
    1ecc:	18fb      	adds	r3, r7, r3
    1ece:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    1ed0:	687b      	ldr	r3, [r7, #4]
    1ed2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
    1ed4:	2310      	movs	r3, #16
    1ed6:	18fb      	adds	r3, r7, r3
    1ed8:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    1eda:	687b      	ldr	r3, [r7, #4]
    1edc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
    1ede:	2310      	movs	r3, #16
    1ee0:	18fb      	adds	r3, r7, r3
    1ee2:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1ee4:	2347      	movs	r3, #71	; 0x47
    1ee6:	18fb      	adds	r3, r7, r3
    1ee8:	2200      	movs	r2, #0
    1eea:	701a      	strb	r2, [r3, #0]
    1eec:	e02c      	b.n	1f48 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1eee:	2347      	movs	r3, #71	; 0x47
    1ef0:	18fb      	adds	r3, r7, r3
    1ef2:	781a      	ldrb	r2, [r3, #0]
    1ef4:	2310      	movs	r3, #16
    1ef6:	18fb      	adds	r3, r7, r3
    1ef8:	0092      	lsls	r2, r2, #2
    1efa:	58d3      	ldr	r3, [r2, r3]
    1efc:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    1efe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1f00:	2b00      	cmp	r3, #0
    1f02:	d109      	bne.n	1f18 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1f04:	2347      	movs	r3, #71	; 0x47
    1f06:	18fb      	adds	r3, r7, r3
    1f08:	781a      	ldrb	r2, [r3, #0]
    1f0a:	68bb      	ldr	r3, [r7, #8]
    1f0c:	0011      	movs	r1, r2
    1f0e:	0018      	movs	r0, r3
    1f10:	4b3e      	ldr	r3, [pc, #248]	; (200c <STACK_SIZE+0xc>)
    1f12:	4798      	blx	r3
    1f14:	0003      	movs	r3, r0
    1f16:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1f18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1f1a:	3301      	adds	r3, #1
    1f1c:	d00d      	beq.n	1f3a <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1f1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1f20:	b2da      	uxtb	r2, r3
    1f22:	2320      	movs	r3, #32
    1f24:	18fb      	adds	r3, r7, r3
    1f26:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1f28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1f2a:	0c1b      	lsrs	r3, r3, #16
    1f2c:	b2db      	uxtb	r3, r3
    1f2e:	2220      	movs	r2, #32
    1f30:	18ba      	adds	r2, r7, r2
    1f32:	0011      	movs	r1, r2
    1f34:	0018      	movs	r0, r3
    1f36:	4b36      	ldr	r3, [pc, #216]	; (2010 <STACK_SIZE+0x10>)
    1f38:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    1f3a:	2347      	movs	r3, #71	; 0x47
    1f3c:	18fb      	adds	r3, r7, r3
    1f3e:	781a      	ldrb	r2, [r3, #0]
    1f40:	2347      	movs	r3, #71	; 0x47
    1f42:	18fb      	adds	r3, r7, r3
    1f44:	3201      	adds	r2, #1
    1f46:	701a      	strb	r2, [r3, #0]
    1f48:	2347      	movs	r3, #71	; 0x47
    1f4a:	18fb      	adds	r3, r7, r3
    1f4c:	781b      	ldrb	r3, [r3, #0]
    1f4e:	2b03      	cmp	r3, #3
    1f50:	d9cd      	bls.n	1eee <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    1f52:	2300      	movs	r3, #0
    1f54:	63fb      	str	r3, [r7, #60]	; 0x3c
    1f56:	e00a      	b.n	1f6e <usart_init+0x1c2>
		module->callback[i]            = NULL;
    1f58:	68fa      	ldr	r2, [r7, #12]
    1f5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1f5c:	3302      	adds	r3, #2
    1f5e:	009b      	lsls	r3, r3, #2
    1f60:	18d3      	adds	r3, r2, r3
    1f62:	3304      	adds	r3, #4
    1f64:	2200      	movs	r2, #0
    1f66:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    1f68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1f6a:	3301      	adds	r3, #1
    1f6c:	63fb      	str	r3, [r7, #60]	; 0x3c
    1f6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1f70:	2b05      	cmp	r3, #5
    1f72:	d9f1      	bls.n	1f58 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    1f74:	68fb      	ldr	r3, [r7, #12]
    1f76:	2200      	movs	r2, #0
    1f78:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1f7a:	68fb      	ldr	r3, [r7, #12]
    1f7c:	2200      	movs	r2, #0
    1f7e:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1f80:	68fb      	ldr	r3, [r7, #12]
    1f82:	2200      	movs	r2, #0
    1f84:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1f86:	68fb      	ldr	r3, [r7, #12]
    1f88:	2200      	movs	r2, #0
    1f8a:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1f8c:	68fb      	ldr	r3, [r7, #12]
    1f8e:	2230      	movs	r2, #48	; 0x30
    1f90:	2100      	movs	r1, #0
    1f92:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    1f94:	68fb      	ldr	r3, [r7, #12]
    1f96:	2231      	movs	r2, #49	; 0x31
    1f98:	2100      	movs	r1, #0
    1f9a:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    1f9c:	68fb      	ldr	r3, [r7, #12]
    1f9e:	2232      	movs	r2, #50	; 0x32
    1fa0:	2100      	movs	r1, #0
    1fa2:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    1fa4:	68fb      	ldr	r3, [r7, #12]
    1fa6:	2233      	movs	r2, #51	; 0x33
    1fa8:	2100      	movs	r1, #0
    1faa:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1fac:	68fb      	ldr	r3, [r7, #12]
    1fae:	681b      	ldr	r3, [r3, #0]
    1fb0:	2227      	movs	r2, #39	; 0x27
    1fb2:	18bc      	adds	r4, r7, r2
    1fb4:	0018      	movs	r0, r3
    1fb6:	4b0d      	ldr	r3, [pc, #52]	; (1fec <usart_init+0x240>)
    1fb8:	4798      	blx	r3
    1fba:	0003      	movs	r3, r0
    1fbc:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1fbe:	4a15      	ldr	r2, [pc, #84]	; (2014 <STACK_SIZE+0x14>)
    1fc0:	2327      	movs	r3, #39	; 0x27
    1fc2:	18fb      	adds	r3, r7, r3
    1fc4:	781b      	ldrb	r3, [r3, #0]
    1fc6:	0011      	movs	r1, r2
    1fc8:	0018      	movs	r0, r3
    1fca:	4b13      	ldr	r3, [pc, #76]	; (2018 <STACK_SIZE+0x18>)
    1fcc:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1fce:	2327      	movs	r3, #39	; 0x27
    1fd0:	18fb      	adds	r3, r7, r3
    1fd2:	781a      	ldrb	r2, [r3, #0]
    1fd4:	4b11      	ldr	r3, [pc, #68]	; (201c <STACK_SIZE+0x1c>)
    1fd6:	0092      	lsls	r2, r2, #2
    1fd8:	68f9      	ldr	r1, [r7, #12]
    1fda:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    1fdc:	233b      	movs	r3, #59	; 0x3b
    1fde:	18fb      	adds	r3, r7, r3
    1fe0:	781b      	ldrb	r3, [r3, #0]
}
    1fe2:	0018      	movs	r0, r3
    1fe4:	46bd      	mov	sp, r7
    1fe6:	b013      	add	sp, #76	; 0x4c
    1fe8:	bd90      	pop	{r4, r7, pc}
    1fea:	46c0      	nop			; (mov r8, r8)
    1fec:	00001825 	.word	0x00001825
    1ff0:	000019e9 	.word	0x000019e9
    1ff4:	000019d1 	.word	0x000019d1
    1ff8:	00002ca1 	.word	0x00002ca1
    1ffc:	00002ce5 	.word	0x00002ce5
    2000:	000015dd 	.word	0x000015dd
    2004:	00001ad1 	.word	0x00001ad1
    2008:	00001a45 	.word	0x00001a45
    200c:	00001669 	.word	0x00001669
    2010:	00002f8d 	.word	0x00002f8d
    2014:	000021b5 	.word	0x000021b5
    2018:	00001889 	.word	0x00001889
    201c:	2000010c 	.word	0x2000010c

00002020 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    2020:	b580      	push	{r7, lr}
    2022:	b084      	sub	sp, #16
    2024:	af00      	add	r7, sp, #0
    2026:	6078      	str	r0, [r7, #4]
    2028:	000a      	movs	r2, r1
    202a:	1cbb      	adds	r3, r7, #2
    202c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    202e:	687b      	ldr	r3, [r7, #4]
    2030:	681b      	ldr	r3, [r3, #0]
    2032:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2034:	687b      	ldr	r3, [r7, #4]
    2036:	79db      	ldrb	r3, [r3, #7]
    2038:	2201      	movs	r2, #1
    203a:	4053      	eors	r3, r2
    203c:	b2db      	uxtb	r3, r3
    203e:	2b00      	cmp	r3, #0
    2040:	d001      	beq.n	2046 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    2042:	231c      	movs	r3, #28
    2044:	e017      	b.n	2076 <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2046:	687b      	ldr	r3, [r7, #4]
    2048:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    204a:	b29b      	uxth	r3, r3
    204c:	2b00      	cmp	r3, #0
    204e:	d001      	beq.n	2054 <usart_write_wait+0x34>
		return STATUS_BUSY;
    2050:	2305      	movs	r3, #5
    2052:	e010      	b.n	2076 <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    2054:	687b      	ldr	r3, [r7, #4]
    2056:	0018      	movs	r0, r3
    2058:	4b09      	ldr	r3, [pc, #36]	; (2080 <usart_write_wait+0x60>)
    205a:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    205c:	68fb      	ldr	r3, [r7, #12]
    205e:	1cba      	adds	r2, r7, #2
    2060:	8812      	ldrh	r2, [r2, #0]
    2062:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2064:	46c0      	nop			; (mov r8, r8)
    2066:	68fb      	ldr	r3, [r7, #12]
    2068:	7e1b      	ldrb	r3, [r3, #24]
    206a:	b2db      	uxtb	r3, r3
    206c:	001a      	movs	r2, r3
    206e:	2302      	movs	r3, #2
    2070:	4013      	ands	r3, r2
    2072:	d0f8      	beq.n	2066 <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    2074:	2300      	movs	r3, #0
}
    2076:	0018      	movs	r0, r3
    2078:	46bd      	mov	sp, r7
    207a:	b004      	add	sp, #16
    207c:	bd80      	pop	{r7, pc}
    207e:	46c0      	nop			; (mov r8, r8)
    2080:	00001aad 	.word	0x00001aad

00002084 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    2084:	b580      	push	{r7, lr}
    2086:	b084      	sub	sp, #16
    2088:	af00      	add	r7, sp, #0
    208a:	6078      	str	r0, [r7, #4]
    208c:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    208e:	687b      	ldr	r3, [r7, #4]
    2090:	681b      	ldr	r3, [r3, #0]
    2092:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2094:	687b      	ldr	r3, [r7, #4]
    2096:	799b      	ldrb	r3, [r3, #6]
    2098:	2201      	movs	r2, #1
    209a:	4053      	eors	r3, r2
    209c:	b2db      	uxtb	r3, r3
    209e:	2b00      	cmp	r3, #0
    20a0:	d001      	beq.n	20a6 <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
    20a2:	231c      	movs	r3, #28
    20a4:	e05e      	b.n	2164 <usart_read_wait+0xe0>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    20a6:	687b      	ldr	r3, [r7, #4]
    20a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    20aa:	b29b      	uxth	r3, r3
    20ac:	2b00      	cmp	r3, #0
    20ae:	d001      	beq.n	20b4 <usart_read_wait+0x30>
		return STATUS_BUSY;
    20b0:	2305      	movs	r3, #5
    20b2:	e057      	b.n	2164 <usart_read_wait+0xe0>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    20b4:	68fb      	ldr	r3, [r7, #12]
    20b6:	7e1b      	ldrb	r3, [r3, #24]
    20b8:	b2db      	uxtb	r3, r3
    20ba:	001a      	movs	r2, r3
    20bc:	2304      	movs	r3, #4
    20be:	4013      	ands	r3, r2
    20c0:	d101      	bne.n	20c6 <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
    20c2:	2305      	movs	r3, #5
    20c4:	e04e      	b.n	2164 <usart_read_wait+0xe0>
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    20c6:	687b      	ldr	r3, [r7, #4]
    20c8:	0018      	movs	r0, r3
    20ca:	4b28      	ldr	r3, [pc, #160]	; (216c <usart_read_wait+0xe8>)
    20cc:	4798      	blx	r3

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    20ce:	68fb      	ldr	r3, [r7, #12]
    20d0:	8b5b      	ldrh	r3, [r3, #26]
    20d2:	b29b      	uxth	r3, r3
    20d4:	b2da      	uxtb	r2, r3
    20d6:	230b      	movs	r3, #11
    20d8:	18fb      	adds	r3, r7, r3
    20da:	213f      	movs	r1, #63	; 0x3f
    20dc:	400a      	ands	r2, r1
    20de:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    20e0:	230b      	movs	r3, #11
    20e2:	18fb      	adds	r3, r7, r3
    20e4:	781b      	ldrb	r3, [r3, #0]
    20e6:	2b00      	cmp	r3, #0
    20e8:	d036      	beq.n	2158 <usart_read_wait+0xd4>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    20ea:	230b      	movs	r3, #11
    20ec:	18fb      	adds	r3, r7, r3
    20ee:	781b      	ldrb	r3, [r3, #0]
    20f0:	2202      	movs	r2, #2
    20f2:	4013      	ands	r3, r2
    20f4:	d004      	beq.n	2100 <usart_read_wait+0x7c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    20f6:	68fb      	ldr	r3, [r7, #12]
    20f8:	2202      	movs	r2, #2
    20fa:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
    20fc:	231a      	movs	r3, #26
    20fe:	e031      	b.n	2164 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2100:	230b      	movs	r3, #11
    2102:	18fb      	adds	r3, r7, r3
    2104:	781b      	ldrb	r3, [r3, #0]
    2106:	2204      	movs	r2, #4
    2108:	4013      	ands	r3, r2
    210a:	d004      	beq.n	2116 <usart_read_wait+0x92>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    210c:	68fb      	ldr	r3, [r7, #12]
    210e:	2204      	movs	r2, #4
    2110:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
    2112:	231e      	movs	r3, #30
    2114:	e026      	b.n	2164 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2116:	230b      	movs	r3, #11
    2118:	18fb      	adds	r3, r7, r3
    211a:	781b      	ldrb	r3, [r3, #0]
    211c:	2201      	movs	r2, #1
    211e:	4013      	ands	r3, r2
    2120:	d004      	beq.n	212c <usart_read_wait+0xa8>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2122:	68fb      	ldr	r3, [r7, #12]
    2124:	2201      	movs	r2, #1
    2126:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
    2128:	2313      	movs	r3, #19
    212a:	e01b      	b.n	2164 <usart_read_wait+0xe0>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    212c:	230b      	movs	r3, #11
    212e:	18fb      	adds	r3, r7, r3
    2130:	781b      	ldrb	r3, [r3, #0]
    2132:	2210      	movs	r2, #16
    2134:	4013      	ands	r3, r2
    2136:	d004      	beq.n	2142 <usart_read_wait+0xbe>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2138:	68fb      	ldr	r3, [r7, #12]
    213a:	2210      	movs	r2, #16
    213c:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
    213e:	2342      	movs	r3, #66	; 0x42
    2140:	e010      	b.n	2164 <usart_read_wait+0xe0>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    2142:	230b      	movs	r3, #11
    2144:	18fb      	adds	r3, r7, r3
    2146:	781b      	ldrb	r3, [r3, #0]
    2148:	2220      	movs	r2, #32
    214a:	4013      	ands	r3, r2
    214c:	d004      	beq.n	2158 <usart_read_wait+0xd4>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    214e:	68fb      	ldr	r3, [r7, #12]
    2150:	2220      	movs	r2, #32
    2152:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
    2154:	2341      	movs	r3, #65	; 0x41
    2156:	e005      	b.n	2164 <usart_read_wait+0xe0>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    2158:	68fb      	ldr	r3, [r7, #12]
    215a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    215c:	b29a      	uxth	r2, r3
    215e:	683b      	ldr	r3, [r7, #0]
    2160:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    2162:	2300      	movs	r3, #0
}
    2164:	0018      	movs	r0, r3
    2166:	46bd      	mov	sp, r7
    2168:	b004      	add	sp, #16
    216a:	bd80      	pop	{r7, pc}
    216c:	00001aad 	.word	0x00001aad

00002170 <usart_is_syncing>:
{
    2170:	b580      	push	{r7, lr}
    2172:	b084      	sub	sp, #16
    2174:	af00      	add	r7, sp, #0
    2176:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2178:	687b      	ldr	r3, [r7, #4]
    217a:	681b      	ldr	r3, [r3, #0]
    217c:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    217e:	68fb      	ldr	r3, [r7, #12]
    2180:	69db      	ldr	r3, [r3, #28]
    2182:	1e5a      	subs	r2, r3, #1
    2184:	4193      	sbcs	r3, r2
    2186:	b2db      	uxtb	r3, r3
}
    2188:	0018      	movs	r0, r3
    218a:	46bd      	mov	sp, r7
    218c:	b004      	add	sp, #16
    218e:	bd80      	pop	{r7, pc}

00002190 <_usart_wait_for_sync>:
{
    2190:	b580      	push	{r7, lr}
    2192:	b082      	sub	sp, #8
    2194:	af00      	add	r7, sp, #0
    2196:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    2198:	46c0      	nop			; (mov r8, r8)
    219a:	687b      	ldr	r3, [r7, #4]
    219c:	0018      	movs	r0, r3
    219e:	4b04      	ldr	r3, [pc, #16]	; (21b0 <_usart_wait_for_sync+0x20>)
    21a0:	4798      	blx	r3
    21a2:	1e03      	subs	r3, r0, #0
    21a4:	d1f9      	bne.n	219a <_usart_wait_for_sync+0xa>
}
    21a6:	46c0      	nop			; (mov r8, r8)
    21a8:	46bd      	mov	sp, r7
    21aa:	b002      	add	sp, #8
    21ac:	bd80      	pop	{r7, pc}
    21ae:	46c0      	nop			; (mov r8, r8)
    21b0:	00002171 	.word	0x00002171

000021b4 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    21b4:	b580      	push	{r7, lr}
    21b6:	b088      	sub	sp, #32
    21b8:	af00      	add	r7, sp, #0
    21ba:	0002      	movs	r2, r0
    21bc:	1dfb      	adds	r3, r7, #7
    21be:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    21c0:	1dfb      	adds	r3, r7, #7
    21c2:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    21c4:	4ba3      	ldr	r3, [pc, #652]	; (2454 <_usart_interrupt_handler+0x2a0>)
    21c6:	0092      	lsls	r2, r2, #2
    21c8:	58d3      	ldr	r3, [r2, r3]
    21ca:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    21cc:	69bb      	ldr	r3, [r7, #24]
    21ce:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    21d0:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    21d2:	69bb      	ldr	r3, [r7, #24]
    21d4:	0018      	movs	r0, r3
    21d6:	4ba0      	ldr	r3, [pc, #640]	; (2458 <_usart_interrupt_handler+0x2a4>)
    21d8:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    21da:	697b      	ldr	r3, [r7, #20]
    21dc:	7e1b      	ldrb	r3, [r3, #24]
    21de:	b2da      	uxtb	r2, r3
    21e0:	2312      	movs	r3, #18
    21e2:	18fb      	adds	r3, r7, r3
    21e4:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    21e6:	697b      	ldr	r3, [r7, #20]
    21e8:	7d9b      	ldrb	r3, [r3, #22]
    21ea:	b2db      	uxtb	r3, r3
    21ec:	b29a      	uxth	r2, r3
    21ee:	2312      	movs	r3, #18
    21f0:	18fb      	adds	r3, r7, r3
    21f2:	2112      	movs	r1, #18
    21f4:	1879      	adds	r1, r7, r1
    21f6:	8809      	ldrh	r1, [r1, #0]
    21f8:	400a      	ands	r2, r1
    21fa:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    21fc:	69bb      	ldr	r3, [r7, #24]
    21fe:	2230      	movs	r2, #48	; 0x30
    2200:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    2202:	69ba      	ldr	r2, [r7, #24]
    2204:	2131      	movs	r1, #49	; 0x31
    2206:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    2208:	4013      	ands	r3, r2
    220a:	b2da      	uxtb	r2, r3
    220c:	2310      	movs	r3, #16
    220e:	18fb      	adds	r3, r7, r3
    2210:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2212:	2312      	movs	r3, #18
    2214:	18fb      	adds	r3, r7, r3
    2216:	881b      	ldrh	r3, [r3, #0]
    2218:	2201      	movs	r2, #1
    221a:	4013      	ands	r3, r2
    221c:	d044      	beq.n	22a8 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    221e:	69bb      	ldr	r3, [r7, #24]
    2220:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    2222:	b29b      	uxth	r3, r3
    2224:	2b00      	cmp	r3, #0
    2226:	d03c      	beq.n	22a2 <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2228:	69bb      	ldr	r3, [r7, #24]
    222a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    222c:	781b      	ldrb	r3, [r3, #0]
    222e:	b2da      	uxtb	r2, r3
    2230:	231c      	movs	r3, #28
    2232:	18fb      	adds	r3, r7, r3
    2234:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2236:	69bb      	ldr	r3, [r7, #24]
    2238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    223a:	1c5a      	adds	r2, r3, #1
    223c:	69bb      	ldr	r3, [r7, #24]
    223e:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2240:	69bb      	ldr	r3, [r7, #24]
    2242:	795b      	ldrb	r3, [r3, #5]
    2244:	2b01      	cmp	r3, #1
    2246:	d113      	bne.n	2270 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2248:	69bb      	ldr	r3, [r7, #24]
    224a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    224c:	781b      	ldrb	r3, [r3, #0]
    224e:	b2db      	uxtb	r3, r3
    2250:	021b      	lsls	r3, r3, #8
    2252:	b21a      	sxth	r2, r3
    2254:	231c      	movs	r3, #28
    2256:	18fb      	adds	r3, r7, r3
    2258:	2100      	movs	r1, #0
    225a:	5e5b      	ldrsh	r3, [r3, r1]
    225c:	4313      	orrs	r3, r2
    225e:	b21a      	sxth	r2, r3
    2260:	231c      	movs	r3, #28
    2262:	18fb      	adds	r3, r7, r3
    2264:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    2266:	69bb      	ldr	r3, [r7, #24]
    2268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    226a:	1c5a      	adds	r2, r3, #1
    226c:	69bb      	ldr	r3, [r7, #24]
    226e:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2270:	231c      	movs	r3, #28
    2272:	18fb      	adds	r3, r7, r3
    2274:	881b      	ldrh	r3, [r3, #0]
    2276:	05db      	lsls	r3, r3, #23
    2278:	0ddb      	lsrs	r3, r3, #23
    227a:	b29a      	uxth	r2, r3
    227c:	697b      	ldr	r3, [r7, #20]
    227e:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2280:	69bb      	ldr	r3, [r7, #24]
    2282:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    2284:	b29b      	uxth	r3, r3
    2286:	3b01      	subs	r3, #1
    2288:	b29b      	uxth	r3, r3
    228a:	69ba      	ldr	r2, [r7, #24]
    228c:	1c19      	adds	r1, r3, #0
    228e:	85d1      	strh	r1, [r2, #46]	; 0x2e
    2290:	2b00      	cmp	r3, #0
    2292:	d109      	bne.n	22a8 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2294:	697b      	ldr	r3, [r7, #20]
    2296:	2201      	movs	r2, #1
    2298:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    229a:	697b      	ldr	r3, [r7, #20]
    229c:	2202      	movs	r2, #2
    229e:	759a      	strb	r2, [r3, #22]
    22a0:	e002      	b.n	22a8 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    22a2:	697b      	ldr	r3, [r7, #20]
    22a4:	2201      	movs	r2, #1
    22a6:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    22a8:	2312      	movs	r3, #18
    22aa:	18fb      	adds	r3, r7, r3
    22ac:	881b      	ldrh	r3, [r3, #0]
    22ae:	2202      	movs	r2, #2
    22b0:	4013      	ands	r3, r2
    22b2:	d011      	beq.n	22d8 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    22b4:	697b      	ldr	r3, [r7, #20]
    22b6:	2202      	movs	r2, #2
    22b8:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    22ba:	69bb      	ldr	r3, [r7, #24]
    22bc:	2233      	movs	r2, #51	; 0x33
    22be:	2100      	movs	r1, #0
    22c0:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    22c2:	2310      	movs	r3, #16
    22c4:	18fb      	adds	r3, r7, r3
    22c6:	881b      	ldrh	r3, [r3, #0]
    22c8:	2201      	movs	r2, #1
    22ca:	4013      	ands	r3, r2
    22cc:	d004      	beq.n	22d8 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    22ce:	69bb      	ldr	r3, [r7, #24]
    22d0:	68db      	ldr	r3, [r3, #12]
    22d2:	69ba      	ldr	r2, [r7, #24]
    22d4:	0010      	movs	r0, r2
    22d6:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    22d8:	2312      	movs	r3, #18
    22da:	18fb      	adds	r3, r7, r3
    22dc:	881b      	ldrh	r3, [r3, #0]
    22de:	2204      	movs	r2, #4
    22e0:	4013      	ands	r3, r2
    22e2:	d100      	bne.n	22e6 <_usart_interrupt_handler+0x132>
    22e4:	e0bd      	b.n	2462 <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    22e6:	69bb      	ldr	r3, [r7, #24]
    22e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    22ea:	b29b      	uxth	r3, r3
    22ec:	2b00      	cmp	r3, #0
    22ee:	d100      	bne.n	22f2 <_usart_interrupt_handler+0x13e>
    22f0:	e0b4      	b.n	245c <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    22f2:	697b      	ldr	r3, [r7, #20]
    22f4:	8b5b      	ldrh	r3, [r3, #26]
    22f6:	b29b      	uxth	r3, r3
    22f8:	b2da      	uxtb	r2, r3
    22fa:	231f      	movs	r3, #31
    22fc:	18fb      	adds	r3, r7, r3
    22fe:	213f      	movs	r1, #63	; 0x3f
    2300:	400a      	ands	r2, r1
    2302:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2304:	231f      	movs	r3, #31
    2306:	18fb      	adds	r3, r7, r3
    2308:	781b      	ldrb	r3, [r3, #0]
    230a:	2208      	movs	r2, #8
    230c:	4013      	ands	r3, r2
    230e:	d007      	beq.n	2320 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2310:	231f      	movs	r3, #31
    2312:	18fb      	adds	r3, r7, r3
    2314:	221f      	movs	r2, #31
    2316:	18ba      	adds	r2, r7, r2
    2318:	7812      	ldrb	r2, [r2, #0]
    231a:	2108      	movs	r1, #8
    231c:	438a      	bics	r2, r1
    231e:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2320:	231f      	movs	r3, #31
    2322:	18fb      	adds	r3, r7, r3
    2324:	781b      	ldrb	r3, [r3, #0]
    2326:	2b00      	cmp	r3, #0
    2328:	d050      	beq.n	23cc <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    232a:	231f      	movs	r3, #31
    232c:	18fb      	adds	r3, r7, r3
    232e:	781b      	ldrb	r3, [r3, #0]
    2330:	2202      	movs	r2, #2
    2332:	4013      	ands	r3, r2
    2334:	d007      	beq.n	2346 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2336:	69bb      	ldr	r3, [r7, #24]
    2338:	2232      	movs	r2, #50	; 0x32
    233a:	211a      	movs	r1, #26
    233c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    233e:	697b      	ldr	r3, [r7, #20]
    2340:	2202      	movs	r2, #2
    2342:	835a      	strh	r2, [r3, #26]
    2344:	e036      	b.n	23b4 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2346:	231f      	movs	r3, #31
    2348:	18fb      	adds	r3, r7, r3
    234a:	781b      	ldrb	r3, [r3, #0]
    234c:	2204      	movs	r2, #4
    234e:	4013      	ands	r3, r2
    2350:	d007      	beq.n	2362 <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    2352:	69bb      	ldr	r3, [r7, #24]
    2354:	2232      	movs	r2, #50	; 0x32
    2356:	211e      	movs	r1, #30
    2358:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    235a:	697b      	ldr	r3, [r7, #20]
    235c:	2204      	movs	r2, #4
    235e:	835a      	strh	r2, [r3, #26]
    2360:	e028      	b.n	23b4 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2362:	231f      	movs	r3, #31
    2364:	18fb      	adds	r3, r7, r3
    2366:	781b      	ldrb	r3, [r3, #0]
    2368:	2201      	movs	r2, #1
    236a:	4013      	ands	r3, r2
    236c:	d007      	beq.n	237e <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    236e:	69bb      	ldr	r3, [r7, #24]
    2370:	2232      	movs	r2, #50	; 0x32
    2372:	2113      	movs	r1, #19
    2374:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2376:	697b      	ldr	r3, [r7, #20]
    2378:	2201      	movs	r2, #1
    237a:	835a      	strh	r2, [r3, #26]
    237c:	e01a      	b.n	23b4 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    237e:	231f      	movs	r3, #31
    2380:	18fb      	adds	r3, r7, r3
    2382:	781b      	ldrb	r3, [r3, #0]
    2384:	2210      	movs	r2, #16
    2386:	4013      	ands	r3, r2
    2388:	d007      	beq.n	239a <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    238a:	69bb      	ldr	r3, [r7, #24]
    238c:	2232      	movs	r2, #50	; 0x32
    238e:	2142      	movs	r1, #66	; 0x42
    2390:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2392:	697b      	ldr	r3, [r7, #20]
    2394:	2210      	movs	r2, #16
    2396:	835a      	strh	r2, [r3, #26]
    2398:	e00c      	b.n	23b4 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    239a:	231f      	movs	r3, #31
    239c:	18fb      	adds	r3, r7, r3
    239e:	781b      	ldrb	r3, [r3, #0]
    23a0:	2220      	movs	r2, #32
    23a2:	4013      	ands	r3, r2
    23a4:	d006      	beq.n	23b4 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    23a6:	69bb      	ldr	r3, [r7, #24]
    23a8:	2232      	movs	r2, #50	; 0x32
    23aa:	2141      	movs	r1, #65	; 0x41
    23ac:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    23ae:	697b      	ldr	r3, [r7, #20]
    23b0:	2220      	movs	r2, #32
    23b2:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    23b4:	2310      	movs	r3, #16
    23b6:	18fb      	adds	r3, r7, r3
    23b8:	881b      	ldrh	r3, [r3, #0]
    23ba:	2204      	movs	r2, #4
    23bc:	4013      	ands	r3, r2
				if (callback_status
    23be:	d050      	beq.n	2462 <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    23c0:	69bb      	ldr	r3, [r7, #24]
    23c2:	695b      	ldr	r3, [r3, #20]
    23c4:	69ba      	ldr	r2, [r7, #24]
    23c6:	0010      	movs	r0, r2
    23c8:	4798      	blx	r3
    23ca:	e04a      	b.n	2462 <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    23cc:	697b      	ldr	r3, [r7, #20]
    23ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    23d0:	b29a      	uxth	r2, r3
    23d2:	230e      	movs	r3, #14
    23d4:	18fb      	adds	r3, r7, r3
    23d6:	05d2      	lsls	r2, r2, #23
    23d8:	0dd2      	lsrs	r2, r2, #23
    23da:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    23dc:	69bb      	ldr	r3, [r7, #24]
    23de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    23e0:	220e      	movs	r2, #14
    23e2:	18ba      	adds	r2, r7, r2
    23e4:	8812      	ldrh	r2, [r2, #0]
    23e6:	b2d2      	uxtb	r2, r2
    23e8:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    23ea:	69bb      	ldr	r3, [r7, #24]
    23ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    23ee:	1c5a      	adds	r2, r3, #1
    23f0:	69bb      	ldr	r3, [r7, #24]
    23f2:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    23f4:	69bb      	ldr	r3, [r7, #24]
    23f6:	795b      	ldrb	r3, [r3, #5]
    23f8:	2b01      	cmp	r3, #1
    23fa:	d10d      	bne.n	2418 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    23fc:	69bb      	ldr	r3, [r7, #24]
    23fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2400:	220e      	movs	r2, #14
    2402:	18ba      	adds	r2, r7, r2
    2404:	8812      	ldrh	r2, [r2, #0]
    2406:	0a12      	lsrs	r2, r2, #8
    2408:	b292      	uxth	r2, r2
    240a:	b2d2      	uxtb	r2, r2
    240c:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    240e:	69bb      	ldr	r3, [r7, #24]
    2410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2412:	1c5a      	adds	r2, r3, #1
    2414:	69bb      	ldr	r3, [r7, #24]
    2416:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2418:	69bb      	ldr	r3, [r7, #24]
    241a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    241c:	b29b      	uxth	r3, r3
    241e:	3b01      	subs	r3, #1
    2420:	b29b      	uxth	r3, r3
    2422:	69ba      	ldr	r2, [r7, #24]
    2424:	1c19      	adds	r1, r3, #0
    2426:	8591      	strh	r1, [r2, #44]	; 0x2c
    2428:	2b00      	cmp	r3, #0
    242a:	d11a      	bne.n	2462 <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    242c:	697b      	ldr	r3, [r7, #20]
    242e:	2204      	movs	r2, #4
    2430:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    2432:	69bb      	ldr	r3, [r7, #24]
    2434:	2232      	movs	r2, #50	; 0x32
    2436:	2100      	movs	r1, #0
    2438:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    243a:	2310      	movs	r3, #16
    243c:	18fb      	adds	r3, r7, r3
    243e:	881b      	ldrh	r3, [r3, #0]
    2440:	2202      	movs	r2, #2
    2442:	4013      	ands	r3, r2
					if (callback_status
    2444:	d00d      	beq.n	2462 <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2446:	69bb      	ldr	r3, [r7, #24]
    2448:	691b      	ldr	r3, [r3, #16]
    244a:	69ba      	ldr	r2, [r7, #24]
    244c:	0010      	movs	r0, r2
    244e:	4798      	blx	r3
    2450:	e007      	b.n	2462 <_usart_interrupt_handler+0x2ae>
    2452:	46c0      	nop			; (mov r8, r8)
    2454:	2000010c 	.word	0x2000010c
    2458:	00002191 	.word	0x00002191
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    245c:	697b      	ldr	r3, [r7, #20]
    245e:	2204      	movs	r2, #4
    2460:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2462:	2312      	movs	r3, #18
    2464:	18fb      	adds	r3, r7, r3
    2466:	881b      	ldrh	r3, [r3, #0]
    2468:	2210      	movs	r2, #16
    246a:	4013      	ands	r3, r2
    246c:	d010      	beq.n	2490 <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    246e:	697b      	ldr	r3, [r7, #20]
    2470:	2210      	movs	r2, #16
    2472:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2474:	697b      	ldr	r3, [r7, #20]
    2476:	2210      	movs	r2, #16
    2478:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    247a:	2310      	movs	r3, #16
    247c:	18fb      	adds	r3, r7, r3
    247e:	881b      	ldrh	r3, [r3, #0]
    2480:	2210      	movs	r2, #16
    2482:	4013      	ands	r3, r2
    2484:	d004      	beq.n	2490 <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2486:	69bb      	ldr	r3, [r7, #24]
    2488:	69db      	ldr	r3, [r3, #28]
    248a:	69ba      	ldr	r2, [r7, #24]
    248c:	0010      	movs	r0, r2
    248e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2490:	2312      	movs	r3, #18
    2492:	18fb      	adds	r3, r7, r3
    2494:	881b      	ldrh	r3, [r3, #0]
    2496:	2220      	movs	r2, #32
    2498:	4013      	ands	r3, r2
    249a:	d010      	beq.n	24be <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    249c:	697b      	ldr	r3, [r7, #20]
    249e:	2220      	movs	r2, #32
    24a0:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    24a2:	697b      	ldr	r3, [r7, #20]
    24a4:	2220      	movs	r2, #32
    24a6:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    24a8:	2310      	movs	r3, #16
    24aa:	18fb      	adds	r3, r7, r3
    24ac:	881b      	ldrh	r3, [r3, #0]
    24ae:	2208      	movs	r2, #8
    24b0:	4013      	ands	r3, r2
    24b2:	d004      	beq.n	24be <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    24b4:	69bb      	ldr	r3, [r7, #24]
    24b6:	699b      	ldr	r3, [r3, #24]
    24b8:	69ba      	ldr	r2, [r7, #24]
    24ba:	0010      	movs	r0, r2
    24bc:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    24be:	2312      	movs	r3, #18
    24c0:	18fb      	adds	r3, r7, r3
    24c2:	881b      	ldrh	r3, [r3, #0]
    24c4:	2208      	movs	r2, #8
    24c6:	4013      	ands	r3, r2
    24c8:	d010      	beq.n	24ec <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    24ca:	697b      	ldr	r3, [r7, #20]
    24cc:	2208      	movs	r2, #8
    24ce:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    24d0:	697b      	ldr	r3, [r7, #20]
    24d2:	2208      	movs	r2, #8
    24d4:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    24d6:	2310      	movs	r3, #16
    24d8:	18fb      	adds	r3, r7, r3
    24da:	881b      	ldrh	r3, [r3, #0]
    24dc:	2220      	movs	r2, #32
    24de:	4013      	ands	r3, r2
    24e0:	d004      	beq.n	24ec <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    24e2:	69bb      	ldr	r3, [r7, #24]
    24e4:	6a1b      	ldr	r3, [r3, #32]
    24e6:	69ba      	ldr	r2, [r7, #24]
    24e8:	0010      	movs	r0, r2
    24ea:	4798      	blx	r3
		}
	}
#endif
}
    24ec:	46c0      	nop			; (mov r8, r8)
    24ee:	46bd      	mov	sp, r7
    24f0:	b008      	add	sp, #32
    24f2:	bd80      	pop	{r7, pc}

000024f4 <system_gclk_gen_get_config_defaults>:
{
    24f4:	b580      	push	{r7, lr}
    24f6:	b082      	sub	sp, #8
    24f8:	af00      	add	r7, sp, #0
    24fa:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    24fc:	687b      	ldr	r3, [r7, #4]
    24fe:	2201      	movs	r2, #1
    2500:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    2502:	687b      	ldr	r3, [r7, #4]
    2504:	2200      	movs	r2, #0
    2506:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2508:	687b      	ldr	r3, [r7, #4]
    250a:	2206      	movs	r2, #6
    250c:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    250e:	687b      	ldr	r3, [r7, #4]
    2510:	2200      	movs	r2, #0
    2512:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    2514:	687b      	ldr	r3, [r7, #4]
    2516:	2200      	movs	r2, #0
    2518:	725a      	strb	r2, [r3, #9]
}
    251a:	46c0      	nop			; (mov r8, r8)
    251c:	46bd      	mov	sp, r7
    251e:	b002      	add	sp, #8
    2520:	bd80      	pop	{r7, pc}

00002522 <system_clock_source_osc8m_get_config_defaults>:
{
    2522:	b580      	push	{r7, lr}
    2524:	b082      	sub	sp, #8
    2526:	af00      	add	r7, sp, #0
    2528:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    252a:	687b      	ldr	r3, [r7, #4]
    252c:	2203      	movs	r2, #3
    252e:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    2530:	687b      	ldr	r3, [r7, #4]
    2532:	2200      	movs	r2, #0
    2534:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    2536:	687b      	ldr	r3, [r7, #4]
    2538:	2201      	movs	r2, #1
    253a:	709a      	strb	r2, [r3, #2]
}
    253c:	46c0      	nop			; (mov r8, r8)
    253e:	46bd      	mov	sp, r7
    2540:	b002      	add	sp, #8
    2542:	bd80      	pop	{r7, pc}

00002544 <system_cpu_clock_set_divider>:
{
    2544:	b580      	push	{r7, lr}
    2546:	b082      	sub	sp, #8
    2548:	af00      	add	r7, sp, #0
    254a:	0002      	movs	r2, r0
    254c:	1dfb      	adds	r3, r7, #7
    254e:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    2550:	4a03      	ldr	r2, [pc, #12]	; (2560 <system_cpu_clock_set_divider+0x1c>)
    2552:	1dfb      	adds	r3, r7, #7
    2554:	781b      	ldrb	r3, [r3, #0]
    2556:	7213      	strb	r3, [r2, #8]
}
    2558:	46c0      	nop			; (mov r8, r8)
    255a:	46bd      	mov	sp, r7
    255c:	b002      	add	sp, #8
    255e:	bd80      	pop	{r7, pc}
    2560:	40000400 	.word	0x40000400

00002564 <system_apb_clock_set_divider>:
{
    2564:	b580      	push	{r7, lr}
    2566:	b082      	sub	sp, #8
    2568:	af00      	add	r7, sp, #0
    256a:	0002      	movs	r2, r0
    256c:	1dfb      	adds	r3, r7, #7
    256e:	701a      	strb	r2, [r3, #0]
    2570:	1dbb      	adds	r3, r7, #6
    2572:	1c0a      	adds	r2, r1, #0
    2574:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2576:	1dfb      	adds	r3, r7, #7
    2578:	781b      	ldrb	r3, [r3, #0]
    257a:	2b01      	cmp	r3, #1
    257c:	d008      	beq.n	2590 <system_apb_clock_set_divider+0x2c>
    257e:	2b02      	cmp	r3, #2
    2580:	d00b      	beq.n	259a <system_apb_clock_set_divider+0x36>
    2582:	2b00      	cmp	r3, #0
    2584:	d10e      	bne.n	25a4 <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    2586:	4a0b      	ldr	r2, [pc, #44]	; (25b4 <system_apb_clock_set_divider+0x50>)
    2588:	1dbb      	adds	r3, r7, #6
    258a:	781b      	ldrb	r3, [r3, #0]
    258c:	7253      	strb	r3, [r2, #9]
			break;
    258e:	e00b      	b.n	25a8 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    2590:	4a08      	ldr	r2, [pc, #32]	; (25b4 <system_apb_clock_set_divider+0x50>)
    2592:	1dbb      	adds	r3, r7, #6
    2594:	781b      	ldrb	r3, [r3, #0]
    2596:	7293      	strb	r3, [r2, #10]
			break;
    2598:	e006      	b.n	25a8 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    259a:	4a06      	ldr	r2, [pc, #24]	; (25b4 <system_apb_clock_set_divider+0x50>)
    259c:	1dbb      	adds	r3, r7, #6
    259e:	781b      	ldrb	r3, [r3, #0]
    25a0:	72d3      	strb	r3, [r2, #11]
			break;
    25a2:	e001      	b.n	25a8 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    25a4:	2317      	movs	r3, #23
    25a6:	e000      	b.n	25aa <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    25a8:	2300      	movs	r3, #0
}
    25aa:	0018      	movs	r0, r3
    25ac:	46bd      	mov	sp, r7
    25ae:	b002      	add	sp, #8
    25b0:	bd80      	pop	{r7, pc}
    25b2:	46c0      	nop			; (mov r8, r8)
    25b4:	40000400 	.word	0x40000400

000025b8 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    25b8:	b580      	push	{r7, lr}
    25ba:	b082      	sub	sp, #8
    25bc:	af00      	add	r7, sp, #0
    25be:	0002      	movs	r2, r0
    25c0:	1dfb      	adds	r3, r7, #7
    25c2:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    25c4:	4a08      	ldr	r2, [pc, #32]	; (25e8 <system_flash_set_waitstates+0x30>)
    25c6:	1dfb      	adds	r3, r7, #7
    25c8:	781b      	ldrb	r3, [r3, #0]
    25ca:	210f      	movs	r1, #15
    25cc:	400b      	ands	r3, r1
    25ce:	b2d9      	uxtb	r1, r3
    25d0:	6853      	ldr	r3, [r2, #4]
    25d2:	200f      	movs	r0, #15
    25d4:	4001      	ands	r1, r0
    25d6:	0049      	lsls	r1, r1, #1
    25d8:	201e      	movs	r0, #30
    25da:	4383      	bics	r3, r0
    25dc:	430b      	orrs	r3, r1
    25de:	6053      	str	r3, [r2, #4]
}
    25e0:	46c0      	nop			; (mov r8, r8)
    25e2:	46bd      	mov	sp, r7
    25e4:	b002      	add	sp, #8
    25e6:	bd80      	pop	{r7, pc}
    25e8:	41004000 	.word	0x41004000

000025ec <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    25ec:	b580      	push	{r7, lr}
    25ee:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    25f0:	46c0      	nop			; (mov r8, r8)
    25f2:	4b04      	ldr	r3, [pc, #16]	; (2604 <_system_dfll_wait_for_sync+0x18>)
    25f4:	68db      	ldr	r3, [r3, #12]
    25f6:	2210      	movs	r2, #16
    25f8:	4013      	ands	r3, r2
    25fa:	d0fa      	beq.n	25f2 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    25fc:	46c0      	nop			; (mov r8, r8)
    25fe:	46bd      	mov	sp, r7
    2600:	bd80      	pop	{r7, pc}
    2602:	46c0      	nop			; (mov r8, r8)
    2604:	40000800 	.word	0x40000800

00002608 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    2608:	b580      	push	{r7, lr}
    260a:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    260c:	4b0c      	ldr	r3, [pc, #48]	; (2640 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    260e:	2202      	movs	r2, #2
    2610:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    2612:	4b0c      	ldr	r3, [pc, #48]	; (2644 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    2614:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2616:	4a0a      	ldr	r2, [pc, #40]	; (2640 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2618:	4b0b      	ldr	r3, [pc, #44]	; (2648 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    261a:	689b      	ldr	r3, [r3, #8]
    261c:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    261e:	4a08      	ldr	r2, [pc, #32]	; (2640 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2620:	4b09      	ldr	r3, [pc, #36]	; (2648 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    2622:	685b      	ldr	r3, [r3, #4]
    2624:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    2626:	4b06      	ldr	r3, [pc, #24]	; (2640 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2628:	2200      	movs	r2, #0
    262a:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    262c:	4b05      	ldr	r3, [pc, #20]	; (2644 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    262e:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2630:	4a03      	ldr	r2, [pc, #12]	; (2640 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2632:	4b05      	ldr	r3, [pc, #20]	; (2648 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    2634:	681b      	ldr	r3, [r3, #0]
    2636:	b29b      	uxth	r3, r3
    2638:	8493      	strh	r3, [r2, #36]	; 0x24
}
    263a:	46c0      	nop			; (mov r8, r8)
    263c:	46bd      	mov	sp, r7
    263e:	bd80      	pop	{r7, pc}
    2640:	40000800 	.word	0x40000800
    2644:	000025ed 	.word	0x000025ed
    2648:	200000b0 	.word	0x200000b0

0000264c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    264c:	b580      	push	{r7, lr}
    264e:	b082      	sub	sp, #8
    2650:	af00      	add	r7, sp, #0
    2652:	0002      	movs	r2, r0
    2654:	1dfb      	adds	r3, r7, #7
    2656:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    2658:	1dfb      	adds	r3, r7, #7
    265a:	781b      	ldrb	r3, [r3, #0]
    265c:	2b08      	cmp	r3, #8
    265e:	d840      	bhi.n	26e2 <system_clock_source_get_hz+0x96>
    2660:	009a      	lsls	r2, r3, #2
    2662:	4b22      	ldr	r3, [pc, #136]	; (26ec <system_clock_source_get_hz+0xa0>)
    2664:	18d3      	adds	r3, r2, r3
    2666:	681b      	ldr	r3, [r3, #0]
    2668:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    266a:	4b21      	ldr	r3, [pc, #132]	; (26f0 <system_clock_source_get_hz+0xa4>)
    266c:	691b      	ldr	r3, [r3, #16]
    266e:	e039      	b.n	26e4 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2670:	4b20      	ldr	r3, [pc, #128]	; (26f4 <system_clock_source_get_hz+0xa8>)
    2672:	6a1b      	ldr	r3, [r3, #32]
    2674:	059b      	lsls	r3, r3, #22
    2676:	0f9b      	lsrs	r3, r3, #30
    2678:	b2db      	uxtb	r3, r3
    267a:	001a      	movs	r2, r3
    267c:	4b1e      	ldr	r3, [pc, #120]	; (26f8 <system_clock_source_get_hz+0xac>)
    267e:	40d3      	lsrs	r3, r2
    2680:	e030      	b.n	26e4 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2682:	2380      	movs	r3, #128	; 0x80
    2684:	021b      	lsls	r3, r3, #8
    2686:	e02d      	b.n	26e4 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    2688:	2380      	movs	r3, #128	; 0x80
    268a:	021b      	lsls	r3, r3, #8
    268c:	e02a      	b.n	26e4 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    268e:	4b18      	ldr	r3, [pc, #96]	; (26f0 <system_clock_source_get_hz+0xa4>)
    2690:	695b      	ldr	r3, [r3, #20]
    2692:	e027      	b.n	26e4 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2694:	4b16      	ldr	r3, [pc, #88]	; (26f0 <system_clock_source_get_hz+0xa4>)
    2696:	681b      	ldr	r3, [r3, #0]
    2698:	2202      	movs	r2, #2
    269a:	4013      	ands	r3, r2
    269c:	d101      	bne.n	26a2 <system_clock_source_get_hz+0x56>
			return 0;
    269e:	2300      	movs	r3, #0
    26a0:	e020      	b.n	26e4 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    26a2:	4b16      	ldr	r3, [pc, #88]	; (26fc <system_clock_source_get_hz+0xb0>)
    26a4:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    26a6:	4b12      	ldr	r3, [pc, #72]	; (26f0 <system_clock_source_get_hz+0xa4>)
    26a8:	681b      	ldr	r3, [r3, #0]
    26aa:	2204      	movs	r2, #4
    26ac:	4013      	ands	r3, r2
    26ae:	d009      	beq.n	26c4 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    26b0:	2000      	movs	r0, #0
    26b2:	4b13      	ldr	r3, [pc, #76]	; (2700 <system_clock_source_get_hz+0xb4>)
    26b4:	4798      	blx	r3
    26b6:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    26b8:	4b0d      	ldr	r3, [pc, #52]	; (26f0 <system_clock_source_get_hz+0xa4>)
    26ba:	689b      	ldr	r3, [r3, #8]
    26bc:	041b      	lsls	r3, r3, #16
    26be:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    26c0:	4353      	muls	r3, r2
    26c2:	e00f      	b.n	26e4 <system_clock_source_get_hz+0x98>
		}

		return 48000000UL;
    26c4:	4b0f      	ldr	r3, [pc, #60]	; (2704 <system_clock_source_get_hz+0xb8>)
    26c6:	e00d      	b.n	26e4 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    26c8:	4a0a      	ldr	r2, [pc, #40]	; (26f4 <system_clock_source_get_hz+0xa8>)
    26ca:	2350      	movs	r3, #80	; 0x50
    26cc:	5cd3      	ldrb	r3, [r2, r3]
    26ce:	b2db      	uxtb	r3, r3
    26d0:	001a      	movs	r2, r3
    26d2:	2304      	movs	r3, #4
    26d4:	4013      	ands	r3, r2
    26d6:	d101      	bne.n	26dc <system_clock_source_get_hz+0x90>
			return 0;
    26d8:	2300      	movs	r3, #0
    26da:	e003      	b.n	26e4 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    26dc:	4b04      	ldr	r3, [pc, #16]	; (26f0 <system_clock_source_get_hz+0xa4>)
    26de:	68db      	ldr	r3, [r3, #12]
    26e0:	e000      	b.n	26e4 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    26e2:	2300      	movs	r3, #0
	}
}
    26e4:	0018      	movs	r0, r3
    26e6:	46bd      	mov	sp, r7
    26e8:	b002      	add	sp, #8
    26ea:	bd80      	pop	{r7, pc}
    26ec:	00005db0 	.word	0x00005db0
    26f0:	200000b0 	.word	0x200000b0
    26f4:	40000800 	.word	0x40000800
    26f8:	007a1200 	.word	0x007a1200
    26fc:	000025ed 	.word	0x000025ed
    2700:	00002dc5 	.word	0x00002dc5
    2704:	02dc6c00 	.word	0x02dc6c00

00002708 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2708:	b580      	push	{r7, lr}
    270a:	b084      	sub	sp, #16
    270c:	af00      	add	r7, sp, #0
    270e:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2710:	4b1a      	ldr	r3, [pc, #104]	; (277c <system_clock_source_osc8m_set_config+0x74>)
    2712:	6a1b      	ldr	r3, [r3, #32]
    2714:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2716:	687b      	ldr	r3, [r7, #4]
    2718:	781b      	ldrb	r3, [r3, #0]
    271a:	1c1a      	adds	r2, r3, #0
    271c:	2303      	movs	r3, #3
    271e:	4013      	ands	r3, r2
    2720:	b2da      	uxtb	r2, r3
    2722:	230d      	movs	r3, #13
    2724:	18fb      	adds	r3, r7, r3
    2726:	2103      	movs	r1, #3
    2728:	400a      	ands	r2, r1
    272a:	0010      	movs	r0, r2
    272c:	781a      	ldrb	r2, [r3, #0]
    272e:	2103      	movs	r1, #3
    2730:	438a      	bics	r2, r1
    2732:	1c11      	adds	r1, r2, #0
    2734:	1c02      	adds	r2, r0, #0
    2736:	430a      	orrs	r2, r1
    2738:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    273a:	687b      	ldr	r3, [r7, #4]
    273c:	789a      	ldrb	r2, [r3, #2]
    273e:	230c      	movs	r3, #12
    2740:	18fb      	adds	r3, r7, r3
    2742:	01d0      	lsls	r0, r2, #7
    2744:	781a      	ldrb	r2, [r3, #0]
    2746:	217f      	movs	r1, #127	; 0x7f
    2748:	400a      	ands	r2, r1
    274a:	1c11      	adds	r1, r2, #0
    274c:	1c02      	adds	r2, r0, #0
    274e:	430a      	orrs	r2, r1
    2750:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2752:	687b      	ldr	r3, [r7, #4]
    2754:	785a      	ldrb	r2, [r3, #1]
    2756:	230c      	movs	r3, #12
    2758:	18fb      	adds	r3, r7, r3
    275a:	2101      	movs	r1, #1
    275c:	400a      	ands	r2, r1
    275e:	0190      	lsls	r0, r2, #6
    2760:	781a      	ldrb	r2, [r3, #0]
    2762:	2140      	movs	r1, #64	; 0x40
    2764:	438a      	bics	r2, r1
    2766:	1c11      	adds	r1, r2, #0
    2768:	1c02      	adds	r2, r0, #0
    276a:	430a      	orrs	r2, r1
    276c:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    276e:	4b03      	ldr	r3, [pc, #12]	; (277c <system_clock_source_osc8m_set_config+0x74>)
    2770:	68fa      	ldr	r2, [r7, #12]
    2772:	621a      	str	r2, [r3, #32]
}
    2774:	46c0      	nop			; (mov r8, r8)
    2776:	46bd      	mov	sp, r7
    2778:	b004      	add	sp, #16
    277a:	bd80      	pop	{r7, pc}
    277c:	40000800 	.word	0x40000800

00002780 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    2780:	b580      	push	{r7, lr}
    2782:	b082      	sub	sp, #8
    2784:	af00      	add	r7, sp, #0
    2786:	0002      	movs	r2, r0
    2788:	1dfb      	adds	r3, r7, #7
    278a:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    278c:	1dfb      	adds	r3, r7, #7
    278e:	781b      	ldrb	r3, [r3, #0]
    2790:	2b08      	cmp	r3, #8
    2792:	d83b      	bhi.n	280c <system_clock_source_enable+0x8c>
    2794:	009a      	lsls	r2, r3, #2
    2796:	4b21      	ldr	r3, [pc, #132]	; (281c <system_clock_source_enable+0x9c>)
    2798:	18d3      	adds	r3, r2, r3
    279a:	681b      	ldr	r3, [r3, #0]
    279c:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    279e:	4b20      	ldr	r3, [pc, #128]	; (2820 <system_clock_source_enable+0xa0>)
    27a0:	4a1f      	ldr	r2, [pc, #124]	; (2820 <system_clock_source_enable+0xa0>)
    27a2:	6a12      	ldr	r2, [r2, #32]
    27a4:	2102      	movs	r1, #2
    27a6:	430a      	orrs	r2, r1
    27a8:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    27aa:	2300      	movs	r3, #0
    27ac:	e031      	b.n	2812 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    27ae:	4b1c      	ldr	r3, [pc, #112]	; (2820 <system_clock_source_enable+0xa0>)
    27b0:	4a1b      	ldr	r2, [pc, #108]	; (2820 <system_clock_source_enable+0xa0>)
    27b2:	6992      	ldr	r2, [r2, #24]
    27b4:	2102      	movs	r1, #2
    27b6:	430a      	orrs	r2, r1
    27b8:	619a      	str	r2, [r3, #24]
		break;
    27ba:	e029      	b.n	2810 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    27bc:	4a18      	ldr	r2, [pc, #96]	; (2820 <system_clock_source_enable+0xa0>)
    27be:	4b18      	ldr	r3, [pc, #96]	; (2820 <system_clock_source_enable+0xa0>)
    27c0:	8a1b      	ldrh	r3, [r3, #16]
    27c2:	b29b      	uxth	r3, r3
    27c4:	2102      	movs	r1, #2
    27c6:	430b      	orrs	r3, r1
    27c8:	b29b      	uxth	r3, r3
    27ca:	8213      	strh	r3, [r2, #16]
		break;
    27cc:	e020      	b.n	2810 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    27ce:	4a14      	ldr	r2, [pc, #80]	; (2820 <system_clock_source_enable+0xa0>)
    27d0:	4b13      	ldr	r3, [pc, #76]	; (2820 <system_clock_source_enable+0xa0>)
    27d2:	8a9b      	ldrh	r3, [r3, #20]
    27d4:	b29b      	uxth	r3, r3
    27d6:	2102      	movs	r1, #2
    27d8:	430b      	orrs	r3, r1
    27da:	b29b      	uxth	r3, r3
    27dc:	8293      	strh	r3, [r2, #20]
		break;
    27de:	e017      	b.n	2810 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    27e0:	4b10      	ldr	r3, [pc, #64]	; (2824 <system_clock_source_enable+0xa4>)
    27e2:	681b      	ldr	r3, [r3, #0]
    27e4:	2202      	movs	r2, #2
    27e6:	431a      	orrs	r2, r3
    27e8:	4b0e      	ldr	r3, [pc, #56]	; (2824 <system_clock_source_enable+0xa4>)
    27ea:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    27ec:	4b0e      	ldr	r3, [pc, #56]	; (2828 <system_clock_source_enable+0xa8>)
    27ee:	4798      	blx	r3
		break;
    27f0:	e00e      	b.n	2810 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    27f2:	4a0b      	ldr	r2, [pc, #44]	; (2820 <system_clock_source_enable+0xa0>)
    27f4:	490a      	ldr	r1, [pc, #40]	; (2820 <system_clock_source_enable+0xa0>)
    27f6:	2344      	movs	r3, #68	; 0x44
    27f8:	5ccb      	ldrb	r3, [r1, r3]
    27fa:	b2db      	uxtb	r3, r3
    27fc:	2102      	movs	r1, #2
    27fe:	430b      	orrs	r3, r1
    2800:	b2d9      	uxtb	r1, r3
    2802:	2344      	movs	r3, #68	; 0x44
    2804:	54d1      	strb	r1, [r2, r3]
		break;
    2806:	e003      	b.n	2810 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2808:	2300      	movs	r3, #0
    280a:	e002      	b.n	2812 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    280c:	2317      	movs	r3, #23
    280e:	e000      	b.n	2812 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    2810:	2300      	movs	r3, #0
}
    2812:	0018      	movs	r0, r3
    2814:	46bd      	mov	sp, r7
    2816:	b002      	add	sp, #8
    2818:	bd80      	pop	{r7, pc}
    281a:	46c0      	nop			; (mov r8, r8)
    281c:	00005dd4 	.word	0x00005dd4
    2820:	40000800 	.word	0x40000800
    2824:	200000b0 	.word	0x200000b0
    2828:	00002609 	.word	0x00002609

0000282c <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    282c:	b580      	push	{r7, lr}
    282e:	b082      	sub	sp, #8
    2830:	af00      	add	r7, sp, #0
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    2832:	003b      	movs	r3, r7
    2834:	2202      	movs	r2, #2
    2836:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2838:	2300      	movs	r3, #0
    283a:	607b      	str	r3, [r7, #4]
    283c:	e009      	b.n	2852 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    283e:	687b      	ldr	r3, [r7, #4]
    2840:	b2db      	uxtb	r3, r3
    2842:	003a      	movs	r2, r7
    2844:	0011      	movs	r1, r2
    2846:	0018      	movs	r0, r3
    2848:	4b05      	ldr	r3, [pc, #20]	; (2860 <_switch_peripheral_gclk+0x34>)
    284a:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    284c:	687b      	ldr	r3, [r7, #4]
    284e:	3301      	adds	r3, #1
    2850:	607b      	str	r3, [r7, #4]
    2852:	687b      	ldr	r3, [r7, #4]
    2854:	2b24      	cmp	r3, #36	; 0x24
    2856:	d9f2      	bls.n	283e <_switch_peripheral_gclk+0x12>
	}
}
    2858:	46c0      	nop			; (mov r8, r8)
    285a:	46bd      	mov	sp, r7
    285c:	b002      	add	sp, #8
    285e:	bd80      	pop	{r7, pc}
    2860:	00002ca1 	.word	0x00002ca1

00002864 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2864:	b580      	push	{r7, lr}
    2866:	b0a0      	sub	sp, #128	; 0x80
    2868:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    286a:	4b36      	ldr	r3, [pc, #216]	; (2944 <system_clock_init+0xe0>)
    286c:	22c2      	movs	r2, #194	; 0xc2
    286e:	00d2      	lsls	r2, r2, #3
    2870:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    2872:	2000      	movs	r0, #0
    2874:	4b34      	ldr	r3, [pc, #208]	; (2948 <system_clock_init+0xe4>)
    2876:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    2878:	4b34      	ldr	r3, [pc, #208]	; (294c <system_clock_init+0xe8>)
    287a:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    287c:	237c      	movs	r3, #124	; 0x7c
    287e:	18fb      	adds	r3, r7, r3
    2880:	0018      	movs	r0, r3
    2882:	4b33      	ldr	r3, [pc, #204]	; (2950 <system_clock_init+0xec>)
    2884:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2886:	237c      	movs	r3, #124	; 0x7c
    2888:	18fb      	adds	r3, r7, r3
    288a:	2200      	movs	r2, #0
    288c:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    288e:	237c      	movs	r3, #124	; 0x7c
    2890:	18fb      	adds	r3, r7, r3
    2892:	2201      	movs	r2, #1
    2894:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    2896:	237c      	movs	r3, #124	; 0x7c
    2898:	18fb      	adds	r3, r7, r3
    289a:	2200      	movs	r2, #0
    289c:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    289e:	237c      	movs	r3, #124	; 0x7c
    28a0:	18fb      	adds	r3, r7, r3
    28a2:	0018      	movs	r0, r3
    28a4:	4b2b      	ldr	r3, [pc, #172]	; (2954 <system_clock_init+0xf0>)
    28a6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    28a8:	2006      	movs	r0, #6
    28aa:	4b2b      	ldr	r3, [pc, #172]	; (2958 <system_clock_init+0xf4>)
    28ac:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    28ae:	4b2b      	ldr	r3, [pc, #172]	; (295c <system_clock_init+0xf8>)
    28b0:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    28b2:	2364      	movs	r3, #100	; 0x64
    28b4:	18fb      	adds	r3, r7, r3
    28b6:	0018      	movs	r0, r3
    28b8:	4b29      	ldr	r3, [pc, #164]	; (2960 <system_clock_init+0xfc>)
    28ba:	4798      	blx	r3
    28bc:	2364      	movs	r3, #100	; 0x64
    28be:	18fb      	adds	r3, r7, r3
    28c0:	2204      	movs	r2, #4
    28c2:	701a      	strb	r2, [r3, #0]
    28c4:	2364      	movs	r3, #100	; 0x64
    28c6:	18fb      	adds	r3, r7, r3
    28c8:	2201      	movs	r2, #1
    28ca:	605a      	str	r2, [r3, #4]
    28cc:	2364      	movs	r3, #100	; 0x64
    28ce:	18fb      	adds	r3, r7, r3
    28d0:	2200      	movs	r2, #0
    28d2:	721a      	strb	r2, [r3, #8]
    28d4:	2364      	movs	r3, #100	; 0x64
    28d6:	18fb      	adds	r3, r7, r3
    28d8:	2200      	movs	r2, #0
    28da:	725a      	strb	r2, [r3, #9]
    28dc:	2364      	movs	r3, #100	; 0x64
    28de:	18fb      	adds	r3, r7, r3
    28e0:	0019      	movs	r1, r3
    28e2:	2001      	movs	r0, #1
    28e4:	4b1f      	ldr	r3, [pc, #124]	; (2964 <system_clock_init+0x100>)
    28e6:	4798      	blx	r3
    28e8:	2001      	movs	r0, #1
    28ea:	4b1f      	ldr	r3, [pc, #124]	; (2968 <system_clock_init+0x104>)
    28ec:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    28ee:	2000      	movs	r0, #0
    28f0:	4b1e      	ldr	r3, [pc, #120]	; (296c <system_clock_init+0x108>)
    28f2:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    28f4:	2100      	movs	r1, #0
    28f6:	2000      	movs	r0, #0
    28f8:	4b1d      	ldr	r3, [pc, #116]	; (2970 <system_clock_init+0x10c>)
    28fa:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    28fc:	2100      	movs	r1, #0
    28fe:	2001      	movs	r0, #1
    2900:	4b1b      	ldr	r3, [pc, #108]	; (2970 <system_clock_init+0x10c>)
    2902:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    2904:	2100      	movs	r1, #0
    2906:	2002      	movs	r0, #2
    2908:	4b19      	ldr	r3, [pc, #100]	; (2970 <system_clock_init+0x10c>)
    290a:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    290c:	1d3b      	adds	r3, r7, #4
    290e:	0018      	movs	r0, r3
    2910:	4b13      	ldr	r3, [pc, #76]	; (2960 <system_clock_init+0xfc>)
    2912:	4798      	blx	r3
    2914:	1d3b      	adds	r3, r7, #4
    2916:	2206      	movs	r2, #6
    2918:	701a      	strb	r2, [r3, #0]
    291a:	1d3b      	adds	r3, r7, #4
    291c:	2201      	movs	r2, #1
    291e:	605a      	str	r2, [r3, #4]
    2920:	1d3b      	adds	r3, r7, #4
    2922:	2200      	movs	r2, #0
    2924:	721a      	strb	r2, [r3, #8]
    2926:	1d3b      	adds	r3, r7, #4
    2928:	2200      	movs	r2, #0
    292a:	725a      	strb	r2, [r3, #9]
    292c:	1d3b      	adds	r3, r7, #4
    292e:	0019      	movs	r1, r3
    2930:	2000      	movs	r0, #0
    2932:	4b0c      	ldr	r3, [pc, #48]	; (2964 <system_clock_init+0x100>)
    2934:	4798      	blx	r3
    2936:	2000      	movs	r0, #0
    2938:	4b0b      	ldr	r3, [pc, #44]	; (2968 <system_clock_init+0x104>)
    293a:	4798      	blx	r3
#endif
}
    293c:	46c0      	nop			; (mov r8, r8)
    293e:	46bd      	mov	sp, r7
    2940:	b020      	add	sp, #128	; 0x80
    2942:	bd80      	pop	{r7, pc}
    2944:	40000800 	.word	0x40000800
    2948:	000025b9 	.word	0x000025b9
    294c:	0000282d 	.word	0x0000282d
    2950:	00002523 	.word	0x00002523
    2954:	00002709 	.word	0x00002709
    2958:	00002781 	.word	0x00002781
    295c:	00002a19 	.word	0x00002a19
    2960:	000024f5 	.word	0x000024f5
    2964:	00002a49 	.word	0x00002a49
    2968:	00002b6d 	.word	0x00002b6d
    296c:	00002545 	.word	0x00002545
    2970:	00002565 	.word	0x00002565

00002974 <system_apb_clock_set_mask>:
{
    2974:	b580      	push	{r7, lr}
    2976:	b082      	sub	sp, #8
    2978:	af00      	add	r7, sp, #0
    297a:	0002      	movs	r2, r0
    297c:	6039      	str	r1, [r7, #0]
    297e:	1dfb      	adds	r3, r7, #7
    2980:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2982:	1dfb      	adds	r3, r7, #7
    2984:	781b      	ldrb	r3, [r3, #0]
    2986:	2b01      	cmp	r3, #1
    2988:	d00a      	beq.n	29a0 <system_apb_clock_set_mask+0x2c>
    298a:	2b02      	cmp	r3, #2
    298c:	d00f      	beq.n	29ae <system_apb_clock_set_mask+0x3a>
    298e:	2b00      	cmp	r3, #0
    2990:	d114      	bne.n	29bc <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    2992:	4b0e      	ldr	r3, [pc, #56]	; (29cc <system_apb_clock_set_mask+0x58>)
    2994:	4a0d      	ldr	r2, [pc, #52]	; (29cc <system_apb_clock_set_mask+0x58>)
    2996:	6991      	ldr	r1, [r2, #24]
    2998:	683a      	ldr	r2, [r7, #0]
    299a:	430a      	orrs	r2, r1
    299c:	619a      	str	r2, [r3, #24]
			break;
    299e:	e00f      	b.n	29c0 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    29a0:	4b0a      	ldr	r3, [pc, #40]	; (29cc <system_apb_clock_set_mask+0x58>)
    29a2:	4a0a      	ldr	r2, [pc, #40]	; (29cc <system_apb_clock_set_mask+0x58>)
    29a4:	69d1      	ldr	r1, [r2, #28]
    29a6:	683a      	ldr	r2, [r7, #0]
    29a8:	430a      	orrs	r2, r1
    29aa:	61da      	str	r2, [r3, #28]
			break;
    29ac:	e008      	b.n	29c0 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    29ae:	4b07      	ldr	r3, [pc, #28]	; (29cc <system_apb_clock_set_mask+0x58>)
    29b0:	4a06      	ldr	r2, [pc, #24]	; (29cc <system_apb_clock_set_mask+0x58>)
    29b2:	6a11      	ldr	r1, [r2, #32]
    29b4:	683a      	ldr	r2, [r7, #0]
    29b6:	430a      	orrs	r2, r1
    29b8:	621a      	str	r2, [r3, #32]
			break;
    29ba:	e001      	b.n	29c0 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    29bc:	2317      	movs	r3, #23
    29be:	e000      	b.n	29c2 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    29c0:	2300      	movs	r3, #0
}
    29c2:	0018      	movs	r0, r3
    29c4:	46bd      	mov	sp, r7
    29c6:	b002      	add	sp, #8
    29c8:	bd80      	pop	{r7, pc}
    29ca:	46c0      	nop			; (mov r8, r8)
    29cc:	40000400 	.word	0x40000400

000029d0 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    29d0:	b580      	push	{r7, lr}
    29d2:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    29d4:	4b02      	ldr	r3, [pc, #8]	; (29e0 <system_interrupt_enter_critical_section+0x10>)
    29d6:	4798      	blx	r3
}
    29d8:	46c0      	nop			; (mov r8, r8)
    29da:	46bd      	mov	sp, r7
    29dc:	bd80      	pop	{r7, pc}
    29de:	46c0      	nop			; (mov r8, r8)
    29e0:	000001d1 	.word	0x000001d1

000029e4 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    29e4:	b580      	push	{r7, lr}
    29e6:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    29e8:	4b02      	ldr	r3, [pc, #8]	; (29f4 <system_interrupt_leave_critical_section+0x10>)
    29ea:	4798      	blx	r3
}
    29ec:	46c0      	nop			; (mov r8, r8)
    29ee:	46bd      	mov	sp, r7
    29f0:	bd80      	pop	{r7, pc}
    29f2:	46c0      	nop			; (mov r8, r8)
    29f4:	00000225 	.word	0x00000225

000029f8 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    29f8:	b580      	push	{r7, lr}
    29fa:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    29fc:	4b05      	ldr	r3, [pc, #20]	; (2a14 <system_gclk_is_syncing+0x1c>)
    29fe:	785b      	ldrb	r3, [r3, #1]
    2a00:	b2db      	uxtb	r3, r3
    2a02:	b25b      	sxtb	r3, r3
    2a04:	2b00      	cmp	r3, #0
    2a06:	da01      	bge.n	2a0c <system_gclk_is_syncing+0x14>
		return true;
    2a08:	2301      	movs	r3, #1
    2a0a:	e000      	b.n	2a0e <system_gclk_is_syncing+0x16>
	}

	return false;
    2a0c:	2300      	movs	r3, #0
}
    2a0e:	0018      	movs	r0, r3
    2a10:	46bd      	mov	sp, r7
    2a12:	bd80      	pop	{r7, pc}
    2a14:	40000c00 	.word	0x40000c00

00002a18 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    2a18:	b580      	push	{r7, lr}
    2a1a:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    2a1c:	2108      	movs	r1, #8
    2a1e:	2000      	movs	r0, #0
    2a20:	4b07      	ldr	r3, [pc, #28]	; (2a40 <system_gclk_init+0x28>)
    2a22:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2a24:	4b07      	ldr	r3, [pc, #28]	; (2a44 <system_gclk_init+0x2c>)
    2a26:	2201      	movs	r2, #1
    2a28:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2a2a:	46c0      	nop			; (mov r8, r8)
    2a2c:	4b05      	ldr	r3, [pc, #20]	; (2a44 <system_gclk_init+0x2c>)
    2a2e:	781b      	ldrb	r3, [r3, #0]
    2a30:	b2db      	uxtb	r3, r3
    2a32:	001a      	movs	r2, r3
    2a34:	2301      	movs	r3, #1
    2a36:	4013      	ands	r3, r2
    2a38:	d1f8      	bne.n	2a2c <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    2a3a:	46c0      	nop			; (mov r8, r8)
    2a3c:	46bd      	mov	sp, r7
    2a3e:	bd80      	pop	{r7, pc}
    2a40:	00002975 	.word	0x00002975
    2a44:	40000c00 	.word	0x40000c00

00002a48 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2a48:	b580      	push	{r7, lr}
    2a4a:	b086      	sub	sp, #24
    2a4c:	af00      	add	r7, sp, #0
    2a4e:	0002      	movs	r2, r0
    2a50:	6039      	str	r1, [r7, #0]
    2a52:	1dfb      	adds	r3, r7, #7
    2a54:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2a56:	1dfb      	adds	r3, r7, #7
    2a58:	781b      	ldrb	r3, [r3, #0]
    2a5a:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    2a5c:	1dfb      	adds	r3, r7, #7
    2a5e:	781b      	ldrb	r3, [r3, #0]
    2a60:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2a62:	683b      	ldr	r3, [r7, #0]
    2a64:	781b      	ldrb	r3, [r3, #0]
    2a66:	021b      	lsls	r3, r3, #8
    2a68:	001a      	movs	r2, r3
    2a6a:	697b      	ldr	r3, [r7, #20]
    2a6c:	4313      	orrs	r3, r2
    2a6e:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2a70:	683b      	ldr	r3, [r7, #0]
    2a72:	785b      	ldrb	r3, [r3, #1]
    2a74:	2b00      	cmp	r3, #0
    2a76:	d004      	beq.n	2a82 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2a78:	697b      	ldr	r3, [r7, #20]
    2a7a:	2280      	movs	r2, #128	; 0x80
    2a7c:	02d2      	lsls	r2, r2, #11
    2a7e:	4313      	orrs	r3, r2
    2a80:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2a82:	683b      	ldr	r3, [r7, #0]
    2a84:	7a5b      	ldrb	r3, [r3, #9]
    2a86:	2b00      	cmp	r3, #0
    2a88:	d004      	beq.n	2a94 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2a8a:	697b      	ldr	r3, [r7, #20]
    2a8c:	2280      	movs	r2, #128	; 0x80
    2a8e:	0312      	lsls	r2, r2, #12
    2a90:	4313      	orrs	r3, r2
    2a92:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2a94:	683b      	ldr	r3, [r7, #0]
    2a96:	685b      	ldr	r3, [r3, #4]
    2a98:	2b01      	cmp	r3, #1
    2a9a:	d92c      	bls.n	2af6 <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2a9c:	683b      	ldr	r3, [r7, #0]
    2a9e:	685a      	ldr	r2, [r3, #4]
    2aa0:	683b      	ldr	r3, [r7, #0]
    2aa2:	685b      	ldr	r3, [r3, #4]
    2aa4:	3b01      	subs	r3, #1
    2aa6:	4013      	ands	r3, r2
    2aa8:	d11a      	bne.n	2ae0 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    2aaa:	2300      	movs	r3, #0
    2aac:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2aae:	2302      	movs	r3, #2
    2ab0:	60bb      	str	r3, [r7, #8]
    2ab2:	e005      	b.n	2ac0 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    2ab4:	68fb      	ldr	r3, [r7, #12]
    2ab6:	3301      	adds	r3, #1
    2ab8:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    2aba:	68bb      	ldr	r3, [r7, #8]
    2abc:	005b      	lsls	r3, r3, #1
    2abe:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    2ac0:	683b      	ldr	r3, [r7, #0]
    2ac2:	685a      	ldr	r2, [r3, #4]
    2ac4:	68bb      	ldr	r3, [r7, #8]
    2ac6:	429a      	cmp	r2, r3
    2ac8:	d8f4      	bhi.n	2ab4 <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2aca:	68fb      	ldr	r3, [r7, #12]
    2acc:	021b      	lsls	r3, r3, #8
    2ace:	693a      	ldr	r2, [r7, #16]
    2ad0:	4313      	orrs	r3, r2
    2ad2:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2ad4:	697b      	ldr	r3, [r7, #20]
    2ad6:	2280      	movs	r2, #128	; 0x80
    2ad8:	0352      	lsls	r2, r2, #13
    2ada:	4313      	orrs	r3, r2
    2adc:	617b      	str	r3, [r7, #20]
    2ade:	e00a      	b.n	2af6 <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2ae0:	683b      	ldr	r3, [r7, #0]
    2ae2:	685b      	ldr	r3, [r3, #4]
    2ae4:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    2ae6:	693a      	ldr	r2, [r7, #16]
    2ae8:	4313      	orrs	r3, r2
    2aea:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2aec:	697b      	ldr	r3, [r7, #20]
    2aee:	2280      	movs	r2, #128	; 0x80
    2af0:	0292      	lsls	r2, r2, #10
    2af2:	4313      	orrs	r3, r2
    2af4:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2af6:	683b      	ldr	r3, [r7, #0]
    2af8:	7a1b      	ldrb	r3, [r3, #8]
    2afa:	2b00      	cmp	r3, #0
    2afc:	d004      	beq.n	2b08 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2afe:	697b      	ldr	r3, [r7, #20]
    2b00:	2280      	movs	r2, #128	; 0x80
    2b02:	0392      	lsls	r2, r2, #14
    2b04:	4313      	orrs	r3, r2
    2b06:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    2b08:	46c0      	nop			; (mov r8, r8)
    2b0a:	4b13      	ldr	r3, [pc, #76]	; (2b58 <system_gclk_gen_set_config+0x110>)
    2b0c:	4798      	blx	r3
    2b0e:	1e03      	subs	r3, r0, #0
    2b10:	d1fb      	bne.n	2b0a <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2b12:	4b12      	ldr	r3, [pc, #72]	; (2b5c <system_gclk_gen_set_config+0x114>)
    2b14:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2b16:	4a12      	ldr	r2, [pc, #72]	; (2b60 <system_gclk_gen_set_config+0x118>)
    2b18:	1dfb      	adds	r3, r7, #7
    2b1a:	781b      	ldrb	r3, [r3, #0]
    2b1c:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2b1e:	46c0      	nop			; (mov r8, r8)
    2b20:	4b0d      	ldr	r3, [pc, #52]	; (2b58 <system_gclk_gen_set_config+0x110>)
    2b22:	4798      	blx	r3
    2b24:	1e03      	subs	r3, r0, #0
    2b26:	d1fb      	bne.n	2b20 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2b28:	4b0e      	ldr	r3, [pc, #56]	; (2b64 <system_gclk_gen_set_config+0x11c>)
    2b2a:	693a      	ldr	r2, [r7, #16]
    2b2c:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    2b2e:	46c0      	nop			; (mov r8, r8)
    2b30:	4b09      	ldr	r3, [pc, #36]	; (2b58 <system_gclk_gen_set_config+0x110>)
    2b32:	4798      	blx	r3
    2b34:	1e03      	subs	r3, r0, #0
    2b36:	d1fb      	bne.n	2b30 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2b38:	4b0a      	ldr	r3, [pc, #40]	; (2b64 <system_gclk_gen_set_config+0x11c>)
    2b3a:	4a0a      	ldr	r2, [pc, #40]	; (2b64 <system_gclk_gen_set_config+0x11c>)
    2b3c:	6851      	ldr	r1, [r2, #4]
    2b3e:	2280      	movs	r2, #128	; 0x80
    2b40:	0252      	lsls	r2, r2, #9
    2b42:	4011      	ands	r1, r2
    2b44:	697a      	ldr	r2, [r7, #20]
    2b46:	430a      	orrs	r2, r1
    2b48:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    2b4a:	4b07      	ldr	r3, [pc, #28]	; (2b68 <system_gclk_gen_set_config+0x120>)
    2b4c:	4798      	blx	r3
}
    2b4e:	46c0      	nop			; (mov r8, r8)
    2b50:	46bd      	mov	sp, r7
    2b52:	b006      	add	sp, #24
    2b54:	bd80      	pop	{r7, pc}
    2b56:	46c0      	nop			; (mov r8, r8)
    2b58:	000029f9 	.word	0x000029f9
    2b5c:	000029d1 	.word	0x000029d1
    2b60:	40000c08 	.word	0x40000c08
    2b64:	40000c00 	.word	0x40000c00
    2b68:	000029e5 	.word	0x000029e5

00002b6c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2b6c:	b580      	push	{r7, lr}
    2b6e:	b082      	sub	sp, #8
    2b70:	af00      	add	r7, sp, #0
    2b72:	0002      	movs	r2, r0
    2b74:	1dfb      	adds	r3, r7, #7
    2b76:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    2b78:	46c0      	nop			; (mov r8, r8)
    2b7a:	4b0e      	ldr	r3, [pc, #56]	; (2bb4 <system_gclk_gen_enable+0x48>)
    2b7c:	4798      	blx	r3
    2b7e:	1e03      	subs	r3, r0, #0
    2b80:	d1fb      	bne.n	2b7a <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2b82:	4b0d      	ldr	r3, [pc, #52]	; (2bb8 <system_gclk_gen_enable+0x4c>)
    2b84:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b86:	4a0d      	ldr	r2, [pc, #52]	; (2bbc <system_gclk_gen_enable+0x50>)
    2b88:	1dfb      	adds	r3, r7, #7
    2b8a:	781b      	ldrb	r3, [r3, #0]
    2b8c:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2b8e:	46c0      	nop			; (mov r8, r8)
    2b90:	4b08      	ldr	r3, [pc, #32]	; (2bb4 <system_gclk_gen_enable+0x48>)
    2b92:	4798      	blx	r3
    2b94:	1e03      	subs	r3, r0, #0
    2b96:	d1fb      	bne.n	2b90 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2b98:	4b09      	ldr	r3, [pc, #36]	; (2bc0 <system_gclk_gen_enable+0x54>)
    2b9a:	4a09      	ldr	r2, [pc, #36]	; (2bc0 <system_gclk_gen_enable+0x54>)
    2b9c:	6852      	ldr	r2, [r2, #4]
    2b9e:	2180      	movs	r1, #128	; 0x80
    2ba0:	0249      	lsls	r1, r1, #9
    2ba2:	430a      	orrs	r2, r1
    2ba4:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    2ba6:	4b07      	ldr	r3, [pc, #28]	; (2bc4 <system_gclk_gen_enable+0x58>)
    2ba8:	4798      	blx	r3
}
    2baa:	46c0      	nop			; (mov r8, r8)
    2bac:	46bd      	mov	sp, r7
    2bae:	b002      	add	sp, #8
    2bb0:	bd80      	pop	{r7, pc}
    2bb2:	46c0      	nop			; (mov r8, r8)
    2bb4:	000029f9 	.word	0x000029f9
    2bb8:	000029d1 	.word	0x000029d1
    2bbc:	40000c04 	.word	0x40000c04
    2bc0:	40000c00 	.word	0x40000c00
    2bc4:	000029e5 	.word	0x000029e5

00002bc8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2bc8:	b580      	push	{r7, lr}
    2bca:	b086      	sub	sp, #24
    2bcc:	af00      	add	r7, sp, #0
    2bce:	0002      	movs	r2, r0
    2bd0:	1dfb      	adds	r3, r7, #7
    2bd2:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    2bd4:	46c0      	nop			; (mov r8, r8)
    2bd6:	4b2a      	ldr	r3, [pc, #168]	; (2c80 <system_gclk_gen_get_hz+0xb8>)
    2bd8:	4798      	blx	r3
    2bda:	1e03      	subs	r3, r0, #0
    2bdc:	d1fb      	bne.n	2bd6 <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2bde:	4b29      	ldr	r3, [pc, #164]	; (2c84 <system_gclk_gen_get_hz+0xbc>)
    2be0:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2be2:	4a29      	ldr	r2, [pc, #164]	; (2c88 <system_gclk_gen_get_hz+0xc0>)
    2be4:	1dfb      	adds	r3, r7, #7
    2be6:	781b      	ldrb	r3, [r3, #0]
    2be8:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2bea:	46c0      	nop			; (mov r8, r8)
    2bec:	4b24      	ldr	r3, [pc, #144]	; (2c80 <system_gclk_gen_get_hz+0xb8>)
    2bee:	4798      	blx	r3
    2bf0:	1e03      	subs	r3, r0, #0
    2bf2:	d1fb      	bne.n	2bec <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2bf4:	4b25      	ldr	r3, [pc, #148]	; (2c8c <system_gclk_gen_get_hz+0xc4>)
    2bf6:	685b      	ldr	r3, [r3, #4]
    2bf8:	04db      	lsls	r3, r3, #19
    2bfa:	0edb      	lsrs	r3, r3, #27
    2bfc:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2bfe:	0018      	movs	r0, r3
    2c00:	4b23      	ldr	r3, [pc, #140]	; (2c90 <system_gclk_gen_get_hz+0xc8>)
    2c02:	4798      	blx	r3
    2c04:	0003      	movs	r3, r0
    2c06:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2c08:	4a1f      	ldr	r2, [pc, #124]	; (2c88 <system_gclk_gen_get_hz+0xc0>)
    2c0a:	1dfb      	adds	r3, r7, #7
    2c0c:	781b      	ldrb	r3, [r3, #0]
    2c0e:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2c10:	4b1e      	ldr	r3, [pc, #120]	; (2c8c <system_gclk_gen_get_hz+0xc4>)
    2c12:	685b      	ldr	r3, [r3, #4]
    2c14:	02db      	lsls	r3, r3, #11
    2c16:	0fdb      	lsrs	r3, r3, #31
    2c18:	b2da      	uxtb	r2, r3
    2c1a:	2313      	movs	r3, #19
    2c1c:	18fb      	adds	r3, r7, r3
    2c1e:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2c20:	4a1c      	ldr	r2, [pc, #112]	; (2c94 <system_gclk_gen_get_hz+0xcc>)
    2c22:	1dfb      	adds	r3, r7, #7
    2c24:	781b      	ldrb	r3, [r3, #0]
    2c26:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2c28:	46c0      	nop			; (mov r8, r8)
    2c2a:	4b15      	ldr	r3, [pc, #84]	; (2c80 <system_gclk_gen_get_hz+0xb8>)
    2c2c:	4798      	blx	r3
    2c2e:	1e03      	subs	r3, r0, #0
    2c30:	d1fb      	bne.n	2c2a <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2c32:	4b16      	ldr	r3, [pc, #88]	; (2c8c <system_gclk_gen_get_hz+0xc4>)
    2c34:	689b      	ldr	r3, [r3, #8]
    2c36:	021b      	lsls	r3, r3, #8
    2c38:	0c1b      	lsrs	r3, r3, #16
    2c3a:	b29b      	uxth	r3, r3
    2c3c:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    2c3e:	4b16      	ldr	r3, [pc, #88]	; (2c98 <system_gclk_gen_get_hz+0xd0>)
    2c40:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2c42:	2313      	movs	r3, #19
    2c44:	18fb      	adds	r3, r7, r3
    2c46:	781b      	ldrb	r3, [r3, #0]
    2c48:	2b00      	cmp	r3, #0
    2c4a:	d109      	bne.n	2c60 <system_gclk_gen_get_hz+0x98>
    2c4c:	68fb      	ldr	r3, [r7, #12]
    2c4e:	2b01      	cmp	r3, #1
    2c50:	d906      	bls.n	2c60 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    2c52:	4b12      	ldr	r3, [pc, #72]	; (2c9c <system_gclk_gen_get_hz+0xd4>)
    2c54:	68f9      	ldr	r1, [r7, #12]
    2c56:	6978      	ldr	r0, [r7, #20]
    2c58:	4798      	blx	r3
    2c5a:	0003      	movs	r3, r0
    2c5c:	617b      	str	r3, [r7, #20]
    2c5e:	e00a      	b.n	2c76 <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    2c60:	2313      	movs	r3, #19
    2c62:	18fb      	adds	r3, r7, r3
    2c64:	781b      	ldrb	r3, [r3, #0]
    2c66:	2b00      	cmp	r3, #0
    2c68:	d005      	beq.n	2c76 <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    2c6a:	68fb      	ldr	r3, [r7, #12]
    2c6c:	3301      	adds	r3, #1
    2c6e:	697a      	ldr	r2, [r7, #20]
    2c70:	40da      	lsrs	r2, r3
    2c72:	0013      	movs	r3, r2
    2c74:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    2c76:	697b      	ldr	r3, [r7, #20]
}
    2c78:	0018      	movs	r0, r3
    2c7a:	46bd      	mov	sp, r7
    2c7c:	b006      	add	sp, #24
    2c7e:	bd80      	pop	{r7, pc}
    2c80:	000029f9 	.word	0x000029f9
    2c84:	000029d1 	.word	0x000029d1
    2c88:	40000c04 	.word	0x40000c04
    2c8c:	40000c00 	.word	0x40000c00
    2c90:	0000264d 	.word	0x0000264d
    2c94:	40000c08 	.word	0x40000c08
    2c98:	000029e5 	.word	0x000029e5
    2c9c:	00003829 	.word	0x00003829

00002ca0 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2ca0:	b580      	push	{r7, lr}
    2ca2:	b084      	sub	sp, #16
    2ca4:	af00      	add	r7, sp, #0
    2ca6:	0002      	movs	r2, r0
    2ca8:	6039      	str	r1, [r7, #0]
    2caa:	1dfb      	adds	r3, r7, #7
    2cac:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    2cae:	1dfb      	adds	r3, r7, #7
    2cb0:	781b      	ldrb	r3, [r3, #0]
    2cb2:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2cb4:	683b      	ldr	r3, [r7, #0]
    2cb6:	781b      	ldrb	r3, [r3, #0]
    2cb8:	021b      	lsls	r3, r3, #8
    2cba:	001a      	movs	r2, r3
    2cbc:	68fb      	ldr	r3, [r7, #12]
    2cbe:	4313      	orrs	r3, r2
    2cc0:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2cc2:	1dfb      	adds	r3, r7, #7
    2cc4:	781b      	ldrb	r3, [r3, #0]
    2cc6:	0018      	movs	r0, r3
    2cc8:	4b04      	ldr	r3, [pc, #16]	; (2cdc <system_gclk_chan_set_config+0x3c>)
    2cca:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2ccc:	4b04      	ldr	r3, [pc, #16]	; (2ce0 <system_gclk_chan_set_config+0x40>)
    2cce:	68fa      	ldr	r2, [r7, #12]
    2cd0:	b292      	uxth	r2, r2
    2cd2:	805a      	strh	r2, [r3, #2]
}
    2cd4:	46c0      	nop			; (mov r8, r8)
    2cd6:	46bd      	mov	sp, r7
    2cd8:	b004      	add	sp, #16
    2cda:	bd80      	pop	{r7, pc}
    2cdc:	00002d2d 	.word	0x00002d2d
    2ce0:	40000c00 	.word	0x40000c00

00002ce4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2ce4:	b580      	push	{r7, lr}
    2ce6:	b082      	sub	sp, #8
    2ce8:	af00      	add	r7, sp, #0
    2cea:	0002      	movs	r2, r0
    2cec:	1dfb      	adds	r3, r7, #7
    2cee:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    2cf0:	4b0a      	ldr	r3, [pc, #40]	; (2d1c <system_gclk_chan_enable+0x38>)
    2cf2:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2cf4:	4a0a      	ldr	r2, [pc, #40]	; (2d20 <system_gclk_chan_enable+0x3c>)
    2cf6:	1dfb      	adds	r3, r7, #7
    2cf8:	781b      	ldrb	r3, [r3, #0]
    2cfa:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2cfc:	4909      	ldr	r1, [pc, #36]	; (2d24 <system_gclk_chan_enable+0x40>)
    2cfe:	4b09      	ldr	r3, [pc, #36]	; (2d24 <system_gclk_chan_enable+0x40>)
    2d00:	885b      	ldrh	r3, [r3, #2]
    2d02:	b29b      	uxth	r3, r3
    2d04:	2280      	movs	r2, #128	; 0x80
    2d06:	01d2      	lsls	r2, r2, #7
    2d08:	4313      	orrs	r3, r2
    2d0a:	b29b      	uxth	r3, r3
    2d0c:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    2d0e:	4b06      	ldr	r3, [pc, #24]	; (2d28 <system_gclk_chan_enable+0x44>)
    2d10:	4798      	blx	r3
}
    2d12:	46c0      	nop			; (mov r8, r8)
    2d14:	46bd      	mov	sp, r7
    2d16:	b002      	add	sp, #8
    2d18:	bd80      	pop	{r7, pc}
    2d1a:	46c0      	nop			; (mov r8, r8)
    2d1c:	000029d1 	.word	0x000029d1
    2d20:	40000c02 	.word	0x40000c02
    2d24:	40000c00 	.word	0x40000c00
    2d28:	000029e5 	.word	0x000029e5

00002d2c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2d2c:	b580      	push	{r7, lr}
    2d2e:	b084      	sub	sp, #16
    2d30:	af00      	add	r7, sp, #0
    2d32:	0002      	movs	r2, r0
    2d34:	1dfb      	adds	r3, r7, #7
    2d36:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    2d38:	4b1c      	ldr	r3, [pc, #112]	; (2dac <system_gclk_chan_disable+0x80>)
    2d3a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2d3c:	4a1c      	ldr	r2, [pc, #112]	; (2db0 <system_gclk_chan_disable+0x84>)
    2d3e:	1dfb      	adds	r3, r7, #7
    2d40:	781b      	ldrb	r3, [r3, #0]
    2d42:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2d44:	4b1b      	ldr	r3, [pc, #108]	; (2db4 <system_gclk_chan_disable+0x88>)
    2d46:	885b      	ldrh	r3, [r3, #2]
    2d48:	051b      	lsls	r3, r3, #20
    2d4a:	0f1b      	lsrs	r3, r3, #28
    2d4c:	b2db      	uxtb	r3, r3
    2d4e:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    2d50:	4a18      	ldr	r2, [pc, #96]	; (2db4 <system_gclk_chan_disable+0x88>)
    2d52:	8853      	ldrh	r3, [r2, #2]
    2d54:	4918      	ldr	r1, [pc, #96]	; (2db8 <system_gclk_chan_disable+0x8c>)
    2d56:	400b      	ands	r3, r1
    2d58:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2d5a:	4a16      	ldr	r2, [pc, #88]	; (2db4 <system_gclk_chan_disable+0x88>)
    2d5c:	4b15      	ldr	r3, [pc, #84]	; (2db4 <system_gclk_chan_disable+0x88>)
    2d5e:	885b      	ldrh	r3, [r3, #2]
    2d60:	b29b      	uxth	r3, r3
    2d62:	4916      	ldr	r1, [pc, #88]	; (2dbc <system_gclk_chan_disable+0x90>)
    2d64:	400b      	ands	r3, r1
    2d66:	b29b      	uxth	r3, r3
    2d68:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2d6a:	46c0      	nop			; (mov r8, r8)
    2d6c:	4b11      	ldr	r3, [pc, #68]	; (2db4 <system_gclk_chan_disable+0x88>)
    2d6e:	885b      	ldrh	r3, [r3, #2]
    2d70:	b29b      	uxth	r3, r3
    2d72:	001a      	movs	r2, r3
    2d74:	2380      	movs	r3, #128	; 0x80
    2d76:	01db      	lsls	r3, r3, #7
    2d78:	4013      	ands	r3, r2
    2d7a:	d1f7      	bne.n	2d6c <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2d7c:	4a0d      	ldr	r2, [pc, #52]	; (2db4 <system_gclk_chan_disable+0x88>)
    2d7e:	68fb      	ldr	r3, [r7, #12]
    2d80:	b2db      	uxtb	r3, r3
    2d82:	1c19      	adds	r1, r3, #0
    2d84:	230f      	movs	r3, #15
    2d86:	400b      	ands	r3, r1
    2d88:	b2d9      	uxtb	r1, r3
    2d8a:	8853      	ldrh	r3, [r2, #2]
    2d8c:	1c08      	adds	r0, r1, #0
    2d8e:	210f      	movs	r1, #15
    2d90:	4001      	ands	r1, r0
    2d92:	0208      	lsls	r0, r1, #8
    2d94:	4908      	ldr	r1, [pc, #32]	; (2db8 <system_gclk_chan_disable+0x8c>)
    2d96:	400b      	ands	r3, r1
    2d98:	1c19      	adds	r1, r3, #0
    2d9a:	1c03      	adds	r3, r0, #0
    2d9c:	430b      	orrs	r3, r1
    2d9e:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    2da0:	4b07      	ldr	r3, [pc, #28]	; (2dc0 <system_gclk_chan_disable+0x94>)
    2da2:	4798      	blx	r3
}
    2da4:	46c0      	nop			; (mov r8, r8)
    2da6:	46bd      	mov	sp, r7
    2da8:	b004      	add	sp, #16
    2daa:	bd80      	pop	{r7, pc}
    2dac:	000029d1 	.word	0x000029d1
    2db0:	40000c02 	.word	0x40000c02
    2db4:	40000c00 	.word	0x40000c00
    2db8:	fffff0ff 	.word	0xfffff0ff
    2dbc:	ffffbfff 	.word	0xffffbfff
    2dc0:	000029e5 	.word	0x000029e5

00002dc4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2dc4:	b580      	push	{r7, lr}
    2dc6:	b084      	sub	sp, #16
    2dc8:	af00      	add	r7, sp, #0
    2dca:	0002      	movs	r2, r0
    2dcc:	1dfb      	adds	r3, r7, #7
    2dce:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    2dd0:	4b0d      	ldr	r3, [pc, #52]	; (2e08 <system_gclk_chan_get_hz+0x44>)
    2dd2:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2dd4:	4a0d      	ldr	r2, [pc, #52]	; (2e0c <system_gclk_chan_get_hz+0x48>)
    2dd6:	1dfb      	adds	r3, r7, #7
    2dd8:	781b      	ldrb	r3, [r3, #0]
    2dda:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2ddc:	4b0c      	ldr	r3, [pc, #48]	; (2e10 <system_gclk_chan_get_hz+0x4c>)
    2dde:	885b      	ldrh	r3, [r3, #2]
    2de0:	051b      	lsls	r3, r3, #20
    2de2:	0f1b      	lsrs	r3, r3, #28
    2de4:	b2da      	uxtb	r2, r3
    2de6:	230f      	movs	r3, #15
    2de8:	18fb      	adds	r3, r7, r3
    2dea:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    2dec:	4b09      	ldr	r3, [pc, #36]	; (2e14 <system_gclk_chan_get_hz+0x50>)
    2dee:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2df0:	230f      	movs	r3, #15
    2df2:	18fb      	adds	r3, r7, r3
    2df4:	781b      	ldrb	r3, [r3, #0]
    2df6:	0018      	movs	r0, r3
    2df8:	4b07      	ldr	r3, [pc, #28]	; (2e18 <system_gclk_chan_get_hz+0x54>)
    2dfa:	4798      	blx	r3
    2dfc:	0003      	movs	r3, r0
}
    2dfe:	0018      	movs	r0, r3
    2e00:	46bd      	mov	sp, r7
    2e02:	b004      	add	sp, #16
    2e04:	bd80      	pop	{r7, pc}
    2e06:	46c0      	nop			; (mov r8, r8)
    2e08:	000029d1 	.word	0x000029d1
    2e0c:	40000c02 	.word	0x40000c02
    2e10:	40000c00 	.word	0x40000c00
    2e14:	000029e5 	.word	0x000029e5
    2e18:	00002bc9 	.word	0x00002bc9

00002e1c <system_pinmux_get_group_from_gpio_pin>:
{
    2e1c:	b580      	push	{r7, lr}
    2e1e:	b084      	sub	sp, #16
    2e20:	af00      	add	r7, sp, #0
    2e22:	0002      	movs	r2, r0
    2e24:	1dfb      	adds	r3, r7, #7
    2e26:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    2e28:	230f      	movs	r3, #15
    2e2a:	18fb      	adds	r3, r7, r3
    2e2c:	1dfa      	adds	r2, r7, #7
    2e2e:	7812      	ldrb	r2, [r2, #0]
    2e30:	09d2      	lsrs	r2, r2, #7
    2e32:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    2e34:	230e      	movs	r3, #14
    2e36:	18fb      	adds	r3, r7, r3
    2e38:	1dfa      	adds	r2, r7, #7
    2e3a:	7812      	ldrb	r2, [r2, #0]
    2e3c:	0952      	lsrs	r2, r2, #5
    2e3e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    2e40:	4b0d      	ldr	r3, [pc, #52]	; (2e78 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    2e42:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    2e44:	230f      	movs	r3, #15
    2e46:	18fb      	adds	r3, r7, r3
    2e48:	781b      	ldrb	r3, [r3, #0]
    2e4a:	2b00      	cmp	r3, #0
    2e4c:	d10f      	bne.n	2e6e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    2e4e:	230f      	movs	r3, #15
    2e50:	18fb      	adds	r3, r7, r3
    2e52:	781b      	ldrb	r3, [r3, #0]
    2e54:	009b      	lsls	r3, r3, #2
    2e56:	2210      	movs	r2, #16
    2e58:	4694      	mov	ip, r2
    2e5a:	44bc      	add	ip, r7
    2e5c:	4463      	add	r3, ip
    2e5e:	3b08      	subs	r3, #8
    2e60:	681a      	ldr	r2, [r3, #0]
    2e62:	230e      	movs	r3, #14
    2e64:	18fb      	adds	r3, r7, r3
    2e66:	781b      	ldrb	r3, [r3, #0]
    2e68:	01db      	lsls	r3, r3, #7
    2e6a:	18d3      	adds	r3, r2, r3
    2e6c:	e000      	b.n	2e70 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    2e6e:	2300      	movs	r3, #0
}
    2e70:	0018      	movs	r0, r3
    2e72:	46bd      	mov	sp, r7
    2e74:	b004      	add	sp, #16
    2e76:	bd80      	pop	{r7, pc}
    2e78:	41004400 	.word	0x41004400

00002e7c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2e7c:	b580      	push	{r7, lr}
    2e7e:	b088      	sub	sp, #32
    2e80:	af00      	add	r7, sp, #0
    2e82:	60f8      	str	r0, [r7, #12]
    2e84:	60b9      	str	r1, [r7, #8]
    2e86:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2e88:	2300      	movs	r3, #0
    2e8a:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2e8c:	687b      	ldr	r3, [r7, #4]
    2e8e:	78db      	ldrb	r3, [r3, #3]
    2e90:	2201      	movs	r2, #1
    2e92:	4053      	eors	r3, r2
    2e94:	b2db      	uxtb	r3, r3
    2e96:	2b00      	cmp	r3, #0
    2e98:	d035      	beq.n	2f06 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2e9a:	687b      	ldr	r3, [r7, #4]
    2e9c:	781b      	ldrb	r3, [r3, #0]
    2e9e:	2b80      	cmp	r3, #128	; 0x80
    2ea0:	d00b      	beq.n	2eba <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    2ea2:	69fb      	ldr	r3, [r7, #28]
    2ea4:	2280      	movs	r2, #128	; 0x80
    2ea6:	0252      	lsls	r2, r2, #9
    2ea8:	4313      	orrs	r3, r2
    2eaa:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2eac:	687b      	ldr	r3, [r7, #4]
    2eae:	781b      	ldrb	r3, [r3, #0]
    2eb0:	061b      	lsls	r3, r3, #24
    2eb2:	001a      	movs	r2, r3
    2eb4:	69fb      	ldr	r3, [r7, #28]
    2eb6:	4313      	orrs	r3, r2
    2eb8:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2eba:	687b      	ldr	r3, [r7, #4]
    2ebc:	785b      	ldrb	r3, [r3, #1]
    2ebe:	2b00      	cmp	r3, #0
    2ec0:	d003      	beq.n	2eca <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2ec2:	687b      	ldr	r3, [r7, #4]
    2ec4:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2ec6:	2b02      	cmp	r3, #2
    2ec8:	d110      	bne.n	2eec <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2eca:	69fb      	ldr	r3, [r7, #28]
    2ecc:	2280      	movs	r2, #128	; 0x80
    2ece:	0292      	lsls	r2, r2, #10
    2ed0:	4313      	orrs	r3, r2
    2ed2:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2ed4:	687b      	ldr	r3, [r7, #4]
    2ed6:	789b      	ldrb	r3, [r3, #2]
    2ed8:	2b00      	cmp	r3, #0
    2eda:	d004      	beq.n	2ee6 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2edc:	69fb      	ldr	r3, [r7, #28]
    2ede:	2280      	movs	r2, #128	; 0x80
    2ee0:	02d2      	lsls	r2, r2, #11
    2ee2:	4313      	orrs	r3, r2
    2ee4:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2ee6:	68fb      	ldr	r3, [r7, #12]
    2ee8:	68ba      	ldr	r2, [r7, #8]
    2eea:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2eec:	687b      	ldr	r3, [r7, #4]
    2eee:	785b      	ldrb	r3, [r3, #1]
    2ef0:	2b01      	cmp	r3, #1
    2ef2:	d003      	beq.n	2efc <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2ef4:	687b      	ldr	r3, [r7, #4]
    2ef6:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2ef8:	2b02      	cmp	r3, #2
    2efa:	d107      	bne.n	2f0c <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2efc:	69fb      	ldr	r3, [r7, #28]
    2efe:	4a22      	ldr	r2, [pc, #136]	; (2f88 <_system_pinmux_config+0x10c>)
    2f00:	4013      	ands	r3, r2
    2f02:	61fb      	str	r3, [r7, #28]
    2f04:	e002      	b.n	2f0c <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2f06:	68fb      	ldr	r3, [r7, #12]
    2f08:	68ba      	ldr	r2, [r7, #8]
    2f0a:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2f0c:	68bb      	ldr	r3, [r7, #8]
    2f0e:	041b      	lsls	r3, r3, #16
    2f10:	0c1b      	lsrs	r3, r3, #16
    2f12:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2f14:	68bb      	ldr	r3, [r7, #8]
    2f16:	0c1b      	lsrs	r3, r3, #16
    2f18:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f1a:	69ba      	ldr	r2, [r7, #24]
    2f1c:	69fb      	ldr	r3, [r7, #28]
    2f1e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2f20:	22a0      	movs	r2, #160	; 0xa0
    2f22:	05d2      	lsls	r2, r2, #23
    2f24:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f26:	68fb      	ldr	r3, [r7, #12]
    2f28:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f2a:	697a      	ldr	r2, [r7, #20]
    2f2c:	69fb      	ldr	r3, [r7, #28]
    2f2e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2f30:	22d0      	movs	r2, #208	; 0xd0
    2f32:	0612      	lsls	r2, r2, #24
    2f34:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f36:	68fb      	ldr	r3, [r7, #12]
    2f38:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2f3a:	687b      	ldr	r3, [r7, #4]
    2f3c:	78db      	ldrb	r3, [r3, #3]
    2f3e:	2201      	movs	r2, #1
    2f40:	4053      	eors	r3, r2
    2f42:	b2db      	uxtb	r3, r3
    2f44:	2b00      	cmp	r3, #0
    2f46:	d01a      	beq.n	2f7e <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2f48:	69fa      	ldr	r2, [r7, #28]
    2f4a:	2380      	movs	r3, #128	; 0x80
    2f4c:	02db      	lsls	r3, r3, #11
    2f4e:	4013      	ands	r3, r2
    2f50:	d00a      	beq.n	2f68 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2f52:	687b      	ldr	r3, [r7, #4]
    2f54:	789b      	ldrb	r3, [r3, #2]
    2f56:	2b01      	cmp	r3, #1
    2f58:	d103      	bne.n	2f62 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    2f5a:	68fb      	ldr	r3, [r7, #12]
    2f5c:	68ba      	ldr	r2, [r7, #8]
    2f5e:	619a      	str	r2, [r3, #24]
    2f60:	e002      	b.n	2f68 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    2f62:	68fb      	ldr	r3, [r7, #12]
    2f64:	68ba      	ldr	r2, [r7, #8]
    2f66:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2f68:	687b      	ldr	r3, [r7, #4]
    2f6a:	785b      	ldrb	r3, [r3, #1]
    2f6c:	2b01      	cmp	r3, #1
    2f6e:	d003      	beq.n	2f78 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2f70:	687b      	ldr	r3, [r7, #4]
    2f72:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2f74:	2b02      	cmp	r3, #2
    2f76:	d102      	bne.n	2f7e <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2f78:	68fb      	ldr	r3, [r7, #12]
    2f7a:	68ba      	ldr	r2, [r7, #8]
    2f7c:	609a      	str	r2, [r3, #8]
		}
	}
}
    2f7e:	46c0      	nop			; (mov r8, r8)
    2f80:	46bd      	mov	sp, r7
    2f82:	b008      	add	sp, #32
    2f84:	bd80      	pop	{r7, pc}
    2f86:	46c0      	nop			; (mov r8, r8)
    2f88:	fffbffff 	.word	0xfffbffff

00002f8c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2f8c:	b580      	push	{r7, lr}
    2f8e:	b084      	sub	sp, #16
    2f90:	af00      	add	r7, sp, #0
    2f92:	0002      	movs	r2, r0
    2f94:	6039      	str	r1, [r7, #0]
    2f96:	1dfb      	adds	r3, r7, #7
    2f98:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    2f9a:	1dfb      	adds	r3, r7, #7
    2f9c:	781b      	ldrb	r3, [r3, #0]
    2f9e:	0018      	movs	r0, r3
    2fa0:	4b0a      	ldr	r3, [pc, #40]	; (2fcc <system_pinmux_pin_set_config+0x40>)
    2fa2:	4798      	blx	r3
    2fa4:	0003      	movs	r3, r0
    2fa6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2fa8:	1dfb      	adds	r3, r7, #7
    2faa:	781b      	ldrb	r3, [r3, #0]
    2fac:	221f      	movs	r2, #31
    2fae:	4013      	ands	r3, r2
    2fb0:	2201      	movs	r2, #1
    2fb2:	409a      	lsls	r2, r3
    2fb4:	0013      	movs	r3, r2
    2fb6:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    2fb8:	683a      	ldr	r2, [r7, #0]
    2fba:	68b9      	ldr	r1, [r7, #8]
    2fbc:	68fb      	ldr	r3, [r7, #12]
    2fbe:	0018      	movs	r0, r3
    2fc0:	4b03      	ldr	r3, [pc, #12]	; (2fd0 <system_pinmux_pin_set_config+0x44>)
    2fc2:	4798      	blx	r3
}
    2fc4:	46c0      	nop			; (mov r8, r8)
    2fc6:	46bd      	mov	sp, r7
    2fc8:	b004      	add	sp, #16
    2fca:	bd80      	pop	{r7, pc}
    2fcc:	00002e1d 	.word	0x00002e1d
    2fd0:	00002e7d 	.word	0x00002e7d

00002fd4 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    2fd4:	b580      	push	{r7, lr}
    2fd6:	af00      	add	r7, sp, #0
	return;
    2fd8:	46c0      	nop			; (mov r8, r8)
}
    2fda:	46bd      	mov	sp, r7
    2fdc:	bd80      	pop	{r7, pc}
	...

00002fe0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2fe0:	b580      	push	{r7, lr}
    2fe2:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2fe4:	4b06      	ldr	r3, [pc, #24]	; (3000 <system_init+0x20>)
    2fe6:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2fe8:	4b06      	ldr	r3, [pc, #24]	; (3004 <system_init+0x24>)
    2fea:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2fec:	4b06      	ldr	r3, [pc, #24]	; (3008 <system_init+0x28>)
    2fee:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2ff0:	4b06      	ldr	r3, [pc, #24]	; (300c <system_init+0x2c>)
    2ff2:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2ff4:	4b06      	ldr	r3, [pc, #24]	; (3010 <system_init+0x30>)
    2ff6:	4798      	blx	r3
}
    2ff8:	46c0      	nop			; (mov r8, r8)
    2ffa:	46bd      	mov	sp, r7
    2ffc:	bd80      	pop	{r7, pc}
    2ffe:	46c0      	nop			; (mov r8, r8)
    3000:	00002865 	.word	0x00002865
    3004:	00000361 	.word	0x00000361
    3008:	00002fd5 	.word	0x00002fd5
    300c:	00002fd5 	.word	0x00002fd5
    3010:	00002fd5 	.word	0x00002fd5

00003014 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    3014:	b580      	push	{r7, lr}
    3016:	b082      	sub	sp, #8
    3018:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    301a:	4b2f      	ldr	r3, [pc, #188]	; (30d8 <Reset_Handler+0xc4>)
    301c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    301e:	4b2f      	ldr	r3, [pc, #188]	; (30dc <Reset_Handler+0xc8>)
    3020:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    3022:	687a      	ldr	r2, [r7, #4]
    3024:	683b      	ldr	r3, [r7, #0]
    3026:	429a      	cmp	r2, r3
    3028:	d00c      	beq.n	3044 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    302a:	e007      	b.n	303c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    302c:	683b      	ldr	r3, [r7, #0]
    302e:	1d1a      	adds	r2, r3, #4
    3030:	603a      	str	r2, [r7, #0]
    3032:	687a      	ldr	r2, [r7, #4]
    3034:	1d11      	adds	r1, r2, #4
    3036:	6079      	str	r1, [r7, #4]
    3038:	6812      	ldr	r2, [r2, #0]
    303a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    303c:	683a      	ldr	r2, [r7, #0]
    303e:	4b28      	ldr	r3, [pc, #160]	; (30e0 <Reset_Handler+0xcc>)
    3040:	429a      	cmp	r2, r3
    3042:	d3f3      	bcc.n	302c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3044:	4b27      	ldr	r3, [pc, #156]	; (30e4 <Reset_Handler+0xd0>)
    3046:	603b      	str	r3, [r7, #0]
    3048:	e004      	b.n	3054 <Reset_Handler+0x40>
                *pDest++ = 0;
    304a:	683b      	ldr	r3, [r7, #0]
    304c:	1d1a      	adds	r2, r3, #4
    304e:	603a      	str	r2, [r7, #0]
    3050:	2200      	movs	r2, #0
    3052:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    3054:	683a      	ldr	r2, [r7, #0]
    3056:	4b24      	ldr	r3, [pc, #144]	; (30e8 <Reset_Handler+0xd4>)
    3058:	429a      	cmp	r2, r3
    305a:	d3f6      	bcc.n	304a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    305c:	4b23      	ldr	r3, [pc, #140]	; (30ec <Reset_Handler+0xd8>)
    305e:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3060:	4b23      	ldr	r3, [pc, #140]	; (30f0 <Reset_Handler+0xdc>)
    3062:	687a      	ldr	r2, [r7, #4]
    3064:	21ff      	movs	r1, #255	; 0xff
    3066:	438a      	bics	r2, r1
    3068:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    306a:	4a22      	ldr	r2, [pc, #136]	; (30f4 <Reset_Handler+0xe0>)
    306c:	2390      	movs	r3, #144	; 0x90
    306e:	005b      	lsls	r3, r3, #1
    3070:	2102      	movs	r1, #2
    3072:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3074:	4a20      	ldr	r2, [pc, #128]	; (30f8 <Reset_Handler+0xe4>)
    3076:	78d3      	ldrb	r3, [r2, #3]
    3078:	2103      	movs	r1, #3
    307a:	438b      	bics	r3, r1
    307c:	1c19      	adds	r1, r3, #0
    307e:	2302      	movs	r3, #2
    3080:	430b      	orrs	r3, r1
    3082:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3084:	4a1c      	ldr	r2, [pc, #112]	; (30f8 <Reset_Handler+0xe4>)
    3086:	78d3      	ldrb	r3, [r2, #3]
    3088:	210c      	movs	r1, #12
    308a:	438b      	bics	r3, r1
    308c:	1c19      	adds	r1, r3, #0
    308e:	2308      	movs	r3, #8
    3090:	430b      	orrs	r3, r1
    3092:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    3094:	4a19      	ldr	r2, [pc, #100]	; (30fc <Reset_Handler+0xe8>)
    3096:	7b93      	ldrb	r3, [r2, #14]
    3098:	2130      	movs	r1, #48	; 0x30
    309a:	438b      	bics	r3, r1
    309c:	1c19      	adds	r1, r3, #0
    309e:	2320      	movs	r3, #32
    30a0:	430b      	orrs	r3, r1
    30a2:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    30a4:	4a15      	ldr	r2, [pc, #84]	; (30fc <Reset_Handler+0xe8>)
    30a6:	7b93      	ldrb	r3, [r2, #14]
    30a8:	210c      	movs	r1, #12
    30aa:	438b      	bics	r3, r1
    30ac:	1c19      	adds	r1, r3, #0
    30ae:	2308      	movs	r3, #8
    30b0:	430b      	orrs	r3, r1
    30b2:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    30b4:	4a11      	ldr	r2, [pc, #68]	; (30fc <Reset_Handler+0xe8>)
    30b6:	7b93      	ldrb	r3, [r2, #14]
    30b8:	2103      	movs	r1, #3
    30ba:	438b      	bics	r3, r1
    30bc:	1c19      	adds	r1, r3, #0
    30be:	2302      	movs	r3, #2
    30c0:	430b      	orrs	r3, r1
    30c2:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    30c4:	4a0e      	ldr	r2, [pc, #56]	; (3100 <Reset_Handler+0xec>)
    30c6:	6853      	ldr	r3, [r2, #4]
    30c8:	2180      	movs	r1, #128	; 0x80
    30ca:	430b      	orrs	r3, r1
    30cc:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    30ce:	4b0d      	ldr	r3, [pc, #52]	; (3104 <Reset_Handler+0xf0>)
    30d0:	4798      	blx	r3

        /* Branch to main function */
        main();
    30d2:	4b0d      	ldr	r3, [pc, #52]	; (3108 <Reset_Handler+0xf4>)
    30d4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    30d6:	e7fe      	b.n	30d6 <Reset_Handler+0xc2>
    30d8:	00005f34 	.word	0x00005f34
    30dc:	20000000 	.word	0x20000000
    30e0:	20000070 	.word	0x20000070
    30e4:	20000070 	.word	0x20000070
    30e8:	20000174 	.word	0x20000174
    30ec:	00000000 	.word	0x00000000
    30f0:	e000ed00 	.word	0xe000ed00
    30f4:	41007000 	.word	0x41007000
    30f8:	41005000 	.word	0x41005000
    30fc:	41004800 	.word	0x41004800
    3100:	41004000 	.word	0x41004000
    3104:	0000525d 	.word	0x0000525d
    3108:	00003729 	.word	0x00003729

0000310c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    310c:	b580      	push	{r7, lr}
    310e:	af00      	add	r7, sp, #0
        while (1) {
    3110:	e7fe      	b.n	3110 <Dummy_Handler+0x4>
	...

00003114 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3114:	b580      	push	{r7, lr}
    3116:	b086      	sub	sp, #24
    3118:	af00      	add	r7, sp, #0
    311a:	60f8      	str	r0, [r7, #12]
    311c:	60b9      	str	r1, [r7, #8]
    311e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    3120:	2300      	movs	r3, #0
    3122:	617b      	str	r3, [r7, #20]

	if (file != 0) {
    3124:	68fb      	ldr	r3, [r7, #12]
    3126:	2b00      	cmp	r3, #0
    3128:	d012      	beq.n	3150 <_read+0x3c>
		return -1;
    312a:	2301      	movs	r3, #1
    312c:	425b      	negs	r3, r3
    312e:	e013      	b.n	3158 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
    3130:	4b0b      	ldr	r3, [pc, #44]	; (3160 <_read+0x4c>)
    3132:	681a      	ldr	r2, [r3, #0]
    3134:	4b0b      	ldr	r3, [pc, #44]	; (3164 <_read+0x50>)
    3136:	681b      	ldr	r3, [r3, #0]
    3138:	68b9      	ldr	r1, [r7, #8]
    313a:	0018      	movs	r0, r3
    313c:	4790      	blx	r2
		ptr++;
    313e:	68bb      	ldr	r3, [r7, #8]
    3140:	3301      	adds	r3, #1
    3142:	60bb      	str	r3, [r7, #8]
		nChars++;
    3144:	697b      	ldr	r3, [r7, #20]
    3146:	3301      	adds	r3, #1
    3148:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
    314a:	687b      	ldr	r3, [r7, #4]
    314c:	3b01      	subs	r3, #1
    314e:	607b      	str	r3, [r7, #4]
    3150:	687b      	ldr	r3, [r7, #4]
    3152:	2b00      	cmp	r3, #0
    3154:	dcec      	bgt.n	3130 <_read+0x1c>
	}
	return nChars;
    3156:	697b      	ldr	r3, [r7, #20]
}
    3158:	0018      	movs	r0, r3
    315a:	46bd      	mov	sp, r7
    315c:	b006      	add	sp, #24
    315e:	bd80      	pop	{r7, pc}
    3160:	20000124 	.word	0x20000124
    3164:	2000012c 	.word	0x2000012c

00003168 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3168:	b580      	push	{r7, lr}
    316a:	b086      	sub	sp, #24
    316c:	af00      	add	r7, sp, #0
    316e:	60f8      	str	r0, [r7, #12]
    3170:	60b9      	str	r1, [r7, #8]
    3172:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    3174:	2300      	movs	r3, #0
    3176:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
    3178:	68fb      	ldr	r3, [r7, #12]
    317a:	2b01      	cmp	r3, #1
    317c:	d01d      	beq.n	31ba <_write+0x52>
    317e:	68fb      	ldr	r3, [r7, #12]
    3180:	2b02      	cmp	r3, #2
    3182:	d01a      	beq.n	31ba <_write+0x52>
    3184:	68fb      	ldr	r3, [r7, #12]
    3186:	2b03      	cmp	r3, #3
    3188:	d017      	beq.n	31ba <_write+0x52>
		return -1;
    318a:	2301      	movs	r3, #1
    318c:	425b      	negs	r3, r3
    318e:	e018      	b.n	31c2 <_write+0x5a>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3190:	4b0e      	ldr	r3, [pc, #56]	; (31cc <_write+0x64>)
    3192:	681a      	ldr	r2, [r3, #0]
    3194:	4b0e      	ldr	r3, [pc, #56]	; (31d0 <_write+0x68>)
    3196:	6818      	ldr	r0, [r3, #0]
    3198:	68bb      	ldr	r3, [r7, #8]
    319a:	1c59      	adds	r1, r3, #1
    319c:	60b9      	str	r1, [r7, #8]
    319e:	781b      	ldrb	r3, [r3, #0]
    31a0:	0019      	movs	r1, r3
    31a2:	4790      	blx	r2
    31a4:	1e03      	subs	r3, r0, #0
    31a6:	da02      	bge.n	31ae <_write+0x46>
			return -1;
    31a8:	2301      	movs	r3, #1
    31aa:	425b      	negs	r3, r3
    31ac:	e009      	b.n	31c2 <_write+0x5a>
		}
		++nChars;
    31ae:	697b      	ldr	r3, [r7, #20]
    31b0:	3301      	adds	r3, #1
    31b2:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
    31b4:	687b      	ldr	r3, [r7, #4]
    31b6:	3b01      	subs	r3, #1
    31b8:	607b      	str	r3, [r7, #4]
    31ba:	687b      	ldr	r3, [r7, #4]
    31bc:	2b00      	cmp	r3, #0
    31be:	d1e7      	bne.n	3190 <_write+0x28>
	}
	return nChars;
    31c0:	697b      	ldr	r3, [r7, #20]
}
    31c2:	0018      	movs	r0, r3
    31c4:	46bd      	mov	sp, r7
    31c6:	b006      	add	sp, #24
    31c8:	bd80      	pop	{r7, pc}
    31ca:	46c0      	nop			; (mov r8, r8)
    31cc:	20000128 	.word	0x20000128
    31d0:	2000012c 	.word	0x2000012c

000031d4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    31d4:	b580      	push	{r7, lr}
    31d6:	b084      	sub	sp, #16
    31d8:	af00      	add	r7, sp, #0
    31da:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    31dc:	4b0a      	ldr	r3, [pc, #40]	; (3208 <_sbrk+0x34>)
    31de:	681b      	ldr	r3, [r3, #0]
    31e0:	2b00      	cmp	r3, #0
    31e2:	d102      	bne.n	31ea <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    31e4:	4b08      	ldr	r3, [pc, #32]	; (3208 <_sbrk+0x34>)
    31e6:	4a09      	ldr	r2, [pc, #36]	; (320c <_sbrk+0x38>)
    31e8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    31ea:	4b07      	ldr	r3, [pc, #28]	; (3208 <_sbrk+0x34>)
    31ec:	681b      	ldr	r3, [r3, #0]
    31ee:	60fb      	str	r3, [r7, #12]

	heap += incr;
    31f0:	4b05      	ldr	r3, [pc, #20]	; (3208 <_sbrk+0x34>)
    31f2:	681a      	ldr	r2, [r3, #0]
    31f4:	687b      	ldr	r3, [r7, #4]
    31f6:	18d2      	adds	r2, r2, r3
    31f8:	4b03      	ldr	r3, [pc, #12]	; (3208 <_sbrk+0x34>)
    31fa:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    31fc:	68fb      	ldr	r3, [r7, #12]
}
    31fe:	0018      	movs	r0, r3
    3200:	46bd      	mov	sp, r7
    3202:	b004      	add	sp, #16
    3204:	bd80      	pop	{r7, pc}
    3206:	46c0      	nop			; (mov r8, r8)
    3208:	200000c8 	.word	0x200000c8
    320c:	20002178 	.word	0x20002178

00003210 <_close>:
{
	return -1;
}

extern int _close(int file)
{
    3210:	b580      	push	{r7, lr}
    3212:	b082      	sub	sp, #8
    3214:	af00      	add	r7, sp, #0
    3216:	6078      	str	r0, [r7, #4]
	return -1;
    3218:	2301      	movs	r3, #1
    321a:	425b      	negs	r3, r3
}
    321c:	0018      	movs	r0, r3
    321e:	46bd      	mov	sp, r7
    3220:	b002      	add	sp, #8
    3222:	bd80      	pop	{r7, pc}

00003224 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
    3224:	b580      	push	{r7, lr}
    3226:	b082      	sub	sp, #8
    3228:	af00      	add	r7, sp, #0
    322a:	6078      	str	r0, [r7, #4]
    322c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
    322e:	683b      	ldr	r3, [r7, #0]
    3230:	2280      	movs	r2, #128	; 0x80
    3232:	0192      	lsls	r2, r2, #6
    3234:	605a      	str	r2, [r3, #4]

	return 0;
    3236:	2300      	movs	r3, #0
}
    3238:	0018      	movs	r0, r3
    323a:	46bd      	mov	sp, r7
    323c:	b002      	add	sp, #8
    323e:	bd80      	pop	{r7, pc}

00003240 <_isatty>:

extern int _isatty(int file)
{
    3240:	b580      	push	{r7, lr}
    3242:	b082      	sub	sp, #8
    3244:	af00      	add	r7, sp, #0
    3246:	6078      	str	r0, [r7, #4]
	return 1;
    3248:	2301      	movs	r3, #1
}
    324a:	0018      	movs	r0, r3
    324c:	46bd      	mov	sp, r7
    324e:	b002      	add	sp, #8
    3250:	bd80      	pop	{r7, pc}

00003252 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
    3252:	b580      	push	{r7, lr}
    3254:	b084      	sub	sp, #16
    3256:	af00      	add	r7, sp, #0
    3258:	60f8      	str	r0, [r7, #12]
    325a:	60b9      	str	r1, [r7, #8]
    325c:	607a      	str	r2, [r7, #4]
	return 0;
    325e:	2300      	movs	r3, #0
}
    3260:	0018      	movs	r0, r3
    3262:	46bd      	mov	sp, r7
    3264:	b004      	add	sp, #16
    3266:	bd80      	pop	{r7, pc}

00003268 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    3268:	b580      	push	{r7, lr}
    326a:	b082      	sub	sp, #8
    326c:	af00      	add	r7, sp, #0
    326e:	0002      	movs	r2, r0
    3270:	1dfb      	adds	r3, r7, #7
    3272:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3274:	4b06      	ldr	r3, [pc, #24]	; (3290 <system_interrupt_enable+0x28>)
    3276:	1dfa      	adds	r2, r7, #7
    3278:	7812      	ldrb	r2, [r2, #0]
    327a:	0011      	movs	r1, r2
    327c:	221f      	movs	r2, #31
    327e:	400a      	ands	r2, r1
    3280:	2101      	movs	r1, #1
    3282:	4091      	lsls	r1, r2
    3284:	000a      	movs	r2, r1
    3286:	601a      	str	r2, [r3, #0]
}
    3288:	46c0      	nop			; (mov r8, r8)
    328a:	46bd      	mov	sp, r7
    328c:	b002      	add	sp, #8
    328e:	bd80      	pop	{r7, pc}
    3290:	e000e100 	.word	0xe000e100

00003294 <i2c_master_is_syncing>:
{
    3294:	b580      	push	{r7, lr}
    3296:	b084      	sub	sp, #16
    3298:	af00      	add	r7, sp, #0
    329a:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    329c:	687b      	ldr	r3, [r7, #4]
    329e:	681b      	ldr	r3, [r3, #0]
    32a0:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    32a2:	68fb      	ldr	r3, [r7, #12]
    32a4:	69db      	ldr	r3, [r3, #28]
    32a6:	2207      	movs	r2, #7
    32a8:	4013      	ands	r3, r2
    32aa:	1e5a      	subs	r2, r3, #1
    32ac:	4193      	sbcs	r3, r2
    32ae:	b2db      	uxtb	r3, r3
}
    32b0:	0018      	movs	r0, r3
    32b2:	46bd      	mov	sp, r7
    32b4:	b004      	add	sp, #16
    32b6:	bd80      	pop	{r7, pc}

000032b8 <_i2c_master_wait_for_sync>:
{
    32b8:	b580      	push	{r7, lr}
    32ba:	b082      	sub	sp, #8
    32bc:	af00      	add	r7, sp, #0
    32be:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    32c0:	46c0      	nop			; (mov r8, r8)
    32c2:	687b      	ldr	r3, [r7, #4]
    32c4:	0018      	movs	r0, r3
    32c6:	4b04      	ldr	r3, [pc, #16]	; (32d8 <_i2c_master_wait_for_sync+0x20>)
    32c8:	4798      	blx	r3
    32ca:	1e03      	subs	r3, r0, #0
    32cc:	d1f9      	bne.n	32c2 <_i2c_master_wait_for_sync+0xa>
}
    32ce:	46c0      	nop			; (mov r8, r8)
    32d0:	46bd      	mov	sp, r7
    32d2:	b002      	add	sp, #8
    32d4:	bd80      	pop	{r7, pc}
    32d6:	46c0      	nop			; (mov r8, r8)
    32d8:	00003295 	.word	0x00003295

000032dc <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    32dc:	b580      	push	{r7, lr}
    32de:	b082      	sub	sp, #8
    32e0:	af00      	add	r7, sp, #0
    32e2:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    32e4:	687b      	ldr	r3, [r7, #4]
    32e6:	2264      	movs	r2, #100	; 0x64
    32e8:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    32ea:	687b      	ldr	r3, [r7, #4]
    32ec:	4a1b      	ldr	r2, [pc, #108]	; (335c <i2c_master_get_config_defaults+0x80>)
    32ee:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    32f0:	687b      	ldr	r3, [r7, #4]
    32f2:	2200      	movs	r2, #0
    32f4:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    32f6:	687b      	ldr	r3, [r7, #4]
    32f8:	2200      	movs	r2, #0
    32fa:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    32fc:	687b      	ldr	r3, [r7, #4]
    32fe:	2200      	movs	r2, #0
    3300:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    3302:	687b      	ldr	r3, [r7, #4]
    3304:	2280      	movs	r2, #128	; 0x80
    3306:	0392      	lsls	r2, r2, #14
    3308:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    330a:	687b      	ldr	r3, [r7, #4]
    330c:	2201      	movs	r2, #1
    330e:	4252      	negs	r2, r2
    3310:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    3312:	687b      	ldr	r3, [r7, #4]
    3314:	2201      	movs	r2, #1
    3316:	4252      	negs	r2, r2
    3318:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    331a:	687b      	ldr	r3, [r7, #4]
    331c:	2200      	movs	r2, #0
    331e:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    3320:	687b      	ldr	r3, [r7, #4]
    3322:	2200      	movs	r2, #0
    3324:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    3326:	687b      	ldr	r3, [r7, #4]
    3328:	2224      	movs	r2, #36	; 0x24
    332a:	2100      	movs	r1, #0
    332c:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    332e:	687b      	ldr	r3, [r7, #4]
    3330:	2200      	movs	r2, #0
    3332:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    3334:	687b      	ldr	r3, [r7, #4]
    3336:	222c      	movs	r2, #44	; 0x2c
    3338:	2100      	movs	r1, #0
    333a:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    333c:	687b      	ldr	r3, [r7, #4]
    333e:	222d      	movs	r2, #45	; 0x2d
    3340:	2100      	movs	r1, #0
    3342:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    3344:	687b      	ldr	r3, [r7, #4]
    3346:	222e      	movs	r2, #46	; 0x2e
    3348:	2100      	movs	r1, #0
    334a:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    334c:	687b      	ldr	r3, [r7, #4]
    334e:	22d7      	movs	r2, #215	; 0xd7
    3350:	861a      	strh	r2, [r3, #48]	; 0x30
}
    3352:	46c0      	nop			; (mov r8, r8)
    3354:	46bd      	mov	sp, r7
    3356:	b002      	add	sp, #8
    3358:	bd80      	pop	{r7, pc}
    335a:	46c0      	nop			; (mov r8, r8)
    335c:	00000d48 	.word	0x00000d48

00003360 <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    3360:	b580      	push	{r7, lr}
    3362:	b084      	sub	sp, #16
    3364:	af00      	add	r7, sp, #0
    3366:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3368:	687b      	ldr	r3, [r7, #4]
    336a:	681b      	ldr	r3, [r3, #0]
    336c:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
    336e:	2300      	movs	r3, #0
    3370:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    3372:	687b      	ldr	r3, [r7, #4]
    3374:	0018      	movs	r0, r3
    3376:	4b14      	ldr	r3, [pc, #80]	; (33c8 <i2c_master_enable+0x68>)
    3378:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    337a:	68bb      	ldr	r3, [r7, #8]
    337c:	681b      	ldr	r3, [r3, #0]
    337e:	2202      	movs	r2, #2
    3380:	431a      	orrs	r2, r3
    3382:	68bb      	ldr	r3, [r7, #8]
    3384:	601a      	str	r2, [r3, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3386:	687b      	ldr	r3, [r7, #4]
    3388:	681b      	ldr	r3, [r3, #0]
    338a:	0018      	movs	r0, r3
    338c:	4b0f      	ldr	r3, [pc, #60]	; (33cc <i2c_master_enable+0x6c>)
    338e:	4798      	blx	r3
    3390:	0003      	movs	r3, r0
    3392:	0018      	movs	r0, r3
    3394:	4b0e      	ldr	r3, [pc, #56]	; (33d0 <i2c_master_enable+0x70>)
    3396:	4798      	blx	r3
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    3398:	e00c      	b.n	33b4 <i2c_master_enable+0x54>
		timeout_counter++;
    339a:	68fb      	ldr	r3, [r7, #12]
    339c:	3301      	adds	r3, #1
    339e:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    33a0:	687b      	ldr	r3, [r7, #4]
    33a2:	88db      	ldrh	r3, [r3, #6]
    33a4:	001a      	movs	r2, r3
    33a6:	68fb      	ldr	r3, [r7, #12]
    33a8:	429a      	cmp	r2, r3
    33aa:	d803      	bhi.n	33b4 <i2c_master_enable+0x54>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    33ac:	68bb      	ldr	r3, [r7, #8]
    33ae:	2210      	movs	r2, #16
    33b0:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    33b2:	e006      	b.n	33c2 <i2c_master_enable+0x62>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    33b4:	68bb      	ldr	r3, [r7, #8]
    33b6:	8b5b      	ldrh	r3, [r3, #26]
    33b8:	b29b      	uxth	r3, r3
    33ba:	001a      	movs	r2, r3
    33bc:	2310      	movs	r3, #16
    33be:	4013      	ands	r3, r2
    33c0:	d0eb      	beq.n	339a <i2c_master_enable+0x3a>
		}
	}
}
    33c2:	46bd      	mov	sp, r7
    33c4:	b004      	add	sp, #16
    33c6:	bd80      	pop	{r7, pc}
    33c8:	000032b9 	.word	0x000032b9
    33cc:	000018f5 	.word	0x000018f5
    33d0:	00003269 	.word	0x00003269

000033d4 <i2c_master_get_job_status>:
 *                                      data, indicating that slave does not
 *                                      want more data and was not able to read
 */
static inline enum status_code i2c_master_get_job_status(
		struct i2c_master_module *const module)
{
    33d4:	b580      	push	{r7, lr}
    33d6:	b082      	sub	sp, #8
    33d8:	af00      	add	r7, sp, #0
    33da:	6078      	str	r0, [r7, #4]
	/* Check sanity */
	Assert(module);
	Assert(module->hw);

	/* Return current status code */
	return module->status;
    33dc:	687b      	ldr	r3, [r7, #4]
    33de:	2225      	movs	r2, #37	; 0x25
    33e0:	5c9b      	ldrb	r3, [r3, r2]
    33e2:	b2db      	uxtb	r3, r3
}
    33e4:	0018      	movs	r0, r3
    33e6:	46bd      	mov	sp, r7
    33e8:	b002      	add	sp, #8
    33ea:	bd80      	pop	{r7, pc}

000033ec <usart_is_syncing>:
{
    33ec:	b580      	push	{r7, lr}
    33ee:	b084      	sub	sp, #16
    33f0:	af00      	add	r7, sp, #0
    33f2:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    33f4:	687b      	ldr	r3, [r7, #4]
    33f6:	681b      	ldr	r3, [r3, #0]
    33f8:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    33fa:	68fb      	ldr	r3, [r7, #12]
    33fc:	69db      	ldr	r3, [r3, #28]
    33fe:	1e5a      	subs	r2, r3, #1
    3400:	4193      	sbcs	r3, r2
    3402:	b2db      	uxtb	r3, r3
}
    3404:	0018      	movs	r0, r3
    3406:	46bd      	mov	sp, r7
    3408:	b004      	add	sp, #16
    340a:	bd80      	pop	{r7, pc}

0000340c <_usart_wait_for_sync>:
{
    340c:	b580      	push	{r7, lr}
    340e:	b082      	sub	sp, #8
    3410:	af00      	add	r7, sp, #0
    3412:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    3414:	46c0      	nop			; (mov r8, r8)
    3416:	687b      	ldr	r3, [r7, #4]
    3418:	0018      	movs	r0, r3
    341a:	4b04      	ldr	r3, [pc, #16]	; (342c <_usart_wait_for_sync+0x20>)
    341c:	4798      	blx	r3
    341e:	1e03      	subs	r3, r0, #0
    3420:	d1f9      	bne.n	3416 <_usart_wait_for_sync+0xa>
}
    3422:	46c0      	nop			; (mov r8, r8)
    3424:	46bd      	mov	sp, r7
    3426:	b002      	add	sp, #8
    3428:	bd80      	pop	{r7, pc}
    342a:	46c0      	nop			; (mov r8, r8)
    342c:	000033ed 	.word	0x000033ed

00003430 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    3430:	b580      	push	{r7, lr}
    3432:	b082      	sub	sp, #8
    3434:	af00      	add	r7, sp, #0
    3436:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3438:	687b      	ldr	r3, [r7, #4]
    343a:	2280      	movs	r2, #128	; 0x80
    343c:	05d2      	lsls	r2, r2, #23
    343e:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3440:	687b      	ldr	r3, [r7, #4]
    3442:	2200      	movs	r2, #0
    3444:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    3446:	687b      	ldr	r3, [r7, #4]
    3448:	22ff      	movs	r2, #255	; 0xff
    344a:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    344c:	687b      	ldr	r3, [r7, #4]
    344e:	2200      	movs	r2, #0
    3450:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3452:	687b      	ldr	r3, [r7, #4]
    3454:	2200      	movs	r2, #0
    3456:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    3458:	687b      	ldr	r3, [r7, #4]
    345a:	2296      	movs	r2, #150	; 0x96
    345c:	0192      	lsls	r2, r2, #6
    345e:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    3460:	687b      	ldr	r3, [r7, #4]
    3462:	2224      	movs	r2, #36	; 0x24
    3464:	2101      	movs	r1, #1
    3466:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    3468:	687b      	ldr	r3, [r7, #4]
    346a:	2225      	movs	r2, #37	; 0x25
    346c:	2101      	movs	r1, #1
    346e:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    3470:	687b      	ldr	r3, [r7, #4]
    3472:	2226      	movs	r2, #38	; 0x26
    3474:	2100      	movs	r1, #0
    3476:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    3478:	687b      	ldr	r3, [r7, #4]
    347a:	2227      	movs	r2, #39	; 0x27
    347c:	2100      	movs	r1, #0
    347e:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    3480:	687b      	ldr	r3, [r7, #4]
    3482:	2200      	movs	r2, #0
    3484:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    3486:	687b      	ldr	r3, [r7, #4]
    3488:	2288      	movs	r2, #136	; 0x88
    348a:	0352      	lsls	r2, r2, #13
    348c:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    348e:	687b      	ldr	r3, [r7, #4]
    3490:	222c      	movs	r2, #44	; 0x2c
    3492:	2100      	movs	r1, #0
    3494:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    3496:	687b      	ldr	r3, [r7, #4]
    3498:	222d      	movs	r2, #45	; 0x2d
    349a:	2100      	movs	r1, #0
    349c:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    349e:	687b      	ldr	r3, [r7, #4]
    34a0:	2200      	movs	r2, #0
    34a2:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    34a4:	687b      	ldr	r3, [r7, #4]
    34a6:	2200      	movs	r2, #0
    34a8:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    34aa:	687b      	ldr	r3, [r7, #4]
    34ac:	2200      	movs	r2, #0
    34ae:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    34b0:	687b      	ldr	r3, [r7, #4]
    34b2:	2200      	movs	r2, #0
    34b4:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    34b6:	687b      	ldr	r3, [r7, #4]
    34b8:	2200      	movs	r2, #0
    34ba:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    34bc:	687b      	ldr	r3, [r7, #4]
    34be:	2200      	movs	r2, #0
    34c0:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    34c2:	687b      	ldr	r3, [r7, #4]
    34c4:	2200      	movs	r2, #0
    34c6:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    34c8:	687b      	ldr	r3, [r7, #4]
    34ca:	2200      	movs	r2, #0
    34cc:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    34ce:	687b      	ldr	r3, [r7, #4]
    34d0:	2200      	movs	r2, #0
    34d2:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    34d4:	687b      	ldr	r3, [r7, #4]
    34d6:	2200      	movs	r2, #0
    34d8:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    34da:	687b      	ldr	r3, [r7, #4]
    34dc:	2213      	movs	r2, #19
    34de:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    34e0:	687b      	ldr	r3, [r7, #4]
    34e2:	2200      	movs	r2, #0
    34e4:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    34e6:	46c0      	nop			; (mov r8, r8)
    34e8:	46bd      	mov	sp, r7
    34ea:	b002      	add	sp, #8
    34ec:	bd80      	pop	{r7, pc}
	...

000034f0 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    34f0:	b580      	push	{r7, lr}
    34f2:	b084      	sub	sp, #16
    34f4:	af00      	add	r7, sp, #0
    34f6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    34f8:	687b      	ldr	r3, [r7, #4]
    34fa:	681b      	ldr	r3, [r3, #0]
    34fc:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    34fe:	687b      	ldr	r3, [r7, #4]
    3500:	681b      	ldr	r3, [r3, #0]
    3502:	0018      	movs	r0, r3
    3504:	4b09      	ldr	r3, [pc, #36]	; (352c <usart_enable+0x3c>)
    3506:	4798      	blx	r3
    3508:	0003      	movs	r3, r0
    350a:	0018      	movs	r0, r3
    350c:	4b08      	ldr	r3, [pc, #32]	; (3530 <usart_enable+0x40>)
    350e:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    3510:	687b      	ldr	r3, [r7, #4]
    3512:	0018      	movs	r0, r3
    3514:	4b07      	ldr	r3, [pc, #28]	; (3534 <usart_enable+0x44>)
    3516:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3518:	68fb      	ldr	r3, [r7, #12]
    351a:	681b      	ldr	r3, [r3, #0]
    351c:	2202      	movs	r2, #2
    351e:	431a      	orrs	r2, r3
    3520:	68fb      	ldr	r3, [r7, #12]
    3522:	601a      	str	r2, [r3, #0]
}
    3524:	46c0      	nop			; (mov r8, r8)
    3526:	46bd      	mov	sp, r7
    3528:	b004      	add	sp, #16
    352a:	bd80      	pop	{r7, pc}
    352c:	000018f5 	.word	0x000018f5
    3530:	00003269 	.word	0x00003269
    3534:	0000340d 	.word	0x0000340d

00003538 <usart_serial_init>:
 */
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    3538:	b580      	push	{r7, lr}
    353a:	b084      	sub	sp, #16
    353c:	af00      	add	r7, sp, #0
    353e:	60f8      	str	r0, [r7, #12]
    3540:	60b9      	str	r1, [r7, #8]
    3542:	607a      	str	r2, [r7, #4]
	if (usart_init(module, hw, config) == STATUS_OK) {
    3544:	687a      	ldr	r2, [r7, #4]
    3546:	68b9      	ldr	r1, [r7, #8]
    3548:	68fb      	ldr	r3, [r7, #12]
    354a:	0018      	movs	r0, r3
    354c:	4b05      	ldr	r3, [pc, #20]	; (3564 <usart_serial_init+0x2c>)
    354e:	4798      	blx	r3
    3550:	1e03      	subs	r3, r0, #0
    3552:	d101      	bne.n	3558 <usart_serial_init+0x20>
		return true;
    3554:	2301      	movs	r3, #1
    3556:	e000      	b.n	355a <usart_serial_init+0x22>
	}
	else {
		return false;
    3558:	2300      	movs	r3, #0
	}
}
    355a:	0018      	movs	r0, r3
    355c:	46bd      	mov	sp, r7
    355e:	b004      	add	sp, #16
    3560:	bd80      	pop	{r7, pc}
    3562:	46c0      	nop			; (mov r8, r8)
    3564:	00001dad 	.word	0x00001dad

00003568 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    3568:	b580      	push	{r7, lr}
    356a:	b082      	sub	sp, #8
    356c:	af00      	add	r7, sp, #0
    356e:	6078      	str	r0, [r7, #4]
    3570:	000a      	movs	r2, r1
    3572:	1cfb      	adds	r3, r7, #3
    3574:	701a      	strb	r2, [r3, #0]
	while(STATUS_OK !=usart_write_wait(module, c));
    3576:	46c0      	nop			; (mov r8, r8)
    3578:	1cfb      	adds	r3, r7, #3
    357a:	781b      	ldrb	r3, [r3, #0]
    357c:	b29a      	uxth	r2, r3
    357e:	687b      	ldr	r3, [r7, #4]
    3580:	0011      	movs	r1, r2
    3582:	0018      	movs	r0, r3
    3584:	4b04      	ldr	r3, [pc, #16]	; (3598 <usart_serial_putchar+0x30>)
    3586:	4798      	blx	r3
    3588:	1e03      	subs	r3, r0, #0
    358a:	d1f5      	bne.n	3578 <usart_serial_putchar+0x10>

	return STATUS_OK;
    358c:	2300      	movs	r3, #0
}
    358e:	0018      	movs	r0, r3
    3590:	46bd      	mov	sp, r7
    3592:	b002      	add	sp, #8
    3594:	bd80      	pop	{r7, pc}
    3596:	46c0      	nop			; (mov r8, r8)
    3598:	00002021 	.word	0x00002021

0000359c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    359c:	b580      	push	{r7, lr}
    359e:	b084      	sub	sp, #16
    35a0:	af00      	add	r7, sp, #0
    35a2:	6078      	str	r0, [r7, #4]
    35a4:	6039      	str	r1, [r7, #0]
	uint16_t temp = 0;
    35a6:	230e      	movs	r3, #14
    35a8:	18fb      	adds	r3, r7, r3
    35aa:	2200      	movs	r2, #0
    35ac:	801a      	strh	r2, [r3, #0]

	while(STATUS_OK != usart_read_wait(module, &temp));
    35ae:	46c0      	nop			; (mov r8, r8)
    35b0:	230e      	movs	r3, #14
    35b2:	18fa      	adds	r2, r7, r3
    35b4:	687b      	ldr	r3, [r7, #4]
    35b6:	0011      	movs	r1, r2
    35b8:	0018      	movs	r0, r3
    35ba:	4b07      	ldr	r3, [pc, #28]	; (35d8 <usart_serial_getchar+0x3c>)
    35bc:	4798      	blx	r3
    35be:	1e03      	subs	r3, r0, #0
    35c0:	d1f6      	bne.n	35b0 <usart_serial_getchar+0x14>

	*c = temp;
    35c2:	230e      	movs	r3, #14
    35c4:	18fb      	adds	r3, r7, r3
    35c6:	881b      	ldrh	r3, [r3, #0]
    35c8:	b2da      	uxtb	r2, r3
    35ca:	683b      	ldr	r3, [r7, #0]
    35cc:	701a      	strb	r2, [r3, #0]
}
    35ce:	46c0      	nop			; (mov r8, r8)
    35d0:	46bd      	mov	sp, r7
    35d2:	b004      	add	sp, #16
    35d4:	bd80      	pop	{r7, pc}
    35d6:	46c0      	nop			; (mov r8, r8)
    35d8:	00002085 	.word	0x00002085

000035dc <stdio_serial_init>:
 */
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    35dc:	b580      	push	{r7, lr}
    35de:	b084      	sub	sp, #16
    35e0:	af00      	add	r7, sp, #0
    35e2:	60f8      	str	r0, [r7, #12]
    35e4:	60b9      	str	r1, [r7, #8]
    35e6:	607a      	str	r2, [r7, #4]
	stdio_base = (void *)module;
    35e8:	4b10      	ldr	r3, [pc, #64]	; (362c <stdio_serial_init+0x50>)
    35ea:	68fa      	ldr	r2, [r7, #12]
    35ec:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    35ee:	4b10      	ldr	r3, [pc, #64]	; (3630 <stdio_serial_init+0x54>)
    35f0:	4a10      	ldr	r2, [pc, #64]	; (3634 <stdio_serial_init+0x58>)
    35f2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    35f4:	4b10      	ldr	r3, [pc, #64]	; (3638 <stdio_serial_init+0x5c>)
    35f6:	4a11      	ldr	r2, [pc, #68]	; (363c <stdio_serial_init+0x60>)
    35f8:	601a      	str	r2, [r3, #0]

	usart_serial_init(module, hw, config);
    35fa:	687a      	ldr	r2, [r7, #4]
    35fc:	68b9      	ldr	r1, [r7, #8]
    35fe:	68fb      	ldr	r3, [r7, #12]
    3600:	0018      	movs	r0, r3
    3602:	4b0f      	ldr	r3, [pc, #60]	; (3640 <stdio_serial_init+0x64>)
    3604:	4798      	blx	r3
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    3606:	4b0f      	ldr	r3, [pc, #60]	; (3644 <stdio_serial_init+0x68>)
    3608:	681b      	ldr	r3, [r3, #0]
    360a:	689b      	ldr	r3, [r3, #8]
    360c:	2100      	movs	r1, #0
    360e:	0018      	movs	r0, r3
    3610:	4b0d      	ldr	r3, [pc, #52]	; (3648 <stdio_serial_init+0x6c>)
    3612:	4798      	blx	r3
	setbuf(stdin, NULL);
    3614:	4b0b      	ldr	r3, [pc, #44]	; (3644 <stdio_serial_init+0x68>)
    3616:	681b      	ldr	r3, [r3, #0]
    3618:	685b      	ldr	r3, [r3, #4]
    361a:	2100      	movs	r1, #0
    361c:	0018      	movs	r0, r3
    361e:	4b0a      	ldr	r3, [pc, #40]	; (3648 <stdio_serial_init+0x6c>)
    3620:	4798      	blx	r3
	// Note: Already the case in IAR's Normal DLIB default configuration
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
}
    3622:	46c0      	nop			; (mov r8, r8)
    3624:	46bd      	mov	sp, r7
    3626:	b004      	add	sp, #16
    3628:	bd80      	pop	{r7, pc}
    362a:	46c0      	nop			; (mov r8, r8)
    362c:	2000012c 	.word	0x2000012c
    3630:	20000128 	.word	0x20000128
    3634:	00003569 	.word	0x00003569
    3638:	20000124 	.word	0x20000124
    363c:	0000359d 	.word	0x0000359d
    3640:	00003539 	.word	0x00003539
    3644:	2000000c 	.word	0x2000000c
    3648:	0000539d 	.word	0x0000539d

0000364c <configure_console>:
#define EDBG_CDC_SERCOM_PINMUX_PAD3  PINMUX_PB11D_SERCOM4_PAD3
#define EDBG_CDC_CLOCK                GCLK_GENERATOR_0

static struct usart_module uart_module;
/**  * \brief Configure UART console.  */ 
static void configure_console(void) {
    364c:	b580      	push	{r7, lr}
    364e:	b090      	sub	sp, #64	; 0x40
    3650:	af00      	add	r7, sp, #0
	struct usart_config usart_conf;
	usart_get_config_defaults(&usart_conf);   
    3652:	003b      	movs	r3, r7
    3654:	0018      	movs	r0, r3
    3656:	4b15      	ldr	r3, [pc, #84]	; (36ac <configure_console+0x60>)
    3658:	4798      	blx	r3
	usart_conf.generator_source = EDBG_CDC_CLOCK;
    365a:	003b      	movs	r3, r7
    365c:	222d      	movs	r2, #45	; 0x2d
    365e:	2100      	movs	r1, #0
    3660:	5499      	strb	r1, [r3, r2]
	usart_conf.mux_setting      = EDBG_CDC_SERCOM_MUX_SETTING; 
    3662:	003b      	movs	r3, r7
    3664:	22c4      	movs	r2, #196	; 0xc4
    3666:	0392      	lsls	r2, r2, #14
    3668:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0      = EDBG_CDC_SERCOM_PINMUX_PAD0; 
    366a:	003b      	movs	r3, r7
    366c:	2201      	movs	r2, #1
    366e:	4252      	negs	r2, r2
    3670:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1      = EDBG_CDC_SERCOM_PINMUX_PAD1; 
    3672:	003b      	movs	r3, r7
    3674:	2201      	movs	r2, #1
    3676:	4252      	negs	r2, r2
    3678:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2      = EDBG_CDC_SERCOM_PINMUX_PAD2; 
    367a:	003b      	movs	r3, r7
    367c:	4a0c      	ldr	r2, [pc, #48]	; (36b0 <configure_console+0x64>)
    367e:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3      = EDBG_CDC_SERCOM_PINMUX_PAD3; 
    3680:	003b      	movs	r3, r7
    3682:	4a0c      	ldr	r2, [pc, #48]	; (36b4 <configure_console+0x68>)
    3684:	63da      	str	r2, [r3, #60]	; 0x3c
	usart_conf.baudrate         = 115200;
    3686:	003b      	movs	r3, r7
    3688:	22e1      	movs	r2, #225	; 0xe1
    368a:	0252      	lsls	r2, r2, #9
    368c:	621a      	str	r2, [r3, #32]
	stdio_serial_init(&uart_module, EDBG_CDC_MODULE, &usart_conf); 
    368e:	003a      	movs	r2, r7
    3690:	4909      	ldr	r1, [pc, #36]	; (36b8 <configure_console+0x6c>)
    3692:	4b0a      	ldr	r3, [pc, #40]	; (36bc <configure_console+0x70>)
    3694:	0018      	movs	r0, r3
    3696:	4b0a      	ldr	r3, [pc, #40]	; (36c0 <configure_console+0x74>)
    3698:	4798      	blx	r3
	usart_enable(&uart_module);
    369a:	4b08      	ldr	r3, [pc, #32]	; (36bc <configure_console+0x70>)
    369c:	0018      	movs	r0, r3
    369e:	4b09      	ldr	r3, [pc, #36]	; (36c4 <configure_console+0x78>)
    36a0:	4798      	blx	r3
}
    36a2:	46c0      	nop			; (mov r8, r8)
    36a4:	46bd      	mov	sp, r7
    36a6:	b010      	add	sp, #64	; 0x40
    36a8:	bd80      	pop	{r7, pc}
    36aa:	46c0      	nop			; (mov r8, r8)
    36ac:	00003431 	.word	0x00003431
    36b0:	002a0003 	.word	0x002a0003
    36b4:	002b0003 	.word	0x002b0003
    36b8:	42001800 	.word	0x42001800
    36bc:	200000cc 	.word	0x200000cc
    36c0:	000035dd 	.word	0x000035dd
    36c4:	000034f1 	.word	0x000034f1

000036c8 <configure_i2c>:
}
//! [callback_func]

//! [initialize_i2c]
void configure_i2c(void)
{
    36c8:	b580      	push	{r7, lr}
    36ca:	b08e      	sub	sp, #56	; 0x38
    36cc:	af00      	add	r7, sp, #0
	/* Initialize config structure and software module */
	//! [init_conf]
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
    36ce:	1d3b      	adds	r3, r7, #4
    36d0:	0018      	movs	r0, r3
    36d2:	4b0e      	ldr	r3, [pc, #56]	; (370c <configure_i2c+0x44>)
    36d4:	4798      	blx	r3
	//! [init_conf]

	/* Change buffer timeout to something longer */
	//! [conf_change]
	config_i2c_master.buffer_timeout = 65535;
    36d6:	1d3b      	adds	r3, r7, #4
    36d8:	2201      	movs	r2, #1
    36da:	4252      	negs	r2, r2
    36dc:	82da      	strh	r2, [r3, #22]
	config_i2c_master.pinmux_pad0    = PINMUX_PA08C_SERCOM0_PAD0;
    36de:	1d3b      	adds	r3, r7, #4
    36e0:	4a0b      	ldr	r2, [pc, #44]	; (3710 <configure_i2c+0x48>)
    36e2:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1    = PINMUX_PA09C_SERCOM0_PAD1;
    36e4:	1d3b      	adds	r3, r7, #4
    36e6:	4a0b      	ldr	r2, [pc, #44]	; (3714 <configure_i2c+0x4c>)
    36e8:	621a      	str	r2, [r3, #32]
	//! [conf_change]

	/* Initialize and enable device with config */
	//! [init_module]
	while(i2c_master_init(&i2c_master_instance, CONF_I2C_MASTER_MODULE, &config_i2c_master)     \
    36ea:	46c0      	nop			; (mov r8, r8)
    36ec:	1d3a      	adds	r2, r7, #4
    36ee:	490a      	ldr	r1, [pc, #40]	; (3718 <configure_i2c+0x50>)
    36f0:	4b0a      	ldr	r3, [pc, #40]	; (371c <configure_i2c+0x54>)
    36f2:	0018      	movs	r0, r3
    36f4:	4b0a      	ldr	r3, [pc, #40]	; (3720 <configure_i2c+0x58>)
    36f6:	4798      	blx	r3
    36f8:	1e03      	subs	r3, r0, #0
    36fa:	d1f7      	bne.n	36ec <configure_i2c+0x24>
			!= STATUS_OK);
	//! [init_module]

	//! [enable_module]
	i2c_master_enable(&i2c_master_instance);
    36fc:	4b07      	ldr	r3, [pc, #28]	; (371c <configure_i2c+0x54>)
    36fe:	0018      	movs	r0, r3
    3700:	4b08      	ldr	r3, [pc, #32]	; (3724 <configure_i2c+0x5c>)
    3702:	4798      	blx	r3
	//! [enable_module]
}
    3704:	46c0      	nop			; (mov r8, r8)
    3706:	46bd      	mov	sp, r7
    3708:	b00e      	add	sp, #56	; 0x38
    370a:	bd80      	pop	{r7, pc}
    370c:	000032dd 	.word	0x000032dd
    3710:	00080002 	.word	0x00080002
    3714:	00090002 	.word	0x00090002
    3718:	42000800 	.word	0x42000800
    371c:	2000013c 	.word	0x2000013c
    3720:	00000905 	.word	0x00000905
    3724:	00003361 	.word	0x00003361

00003728 <main>:
	////! [callback_en]
//}
//! [setup_callback]

int main(void)
{
    3728:	b580      	push	{r7, lr}
    372a:	b082      	sub	sp, #8
    372c:	af00      	add	r7, sp, #0
	system_init();
    372e:	4b2d      	ldr	r3, [pc, #180]	; (37e4 <main+0xbc>)
    3730:	4798      	blx	r3
	//! [run_initialize_i2c]
	/* Configure device and enable. */
	//! [config]
	configure_i2c();
    3732:	4b2d      	ldr	r3, [pc, #180]	; (37e8 <main+0xc0>)
    3734:	4798      	blx	r3
	/* Configure callbacks and enable. */
	//! [config_callback]
	//configure_i2c_callbacks();
	//! [config_callback]
	//! [run_initialize_i2c]
	configure_console();
    3736:	4b2d      	ldr	r3, [pc, #180]	; (37ec <main+0xc4>)
    3738:	4798      	blx	r3
	delay_init();
    373a:	4b2d      	ldr	r3, [pc, #180]	; (37f0 <main+0xc8>)
    373c:	4798      	blx	r3
	/* Init i2c packet. */
	//! [write_packet]
	wr_packet.address     = SLAVE_RHT_ADDRESS_W;
    373e:	4b2d      	ldr	r3, [pc, #180]	; (37f4 <main+0xcc>)
    3740:	2240      	movs	r2, #64	; 0x40
    3742:	801a      	strh	r2, [r3, #0]
	wr_packet.data_length = DATA_LENGTH;
    3744:	4b2b      	ldr	r3, [pc, #172]	; (37f4 <main+0xcc>)
    3746:	2204      	movs	r2, #4
    3748:	805a      	strh	r2, [r3, #2]
	//wr_packet.data        = wr_buffer;
	//! [write_packet]
	//! [read_packet]
	rd_packet.address     = SLAVE_RHT_ADDRESS_R;
    374a:	4b2b      	ldr	r3, [pc, #172]	; (37f8 <main+0xd0>)
    374c:	2240      	movs	r2, #64	; 0x40
    374e:	801a      	strh	r2, [r3, #0]
	rd_packet.data_length = DATA_LENGTH;
    3750:	4b29      	ldr	r3, [pc, #164]	; (37f8 <main+0xd0>)
    3752:	2204      	movs	r2, #4
    3754:	805a      	strh	r2, [r3, #2]
	rd_packet.data        = rd_buffer;
    3756:	4b28      	ldr	r3, [pc, #160]	; (37f8 <main+0xd0>)
    3758:	4a28      	ldr	r2, [pc, #160]	; (37fc <main+0xd4>)
    375a:	605a      	str	r2, [r3, #4]
	//! [read_packet]
	printf("setup complete \r\n");
    375c:	4b28      	ldr	r3, [pc, #160]	; (3800 <main+0xd8>)
    375e:	0018      	movs	r0, r3
    3760:	4b28      	ldr	r3, [pc, #160]	; (3804 <main+0xdc>)
    3762:	4798      	blx	r3
	
	*/
	//! [while]
	while (true)
	{
		 delay_ms(1000);
    3764:	23fa      	movs	r3, #250	; 0xfa
    3766:	009b      	lsls	r3, r3, #2
    3768:	0018      	movs	r0, r3
    376a:	4b27      	ldr	r3, [pc, #156]	; (3808 <main+0xe0>)
    376c:	4798      	blx	r3
		 //Wake up RHT and get both temp and humidity reading.
		uint8_t wr_buffer1[3] = {0x02, 0x15, 0x00};
    376e:	1d3a      	adds	r2, r7, #4
    3770:	4b26      	ldr	r3, [pc, #152]	; (380c <main+0xe4>)
    3772:	0010      	movs	r0, r2
    3774:	0019      	movs	r1, r3
    3776:	2303      	movs	r3, #3
    3778:	001a      	movs	r2, r3
    377a:	4b25      	ldr	r3, [pc, #148]	; (3810 <main+0xe8>)
    377c:	4798      	blx	r3
		wr_packet.data = wr_buffer1; //setup
    377e:	4b1d      	ldr	r3, [pc, #116]	; (37f4 <main+0xcc>)
    3780:	1d3a      	adds	r2, r7, #4
    3782:	605a      	str	r2, [r3, #4]
		wr_packet.data_length = 3;
    3784:	4b1b      	ldr	r3, [pc, #108]	; (37f4 <main+0xcc>)
    3786:	2203      	movs	r2, #3
    3788:	805a      	strh	r2, [r3, #2]
		i2c_master_write_packet_job(&i2c_master_instance, &wr_packet);	
    378a:	4a1a      	ldr	r2, [pc, #104]	; (37f4 <main+0xcc>)
    378c:	4b21      	ldr	r3, [pc, #132]	; (3814 <main+0xec>)
    378e:	0011      	movs	r1, r2
    3790:	0018      	movs	r0, r3
    3792:	4b21      	ldr	r3, [pc, #132]	; (3818 <main+0xf0>)
    3794:	4798      	blx	r3
		
		while(i2c_master_get_job_status	(&i2c_master_instance));
    3796:	46c0      	nop			; (mov r8, r8)
    3798:	4b1e      	ldr	r3, [pc, #120]	; (3814 <main+0xec>)
    379a:	0018      	movs	r0, r3
    379c:	4b1f      	ldr	r3, [pc, #124]	; (381c <main+0xf4>)
    379e:	4798      	blx	r3
    37a0:	1e03      	subs	r3, r0, #0
    37a2:	d1f9      	bne.n	3798 <main+0x70>
		uint8_t wr_buffer2[1] = {0x00};
    37a4:	003b      	movs	r3, r7
    37a6:	2200      	movs	r2, #0
    37a8:	701a      	strb	r2, [r3, #0]
		wr_packet.data = wr_buffer2; //trigger a measurement
    37aa:	4b12      	ldr	r3, [pc, #72]	; (37f4 <main+0xcc>)
    37ac:	003a      	movs	r2, r7
    37ae:	605a      	str	r2, [r3, #4]
		wr_packet.data_length = 1;
    37b0:	4b10      	ldr	r3, [pc, #64]	; (37f4 <main+0xcc>)
    37b2:	2201      	movs	r2, #1
    37b4:	805a      	strh	r2, [r3, #2]
		i2c_master_write_packet_job(&i2c_master_instance, &wr_packet);
    37b6:	4a0f      	ldr	r2, [pc, #60]	; (37f4 <main+0xcc>)
    37b8:	4b16      	ldr	r3, [pc, #88]	; (3814 <main+0xec>)
    37ba:	0011      	movs	r1, r2
    37bc:	0018      	movs	r0, r3
    37be:	4b16      	ldr	r3, [pc, #88]	; (3818 <main+0xf0>)
    37c0:	4798      	blx	r3
	
		delay_ms(15); // wait for conversion 
    37c2:	200f      	movs	r0, #15
    37c4:	4b10      	ldr	r3, [pc, #64]	; (3808 <main+0xe0>)
    37c6:	4798      	blx	r3
	
		rd_packet.data_length = 4;
    37c8:	4b0b      	ldr	r3, [pc, #44]	; (37f8 <main+0xd0>)
    37ca:	2204      	movs	r2, #4
    37cc:	805a      	strh	r2, [r3, #2]
		i2c_master_read_packet_job(&i2c_master_instance, &rd_packet);
    37ce:	4a0a      	ldr	r2, [pc, #40]	; (37f8 <main+0xd0>)
    37d0:	4b10      	ldr	r3, [pc, #64]	; (3814 <main+0xec>)
    37d2:	0011      	movs	r1, r2
    37d4:	0018      	movs	r0, r3
    37d6:	4b12      	ldr	r3, [pc, #72]	; (3820 <main+0xf8>)
    37d8:	4798      	blx	r3
		printf("Temp and humidity acquired! \r\n");
    37da:	4b12      	ldr	r3, [pc, #72]	; (3824 <main+0xfc>)
    37dc:	0018      	movs	r0, r3
    37de:	4b09      	ldr	r3, [pc, #36]	; (3804 <main+0xdc>)
    37e0:	4798      	blx	r3
	{
    37e2:	e7bf      	b.n	3764 <main+0x3c>
    37e4:	00002fe1 	.word	0x00002fe1
    37e8:	000036c9 	.word	0x000036c9
    37ec:	0000364d 	.word	0x0000364d
    37f0:	00000149 	.word	0x00000149
    37f4:	20000130 	.word	0x20000130
    37f8:	20000164 	.word	0x20000164
    37fc:	20000100 	.word	0x20000100
    3800:	00005df8 	.word	0x00005df8
    3804:	00005389 	.word	0x00005389
    3808:	000001a1 	.word	0x000001a1
    380c:	00005e2c 	.word	0x00005e2c
    3810:	000052a5 	.word	0x000052a5
    3814:	2000013c 	.word	0x2000013c
    3818:	00000ff5 	.word	0x00000ff5
    381c:	000033d5 	.word	0x000033d5
    3820:	00000f11 	.word	0x00000f11
    3824:	00005e0c 	.word	0x00005e0c

00003828 <__udivsi3>:
    3828:	2200      	movs	r2, #0
    382a:	0843      	lsrs	r3, r0, #1
    382c:	428b      	cmp	r3, r1
    382e:	d374      	bcc.n	391a <__udivsi3+0xf2>
    3830:	0903      	lsrs	r3, r0, #4
    3832:	428b      	cmp	r3, r1
    3834:	d35f      	bcc.n	38f6 <__udivsi3+0xce>
    3836:	0a03      	lsrs	r3, r0, #8
    3838:	428b      	cmp	r3, r1
    383a:	d344      	bcc.n	38c6 <__udivsi3+0x9e>
    383c:	0b03      	lsrs	r3, r0, #12
    383e:	428b      	cmp	r3, r1
    3840:	d328      	bcc.n	3894 <__udivsi3+0x6c>
    3842:	0c03      	lsrs	r3, r0, #16
    3844:	428b      	cmp	r3, r1
    3846:	d30d      	bcc.n	3864 <__udivsi3+0x3c>
    3848:	22ff      	movs	r2, #255	; 0xff
    384a:	0209      	lsls	r1, r1, #8
    384c:	ba12      	rev	r2, r2
    384e:	0c03      	lsrs	r3, r0, #16
    3850:	428b      	cmp	r3, r1
    3852:	d302      	bcc.n	385a <__udivsi3+0x32>
    3854:	1212      	asrs	r2, r2, #8
    3856:	0209      	lsls	r1, r1, #8
    3858:	d065      	beq.n	3926 <__udivsi3+0xfe>
    385a:	0b03      	lsrs	r3, r0, #12
    385c:	428b      	cmp	r3, r1
    385e:	d319      	bcc.n	3894 <__udivsi3+0x6c>
    3860:	e000      	b.n	3864 <__udivsi3+0x3c>
    3862:	0a09      	lsrs	r1, r1, #8
    3864:	0bc3      	lsrs	r3, r0, #15
    3866:	428b      	cmp	r3, r1
    3868:	d301      	bcc.n	386e <__udivsi3+0x46>
    386a:	03cb      	lsls	r3, r1, #15
    386c:	1ac0      	subs	r0, r0, r3
    386e:	4152      	adcs	r2, r2
    3870:	0b83      	lsrs	r3, r0, #14
    3872:	428b      	cmp	r3, r1
    3874:	d301      	bcc.n	387a <__udivsi3+0x52>
    3876:	038b      	lsls	r3, r1, #14
    3878:	1ac0      	subs	r0, r0, r3
    387a:	4152      	adcs	r2, r2
    387c:	0b43      	lsrs	r3, r0, #13
    387e:	428b      	cmp	r3, r1
    3880:	d301      	bcc.n	3886 <__udivsi3+0x5e>
    3882:	034b      	lsls	r3, r1, #13
    3884:	1ac0      	subs	r0, r0, r3
    3886:	4152      	adcs	r2, r2
    3888:	0b03      	lsrs	r3, r0, #12
    388a:	428b      	cmp	r3, r1
    388c:	d301      	bcc.n	3892 <__udivsi3+0x6a>
    388e:	030b      	lsls	r3, r1, #12
    3890:	1ac0      	subs	r0, r0, r3
    3892:	4152      	adcs	r2, r2
    3894:	0ac3      	lsrs	r3, r0, #11
    3896:	428b      	cmp	r3, r1
    3898:	d301      	bcc.n	389e <__udivsi3+0x76>
    389a:	02cb      	lsls	r3, r1, #11
    389c:	1ac0      	subs	r0, r0, r3
    389e:	4152      	adcs	r2, r2
    38a0:	0a83      	lsrs	r3, r0, #10
    38a2:	428b      	cmp	r3, r1
    38a4:	d301      	bcc.n	38aa <__udivsi3+0x82>
    38a6:	028b      	lsls	r3, r1, #10
    38a8:	1ac0      	subs	r0, r0, r3
    38aa:	4152      	adcs	r2, r2
    38ac:	0a43      	lsrs	r3, r0, #9
    38ae:	428b      	cmp	r3, r1
    38b0:	d301      	bcc.n	38b6 <__udivsi3+0x8e>
    38b2:	024b      	lsls	r3, r1, #9
    38b4:	1ac0      	subs	r0, r0, r3
    38b6:	4152      	adcs	r2, r2
    38b8:	0a03      	lsrs	r3, r0, #8
    38ba:	428b      	cmp	r3, r1
    38bc:	d301      	bcc.n	38c2 <__udivsi3+0x9a>
    38be:	020b      	lsls	r3, r1, #8
    38c0:	1ac0      	subs	r0, r0, r3
    38c2:	4152      	adcs	r2, r2
    38c4:	d2cd      	bcs.n	3862 <__udivsi3+0x3a>
    38c6:	09c3      	lsrs	r3, r0, #7
    38c8:	428b      	cmp	r3, r1
    38ca:	d301      	bcc.n	38d0 <__udivsi3+0xa8>
    38cc:	01cb      	lsls	r3, r1, #7
    38ce:	1ac0      	subs	r0, r0, r3
    38d0:	4152      	adcs	r2, r2
    38d2:	0983      	lsrs	r3, r0, #6
    38d4:	428b      	cmp	r3, r1
    38d6:	d301      	bcc.n	38dc <__udivsi3+0xb4>
    38d8:	018b      	lsls	r3, r1, #6
    38da:	1ac0      	subs	r0, r0, r3
    38dc:	4152      	adcs	r2, r2
    38de:	0943      	lsrs	r3, r0, #5
    38e0:	428b      	cmp	r3, r1
    38e2:	d301      	bcc.n	38e8 <__udivsi3+0xc0>
    38e4:	014b      	lsls	r3, r1, #5
    38e6:	1ac0      	subs	r0, r0, r3
    38e8:	4152      	adcs	r2, r2
    38ea:	0903      	lsrs	r3, r0, #4
    38ec:	428b      	cmp	r3, r1
    38ee:	d301      	bcc.n	38f4 <__udivsi3+0xcc>
    38f0:	010b      	lsls	r3, r1, #4
    38f2:	1ac0      	subs	r0, r0, r3
    38f4:	4152      	adcs	r2, r2
    38f6:	08c3      	lsrs	r3, r0, #3
    38f8:	428b      	cmp	r3, r1
    38fa:	d301      	bcc.n	3900 <__udivsi3+0xd8>
    38fc:	00cb      	lsls	r3, r1, #3
    38fe:	1ac0      	subs	r0, r0, r3
    3900:	4152      	adcs	r2, r2
    3902:	0883      	lsrs	r3, r0, #2
    3904:	428b      	cmp	r3, r1
    3906:	d301      	bcc.n	390c <__udivsi3+0xe4>
    3908:	008b      	lsls	r3, r1, #2
    390a:	1ac0      	subs	r0, r0, r3
    390c:	4152      	adcs	r2, r2
    390e:	0843      	lsrs	r3, r0, #1
    3910:	428b      	cmp	r3, r1
    3912:	d301      	bcc.n	3918 <__udivsi3+0xf0>
    3914:	004b      	lsls	r3, r1, #1
    3916:	1ac0      	subs	r0, r0, r3
    3918:	4152      	adcs	r2, r2
    391a:	1a41      	subs	r1, r0, r1
    391c:	d200      	bcs.n	3920 <__udivsi3+0xf8>
    391e:	4601      	mov	r1, r0
    3920:	4152      	adcs	r2, r2
    3922:	4610      	mov	r0, r2
    3924:	4770      	bx	lr
    3926:	e7ff      	b.n	3928 <__udivsi3+0x100>
    3928:	b501      	push	{r0, lr}
    392a:	2000      	movs	r0, #0
    392c:	f000 f806 	bl	393c <__aeabi_idiv0>
    3930:	bd02      	pop	{r1, pc}
    3932:	46c0      	nop			; (mov r8, r8)

00003934 <__aeabi_uidivmod>:
    3934:	2900      	cmp	r1, #0
    3936:	d0f7      	beq.n	3928 <__udivsi3+0x100>
    3938:	e776      	b.n	3828 <__udivsi3>
    393a:	4770      	bx	lr

0000393c <__aeabi_idiv0>:
    393c:	4770      	bx	lr
    393e:	46c0      	nop			; (mov r8, r8)

00003940 <__aeabi_lmul>:
    3940:	b5f0      	push	{r4, r5, r6, r7, lr}
    3942:	46ce      	mov	lr, r9
    3944:	4647      	mov	r7, r8
    3946:	0415      	lsls	r5, r2, #16
    3948:	0c2d      	lsrs	r5, r5, #16
    394a:	002e      	movs	r6, r5
    394c:	b580      	push	{r7, lr}
    394e:	0407      	lsls	r7, r0, #16
    3950:	0c14      	lsrs	r4, r2, #16
    3952:	0c3f      	lsrs	r7, r7, #16
    3954:	4699      	mov	r9, r3
    3956:	0c03      	lsrs	r3, r0, #16
    3958:	437e      	muls	r6, r7
    395a:	435d      	muls	r5, r3
    395c:	4367      	muls	r7, r4
    395e:	4363      	muls	r3, r4
    3960:	197f      	adds	r7, r7, r5
    3962:	0c34      	lsrs	r4, r6, #16
    3964:	19e4      	adds	r4, r4, r7
    3966:	469c      	mov	ip, r3
    3968:	42a5      	cmp	r5, r4
    396a:	d903      	bls.n	3974 <__aeabi_lmul+0x34>
    396c:	2380      	movs	r3, #128	; 0x80
    396e:	025b      	lsls	r3, r3, #9
    3970:	4698      	mov	r8, r3
    3972:	44c4      	add	ip, r8
    3974:	464b      	mov	r3, r9
    3976:	4351      	muls	r1, r2
    3978:	4343      	muls	r3, r0
    397a:	0436      	lsls	r6, r6, #16
    397c:	0c36      	lsrs	r6, r6, #16
    397e:	0c25      	lsrs	r5, r4, #16
    3980:	0424      	lsls	r4, r4, #16
    3982:	4465      	add	r5, ip
    3984:	19a4      	adds	r4, r4, r6
    3986:	1859      	adds	r1, r3, r1
    3988:	1949      	adds	r1, r1, r5
    398a:	0020      	movs	r0, r4
    398c:	bc0c      	pop	{r2, r3}
    398e:	4690      	mov	r8, r2
    3990:	4699      	mov	r9, r3
    3992:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003994 <__aeabi_dadd>:
    3994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3996:	4645      	mov	r5, r8
    3998:	46de      	mov	lr, fp
    399a:	4657      	mov	r7, sl
    399c:	464e      	mov	r6, r9
    399e:	030c      	lsls	r4, r1, #12
    39a0:	b5e0      	push	{r5, r6, r7, lr}
    39a2:	004e      	lsls	r6, r1, #1
    39a4:	0fc9      	lsrs	r1, r1, #31
    39a6:	4688      	mov	r8, r1
    39a8:	000d      	movs	r5, r1
    39aa:	0a61      	lsrs	r1, r4, #9
    39ac:	0f44      	lsrs	r4, r0, #29
    39ae:	430c      	orrs	r4, r1
    39b0:	00c7      	lsls	r7, r0, #3
    39b2:	0319      	lsls	r1, r3, #12
    39b4:	0058      	lsls	r0, r3, #1
    39b6:	0fdb      	lsrs	r3, r3, #31
    39b8:	469b      	mov	fp, r3
    39ba:	0a4b      	lsrs	r3, r1, #9
    39bc:	0f51      	lsrs	r1, r2, #29
    39be:	430b      	orrs	r3, r1
    39c0:	0d76      	lsrs	r6, r6, #21
    39c2:	0d40      	lsrs	r0, r0, #21
    39c4:	0019      	movs	r1, r3
    39c6:	00d2      	lsls	r2, r2, #3
    39c8:	45d8      	cmp	r8, fp
    39ca:	d100      	bne.n	39ce <__aeabi_dadd+0x3a>
    39cc:	e0ae      	b.n	3b2c <__aeabi_dadd+0x198>
    39ce:	1a35      	subs	r5, r6, r0
    39d0:	2d00      	cmp	r5, #0
    39d2:	dc00      	bgt.n	39d6 <__aeabi_dadd+0x42>
    39d4:	e0f6      	b.n	3bc4 <__aeabi_dadd+0x230>
    39d6:	2800      	cmp	r0, #0
    39d8:	d10f      	bne.n	39fa <__aeabi_dadd+0x66>
    39da:	4313      	orrs	r3, r2
    39dc:	d100      	bne.n	39e0 <__aeabi_dadd+0x4c>
    39de:	e0db      	b.n	3b98 <__aeabi_dadd+0x204>
    39e0:	1e6b      	subs	r3, r5, #1
    39e2:	2b00      	cmp	r3, #0
    39e4:	d000      	beq.n	39e8 <__aeabi_dadd+0x54>
    39e6:	e137      	b.n	3c58 <__aeabi_dadd+0x2c4>
    39e8:	1aba      	subs	r2, r7, r2
    39ea:	4297      	cmp	r7, r2
    39ec:	41bf      	sbcs	r7, r7
    39ee:	1a64      	subs	r4, r4, r1
    39f0:	427f      	negs	r7, r7
    39f2:	1be4      	subs	r4, r4, r7
    39f4:	2601      	movs	r6, #1
    39f6:	0017      	movs	r7, r2
    39f8:	e024      	b.n	3a44 <__aeabi_dadd+0xb0>
    39fa:	4bc6      	ldr	r3, [pc, #792]	; (3d14 <__aeabi_dadd+0x380>)
    39fc:	429e      	cmp	r6, r3
    39fe:	d04d      	beq.n	3a9c <__aeabi_dadd+0x108>
    3a00:	2380      	movs	r3, #128	; 0x80
    3a02:	041b      	lsls	r3, r3, #16
    3a04:	4319      	orrs	r1, r3
    3a06:	2d38      	cmp	r5, #56	; 0x38
    3a08:	dd00      	ble.n	3a0c <__aeabi_dadd+0x78>
    3a0a:	e107      	b.n	3c1c <__aeabi_dadd+0x288>
    3a0c:	2d1f      	cmp	r5, #31
    3a0e:	dd00      	ble.n	3a12 <__aeabi_dadd+0x7e>
    3a10:	e138      	b.n	3c84 <__aeabi_dadd+0x2f0>
    3a12:	2020      	movs	r0, #32
    3a14:	1b43      	subs	r3, r0, r5
    3a16:	469a      	mov	sl, r3
    3a18:	000b      	movs	r3, r1
    3a1a:	4650      	mov	r0, sl
    3a1c:	4083      	lsls	r3, r0
    3a1e:	4699      	mov	r9, r3
    3a20:	0013      	movs	r3, r2
    3a22:	4648      	mov	r0, r9
    3a24:	40eb      	lsrs	r3, r5
    3a26:	4318      	orrs	r0, r3
    3a28:	0003      	movs	r3, r0
    3a2a:	4650      	mov	r0, sl
    3a2c:	4082      	lsls	r2, r0
    3a2e:	1e50      	subs	r0, r2, #1
    3a30:	4182      	sbcs	r2, r0
    3a32:	40e9      	lsrs	r1, r5
    3a34:	431a      	orrs	r2, r3
    3a36:	1aba      	subs	r2, r7, r2
    3a38:	1a61      	subs	r1, r4, r1
    3a3a:	4297      	cmp	r7, r2
    3a3c:	41a4      	sbcs	r4, r4
    3a3e:	0017      	movs	r7, r2
    3a40:	4264      	negs	r4, r4
    3a42:	1b0c      	subs	r4, r1, r4
    3a44:	0223      	lsls	r3, r4, #8
    3a46:	d562      	bpl.n	3b0e <__aeabi_dadd+0x17a>
    3a48:	0264      	lsls	r4, r4, #9
    3a4a:	0a65      	lsrs	r5, r4, #9
    3a4c:	2d00      	cmp	r5, #0
    3a4e:	d100      	bne.n	3a52 <__aeabi_dadd+0xbe>
    3a50:	e0df      	b.n	3c12 <__aeabi_dadd+0x27e>
    3a52:	0028      	movs	r0, r5
    3a54:	f001 fbe4 	bl	5220 <__clzsi2>
    3a58:	0003      	movs	r3, r0
    3a5a:	3b08      	subs	r3, #8
    3a5c:	2b1f      	cmp	r3, #31
    3a5e:	dd00      	ble.n	3a62 <__aeabi_dadd+0xce>
    3a60:	e0d2      	b.n	3c08 <__aeabi_dadd+0x274>
    3a62:	2220      	movs	r2, #32
    3a64:	003c      	movs	r4, r7
    3a66:	1ad2      	subs	r2, r2, r3
    3a68:	409d      	lsls	r5, r3
    3a6a:	40d4      	lsrs	r4, r2
    3a6c:	409f      	lsls	r7, r3
    3a6e:	4325      	orrs	r5, r4
    3a70:	429e      	cmp	r6, r3
    3a72:	dd00      	ble.n	3a76 <__aeabi_dadd+0xe2>
    3a74:	e0c4      	b.n	3c00 <__aeabi_dadd+0x26c>
    3a76:	1b9e      	subs	r6, r3, r6
    3a78:	1c73      	adds	r3, r6, #1
    3a7a:	2b1f      	cmp	r3, #31
    3a7c:	dd00      	ble.n	3a80 <__aeabi_dadd+0xec>
    3a7e:	e0f1      	b.n	3c64 <__aeabi_dadd+0x2d0>
    3a80:	2220      	movs	r2, #32
    3a82:	0038      	movs	r0, r7
    3a84:	0029      	movs	r1, r5
    3a86:	1ad2      	subs	r2, r2, r3
    3a88:	40d8      	lsrs	r0, r3
    3a8a:	4091      	lsls	r1, r2
    3a8c:	4097      	lsls	r7, r2
    3a8e:	002c      	movs	r4, r5
    3a90:	4301      	orrs	r1, r0
    3a92:	1e78      	subs	r0, r7, #1
    3a94:	4187      	sbcs	r7, r0
    3a96:	40dc      	lsrs	r4, r3
    3a98:	2600      	movs	r6, #0
    3a9a:	430f      	orrs	r7, r1
    3a9c:	077b      	lsls	r3, r7, #29
    3a9e:	d009      	beq.n	3ab4 <__aeabi_dadd+0x120>
    3aa0:	230f      	movs	r3, #15
    3aa2:	403b      	ands	r3, r7
    3aa4:	2b04      	cmp	r3, #4
    3aa6:	d005      	beq.n	3ab4 <__aeabi_dadd+0x120>
    3aa8:	1d3b      	adds	r3, r7, #4
    3aaa:	42bb      	cmp	r3, r7
    3aac:	41bf      	sbcs	r7, r7
    3aae:	427f      	negs	r7, r7
    3ab0:	19e4      	adds	r4, r4, r7
    3ab2:	001f      	movs	r7, r3
    3ab4:	0223      	lsls	r3, r4, #8
    3ab6:	d52c      	bpl.n	3b12 <__aeabi_dadd+0x17e>
    3ab8:	4b96      	ldr	r3, [pc, #600]	; (3d14 <__aeabi_dadd+0x380>)
    3aba:	3601      	adds	r6, #1
    3abc:	429e      	cmp	r6, r3
    3abe:	d100      	bne.n	3ac2 <__aeabi_dadd+0x12e>
    3ac0:	e09a      	b.n	3bf8 <__aeabi_dadd+0x264>
    3ac2:	4645      	mov	r5, r8
    3ac4:	4b94      	ldr	r3, [pc, #592]	; (3d18 <__aeabi_dadd+0x384>)
    3ac6:	08ff      	lsrs	r7, r7, #3
    3ac8:	401c      	ands	r4, r3
    3aca:	0760      	lsls	r0, r4, #29
    3acc:	0576      	lsls	r6, r6, #21
    3ace:	0264      	lsls	r4, r4, #9
    3ad0:	4307      	orrs	r7, r0
    3ad2:	0b24      	lsrs	r4, r4, #12
    3ad4:	0d76      	lsrs	r6, r6, #21
    3ad6:	2100      	movs	r1, #0
    3ad8:	0324      	lsls	r4, r4, #12
    3ada:	0b23      	lsrs	r3, r4, #12
    3adc:	0d0c      	lsrs	r4, r1, #20
    3ade:	4a8f      	ldr	r2, [pc, #572]	; (3d1c <__aeabi_dadd+0x388>)
    3ae0:	0524      	lsls	r4, r4, #20
    3ae2:	431c      	orrs	r4, r3
    3ae4:	4014      	ands	r4, r2
    3ae6:	0533      	lsls	r3, r6, #20
    3ae8:	4323      	orrs	r3, r4
    3aea:	005b      	lsls	r3, r3, #1
    3aec:	07ed      	lsls	r5, r5, #31
    3aee:	085b      	lsrs	r3, r3, #1
    3af0:	432b      	orrs	r3, r5
    3af2:	0038      	movs	r0, r7
    3af4:	0019      	movs	r1, r3
    3af6:	bc3c      	pop	{r2, r3, r4, r5}
    3af8:	4690      	mov	r8, r2
    3afa:	4699      	mov	r9, r3
    3afc:	46a2      	mov	sl, r4
    3afe:	46ab      	mov	fp, r5
    3b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3b02:	4664      	mov	r4, ip
    3b04:	4304      	orrs	r4, r0
    3b06:	d100      	bne.n	3b0a <__aeabi_dadd+0x176>
    3b08:	e211      	b.n	3f2e <__aeabi_dadd+0x59a>
    3b0a:	0004      	movs	r4, r0
    3b0c:	4667      	mov	r7, ip
    3b0e:	077b      	lsls	r3, r7, #29
    3b10:	d1c6      	bne.n	3aa0 <__aeabi_dadd+0x10c>
    3b12:	4645      	mov	r5, r8
    3b14:	0760      	lsls	r0, r4, #29
    3b16:	08ff      	lsrs	r7, r7, #3
    3b18:	4307      	orrs	r7, r0
    3b1a:	08e4      	lsrs	r4, r4, #3
    3b1c:	4b7d      	ldr	r3, [pc, #500]	; (3d14 <__aeabi_dadd+0x380>)
    3b1e:	429e      	cmp	r6, r3
    3b20:	d030      	beq.n	3b84 <__aeabi_dadd+0x1f0>
    3b22:	0324      	lsls	r4, r4, #12
    3b24:	0576      	lsls	r6, r6, #21
    3b26:	0b24      	lsrs	r4, r4, #12
    3b28:	0d76      	lsrs	r6, r6, #21
    3b2a:	e7d4      	b.n	3ad6 <__aeabi_dadd+0x142>
    3b2c:	1a33      	subs	r3, r6, r0
    3b2e:	469a      	mov	sl, r3
    3b30:	2b00      	cmp	r3, #0
    3b32:	dd78      	ble.n	3c26 <__aeabi_dadd+0x292>
    3b34:	2800      	cmp	r0, #0
    3b36:	d031      	beq.n	3b9c <__aeabi_dadd+0x208>
    3b38:	4876      	ldr	r0, [pc, #472]	; (3d14 <__aeabi_dadd+0x380>)
    3b3a:	4286      	cmp	r6, r0
    3b3c:	d0ae      	beq.n	3a9c <__aeabi_dadd+0x108>
    3b3e:	2080      	movs	r0, #128	; 0x80
    3b40:	0400      	lsls	r0, r0, #16
    3b42:	4301      	orrs	r1, r0
    3b44:	4653      	mov	r3, sl
    3b46:	2b38      	cmp	r3, #56	; 0x38
    3b48:	dc00      	bgt.n	3b4c <__aeabi_dadd+0x1b8>
    3b4a:	e0e9      	b.n	3d20 <__aeabi_dadd+0x38c>
    3b4c:	430a      	orrs	r2, r1
    3b4e:	1e51      	subs	r1, r2, #1
    3b50:	418a      	sbcs	r2, r1
    3b52:	2100      	movs	r1, #0
    3b54:	19d2      	adds	r2, r2, r7
    3b56:	42ba      	cmp	r2, r7
    3b58:	41bf      	sbcs	r7, r7
    3b5a:	1909      	adds	r1, r1, r4
    3b5c:	427c      	negs	r4, r7
    3b5e:	0017      	movs	r7, r2
    3b60:	190c      	adds	r4, r1, r4
    3b62:	0223      	lsls	r3, r4, #8
    3b64:	d5d3      	bpl.n	3b0e <__aeabi_dadd+0x17a>
    3b66:	4b6b      	ldr	r3, [pc, #428]	; (3d14 <__aeabi_dadd+0x380>)
    3b68:	3601      	adds	r6, #1
    3b6a:	429e      	cmp	r6, r3
    3b6c:	d100      	bne.n	3b70 <__aeabi_dadd+0x1dc>
    3b6e:	e13a      	b.n	3de6 <__aeabi_dadd+0x452>
    3b70:	2001      	movs	r0, #1
    3b72:	4b69      	ldr	r3, [pc, #420]	; (3d18 <__aeabi_dadd+0x384>)
    3b74:	401c      	ands	r4, r3
    3b76:	087b      	lsrs	r3, r7, #1
    3b78:	4007      	ands	r7, r0
    3b7a:	431f      	orrs	r7, r3
    3b7c:	07e0      	lsls	r0, r4, #31
    3b7e:	4307      	orrs	r7, r0
    3b80:	0864      	lsrs	r4, r4, #1
    3b82:	e78b      	b.n	3a9c <__aeabi_dadd+0x108>
    3b84:	0023      	movs	r3, r4
    3b86:	433b      	orrs	r3, r7
    3b88:	d100      	bne.n	3b8c <__aeabi_dadd+0x1f8>
    3b8a:	e1cb      	b.n	3f24 <__aeabi_dadd+0x590>
    3b8c:	2280      	movs	r2, #128	; 0x80
    3b8e:	0312      	lsls	r2, r2, #12
    3b90:	4314      	orrs	r4, r2
    3b92:	0324      	lsls	r4, r4, #12
    3b94:	0b24      	lsrs	r4, r4, #12
    3b96:	e79e      	b.n	3ad6 <__aeabi_dadd+0x142>
    3b98:	002e      	movs	r6, r5
    3b9a:	e77f      	b.n	3a9c <__aeabi_dadd+0x108>
    3b9c:	0008      	movs	r0, r1
    3b9e:	4310      	orrs	r0, r2
    3ba0:	d100      	bne.n	3ba4 <__aeabi_dadd+0x210>
    3ba2:	e0b4      	b.n	3d0e <__aeabi_dadd+0x37a>
    3ba4:	1e58      	subs	r0, r3, #1
    3ba6:	2800      	cmp	r0, #0
    3ba8:	d000      	beq.n	3bac <__aeabi_dadd+0x218>
    3baa:	e0de      	b.n	3d6a <__aeabi_dadd+0x3d6>
    3bac:	18ba      	adds	r2, r7, r2
    3bae:	42ba      	cmp	r2, r7
    3bb0:	419b      	sbcs	r3, r3
    3bb2:	1864      	adds	r4, r4, r1
    3bb4:	425b      	negs	r3, r3
    3bb6:	18e4      	adds	r4, r4, r3
    3bb8:	0017      	movs	r7, r2
    3bba:	2601      	movs	r6, #1
    3bbc:	0223      	lsls	r3, r4, #8
    3bbe:	d5a6      	bpl.n	3b0e <__aeabi_dadd+0x17a>
    3bc0:	2602      	movs	r6, #2
    3bc2:	e7d5      	b.n	3b70 <__aeabi_dadd+0x1dc>
    3bc4:	2d00      	cmp	r5, #0
    3bc6:	d16e      	bne.n	3ca6 <__aeabi_dadd+0x312>
    3bc8:	1c70      	adds	r0, r6, #1
    3bca:	0540      	lsls	r0, r0, #21
    3bcc:	0d40      	lsrs	r0, r0, #21
    3bce:	2801      	cmp	r0, #1
    3bd0:	dc00      	bgt.n	3bd4 <__aeabi_dadd+0x240>
    3bd2:	e0f9      	b.n	3dc8 <__aeabi_dadd+0x434>
    3bd4:	1ab8      	subs	r0, r7, r2
    3bd6:	4684      	mov	ip, r0
    3bd8:	4287      	cmp	r7, r0
    3bda:	4180      	sbcs	r0, r0
    3bdc:	1ae5      	subs	r5, r4, r3
    3bde:	4240      	negs	r0, r0
    3be0:	1a2d      	subs	r5, r5, r0
    3be2:	0228      	lsls	r0, r5, #8
    3be4:	d400      	bmi.n	3be8 <__aeabi_dadd+0x254>
    3be6:	e089      	b.n	3cfc <__aeabi_dadd+0x368>
    3be8:	1bd7      	subs	r7, r2, r7
    3bea:	42ba      	cmp	r2, r7
    3bec:	4192      	sbcs	r2, r2
    3bee:	1b1c      	subs	r4, r3, r4
    3bf0:	4252      	negs	r2, r2
    3bf2:	1aa5      	subs	r5, r4, r2
    3bf4:	46d8      	mov	r8, fp
    3bf6:	e729      	b.n	3a4c <__aeabi_dadd+0xb8>
    3bf8:	4645      	mov	r5, r8
    3bfa:	2400      	movs	r4, #0
    3bfc:	2700      	movs	r7, #0
    3bfe:	e76a      	b.n	3ad6 <__aeabi_dadd+0x142>
    3c00:	4c45      	ldr	r4, [pc, #276]	; (3d18 <__aeabi_dadd+0x384>)
    3c02:	1af6      	subs	r6, r6, r3
    3c04:	402c      	ands	r4, r5
    3c06:	e749      	b.n	3a9c <__aeabi_dadd+0x108>
    3c08:	003d      	movs	r5, r7
    3c0a:	3828      	subs	r0, #40	; 0x28
    3c0c:	4085      	lsls	r5, r0
    3c0e:	2700      	movs	r7, #0
    3c10:	e72e      	b.n	3a70 <__aeabi_dadd+0xdc>
    3c12:	0038      	movs	r0, r7
    3c14:	f001 fb04 	bl	5220 <__clzsi2>
    3c18:	3020      	adds	r0, #32
    3c1a:	e71d      	b.n	3a58 <__aeabi_dadd+0xc4>
    3c1c:	430a      	orrs	r2, r1
    3c1e:	1e51      	subs	r1, r2, #1
    3c20:	418a      	sbcs	r2, r1
    3c22:	2100      	movs	r1, #0
    3c24:	e707      	b.n	3a36 <__aeabi_dadd+0xa2>
    3c26:	2b00      	cmp	r3, #0
    3c28:	d000      	beq.n	3c2c <__aeabi_dadd+0x298>
    3c2a:	e0f3      	b.n	3e14 <__aeabi_dadd+0x480>
    3c2c:	1c70      	adds	r0, r6, #1
    3c2e:	0543      	lsls	r3, r0, #21
    3c30:	0d5b      	lsrs	r3, r3, #21
    3c32:	2b01      	cmp	r3, #1
    3c34:	dc00      	bgt.n	3c38 <__aeabi_dadd+0x2a4>
    3c36:	e0ad      	b.n	3d94 <__aeabi_dadd+0x400>
    3c38:	4b36      	ldr	r3, [pc, #216]	; (3d14 <__aeabi_dadd+0x380>)
    3c3a:	4298      	cmp	r0, r3
    3c3c:	d100      	bne.n	3c40 <__aeabi_dadd+0x2ac>
    3c3e:	e0d1      	b.n	3de4 <__aeabi_dadd+0x450>
    3c40:	18ba      	adds	r2, r7, r2
    3c42:	42ba      	cmp	r2, r7
    3c44:	41bf      	sbcs	r7, r7
    3c46:	1864      	adds	r4, r4, r1
    3c48:	427f      	negs	r7, r7
    3c4a:	19e4      	adds	r4, r4, r7
    3c4c:	07e7      	lsls	r7, r4, #31
    3c4e:	0852      	lsrs	r2, r2, #1
    3c50:	4317      	orrs	r7, r2
    3c52:	0864      	lsrs	r4, r4, #1
    3c54:	0006      	movs	r6, r0
    3c56:	e721      	b.n	3a9c <__aeabi_dadd+0x108>
    3c58:	482e      	ldr	r0, [pc, #184]	; (3d14 <__aeabi_dadd+0x380>)
    3c5a:	4285      	cmp	r5, r0
    3c5c:	d100      	bne.n	3c60 <__aeabi_dadd+0x2cc>
    3c5e:	e093      	b.n	3d88 <__aeabi_dadd+0x3f4>
    3c60:	001d      	movs	r5, r3
    3c62:	e6d0      	b.n	3a06 <__aeabi_dadd+0x72>
    3c64:	0029      	movs	r1, r5
    3c66:	3e1f      	subs	r6, #31
    3c68:	40f1      	lsrs	r1, r6
    3c6a:	2b20      	cmp	r3, #32
    3c6c:	d100      	bne.n	3c70 <__aeabi_dadd+0x2dc>
    3c6e:	e08d      	b.n	3d8c <__aeabi_dadd+0x3f8>
    3c70:	2240      	movs	r2, #64	; 0x40
    3c72:	1ad3      	subs	r3, r2, r3
    3c74:	409d      	lsls	r5, r3
    3c76:	432f      	orrs	r7, r5
    3c78:	1e7d      	subs	r5, r7, #1
    3c7a:	41af      	sbcs	r7, r5
    3c7c:	2400      	movs	r4, #0
    3c7e:	430f      	orrs	r7, r1
    3c80:	2600      	movs	r6, #0
    3c82:	e744      	b.n	3b0e <__aeabi_dadd+0x17a>
    3c84:	002b      	movs	r3, r5
    3c86:	0008      	movs	r0, r1
    3c88:	3b20      	subs	r3, #32
    3c8a:	40d8      	lsrs	r0, r3
    3c8c:	0003      	movs	r3, r0
    3c8e:	2d20      	cmp	r5, #32
    3c90:	d100      	bne.n	3c94 <__aeabi_dadd+0x300>
    3c92:	e07d      	b.n	3d90 <__aeabi_dadd+0x3fc>
    3c94:	2040      	movs	r0, #64	; 0x40
    3c96:	1b45      	subs	r5, r0, r5
    3c98:	40a9      	lsls	r1, r5
    3c9a:	430a      	orrs	r2, r1
    3c9c:	1e51      	subs	r1, r2, #1
    3c9e:	418a      	sbcs	r2, r1
    3ca0:	2100      	movs	r1, #0
    3ca2:	431a      	orrs	r2, r3
    3ca4:	e6c7      	b.n	3a36 <__aeabi_dadd+0xa2>
    3ca6:	2e00      	cmp	r6, #0
    3ca8:	d050      	beq.n	3d4c <__aeabi_dadd+0x3b8>
    3caa:	4e1a      	ldr	r6, [pc, #104]	; (3d14 <__aeabi_dadd+0x380>)
    3cac:	42b0      	cmp	r0, r6
    3cae:	d057      	beq.n	3d60 <__aeabi_dadd+0x3cc>
    3cb0:	2680      	movs	r6, #128	; 0x80
    3cb2:	426b      	negs	r3, r5
    3cb4:	4699      	mov	r9, r3
    3cb6:	0436      	lsls	r6, r6, #16
    3cb8:	4334      	orrs	r4, r6
    3cba:	464b      	mov	r3, r9
    3cbc:	2b38      	cmp	r3, #56	; 0x38
    3cbe:	dd00      	ble.n	3cc2 <__aeabi_dadd+0x32e>
    3cc0:	e0d6      	b.n	3e70 <__aeabi_dadd+0x4dc>
    3cc2:	2b1f      	cmp	r3, #31
    3cc4:	dd00      	ble.n	3cc8 <__aeabi_dadd+0x334>
    3cc6:	e135      	b.n	3f34 <__aeabi_dadd+0x5a0>
    3cc8:	2620      	movs	r6, #32
    3cca:	1af5      	subs	r5, r6, r3
    3ccc:	0026      	movs	r6, r4
    3cce:	40ae      	lsls	r6, r5
    3cd0:	46b2      	mov	sl, r6
    3cd2:	003e      	movs	r6, r7
    3cd4:	40de      	lsrs	r6, r3
    3cd6:	46ac      	mov	ip, r5
    3cd8:	0035      	movs	r5, r6
    3cda:	4656      	mov	r6, sl
    3cdc:	432e      	orrs	r6, r5
    3cde:	4665      	mov	r5, ip
    3ce0:	40af      	lsls	r7, r5
    3ce2:	1e7d      	subs	r5, r7, #1
    3ce4:	41af      	sbcs	r7, r5
    3ce6:	40dc      	lsrs	r4, r3
    3ce8:	4337      	orrs	r7, r6
    3cea:	1bd7      	subs	r7, r2, r7
    3cec:	42ba      	cmp	r2, r7
    3cee:	4192      	sbcs	r2, r2
    3cf0:	1b0c      	subs	r4, r1, r4
    3cf2:	4252      	negs	r2, r2
    3cf4:	1aa4      	subs	r4, r4, r2
    3cf6:	0006      	movs	r6, r0
    3cf8:	46d8      	mov	r8, fp
    3cfa:	e6a3      	b.n	3a44 <__aeabi_dadd+0xb0>
    3cfc:	4664      	mov	r4, ip
    3cfe:	4667      	mov	r7, ip
    3d00:	432c      	orrs	r4, r5
    3d02:	d000      	beq.n	3d06 <__aeabi_dadd+0x372>
    3d04:	e6a2      	b.n	3a4c <__aeabi_dadd+0xb8>
    3d06:	2500      	movs	r5, #0
    3d08:	2600      	movs	r6, #0
    3d0a:	2700      	movs	r7, #0
    3d0c:	e706      	b.n	3b1c <__aeabi_dadd+0x188>
    3d0e:	001e      	movs	r6, r3
    3d10:	e6c4      	b.n	3a9c <__aeabi_dadd+0x108>
    3d12:	46c0      	nop			; (mov r8, r8)
    3d14:	000007ff 	.word	0x000007ff
    3d18:	ff7fffff 	.word	0xff7fffff
    3d1c:	800fffff 	.word	0x800fffff
    3d20:	2b1f      	cmp	r3, #31
    3d22:	dc63      	bgt.n	3dec <__aeabi_dadd+0x458>
    3d24:	2020      	movs	r0, #32
    3d26:	1ac3      	subs	r3, r0, r3
    3d28:	0008      	movs	r0, r1
    3d2a:	4098      	lsls	r0, r3
    3d2c:	469c      	mov	ip, r3
    3d2e:	4683      	mov	fp, r0
    3d30:	4653      	mov	r3, sl
    3d32:	0010      	movs	r0, r2
    3d34:	40d8      	lsrs	r0, r3
    3d36:	0003      	movs	r3, r0
    3d38:	4658      	mov	r0, fp
    3d3a:	4318      	orrs	r0, r3
    3d3c:	4663      	mov	r3, ip
    3d3e:	409a      	lsls	r2, r3
    3d40:	1e53      	subs	r3, r2, #1
    3d42:	419a      	sbcs	r2, r3
    3d44:	4653      	mov	r3, sl
    3d46:	4302      	orrs	r2, r0
    3d48:	40d9      	lsrs	r1, r3
    3d4a:	e703      	b.n	3b54 <__aeabi_dadd+0x1c0>
    3d4c:	0026      	movs	r6, r4
    3d4e:	433e      	orrs	r6, r7
    3d50:	d006      	beq.n	3d60 <__aeabi_dadd+0x3cc>
    3d52:	43eb      	mvns	r3, r5
    3d54:	4699      	mov	r9, r3
    3d56:	2b00      	cmp	r3, #0
    3d58:	d0c7      	beq.n	3cea <__aeabi_dadd+0x356>
    3d5a:	4e94      	ldr	r6, [pc, #592]	; (3fac <__aeabi_dadd+0x618>)
    3d5c:	42b0      	cmp	r0, r6
    3d5e:	d1ac      	bne.n	3cba <__aeabi_dadd+0x326>
    3d60:	000c      	movs	r4, r1
    3d62:	0017      	movs	r7, r2
    3d64:	0006      	movs	r6, r0
    3d66:	46d8      	mov	r8, fp
    3d68:	e698      	b.n	3a9c <__aeabi_dadd+0x108>
    3d6a:	4b90      	ldr	r3, [pc, #576]	; (3fac <__aeabi_dadd+0x618>)
    3d6c:	459a      	cmp	sl, r3
    3d6e:	d00b      	beq.n	3d88 <__aeabi_dadd+0x3f4>
    3d70:	4682      	mov	sl, r0
    3d72:	e6e7      	b.n	3b44 <__aeabi_dadd+0x1b0>
    3d74:	2800      	cmp	r0, #0
    3d76:	d000      	beq.n	3d7a <__aeabi_dadd+0x3e6>
    3d78:	e09e      	b.n	3eb8 <__aeabi_dadd+0x524>
    3d7a:	0018      	movs	r0, r3
    3d7c:	4310      	orrs	r0, r2
    3d7e:	d100      	bne.n	3d82 <__aeabi_dadd+0x3ee>
    3d80:	e0e9      	b.n	3f56 <__aeabi_dadd+0x5c2>
    3d82:	001c      	movs	r4, r3
    3d84:	0017      	movs	r7, r2
    3d86:	46d8      	mov	r8, fp
    3d88:	4e88      	ldr	r6, [pc, #544]	; (3fac <__aeabi_dadd+0x618>)
    3d8a:	e687      	b.n	3a9c <__aeabi_dadd+0x108>
    3d8c:	2500      	movs	r5, #0
    3d8e:	e772      	b.n	3c76 <__aeabi_dadd+0x2e2>
    3d90:	2100      	movs	r1, #0
    3d92:	e782      	b.n	3c9a <__aeabi_dadd+0x306>
    3d94:	0023      	movs	r3, r4
    3d96:	433b      	orrs	r3, r7
    3d98:	2e00      	cmp	r6, #0
    3d9a:	d000      	beq.n	3d9e <__aeabi_dadd+0x40a>
    3d9c:	e0ab      	b.n	3ef6 <__aeabi_dadd+0x562>
    3d9e:	2b00      	cmp	r3, #0
    3da0:	d100      	bne.n	3da4 <__aeabi_dadd+0x410>
    3da2:	e0e7      	b.n	3f74 <__aeabi_dadd+0x5e0>
    3da4:	000b      	movs	r3, r1
    3da6:	4313      	orrs	r3, r2
    3da8:	d100      	bne.n	3dac <__aeabi_dadd+0x418>
    3daa:	e677      	b.n	3a9c <__aeabi_dadd+0x108>
    3dac:	18ba      	adds	r2, r7, r2
    3dae:	42ba      	cmp	r2, r7
    3db0:	41bf      	sbcs	r7, r7
    3db2:	1864      	adds	r4, r4, r1
    3db4:	427f      	negs	r7, r7
    3db6:	19e4      	adds	r4, r4, r7
    3db8:	0223      	lsls	r3, r4, #8
    3dba:	d400      	bmi.n	3dbe <__aeabi_dadd+0x42a>
    3dbc:	e0f2      	b.n	3fa4 <__aeabi_dadd+0x610>
    3dbe:	4b7c      	ldr	r3, [pc, #496]	; (3fb0 <__aeabi_dadd+0x61c>)
    3dc0:	0017      	movs	r7, r2
    3dc2:	401c      	ands	r4, r3
    3dc4:	0006      	movs	r6, r0
    3dc6:	e669      	b.n	3a9c <__aeabi_dadd+0x108>
    3dc8:	0020      	movs	r0, r4
    3dca:	4338      	orrs	r0, r7
    3dcc:	2e00      	cmp	r6, #0
    3dce:	d1d1      	bne.n	3d74 <__aeabi_dadd+0x3e0>
    3dd0:	2800      	cmp	r0, #0
    3dd2:	d15b      	bne.n	3e8c <__aeabi_dadd+0x4f8>
    3dd4:	001c      	movs	r4, r3
    3dd6:	4314      	orrs	r4, r2
    3dd8:	d100      	bne.n	3ddc <__aeabi_dadd+0x448>
    3dda:	e0a8      	b.n	3f2e <__aeabi_dadd+0x59a>
    3ddc:	001c      	movs	r4, r3
    3dde:	0017      	movs	r7, r2
    3de0:	46d8      	mov	r8, fp
    3de2:	e65b      	b.n	3a9c <__aeabi_dadd+0x108>
    3de4:	0006      	movs	r6, r0
    3de6:	2400      	movs	r4, #0
    3de8:	2700      	movs	r7, #0
    3dea:	e697      	b.n	3b1c <__aeabi_dadd+0x188>
    3dec:	4650      	mov	r0, sl
    3dee:	000b      	movs	r3, r1
    3df0:	3820      	subs	r0, #32
    3df2:	40c3      	lsrs	r3, r0
    3df4:	4699      	mov	r9, r3
    3df6:	4653      	mov	r3, sl
    3df8:	2b20      	cmp	r3, #32
    3dfa:	d100      	bne.n	3dfe <__aeabi_dadd+0x46a>
    3dfc:	e095      	b.n	3f2a <__aeabi_dadd+0x596>
    3dfe:	2340      	movs	r3, #64	; 0x40
    3e00:	4650      	mov	r0, sl
    3e02:	1a1b      	subs	r3, r3, r0
    3e04:	4099      	lsls	r1, r3
    3e06:	430a      	orrs	r2, r1
    3e08:	1e51      	subs	r1, r2, #1
    3e0a:	418a      	sbcs	r2, r1
    3e0c:	464b      	mov	r3, r9
    3e0e:	2100      	movs	r1, #0
    3e10:	431a      	orrs	r2, r3
    3e12:	e69f      	b.n	3b54 <__aeabi_dadd+0x1c0>
    3e14:	2e00      	cmp	r6, #0
    3e16:	d130      	bne.n	3e7a <__aeabi_dadd+0x4e6>
    3e18:	0026      	movs	r6, r4
    3e1a:	433e      	orrs	r6, r7
    3e1c:	d067      	beq.n	3eee <__aeabi_dadd+0x55a>
    3e1e:	43db      	mvns	r3, r3
    3e20:	469a      	mov	sl, r3
    3e22:	2b00      	cmp	r3, #0
    3e24:	d01c      	beq.n	3e60 <__aeabi_dadd+0x4cc>
    3e26:	4e61      	ldr	r6, [pc, #388]	; (3fac <__aeabi_dadd+0x618>)
    3e28:	42b0      	cmp	r0, r6
    3e2a:	d060      	beq.n	3eee <__aeabi_dadd+0x55a>
    3e2c:	4653      	mov	r3, sl
    3e2e:	2b38      	cmp	r3, #56	; 0x38
    3e30:	dd00      	ble.n	3e34 <__aeabi_dadd+0x4a0>
    3e32:	e096      	b.n	3f62 <__aeabi_dadd+0x5ce>
    3e34:	2b1f      	cmp	r3, #31
    3e36:	dd00      	ble.n	3e3a <__aeabi_dadd+0x4a6>
    3e38:	e09f      	b.n	3f7a <__aeabi_dadd+0x5e6>
    3e3a:	2620      	movs	r6, #32
    3e3c:	1af3      	subs	r3, r6, r3
    3e3e:	0026      	movs	r6, r4
    3e40:	409e      	lsls	r6, r3
    3e42:	469c      	mov	ip, r3
    3e44:	46b3      	mov	fp, r6
    3e46:	4653      	mov	r3, sl
    3e48:	003e      	movs	r6, r7
    3e4a:	40de      	lsrs	r6, r3
    3e4c:	0033      	movs	r3, r6
    3e4e:	465e      	mov	r6, fp
    3e50:	431e      	orrs	r6, r3
    3e52:	4663      	mov	r3, ip
    3e54:	409f      	lsls	r7, r3
    3e56:	1e7b      	subs	r3, r7, #1
    3e58:	419f      	sbcs	r7, r3
    3e5a:	4653      	mov	r3, sl
    3e5c:	40dc      	lsrs	r4, r3
    3e5e:	4337      	orrs	r7, r6
    3e60:	18bf      	adds	r7, r7, r2
    3e62:	4297      	cmp	r7, r2
    3e64:	4192      	sbcs	r2, r2
    3e66:	1864      	adds	r4, r4, r1
    3e68:	4252      	negs	r2, r2
    3e6a:	18a4      	adds	r4, r4, r2
    3e6c:	0006      	movs	r6, r0
    3e6e:	e678      	b.n	3b62 <__aeabi_dadd+0x1ce>
    3e70:	4327      	orrs	r7, r4
    3e72:	1e7c      	subs	r4, r7, #1
    3e74:	41a7      	sbcs	r7, r4
    3e76:	2400      	movs	r4, #0
    3e78:	e737      	b.n	3cea <__aeabi_dadd+0x356>
    3e7a:	4e4c      	ldr	r6, [pc, #304]	; (3fac <__aeabi_dadd+0x618>)
    3e7c:	42b0      	cmp	r0, r6
    3e7e:	d036      	beq.n	3eee <__aeabi_dadd+0x55a>
    3e80:	2680      	movs	r6, #128	; 0x80
    3e82:	425b      	negs	r3, r3
    3e84:	0436      	lsls	r6, r6, #16
    3e86:	469a      	mov	sl, r3
    3e88:	4334      	orrs	r4, r6
    3e8a:	e7cf      	b.n	3e2c <__aeabi_dadd+0x498>
    3e8c:	0018      	movs	r0, r3
    3e8e:	4310      	orrs	r0, r2
    3e90:	d100      	bne.n	3e94 <__aeabi_dadd+0x500>
    3e92:	e603      	b.n	3a9c <__aeabi_dadd+0x108>
    3e94:	1ab8      	subs	r0, r7, r2
    3e96:	4684      	mov	ip, r0
    3e98:	4567      	cmp	r7, ip
    3e9a:	41ad      	sbcs	r5, r5
    3e9c:	1ae0      	subs	r0, r4, r3
    3e9e:	426d      	negs	r5, r5
    3ea0:	1b40      	subs	r0, r0, r5
    3ea2:	0205      	lsls	r5, r0, #8
    3ea4:	d400      	bmi.n	3ea8 <__aeabi_dadd+0x514>
    3ea6:	e62c      	b.n	3b02 <__aeabi_dadd+0x16e>
    3ea8:	1bd7      	subs	r7, r2, r7
    3eaa:	42ba      	cmp	r2, r7
    3eac:	4192      	sbcs	r2, r2
    3eae:	1b1c      	subs	r4, r3, r4
    3eb0:	4252      	negs	r2, r2
    3eb2:	1aa4      	subs	r4, r4, r2
    3eb4:	46d8      	mov	r8, fp
    3eb6:	e5f1      	b.n	3a9c <__aeabi_dadd+0x108>
    3eb8:	0018      	movs	r0, r3
    3eba:	4310      	orrs	r0, r2
    3ebc:	d100      	bne.n	3ec0 <__aeabi_dadd+0x52c>
    3ebe:	e763      	b.n	3d88 <__aeabi_dadd+0x3f4>
    3ec0:	08f8      	lsrs	r0, r7, #3
    3ec2:	0767      	lsls	r7, r4, #29
    3ec4:	4307      	orrs	r7, r0
    3ec6:	2080      	movs	r0, #128	; 0x80
    3ec8:	08e4      	lsrs	r4, r4, #3
    3eca:	0300      	lsls	r0, r0, #12
    3ecc:	4204      	tst	r4, r0
    3ece:	d008      	beq.n	3ee2 <__aeabi_dadd+0x54e>
    3ed0:	08dd      	lsrs	r5, r3, #3
    3ed2:	4205      	tst	r5, r0
    3ed4:	d105      	bne.n	3ee2 <__aeabi_dadd+0x54e>
    3ed6:	08d2      	lsrs	r2, r2, #3
    3ed8:	0759      	lsls	r1, r3, #29
    3eda:	4311      	orrs	r1, r2
    3edc:	000f      	movs	r7, r1
    3ede:	002c      	movs	r4, r5
    3ee0:	46d8      	mov	r8, fp
    3ee2:	0f7b      	lsrs	r3, r7, #29
    3ee4:	00e4      	lsls	r4, r4, #3
    3ee6:	431c      	orrs	r4, r3
    3ee8:	00ff      	lsls	r7, r7, #3
    3eea:	4e30      	ldr	r6, [pc, #192]	; (3fac <__aeabi_dadd+0x618>)
    3eec:	e5d6      	b.n	3a9c <__aeabi_dadd+0x108>
    3eee:	000c      	movs	r4, r1
    3ef0:	0017      	movs	r7, r2
    3ef2:	0006      	movs	r6, r0
    3ef4:	e5d2      	b.n	3a9c <__aeabi_dadd+0x108>
    3ef6:	2b00      	cmp	r3, #0
    3ef8:	d038      	beq.n	3f6c <__aeabi_dadd+0x5d8>
    3efa:	000b      	movs	r3, r1
    3efc:	4313      	orrs	r3, r2
    3efe:	d100      	bne.n	3f02 <__aeabi_dadd+0x56e>
    3f00:	e742      	b.n	3d88 <__aeabi_dadd+0x3f4>
    3f02:	08f8      	lsrs	r0, r7, #3
    3f04:	0767      	lsls	r7, r4, #29
    3f06:	4307      	orrs	r7, r0
    3f08:	2080      	movs	r0, #128	; 0x80
    3f0a:	08e4      	lsrs	r4, r4, #3
    3f0c:	0300      	lsls	r0, r0, #12
    3f0e:	4204      	tst	r4, r0
    3f10:	d0e7      	beq.n	3ee2 <__aeabi_dadd+0x54e>
    3f12:	08cb      	lsrs	r3, r1, #3
    3f14:	4203      	tst	r3, r0
    3f16:	d1e4      	bne.n	3ee2 <__aeabi_dadd+0x54e>
    3f18:	08d2      	lsrs	r2, r2, #3
    3f1a:	0749      	lsls	r1, r1, #29
    3f1c:	4311      	orrs	r1, r2
    3f1e:	000f      	movs	r7, r1
    3f20:	001c      	movs	r4, r3
    3f22:	e7de      	b.n	3ee2 <__aeabi_dadd+0x54e>
    3f24:	2700      	movs	r7, #0
    3f26:	2400      	movs	r4, #0
    3f28:	e5d5      	b.n	3ad6 <__aeabi_dadd+0x142>
    3f2a:	2100      	movs	r1, #0
    3f2c:	e76b      	b.n	3e06 <__aeabi_dadd+0x472>
    3f2e:	2500      	movs	r5, #0
    3f30:	2700      	movs	r7, #0
    3f32:	e5f3      	b.n	3b1c <__aeabi_dadd+0x188>
    3f34:	464e      	mov	r6, r9
    3f36:	0025      	movs	r5, r4
    3f38:	3e20      	subs	r6, #32
    3f3a:	40f5      	lsrs	r5, r6
    3f3c:	464b      	mov	r3, r9
    3f3e:	002e      	movs	r6, r5
    3f40:	2b20      	cmp	r3, #32
    3f42:	d02d      	beq.n	3fa0 <__aeabi_dadd+0x60c>
    3f44:	2540      	movs	r5, #64	; 0x40
    3f46:	1aed      	subs	r5, r5, r3
    3f48:	40ac      	lsls	r4, r5
    3f4a:	4327      	orrs	r7, r4
    3f4c:	1e7c      	subs	r4, r7, #1
    3f4e:	41a7      	sbcs	r7, r4
    3f50:	2400      	movs	r4, #0
    3f52:	4337      	orrs	r7, r6
    3f54:	e6c9      	b.n	3cea <__aeabi_dadd+0x356>
    3f56:	2480      	movs	r4, #128	; 0x80
    3f58:	2500      	movs	r5, #0
    3f5a:	0324      	lsls	r4, r4, #12
    3f5c:	4e13      	ldr	r6, [pc, #76]	; (3fac <__aeabi_dadd+0x618>)
    3f5e:	2700      	movs	r7, #0
    3f60:	e5dc      	b.n	3b1c <__aeabi_dadd+0x188>
    3f62:	4327      	orrs	r7, r4
    3f64:	1e7c      	subs	r4, r7, #1
    3f66:	41a7      	sbcs	r7, r4
    3f68:	2400      	movs	r4, #0
    3f6a:	e779      	b.n	3e60 <__aeabi_dadd+0x4cc>
    3f6c:	000c      	movs	r4, r1
    3f6e:	0017      	movs	r7, r2
    3f70:	4e0e      	ldr	r6, [pc, #56]	; (3fac <__aeabi_dadd+0x618>)
    3f72:	e593      	b.n	3a9c <__aeabi_dadd+0x108>
    3f74:	000c      	movs	r4, r1
    3f76:	0017      	movs	r7, r2
    3f78:	e590      	b.n	3a9c <__aeabi_dadd+0x108>
    3f7a:	4656      	mov	r6, sl
    3f7c:	0023      	movs	r3, r4
    3f7e:	3e20      	subs	r6, #32
    3f80:	40f3      	lsrs	r3, r6
    3f82:	4699      	mov	r9, r3
    3f84:	4653      	mov	r3, sl
    3f86:	2b20      	cmp	r3, #32
    3f88:	d00e      	beq.n	3fa8 <__aeabi_dadd+0x614>
    3f8a:	2340      	movs	r3, #64	; 0x40
    3f8c:	4656      	mov	r6, sl
    3f8e:	1b9b      	subs	r3, r3, r6
    3f90:	409c      	lsls	r4, r3
    3f92:	4327      	orrs	r7, r4
    3f94:	1e7c      	subs	r4, r7, #1
    3f96:	41a7      	sbcs	r7, r4
    3f98:	464b      	mov	r3, r9
    3f9a:	2400      	movs	r4, #0
    3f9c:	431f      	orrs	r7, r3
    3f9e:	e75f      	b.n	3e60 <__aeabi_dadd+0x4cc>
    3fa0:	2400      	movs	r4, #0
    3fa2:	e7d2      	b.n	3f4a <__aeabi_dadd+0x5b6>
    3fa4:	0017      	movs	r7, r2
    3fa6:	e5b2      	b.n	3b0e <__aeabi_dadd+0x17a>
    3fa8:	2400      	movs	r4, #0
    3faa:	e7f2      	b.n	3f92 <__aeabi_dadd+0x5fe>
    3fac:	000007ff 	.word	0x000007ff
    3fb0:	ff7fffff 	.word	0xff7fffff

00003fb4 <__aeabi_ddiv>:
    3fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3fb6:	4657      	mov	r7, sl
    3fb8:	4645      	mov	r5, r8
    3fba:	46de      	mov	lr, fp
    3fbc:	464e      	mov	r6, r9
    3fbe:	b5e0      	push	{r5, r6, r7, lr}
    3fc0:	004c      	lsls	r4, r1, #1
    3fc2:	030e      	lsls	r6, r1, #12
    3fc4:	b087      	sub	sp, #28
    3fc6:	4683      	mov	fp, r0
    3fc8:	4692      	mov	sl, r2
    3fca:	001d      	movs	r5, r3
    3fcc:	4680      	mov	r8, r0
    3fce:	0b36      	lsrs	r6, r6, #12
    3fd0:	0d64      	lsrs	r4, r4, #21
    3fd2:	0fcf      	lsrs	r7, r1, #31
    3fd4:	2c00      	cmp	r4, #0
    3fd6:	d04f      	beq.n	4078 <__aeabi_ddiv+0xc4>
    3fd8:	4b6f      	ldr	r3, [pc, #444]	; (4198 <__aeabi_ddiv+0x1e4>)
    3fda:	429c      	cmp	r4, r3
    3fdc:	d035      	beq.n	404a <__aeabi_ddiv+0x96>
    3fde:	2380      	movs	r3, #128	; 0x80
    3fe0:	0f42      	lsrs	r2, r0, #29
    3fe2:	041b      	lsls	r3, r3, #16
    3fe4:	00f6      	lsls	r6, r6, #3
    3fe6:	4313      	orrs	r3, r2
    3fe8:	4333      	orrs	r3, r6
    3fea:	4699      	mov	r9, r3
    3fec:	00c3      	lsls	r3, r0, #3
    3fee:	4698      	mov	r8, r3
    3ff0:	4b6a      	ldr	r3, [pc, #424]	; (419c <__aeabi_ddiv+0x1e8>)
    3ff2:	2600      	movs	r6, #0
    3ff4:	469c      	mov	ip, r3
    3ff6:	2300      	movs	r3, #0
    3ff8:	4464      	add	r4, ip
    3ffa:	9303      	str	r3, [sp, #12]
    3ffc:	032b      	lsls	r3, r5, #12
    3ffe:	0b1b      	lsrs	r3, r3, #12
    4000:	469b      	mov	fp, r3
    4002:	006b      	lsls	r3, r5, #1
    4004:	0fed      	lsrs	r5, r5, #31
    4006:	4650      	mov	r0, sl
    4008:	0d5b      	lsrs	r3, r3, #21
    400a:	9501      	str	r5, [sp, #4]
    400c:	d05e      	beq.n	40cc <__aeabi_ddiv+0x118>
    400e:	4a62      	ldr	r2, [pc, #392]	; (4198 <__aeabi_ddiv+0x1e4>)
    4010:	4293      	cmp	r3, r2
    4012:	d053      	beq.n	40bc <__aeabi_ddiv+0x108>
    4014:	465a      	mov	r2, fp
    4016:	00d1      	lsls	r1, r2, #3
    4018:	2280      	movs	r2, #128	; 0x80
    401a:	0f40      	lsrs	r0, r0, #29
    401c:	0412      	lsls	r2, r2, #16
    401e:	4302      	orrs	r2, r0
    4020:	430a      	orrs	r2, r1
    4022:	4693      	mov	fp, r2
    4024:	4652      	mov	r2, sl
    4026:	00d1      	lsls	r1, r2, #3
    4028:	4a5c      	ldr	r2, [pc, #368]	; (419c <__aeabi_ddiv+0x1e8>)
    402a:	4694      	mov	ip, r2
    402c:	2200      	movs	r2, #0
    402e:	4463      	add	r3, ip
    4030:	0038      	movs	r0, r7
    4032:	4068      	eors	r0, r5
    4034:	4684      	mov	ip, r0
    4036:	9002      	str	r0, [sp, #8]
    4038:	1ae4      	subs	r4, r4, r3
    403a:	4316      	orrs	r6, r2
    403c:	2e0f      	cmp	r6, #15
    403e:	d900      	bls.n	4042 <__aeabi_ddiv+0x8e>
    4040:	e0b4      	b.n	41ac <__aeabi_ddiv+0x1f8>
    4042:	4b57      	ldr	r3, [pc, #348]	; (41a0 <__aeabi_ddiv+0x1ec>)
    4044:	00b6      	lsls	r6, r6, #2
    4046:	599b      	ldr	r3, [r3, r6]
    4048:	469f      	mov	pc, r3
    404a:	0003      	movs	r3, r0
    404c:	4333      	orrs	r3, r6
    404e:	4699      	mov	r9, r3
    4050:	d16c      	bne.n	412c <__aeabi_ddiv+0x178>
    4052:	2300      	movs	r3, #0
    4054:	4698      	mov	r8, r3
    4056:	3302      	adds	r3, #2
    4058:	2608      	movs	r6, #8
    405a:	9303      	str	r3, [sp, #12]
    405c:	e7ce      	b.n	3ffc <__aeabi_ddiv+0x48>
    405e:	46cb      	mov	fp, r9
    4060:	4641      	mov	r1, r8
    4062:	9a03      	ldr	r2, [sp, #12]
    4064:	9701      	str	r7, [sp, #4]
    4066:	2a02      	cmp	r2, #2
    4068:	d165      	bne.n	4136 <__aeabi_ddiv+0x182>
    406a:	9b01      	ldr	r3, [sp, #4]
    406c:	4c4a      	ldr	r4, [pc, #296]	; (4198 <__aeabi_ddiv+0x1e4>)
    406e:	469c      	mov	ip, r3
    4070:	2300      	movs	r3, #0
    4072:	2200      	movs	r2, #0
    4074:	4698      	mov	r8, r3
    4076:	e06b      	b.n	4150 <__aeabi_ddiv+0x19c>
    4078:	0003      	movs	r3, r0
    407a:	4333      	orrs	r3, r6
    407c:	4699      	mov	r9, r3
    407e:	d04e      	beq.n	411e <__aeabi_ddiv+0x16a>
    4080:	2e00      	cmp	r6, #0
    4082:	d100      	bne.n	4086 <__aeabi_ddiv+0xd2>
    4084:	e1bc      	b.n	4400 <__aeabi_ddiv+0x44c>
    4086:	0030      	movs	r0, r6
    4088:	f001 f8ca 	bl	5220 <__clzsi2>
    408c:	0003      	movs	r3, r0
    408e:	3b0b      	subs	r3, #11
    4090:	2b1c      	cmp	r3, #28
    4092:	dd00      	ble.n	4096 <__aeabi_ddiv+0xe2>
    4094:	e1ac      	b.n	43f0 <__aeabi_ddiv+0x43c>
    4096:	221d      	movs	r2, #29
    4098:	1ad3      	subs	r3, r2, r3
    409a:	465a      	mov	r2, fp
    409c:	0001      	movs	r1, r0
    409e:	40da      	lsrs	r2, r3
    40a0:	3908      	subs	r1, #8
    40a2:	408e      	lsls	r6, r1
    40a4:	0013      	movs	r3, r2
    40a6:	4333      	orrs	r3, r6
    40a8:	4699      	mov	r9, r3
    40aa:	465b      	mov	r3, fp
    40ac:	408b      	lsls	r3, r1
    40ae:	4698      	mov	r8, r3
    40b0:	2300      	movs	r3, #0
    40b2:	4c3c      	ldr	r4, [pc, #240]	; (41a4 <__aeabi_ddiv+0x1f0>)
    40b4:	2600      	movs	r6, #0
    40b6:	1a24      	subs	r4, r4, r0
    40b8:	9303      	str	r3, [sp, #12]
    40ba:	e79f      	b.n	3ffc <__aeabi_ddiv+0x48>
    40bc:	4651      	mov	r1, sl
    40be:	465a      	mov	r2, fp
    40c0:	4311      	orrs	r1, r2
    40c2:	d129      	bne.n	4118 <__aeabi_ddiv+0x164>
    40c4:	2200      	movs	r2, #0
    40c6:	4693      	mov	fp, r2
    40c8:	3202      	adds	r2, #2
    40ca:	e7b1      	b.n	4030 <__aeabi_ddiv+0x7c>
    40cc:	4659      	mov	r1, fp
    40ce:	4301      	orrs	r1, r0
    40d0:	d01e      	beq.n	4110 <__aeabi_ddiv+0x15c>
    40d2:	465b      	mov	r3, fp
    40d4:	2b00      	cmp	r3, #0
    40d6:	d100      	bne.n	40da <__aeabi_ddiv+0x126>
    40d8:	e19e      	b.n	4418 <__aeabi_ddiv+0x464>
    40da:	4658      	mov	r0, fp
    40dc:	f001 f8a0 	bl	5220 <__clzsi2>
    40e0:	0003      	movs	r3, r0
    40e2:	3b0b      	subs	r3, #11
    40e4:	2b1c      	cmp	r3, #28
    40e6:	dd00      	ble.n	40ea <__aeabi_ddiv+0x136>
    40e8:	e18f      	b.n	440a <__aeabi_ddiv+0x456>
    40ea:	0002      	movs	r2, r0
    40ec:	4659      	mov	r1, fp
    40ee:	3a08      	subs	r2, #8
    40f0:	4091      	lsls	r1, r2
    40f2:	468b      	mov	fp, r1
    40f4:	211d      	movs	r1, #29
    40f6:	1acb      	subs	r3, r1, r3
    40f8:	4651      	mov	r1, sl
    40fa:	40d9      	lsrs	r1, r3
    40fc:	000b      	movs	r3, r1
    40fe:	4659      	mov	r1, fp
    4100:	430b      	orrs	r3, r1
    4102:	4651      	mov	r1, sl
    4104:	469b      	mov	fp, r3
    4106:	4091      	lsls	r1, r2
    4108:	4b26      	ldr	r3, [pc, #152]	; (41a4 <__aeabi_ddiv+0x1f0>)
    410a:	2200      	movs	r2, #0
    410c:	1a1b      	subs	r3, r3, r0
    410e:	e78f      	b.n	4030 <__aeabi_ddiv+0x7c>
    4110:	2300      	movs	r3, #0
    4112:	2201      	movs	r2, #1
    4114:	469b      	mov	fp, r3
    4116:	e78b      	b.n	4030 <__aeabi_ddiv+0x7c>
    4118:	4651      	mov	r1, sl
    411a:	2203      	movs	r2, #3
    411c:	e788      	b.n	4030 <__aeabi_ddiv+0x7c>
    411e:	2300      	movs	r3, #0
    4120:	4698      	mov	r8, r3
    4122:	3301      	adds	r3, #1
    4124:	2604      	movs	r6, #4
    4126:	2400      	movs	r4, #0
    4128:	9303      	str	r3, [sp, #12]
    412a:	e767      	b.n	3ffc <__aeabi_ddiv+0x48>
    412c:	2303      	movs	r3, #3
    412e:	46b1      	mov	r9, r6
    4130:	9303      	str	r3, [sp, #12]
    4132:	260c      	movs	r6, #12
    4134:	e762      	b.n	3ffc <__aeabi_ddiv+0x48>
    4136:	2a03      	cmp	r2, #3
    4138:	d100      	bne.n	413c <__aeabi_ddiv+0x188>
    413a:	e25c      	b.n	45f6 <__aeabi_ddiv+0x642>
    413c:	9b01      	ldr	r3, [sp, #4]
    413e:	2a01      	cmp	r2, #1
    4140:	d000      	beq.n	4144 <__aeabi_ddiv+0x190>
    4142:	e1e4      	b.n	450e <__aeabi_ddiv+0x55a>
    4144:	4013      	ands	r3, r2
    4146:	469c      	mov	ip, r3
    4148:	2300      	movs	r3, #0
    414a:	2400      	movs	r4, #0
    414c:	2200      	movs	r2, #0
    414e:	4698      	mov	r8, r3
    4150:	2100      	movs	r1, #0
    4152:	0312      	lsls	r2, r2, #12
    4154:	0b13      	lsrs	r3, r2, #12
    4156:	0d0a      	lsrs	r2, r1, #20
    4158:	0512      	lsls	r2, r2, #20
    415a:	431a      	orrs	r2, r3
    415c:	0523      	lsls	r3, r4, #20
    415e:	4c12      	ldr	r4, [pc, #72]	; (41a8 <__aeabi_ddiv+0x1f4>)
    4160:	4640      	mov	r0, r8
    4162:	4022      	ands	r2, r4
    4164:	4313      	orrs	r3, r2
    4166:	4662      	mov	r2, ip
    4168:	005b      	lsls	r3, r3, #1
    416a:	07d2      	lsls	r2, r2, #31
    416c:	085b      	lsrs	r3, r3, #1
    416e:	4313      	orrs	r3, r2
    4170:	0019      	movs	r1, r3
    4172:	b007      	add	sp, #28
    4174:	bc3c      	pop	{r2, r3, r4, r5}
    4176:	4690      	mov	r8, r2
    4178:	4699      	mov	r9, r3
    417a:	46a2      	mov	sl, r4
    417c:	46ab      	mov	fp, r5
    417e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4180:	2300      	movs	r3, #0
    4182:	2280      	movs	r2, #128	; 0x80
    4184:	469c      	mov	ip, r3
    4186:	0312      	lsls	r2, r2, #12
    4188:	4698      	mov	r8, r3
    418a:	4c03      	ldr	r4, [pc, #12]	; (4198 <__aeabi_ddiv+0x1e4>)
    418c:	e7e0      	b.n	4150 <__aeabi_ddiv+0x19c>
    418e:	2300      	movs	r3, #0
    4190:	4c01      	ldr	r4, [pc, #4]	; (4198 <__aeabi_ddiv+0x1e4>)
    4192:	2200      	movs	r2, #0
    4194:	4698      	mov	r8, r3
    4196:	e7db      	b.n	4150 <__aeabi_ddiv+0x19c>
    4198:	000007ff 	.word	0x000007ff
    419c:	fffffc01 	.word	0xfffffc01
    41a0:	00005e30 	.word	0x00005e30
    41a4:	fffffc0d 	.word	0xfffffc0d
    41a8:	800fffff 	.word	0x800fffff
    41ac:	45d9      	cmp	r9, fp
    41ae:	d900      	bls.n	41b2 <__aeabi_ddiv+0x1fe>
    41b0:	e139      	b.n	4426 <__aeabi_ddiv+0x472>
    41b2:	d100      	bne.n	41b6 <__aeabi_ddiv+0x202>
    41b4:	e134      	b.n	4420 <__aeabi_ddiv+0x46c>
    41b6:	2300      	movs	r3, #0
    41b8:	4646      	mov	r6, r8
    41ba:	464d      	mov	r5, r9
    41bc:	469a      	mov	sl, r3
    41be:	3c01      	subs	r4, #1
    41c0:	465b      	mov	r3, fp
    41c2:	0e0a      	lsrs	r2, r1, #24
    41c4:	021b      	lsls	r3, r3, #8
    41c6:	431a      	orrs	r2, r3
    41c8:	020b      	lsls	r3, r1, #8
    41ca:	0c17      	lsrs	r7, r2, #16
    41cc:	9303      	str	r3, [sp, #12]
    41ce:	0413      	lsls	r3, r2, #16
    41d0:	0c1b      	lsrs	r3, r3, #16
    41d2:	0039      	movs	r1, r7
    41d4:	0028      	movs	r0, r5
    41d6:	4690      	mov	r8, r2
    41d8:	9301      	str	r3, [sp, #4]
    41da:	f7ff fb25 	bl	3828 <__udivsi3>
    41de:	0002      	movs	r2, r0
    41e0:	9b01      	ldr	r3, [sp, #4]
    41e2:	4683      	mov	fp, r0
    41e4:	435a      	muls	r2, r3
    41e6:	0028      	movs	r0, r5
    41e8:	0039      	movs	r1, r7
    41ea:	4691      	mov	r9, r2
    41ec:	f7ff fba2 	bl	3934 <__aeabi_uidivmod>
    41f0:	0c35      	lsrs	r5, r6, #16
    41f2:	0409      	lsls	r1, r1, #16
    41f4:	430d      	orrs	r5, r1
    41f6:	45a9      	cmp	r9, r5
    41f8:	d90d      	bls.n	4216 <__aeabi_ddiv+0x262>
    41fa:	465b      	mov	r3, fp
    41fc:	4445      	add	r5, r8
    41fe:	3b01      	subs	r3, #1
    4200:	45a8      	cmp	r8, r5
    4202:	d900      	bls.n	4206 <__aeabi_ddiv+0x252>
    4204:	e13a      	b.n	447c <__aeabi_ddiv+0x4c8>
    4206:	45a9      	cmp	r9, r5
    4208:	d800      	bhi.n	420c <__aeabi_ddiv+0x258>
    420a:	e137      	b.n	447c <__aeabi_ddiv+0x4c8>
    420c:	2302      	movs	r3, #2
    420e:	425b      	negs	r3, r3
    4210:	469c      	mov	ip, r3
    4212:	4445      	add	r5, r8
    4214:	44e3      	add	fp, ip
    4216:	464b      	mov	r3, r9
    4218:	1aeb      	subs	r3, r5, r3
    421a:	0039      	movs	r1, r7
    421c:	0018      	movs	r0, r3
    421e:	9304      	str	r3, [sp, #16]
    4220:	f7ff fb02 	bl	3828 <__udivsi3>
    4224:	9b01      	ldr	r3, [sp, #4]
    4226:	0005      	movs	r5, r0
    4228:	4343      	muls	r3, r0
    422a:	0039      	movs	r1, r7
    422c:	9804      	ldr	r0, [sp, #16]
    422e:	4699      	mov	r9, r3
    4230:	f7ff fb80 	bl	3934 <__aeabi_uidivmod>
    4234:	0433      	lsls	r3, r6, #16
    4236:	0409      	lsls	r1, r1, #16
    4238:	0c1b      	lsrs	r3, r3, #16
    423a:	430b      	orrs	r3, r1
    423c:	4599      	cmp	r9, r3
    423e:	d909      	bls.n	4254 <__aeabi_ddiv+0x2a0>
    4240:	4443      	add	r3, r8
    4242:	1e6a      	subs	r2, r5, #1
    4244:	4598      	cmp	r8, r3
    4246:	d900      	bls.n	424a <__aeabi_ddiv+0x296>
    4248:	e11a      	b.n	4480 <__aeabi_ddiv+0x4cc>
    424a:	4599      	cmp	r9, r3
    424c:	d800      	bhi.n	4250 <__aeabi_ddiv+0x29c>
    424e:	e117      	b.n	4480 <__aeabi_ddiv+0x4cc>
    4250:	3d02      	subs	r5, #2
    4252:	4443      	add	r3, r8
    4254:	464a      	mov	r2, r9
    4256:	1a9b      	subs	r3, r3, r2
    4258:	465a      	mov	r2, fp
    425a:	0412      	lsls	r2, r2, #16
    425c:	432a      	orrs	r2, r5
    425e:	9903      	ldr	r1, [sp, #12]
    4260:	4693      	mov	fp, r2
    4262:	0c10      	lsrs	r0, r2, #16
    4264:	0c0a      	lsrs	r2, r1, #16
    4266:	4691      	mov	r9, r2
    4268:	0409      	lsls	r1, r1, #16
    426a:	465a      	mov	r2, fp
    426c:	0c09      	lsrs	r1, r1, #16
    426e:	464e      	mov	r6, r9
    4270:	000d      	movs	r5, r1
    4272:	0412      	lsls	r2, r2, #16
    4274:	0c12      	lsrs	r2, r2, #16
    4276:	4345      	muls	r5, r0
    4278:	9105      	str	r1, [sp, #20]
    427a:	4351      	muls	r1, r2
    427c:	4372      	muls	r2, r6
    427e:	4370      	muls	r0, r6
    4280:	1952      	adds	r2, r2, r5
    4282:	0c0e      	lsrs	r6, r1, #16
    4284:	18b2      	adds	r2, r6, r2
    4286:	4295      	cmp	r5, r2
    4288:	d903      	bls.n	4292 <__aeabi_ddiv+0x2de>
    428a:	2580      	movs	r5, #128	; 0x80
    428c:	026d      	lsls	r5, r5, #9
    428e:	46ac      	mov	ip, r5
    4290:	4460      	add	r0, ip
    4292:	0c15      	lsrs	r5, r2, #16
    4294:	0409      	lsls	r1, r1, #16
    4296:	0412      	lsls	r2, r2, #16
    4298:	0c09      	lsrs	r1, r1, #16
    429a:	1828      	adds	r0, r5, r0
    429c:	1852      	adds	r2, r2, r1
    429e:	4283      	cmp	r3, r0
    42a0:	d200      	bcs.n	42a4 <__aeabi_ddiv+0x2f0>
    42a2:	e0ce      	b.n	4442 <__aeabi_ddiv+0x48e>
    42a4:	d100      	bne.n	42a8 <__aeabi_ddiv+0x2f4>
    42a6:	e0c8      	b.n	443a <__aeabi_ddiv+0x486>
    42a8:	1a1d      	subs	r5, r3, r0
    42aa:	4653      	mov	r3, sl
    42ac:	1a9e      	subs	r6, r3, r2
    42ae:	45b2      	cmp	sl, r6
    42b0:	4192      	sbcs	r2, r2
    42b2:	4252      	negs	r2, r2
    42b4:	1aab      	subs	r3, r5, r2
    42b6:	469a      	mov	sl, r3
    42b8:	4598      	cmp	r8, r3
    42ba:	d100      	bne.n	42be <__aeabi_ddiv+0x30a>
    42bc:	e117      	b.n	44ee <__aeabi_ddiv+0x53a>
    42be:	0039      	movs	r1, r7
    42c0:	0018      	movs	r0, r3
    42c2:	f7ff fab1 	bl	3828 <__udivsi3>
    42c6:	9b01      	ldr	r3, [sp, #4]
    42c8:	0005      	movs	r5, r0
    42ca:	4343      	muls	r3, r0
    42cc:	0039      	movs	r1, r7
    42ce:	4650      	mov	r0, sl
    42d0:	9304      	str	r3, [sp, #16]
    42d2:	f7ff fb2f 	bl	3934 <__aeabi_uidivmod>
    42d6:	9804      	ldr	r0, [sp, #16]
    42d8:	040b      	lsls	r3, r1, #16
    42da:	0c31      	lsrs	r1, r6, #16
    42dc:	4319      	orrs	r1, r3
    42de:	4288      	cmp	r0, r1
    42e0:	d909      	bls.n	42f6 <__aeabi_ddiv+0x342>
    42e2:	4441      	add	r1, r8
    42e4:	1e6b      	subs	r3, r5, #1
    42e6:	4588      	cmp	r8, r1
    42e8:	d900      	bls.n	42ec <__aeabi_ddiv+0x338>
    42ea:	e107      	b.n	44fc <__aeabi_ddiv+0x548>
    42ec:	4288      	cmp	r0, r1
    42ee:	d800      	bhi.n	42f2 <__aeabi_ddiv+0x33e>
    42f0:	e104      	b.n	44fc <__aeabi_ddiv+0x548>
    42f2:	3d02      	subs	r5, #2
    42f4:	4441      	add	r1, r8
    42f6:	9b04      	ldr	r3, [sp, #16]
    42f8:	1acb      	subs	r3, r1, r3
    42fa:	0018      	movs	r0, r3
    42fc:	0039      	movs	r1, r7
    42fe:	9304      	str	r3, [sp, #16]
    4300:	f7ff fa92 	bl	3828 <__udivsi3>
    4304:	9b01      	ldr	r3, [sp, #4]
    4306:	4682      	mov	sl, r0
    4308:	4343      	muls	r3, r0
    430a:	0039      	movs	r1, r7
    430c:	9804      	ldr	r0, [sp, #16]
    430e:	9301      	str	r3, [sp, #4]
    4310:	f7ff fb10 	bl	3934 <__aeabi_uidivmod>
    4314:	9801      	ldr	r0, [sp, #4]
    4316:	040b      	lsls	r3, r1, #16
    4318:	0431      	lsls	r1, r6, #16
    431a:	0c09      	lsrs	r1, r1, #16
    431c:	4319      	orrs	r1, r3
    431e:	4288      	cmp	r0, r1
    4320:	d90d      	bls.n	433e <__aeabi_ddiv+0x38a>
    4322:	4653      	mov	r3, sl
    4324:	4441      	add	r1, r8
    4326:	3b01      	subs	r3, #1
    4328:	4588      	cmp	r8, r1
    432a:	d900      	bls.n	432e <__aeabi_ddiv+0x37a>
    432c:	e0e8      	b.n	4500 <__aeabi_ddiv+0x54c>
    432e:	4288      	cmp	r0, r1
    4330:	d800      	bhi.n	4334 <__aeabi_ddiv+0x380>
    4332:	e0e5      	b.n	4500 <__aeabi_ddiv+0x54c>
    4334:	2302      	movs	r3, #2
    4336:	425b      	negs	r3, r3
    4338:	469c      	mov	ip, r3
    433a:	4441      	add	r1, r8
    433c:	44e2      	add	sl, ip
    433e:	9b01      	ldr	r3, [sp, #4]
    4340:	042d      	lsls	r5, r5, #16
    4342:	1ace      	subs	r6, r1, r3
    4344:	4651      	mov	r1, sl
    4346:	4329      	orrs	r1, r5
    4348:	9d05      	ldr	r5, [sp, #20]
    434a:	464f      	mov	r7, r9
    434c:	002a      	movs	r2, r5
    434e:	040b      	lsls	r3, r1, #16
    4350:	0c08      	lsrs	r0, r1, #16
    4352:	0c1b      	lsrs	r3, r3, #16
    4354:	435a      	muls	r2, r3
    4356:	4345      	muls	r5, r0
    4358:	437b      	muls	r3, r7
    435a:	4378      	muls	r0, r7
    435c:	195b      	adds	r3, r3, r5
    435e:	0c17      	lsrs	r7, r2, #16
    4360:	18fb      	adds	r3, r7, r3
    4362:	429d      	cmp	r5, r3
    4364:	d903      	bls.n	436e <__aeabi_ddiv+0x3ba>
    4366:	2580      	movs	r5, #128	; 0x80
    4368:	026d      	lsls	r5, r5, #9
    436a:	46ac      	mov	ip, r5
    436c:	4460      	add	r0, ip
    436e:	0c1d      	lsrs	r5, r3, #16
    4370:	0412      	lsls	r2, r2, #16
    4372:	041b      	lsls	r3, r3, #16
    4374:	0c12      	lsrs	r2, r2, #16
    4376:	1828      	adds	r0, r5, r0
    4378:	189b      	adds	r3, r3, r2
    437a:	4286      	cmp	r6, r0
    437c:	d200      	bcs.n	4380 <__aeabi_ddiv+0x3cc>
    437e:	e093      	b.n	44a8 <__aeabi_ddiv+0x4f4>
    4380:	d100      	bne.n	4384 <__aeabi_ddiv+0x3d0>
    4382:	e08e      	b.n	44a2 <__aeabi_ddiv+0x4ee>
    4384:	2301      	movs	r3, #1
    4386:	4319      	orrs	r1, r3
    4388:	4ba0      	ldr	r3, [pc, #640]	; (460c <__aeabi_ddiv+0x658>)
    438a:	18e3      	adds	r3, r4, r3
    438c:	2b00      	cmp	r3, #0
    438e:	dc00      	bgt.n	4392 <__aeabi_ddiv+0x3de>
    4390:	e099      	b.n	44c6 <__aeabi_ddiv+0x512>
    4392:	074a      	lsls	r2, r1, #29
    4394:	d000      	beq.n	4398 <__aeabi_ddiv+0x3e4>
    4396:	e09e      	b.n	44d6 <__aeabi_ddiv+0x522>
    4398:	465a      	mov	r2, fp
    439a:	01d2      	lsls	r2, r2, #7
    439c:	d506      	bpl.n	43ac <__aeabi_ddiv+0x3f8>
    439e:	465a      	mov	r2, fp
    43a0:	4b9b      	ldr	r3, [pc, #620]	; (4610 <__aeabi_ddiv+0x65c>)
    43a2:	401a      	ands	r2, r3
    43a4:	2380      	movs	r3, #128	; 0x80
    43a6:	4693      	mov	fp, r2
    43a8:	00db      	lsls	r3, r3, #3
    43aa:	18e3      	adds	r3, r4, r3
    43ac:	4a99      	ldr	r2, [pc, #612]	; (4614 <__aeabi_ddiv+0x660>)
    43ae:	4293      	cmp	r3, r2
    43b0:	dd68      	ble.n	4484 <__aeabi_ddiv+0x4d0>
    43b2:	2301      	movs	r3, #1
    43b4:	9a02      	ldr	r2, [sp, #8]
    43b6:	4c98      	ldr	r4, [pc, #608]	; (4618 <__aeabi_ddiv+0x664>)
    43b8:	401a      	ands	r2, r3
    43ba:	2300      	movs	r3, #0
    43bc:	4694      	mov	ip, r2
    43be:	4698      	mov	r8, r3
    43c0:	2200      	movs	r2, #0
    43c2:	e6c5      	b.n	4150 <__aeabi_ddiv+0x19c>
    43c4:	2280      	movs	r2, #128	; 0x80
    43c6:	464b      	mov	r3, r9
    43c8:	0312      	lsls	r2, r2, #12
    43ca:	4213      	tst	r3, r2
    43cc:	d00a      	beq.n	43e4 <__aeabi_ddiv+0x430>
    43ce:	465b      	mov	r3, fp
    43d0:	4213      	tst	r3, r2
    43d2:	d106      	bne.n	43e2 <__aeabi_ddiv+0x42e>
    43d4:	431a      	orrs	r2, r3
    43d6:	0312      	lsls	r2, r2, #12
    43d8:	0b12      	lsrs	r2, r2, #12
    43da:	46ac      	mov	ip, r5
    43dc:	4688      	mov	r8, r1
    43de:	4c8e      	ldr	r4, [pc, #568]	; (4618 <__aeabi_ddiv+0x664>)
    43e0:	e6b6      	b.n	4150 <__aeabi_ddiv+0x19c>
    43e2:	464b      	mov	r3, r9
    43e4:	431a      	orrs	r2, r3
    43e6:	0312      	lsls	r2, r2, #12
    43e8:	0b12      	lsrs	r2, r2, #12
    43ea:	46bc      	mov	ip, r7
    43ec:	4c8a      	ldr	r4, [pc, #552]	; (4618 <__aeabi_ddiv+0x664>)
    43ee:	e6af      	b.n	4150 <__aeabi_ddiv+0x19c>
    43f0:	0003      	movs	r3, r0
    43f2:	465a      	mov	r2, fp
    43f4:	3b28      	subs	r3, #40	; 0x28
    43f6:	409a      	lsls	r2, r3
    43f8:	2300      	movs	r3, #0
    43fa:	4691      	mov	r9, r2
    43fc:	4698      	mov	r8, r3
    43fe:	e657      	b.n	40b0 <__aeabi_ddiv+0xfc>
    4400:	4658      	mov	r0, fp
    4402:	f000 ff0d 	bl	5220 <__clzsi2>
    4406:	3020      	adds	r0, #32
    4408:	e640      	b.n	408c <__aeabi_ddiv+0xd8>
    440a:	0003      	movs	r3, r0
    440c:	4652      	mov	r2, sl
    440e:	3b28      	subs	r3, #40	; 0x28
    4410:	409a      	lsls	r2, r3
    4412:	2100      	movs	r1, #0
    4414:	4693      	mov	fp, r2
    4416:	e677      	b.n	4108 <__aeabi_ddiv+0x154>
    4418:	f000 ff02 	bl	5220 <__clzsi2>
    441c:	3020      	adds	r0, #32
    441e:	e65f      	b.n	40e0 <__aeabi_ddiv+0x12c>
    4420:	4588      	cmp	r8, r1
    4422:	d200      	bcs.n	4426 <__aeabi_ddiv+0x472>
    4424:	e6c7      	b.n	41b6 <__aeabi_ddiv+0x202>
    4426:	464b      	mov	r3, r9
    4428:	07de      	lsls	r6, r3, #31
    442a:	085d      	lsrs	r5, r3, #1
    442c:	4643      	mov	r3, r8
    442e:	085b      	lsrs	r3, r3, #1
    4430:	431e      	orrs	r6, r3
    4432:	4643      	mov	r3, r8
    4434:	07db      	lsls	r3, r3, #31
    4436:	469a      	mov	sl, r3
    4438:	e6c2      	b.n	41c0 <__aeabi_ddiv+0x20c>
    443a:	2500      	movs	r5, #0
    443c:	4592      	cmp	sl, r2
    443e:	d300      	bcc.n	4442 <__aeabi_ddiv+0x48e>
    4440:	e733      	b.n	42aa <__aeabi_ddiv+0x2f6>
    4442:	9e03      	ldr	r6, [sp, #12]
    4444:	4659      	mov	r1, fp
    4446:	46b4      	mov	ip, r6
    4448:	44e2      	add	sl, ip
    444a:	45b2      	cmp	sl, r6
    444c:	41ad      	sbcs	r5, r5
    444e:	426d      	negs	r5, r5
    4450:	4445      	add	r5, r8
    4452:	18eb      	adds	r3, r5, r3
    4454:	3901      	subs	r1, #1
    4456:	4598      	cmp	r8, r3
    4458:	d207      	bcs.n	446a <__aeabi_ddiv+0x4b6>
    445a:	4298      	cmp	r0, r3
    445c:	d900      	bls.n	4460 <__aeabi_ddiv+0x4ac>
    445e:	e07f      	b.n	4560 <__aeabi_ddiv+0x5ac>
    4460:	d100      	bne.n	4464 <__aeabi_ddiv+0x4b0>
    4462:	e0bc      	b.n	45de <__aeabi_ddiv+0x62a>
    4464:	1a1d      	subs	r5, r3, r0
    4466:	468b      	mov	fp, r1
    4468:	e71f      	b.n	42aa <__aeabi_ddiv+0x2f6>
    446a:	4598      	cmp	r8, r3
    446c:	d1fa      	bne.n	4464 <__aeabi_ddiv+0x4b0>
    446e:	9d03      	ldr	r5, [sp, #12]
    4470:	4555      	cmp	r5, sl
    4472:	d9f2      	bls.n	445a <__aeabi_ddiv+0x4a6>
    4474:	4643      	mov	r3, r8
    4476:	468b      	mov	fp, r1
    4478:	1a1d      	subs	r5, r3, r0
    447a:	e716      	b.n	42aa <__aeabi_ddiv+0x2f6>
    447c:	469b      	mov	fp, r3
    447e:	e6ca      	b.n	4216 <__aeabi_ddiv+0x262>
    4480:	0015      	movs	r5, r2
    4482:	e6e7      	b.n	4254 <__aeabi_ddiv+0x2a0>
    4484:	465a      	mov	r2, fp
    4486:	08c9      	lsrs	r1, r1, #3
    4488:	0752      	lsls	r2, r2, #29
    448a:	430a      	orrs	r2, r1
    448c:	055b      	lsls	r3, r3, #21
    448e:	4690      	mov	r8, r2
    4490:	0d5c      	lsrs	r4, r3, #21
    4492:	465a      	mov	r2, fp
    4494:	2301      	movs	r3, #1
    4496:	9902      	ldr	r1, [sp, #8]
    4498:	0252      	lsls	r2, r2, #9
    449a:	4019      	ands	r1, r3
    449c:	0b12      	lsrs	r2, r2, #12
    449e:	468c      	mov	ip, r1
    44a0:	e656      	b.n	4150 <__aeabi_ddiv+0x19c>
    44a2:	2b00      	cmp	r3, #0
    44a4:	d100      	bne.n	44a8 <__aeabi_ddiv+0x4f4>
    44a6:	e76f      	b.n	4388 <__aeabi_ddiv+0x3d4>
    44a8:	4446      	add	r6, r8
    44aa:	1e4a      	subs	r2, r1, #1
    44ac:	45b0      	cmp	r8, r6
    44ae:	d929      	bls.n	4504 <__aeabi_ddiv+0x550>
    44b0:	0011      	movs	r1, r2
    44b2:	4286      	cmp	r6, r0
    44b4:	d000      	beq.n	44b8 <__aeabi_ddiv+0x504>
    44b6:	e765      	b.n	4384 <__aeabi_ddiv+0x3d0>
    44b8:	9a03      	ldr	r2, [sp, #12]
    44ba:	4293      	cmp	r3, r2
    44bc:	d000      	beq.n	44c0 <__aeabi_ddiv+0x50c>
    44be:	e761      	b.n	4384 <__aeabi_ddiv+0x3d0>
    44c0:	e762      	b.n	4388 <__aeabi_ddiv+0x3d4>
    44c2:	2101      	movs	r1, #1
    44c4:	4249      	negs	r1, r1
    44c6:	2001      	movs	r0, #1
    44c8:	1ac2      	subs	r2, r0, r3
    44ca:	2a38      	cmp	r2, #56	; 0x38
    44cc:	dd21      	ble.n	4512 <__aeabi_ddiv+0x55e>
    44ce:	9b02      	ldr	r3, [sp, #8]
    44d0:	4003      	ands	r3, r0
    44d2:	469c      	mov	ip, r3
    44d4:	e638      	b.n	4148 <__aeabi_ddiv+0x194>
    44d6:	220f      	movs	r2, #15
    44d8:	400a      	ands	r2, r1
    44da:	2a04      	cmp	r2, #4
    44dc:	d100      	bne.n	44e0 <__aeabi_ddiv+0x52c>
    44de:	e75b      	b.n	4398 <__aeabi_ddiv+0x3e4>
    44e0:	000a      	movs	r2, r1
    44e2:	1d11      	adds	r1, r2, #4
    44e4:	4291      	cmp	r1, r2
    44e6:	4192      	sbcs	r2, r2
    44e8:	4252      	negs	r2, r2
    44ea:	4493      	add	fp, r2
    44ec:	e754      	b.n	4398 <__aeabi_ddiv+0x3e4>
    44ee:	4b47      	ldr	r3, [pc, #284]	; (460c <__aeabi_ddiv+0x658>)
    44f0:	18e3      	adds	r3, r4, r3
    44f2:	2b00      	cmp	r3, #0
    44f4:	dde5      	ble.n	44c2 <__aeabi_ddiv+0x50e>
    44f6:	2201      	movs	r2, #1
    44f8:	4252      	negs	r2, r2
    44fa:	e7f2      	b.n	44e2 <__aeabi_ddiv+0x52e>
    44fc:	001d      	movs	r5, r3
    44fe:	e6fa      	b.n	42f6 <__aeabi_ddiv+0x342>
    4500:	469a      	mov	sl, r3
    4502:	e71c      	b.n	433e <__aeabi_ddiv+0x38a>
    4504:	42b0      	cmp	r0, r6
    4506:	d839      	bhi.n	457c <__aeabi_ddiv+0x5c8>
    4508:	d06e      	beq.n	45e8 <__aeabi_ddiv+0x634>
    450a:	0011      	movs	r1, r2
    450c:	e73a      	b.n	4384 <__aeabi_ddiv+0x3d0>
    450e:	9302      	str	r3, [sp, #8]
    4510:	e73a      	b.n	4388 <__aeabi_ddiv+0x3d4>
    4512:	2a1f      	cmp	r2, #31
    4514:	dc3c      	bgt.n	4590 <__aeabi_ddiv+0x5dc>
    4516:	2320      	movs	r3, #32
    4518:	1a9b      	subs	r3, r3, r2
    451a:	000c      	movs	r4, r1
    451c:	4658      	mov	r0, fp
    451e:	4099      	lsls	r1, r3
    4520:	4098      	lsls	r0, r3
    4522:	1e4b      	subs	r3, r1, #1
    4524:	4199      	sbcs	r1, r3
    4526:	465b      	mov	r3, fp
    4528:	40d4      	lsrs	r4, r2
    452a:	40d3      	lsrs	r3, r2
    452c:	4320      	orrs	r0, r4
    452e:	4308      	orrs	r0, r1
    4530:	001a      	movs	r2, r3
    4532:	0743      	lsls	r3, r0, #29
    4534:	d009      	beq.n	454a <__aeabi_ddiv+0x596>
    4536:	230f      	movs	r3, #15
    4538:	4003      	ands	r3, r0
    453a:	2b04      	cmp	r3, #4
    453c:	d005      	beq.n	454a <__aeabi_ddiv+0x596>
    453e:	0001      	movs	r1, r0
    4540:	1d08      	adds	r0, r1, #4
    4542:	4288      	cmp	r0, r1
    4544:	419b      	sbcs	r3, r3
    4546:	425b      	negs	r3, r3
    4548:	18d2      	adds	r2, r2, r3
    454a:	0213      	lsls	r3, r2, #8
    454c:	d53a      	bpl.n	45c4 <__aeabi_ddiv+0x610>
    454e:	2301      	movs	r3, #1
    4550:	9a02      	ldr	r2, [sp, #8]
    4552:	2401      	movs	r4, #1
    4554:	401a      	ands	r2, r3
    4556:	2300      	movs	r3, #0
    4558:	4694      	mov	ip, r2
    455a:	4698      	mov	r8, r3
    455c:	2200      	movs	r2, #0
    455e:	e5f7      	b.n	4150 <__aeabi_ddiv+0x19c>
    4560:	2102      	movs	r1, #2
    4562:	4249      	negs	r1, r1
    4564:	468c      	mov	ip, r1
    4566:	9d03      	ldr	r5, [sp, #12]
    4568:	44e3      	add	fp, ip
    456a:	46ac      	mov	ip, r5
    456c:	44e2      	add	sl, ip
    456e:	45aa      	cmp	sl, r5
    4570:	41ad      	sbcs	r5, r5
    4572:	426d      	negs	r5, r5
    4574:	4445      	add	r5, r8
    4576:	18ed      	adds	r5, r5, r3
    4578:	1a2d      	subs	r5, r5, r0
    457a:	e696      	b.n	42aa <__aeabi_ddiv+0x2f6>
    457c:	1e8a      	subs	r2, r1, #2
    457e:	9903      	ldr	r1, [sp, #12]
    4580:	004d      	lsls	r5, r1, #1
    4582:	428d      	cmp	r5, r1
    4584:	4189      	sbcs	r1, r1
    4586:	4249      	negs	r1, r1
    4588:	4441      	add	r1, r8
    458a:	1876      	adds	r6, r6, r1
    458c:	9503      	str	r5, [sp, #12]
    458e:	e78f      	b.n	44b0 <__aeabi_ddiv+0x4fc>
    4590:	201f      	movs	r0, #31
    4592:	4240      	negs	r0, r0
    4594:	1ac3      	subs	r3, r0, r3
    4596:	4658      	mov	r0, fp
    4598:	40d8      	lsrs	r0, r3
    459a:	0003      	movs	r3, r0
    459c:	2a20      	cmp	r2, #32
    459e:	d028      	beq.n	45f2 <__aeabi_ddiv+0x63e>
    45a0:	2040      	movs	r0, #64	; 0x40
    45a2:	465d      	mov	r5, fp
    45a4:	1a82      	subs	r2, r0, r2
    45a6:	4095      	lsls	r5, r2
    45a8:	4329      	orrs	r1, r5
    45aa:	1e4a      	subs	r2, r1, #1
    45ac:	4191      	sbcs	r1, r2
    45ae:	4319      	orrs	r1, r3
    45b0:	2307      	movs	r3, #7
    45b2:	2200      	movs	r2, #0
    45b4:	400b      	ands	r3, r1
    45b6:	d009      	beq.n	45cc <__aeabi_ddiv+0x618>
    45b8:	230f      	movs	r3, #15
    45ba:	2200      	movs	r2, #0
    45bc:	400b      	ands	r3, r1
    45be:	0008      	movs	r0, r1
    45c0:	2b04      	cmp	r3, #4
    45c2:	d1bd      	bne.n	4540 <__aeabi_ddiv+0x58c>
    45c4:	0001      	movs	r1, r0
    45c6:	0753      	lsls	r3, r2, #29
    45c8:	0252      	lsls	r2, r2, #9
    45ca:	0b12      	lsrs	r2, r2, #12
    45cc:	08c9      	lsrs	r1, r1, #3
    45ce:	4319      	orrs	r1, r3
    45d0:	2301      	movs	r3, #1
    45d2:	4688      	mov	r8, r1
    45d4:	9902      	ldr	r1, [sp, #8]
    45d6:	2400      	movs	r4, #0
    45d8:	4019      	ands	r1, r3
    45da:	468c      	mov	ip, r1
    45dc:	e5b8      	b.n	4150 <__aeabi_ddiv+0x19c>
    45de:	4552      	cmp	r2, sl
    45e0:	d8be      	bhi.n	4560 <__aeabi_ddiv+0x5ac>
    45e2:	468b      	mov	fp, r1
    45e4:	2500      	movs	r5, #0
    45e6:	e660      	b.n	42aa <__aeabi_ddiv+0x2f6>
    45e8:	9d03      	ldr	r5, [sp, #12]
    45ea:	429d      	cmp	r5, r3
    45ec:	d3c6      	bcc.n	457c <__aeabi_ddiv+0x5c8>
    45ee:	0011      	movs	r1, r2
    45f0:	e762      	b.n	44b8 <__aeabi_ddiv+0x504>
    45f2:	2500      	movs	r5, #0
    45f4:	e7d8      	b.n	45a8 <__aeabi_ddiv+0x5f4>
    45f6:	2280      	movs	r2, #128	; 0x80
    45f8:	465b      	mov	r3, fp
    45fa:	0312      	lsls	r2, r2, #12
    45fc:	431a      	orrs	r2, r3
    45fe:	9b01      	ldr	r3, [sp, #4]
    4600:	0312      	lsls	r2, r2, #12
    4602:	0b12      	lsrs	r2, r2, #12
    4604:	469c      	mov	ip, r3
    4606:	4688      	mov	r8, r1
    4608:	4c03      	ldr	r4, [pc, #12]	; (4618 <__aeabi_ddiv+0x664>)
    460a:	e5a1      	b.n	4150 <__aeabi_ddiv+0x19c>
    460c:	000003ff 	.word	0x000003ff
    4610:	feffffff 	.word	0xfeffffff
    4614:	000007fe 	.word	0x000007fe
    4618:	000007ff 	.word	0x000007ff

0000461c <__aeabi_dmul>:
    461c:	b5f0      	push	{r4, r5, r6, r7, lr}
    461e:	4657      	mov	r7, sl
    4620:	4645      	mov	r5, r8
    4622:	46de      	mov	lr, fp
    4624:	464e      	mov	r6, r9
    4626:	b5e0      	push	{r5, r6, r7, lr}
    4628:	030c      	lsls	r4, r1, #12
    462a:	4698      	mov	r8, r3
    462c:	004e      	lsls	r6, r1, #1
    462e:	0b23      	lsrs	r3, r4, #12
    4630:	b087      	sub	sp, #28
    4632:	0007      	movs	r7, r0
    4634:	4692      	mov	sl, r2
    4636:	469b      	mov	fp, r3
    4638:	0d76      	lsrs	r6, r6, #21
    463a:	0fcd      	lsrs	r5, r1, #31
    463c:	2e00      	cmp	r6, #0
    463e:	d06b      	beq.n	4718 <__aeabi_dmul+0xfc>
    4640:	4b6d      	ldr	r3, [pc, #436]	; (47f8 <__aeabi_dmul+0x1dc>)
    4642:	429e      	cmp	r6, r3
    4644:	d035      	beq.n	46b2 <__aeabi_dmul+0x96>
    4646:	2480      	movs	r4, #128	; 0x80
    4648:	465b      	mov	r3, fp
    464a:	0f42      	lsrs	r2, r0, #29
    464c:	0424      	lsls	r4, r4, #16
    464e:	00db      	lsls	r3, r3, #3
    4650:	4314      	orrs	r4, r2
    4652:	431c      	orrs	r4, r3
    4654:	00c3      	lsls	r3, r0, #3
    4656:	4699      	mov	r9, r3
    4658:	4b68      	ldr	r3, [pc, #416]	; (47fc <__aeabi_dmul+0x1e0>)
    465a:	46a3      	mov	fp, r4
    465c:	469c      	mov	ip, r3
    465e:	2300      	movs	r3, #0
    4660:	2700      	movs	r7, #0
    4662:	4466      	add	r6, ip
    4664:	9302      	str	r3, [sp, #8]
    4666:	4643      	mov	r3, r8
    4668:	031c      	lsls	r4, r3, #12
    466a:	005a      	lsls	r2, r3, #1
    466c:	0fdb      	lsrs	r3, r3, #31
    466e:	4650      	mov	r0, sl
    4670:	0b24      	lsrs	r4, r4, #12
    4672:	0d52      	lsrs	r2, r2, #21
    4674:	4698      	mov	r8, r3
    4676:	d100      	bne.n	467a <__aeabi_dmul+0x5e>
    4678:	e076      	b.n	4768 <__aeabi_dmul+0x14c>
    467a:	4b5f      	ldr	r3, [pc, #380]	; (47f8 <__aeabi_dmul+0x1dc>)
    467c:	429a      	cmp	r2, r3
    467e:	d06d      	beq.n	475c <__aeabi_dmul+0x140>
    4680:	2380      	movs	r3, #128	; 0x80
    4682:	0f41      	lsrs	r1, r0, #29
    4684:	041b      	lsls	r3, r3, #16
    4686:	430b      	orrs	r3, r1
    4688:	495c      	ldr	r1, [pc, #368]	; (47fc <__aeabi_dmul+0x1e0>)
    468a:	00e4      	lsls	r4, r4, #3
    468c:	468c      	mov	ip, r1
    468e:	431c      	orrs	r4, r3
    4690:	00c3      	lsls	r3, r0, #3
    4692:	2000      	movs	r0, #0
    4694:	4462      	add	r2, ip
    4696:	4641      	mov	r1, r8
    4698:	18b6      	adds	r6, r6, r2
    469a:	4069      	eors	r1, r5
    469c:	1c72      	adds	r2, r6, #1
    469e:	9101      	str	r1, [sp, #4]
    46a0:	4694      	mov	ip, r2
    46a2:	4307      	orrs	r7, r0
    46a4:	2f0f      	cmp	r7, #15
    46a6:	d900      	bls.n	46aa <__aeabi_dmul+0x8e>
    46a8:	e0b0      	b.n	480c <__aeabi_dmul+0x1f0>
    46aa:	4a55      	ldr	r2, [pc, #340]	; (4800 <__aeabi_dmul+0x1e4>)
    46ac:	00bf      	lsls	r7, r7, #2
    46ae:	59d2      	ldr	r2, [r2, r7]
    46b0:	4697      	mov	pc, r2
    46b2:	465b      	mov	r3, fp
    46b4:	4303      	orrs	r3, r0
    46b6:	4699      	mov	r9, r3
    46b8:	d000      	beq.n	46bc <__aeabi_dmul+0xa0>
    46ba:	e087      	b.n	47cc <__aeabi_dmul+0x1b0>
    46bc:	2300      	movs	r3, #0
    46be:	469b      	mov	fp, r3
    46c0:	3302      	adds	r3, #2
    46c2:	2708      	movs	r7, #8
    46c4:	9302      	str	r3, [sp, #8]
    46c6:	e7ce      	b.n	4666 <__aeabi_dmul+0x4a>
    46c8:	4642      	mov	r2, r8
    46ca:	9201      	str	r2, [sp, #4]
    46cc:	2802      	cmp	r0, #2
    46ce:	d067      	beq.n	47a0 <__aeabi_dmul+0x184>
    46d0:	2803      	cmp	r0, #3
    46d2:	d100      	bne.n	46d6 <__aeabi_dmul+0xba>
    46d4:	e20e      	b.n	4af4 <__aeabi_dmul+0x4d8>
    46d6:	2801      	cmp	r0, #1
    46d8:	d000      	beq.n	46dc <__aeabi_dmul+0xc0>
    46da:	e162      	b.n	49a2 <__aeabi_dmul+0x386>
    46dc:	2300      	movs	r3, #0
    46de:	2400      	movs	r4, #0
    46e0:	2200      	movs	r2, #0
    46e2:	4699      	mov	r9, r3
    46e4:	9901      	ldr	r1, [sp, #4]
    46e6:	4001      	ands	r1, r0
    46e8:	b2cd      	uxtb	r5, r1
    46ea:	2100      	movs	r1, #0
    46ec:	0312      	lsls	r2, r2, #12
    46ee:	0d0b      	lsrs	r3, r1, #20
    46f0:	0b12      	lsrs	r2, r2, #12
    46f2:	051b      	lsls	r3, r3, #20
    46f4:	4313      	orrs	r3, r2
    46f6:	4a43      	ldr	r2, [pc, #268]	; (4804 <__aeabi_dmul+0x1e8>)
    46f8:	0524      	lsls	r4, r4, #20
    46fa:	4013      	ands	r3, r2
    46fc:	431c      	orrs	r4, r3
    46fe:	0064      	lsls	r4, r4, #1
    4700:	07ed      	lsls	r5, r5, #31
    4702:	0864      	lsrs	r4, r4, #1
    4704:	432c      	orrs	r4, r5
    4706:	4648      	mov	r0, r9
    4708:	0021      	movs	r1, r4
    470a:	b007      	add	sp, #28
    470c:	bc3c      	pop	{r2, r3, r4, r5}
    470e:	4690      	mov	r8, r2
    4710:	4699      	mov	r9, r3
    4712:	46a2      	mov	sl, r4
    4714:	46ab      	mov	fp, r5
    4716:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4718:	4303      	orrs	r3, r0
    471a:	4699      	mov	r9, r3
    471c:	d04f      	beq.n	47be <__aeabi_dmul+0x1a2>
    471e:	465b      	mov	r3, fp
    4720:	2b00      	cmp	r3, #0
    4722:	d100      	bne.n	4726 <__aeabi_dmul+0x10a>
    4724:	e189      	b.n	4a3a <__aeabi_dmul+0x41e>
    4726:	4658      	mov	r0, fp
    4728:	f000 fd7a 	bl	5220 <__clzsi2>
    472c:	0003      	movs	r3, r0
    472e:	3b0b      	subs	r3, #11
    4730:	2b1c      	cmp	r3, #28
    4732:	dd00      	ble.n	4736 <__aeabi_dmul+0x11a>
    4734:	e17a      	b.n	4a2c <__aeabi_dmul+0x410>
    4736:	221d      	movs	r2, #29
    4738:	1ad3      	subs	r3, r2, r3
    473a:	003a      	movs	r2, r7
    473c:	0001      	movs	r1, r0
    473e:	465c      	mov	r4, fp
    4740:	40da      	lsrs	r2, r3
    4742:	3908      	subs	r1, #8
    4744:	408c      	lsls	r4, r1
    4746:	0013      	movs	r3, r2
    4748:	408f      	lsls	r7, r1
    474a:	4323      	orrs	r3, r4
    474c:	469b      	mov	fp, r3
    474e:	46b9      	mov	r9, r7
    4750:	2300      	movs	r3, #0
    4752:	4e2d      	ldr	r6, [pc, #180]	; (4808 <__aeabi_dmul+0x1ec>)
    4754:	2700      	movs	r7, #0
    4756:	1a36      	subs	r6, r6, r0
    4758:	9302      	str	r3, [sp, #8]
    475a:	e784      	b.n	4666 <__aeabi_dmul+0x4a>
    475c:	4653      	mov	r3, sl
    475e:	4323      	orrs	r3, r4
    4760:	d12a      	bne.n	47b8 <__aeabi_dmul+0x19c>
    4762:	2400      	movs	r4, #0
    4764:	2002      	movs	r0, #2
    4766:	e796      	b.n	4696 <__aeabi_dmul+0x7a>
    4768:	4653      	mov	r3, sl
    476a:	4323      	orrs	r3, r4
    476c:	d020      	beq.n	47b0 <__aeabi_dmul+0x194>
    476e:	2c00      	cmp	r4, #0
    4770:	d100      	bne.n	4774 <__aeabi_dmul+0x158>
    4772:	e157      	b.n	4a24 <__aeabi_dmul+0x408>
    4774:	0020      	movs	r0, r4
    4776:	f000 fd53 	bl	5220 <__clzsi2>
    477a:	0003      	movs	r3, r0
    477c:	3b0b      	subs	r3, #11
    477e:	2b1c      	cmp	r3, #28
    4780:	dd00      	ble.n	4784 <__aeabi_dmul+0x168>
    4782:	e149      	b.n	4a18 <__aeabi_dmul+0x3fc>
    4784:	211d      	movs	r1, #29
    4786:	1acb      	subs	r3, r1, r3
    4788:	4651      	mov	r1, sl
    478a:	0002      	movs	r2, r0
    478c:	40d9      	lsrs	r1, r3
    478e:	4653      	mov	r3, sl
    4790:	3a08      	subs	r2, #8
    4792:	4094      	lsls	r4, r2
    4794:	4093      	lsls	r3, r2
    4796:	430c      	orrs	r4, r1
    4798:	4a1b      	ldr	r2, [pc, #108]	; (4808 <__aeabi_dmul+0x1ec>)
    479a:	1a12      	subs	r2, r2, r0
    479c:	2000      	movs	r0, #0
    479e:	e77a      	b.n	4696 <__aeabi_dmul+0x7a>
    47a0:	2501      	movs	r5, #1
    47a2:	9b01      	ldr	r3, [sp, #4]
    47a4:	4c14      	ldr	r4, [pc, #80]	; (47f8 <__aeabi_dmul+0x1dc>)
    47a6:	401d      	ands	r5, r3
    47a8:	2300      	movs	r3, #0
    47aa:	2200      	movs	r2, #0
    47ac:	4699      	mov	r9, r3
    47ae:	e79c      	b.n	46ea <__aeabi_dmul+0xce>
    47b0:	2400      	movs	r4, #0
    47b2:	2200      	movs	r2, #0
    47b4:	2001      	movs	r0, #1
    47b6:	e76e      	b.n	4696 <__aeabi_dmul+0x7a>
    47b8:	4653      	mov	r3, sl
    47ba:	2003      	movs	r0, #3
    47bc:	e76b      	b.n	4696 <__aeabi_dmul+0x7a>
    47be:	2300      	movs	r3, #0
    47c0:	469b      	mov	fp, r3
    47c2:	3301      	adds	r3, #1
    47c4:	2704      	movs	r7, #4
    47c6:	2600      	movs	r6, #0
    47c8:	9302      	str	r3, [sp, #8]
    47ca:	e74c      	b.n	4666 <__aeabi_dmul+0x4a>
    47cc:	2303      	movs	r3, #3
    47ce:	4681      	mov	r9, r0
    47d0:	270c      	movs	r7, #12
    47d2:	9302      	str	r3, [sp, #8]
    47d4:	e747      	b.n	4666 <__aeabi_dmul+0x4a>
    47d6:	2280      	movs	r2, #128	; 0x80
    47d8:	2300      	movs	r3, #0
    47da:	2500      	movs	r5, #0
    47dc:	0312      	lsls	r2, r2, #12
    47de:	4699      	mov	r9, r3
    47e0:	4c05      	ldr	r4, [pc, #20]	; (47f8 <__aeabi_dmul+0x1dc>)
    47e2:	e782      	b.n	46ea <__aeabi_dmul+0xce>
    47e4:	465c      	mov	r4, fp
    47e6:	464b      	mov	r3, r9
    47e8:	9802      	ldr	r0, [sp, #8]
    47ea:	e76f      	b.n	46cc <__aeabi_dmul+0xb0>
    47ec:	465c      	mov	r4, fp
    47ee:	464b      	mov	r3, r9
    47f0:	9501      	str	r5, [sp, #4]
    47f2:	9802      	ldr	r0, [sp, #8]
    47f4:	e76a      	b.n	46cc <__aeabi_dmul+0xb0>
    47f6:	46c0      	nop			; (mov r8, r8)
    47f8:	000007ff 	.word	0x000007ff
    47fc:	fffffc01 	.word	0xfffffc01
    4800:	00005e70 	.word	0x00005e70
    4804:	800fffff 	.word	0x800fffff
    4808:	fffffc0d 	.word	0xfffffc0d
    480c:	464a      	mov	r2, r9
    480e:	4649      	mov	r1, r9
    4810:	0c17      	lsrs	r7, r2, #16
    4812:	0c1a      	lsrs	r2, r3, #16
    4814:	041b      	lsls	r3, r3, #16
    4816:	0c1b      	lsrs	r3, r3, #16
    4818:	0408      	lsls	r0, r1, #16
    481a:	0019      	movs	r1, r3
    481c:	0c00      	lsrs	r0, r0, #16
    481e:	4341      	muls	r1, r0
    4820:	0015      	movs	r5, r2
    4822:	4688      	mov	r8, r1
    4824:	0019      	movs	r1, r3
    4826:	437d      	muls	r5, r7
    4828:	4379      	muls	r1, r7
    482a:	9503      	str	r5, [sp, #12]
    482c:	4689      	mov	r9, r1
    482e:	0029      	movs	r1, r5
    4830:	0015      	movs	r5, r2
    4832:	4345      	muls	r5, r0
    4834:	444d      	add	r5, r9
    4836:	9502      	str	r5, [sp, #8]
    4838:	4645      	mov	r5, r8
    483a:	0c2d      	lsrs	r5, r5, #16
    483c:	46aa      	mov	sl, r5
    483e:	9d02      	ldr	r5, [sp, #8]
    4840:	4455      	add	r5, sl
    4842:	45a9      	cmp	r9, r5
    4844:	d906      	bls.n	4854 <__aeabi_dmul+0x238>
    4846:	468a      	mov	sl, r1
    4848:	2180      	movs	r1, #128	; 0x80
    484a:	0249      	lsls	r1, r1, #9
    484c:	4689      	mov	r9, r1
    484e:	44ca      	add	sl, r9
    4850:	4651      	mov	r1, sl
    4852:	9103      	str	r1, [sp, #12]
    4854:	0c29      	lsrs	r1, r5, #16
    4856:	9104      	str	r1, [sp, #16]
    4858:	4641      	mov	r1, r8
    485a:	0409      	lsls	r1, r1, #16
    485c:	042d      	lsls	r5, r5, #16
    485e:	0c09      	lsrs	r1, r1, #16
    4860:	4688      	mov	r8, r1
    4862:	0029      	movs	r1, r5
    4864:	0c25      	lsrs	r5, r4, #16
    4866:	0424      	lsls	r4, r4, #16
    4868:	4441      	add	r1, r8
    486a:	0c24      	lsrs	r4, r4, #16
    486c:	9105      	str	r1, [sp, #20]
    486e:	0021      	movs	r1, r4
    4870:	4341      	muls	r1, r0
    4872:	4688      	mov	r8, r1
    4874:	0021      	movs	r1, r4
    4876:	4379      	muls	r1, r7
    4878:	468a      	mov	sl, r1
    487a:	4368      	muls	r0, r5
    487c:	4641      	mov	r1, r8
    487e:	4450      	add	r0, sl
    4880:	4681      	mov	r9, r0
    4882:	0c08      	lsrs	r0, r1, #16
    4884:	4448      	add	r0, r9
    4886:	436f      	muls	r7, r5
    4888:	4582      	cmp	sl, r0
    488a:	d903      	bls.n	4894 <__aeabi_dmul+0x278>
    488c:	2180      	movs	r1, #128	; 0x80
    488e:	0249      	lsls	r1, r1, #9
    4890:	4689      	mov	r9, r1
    4892:	444f      	add	r7, r9
    4894:	0c01      	lsrs	r1, r0, #16
    4896:	4689      	mov	r9, r1
    4898:	0039      	movs	r1, r7
    489a:	4449      	add	r1, r9
    489c:	9102      	str	r1, [sp, #8]
    489e:	4641      	mov	r1, r8
    48a0:	040f      	lsls	r7, r1, #16
    48a2:	9904      	ldr	r1, [sp, #16]
    48a4:	0c3f      	lsrs	r7, r7, #16
    48a6:	4688      	mov	r8, r1
    48a8:	0400      	lsls	r0, r0, #16
    48aa:	19c0      	adds	r0, r0, r7
    48ac:	4480      	add	r8, r0
    48ae:	4641      	mov	r1, r8
    48b0:	9104      	str	r1, [sp, #16]
    48b2:	4659      	mov	r1, fp
    48b4:	0c0f      	lsrs	r7, r1, #16
    48b6:	0409      	lsls	r1, r1, #16
    48b8:	0c09      	lsrs	r1, r1, #16
    48ba:	4688      	mov	r8, r1
    48bc:	4359      	muls	r1, r3
    48be:	468a      	mov	sl, r1
    48c0:	0039      	movs	r1, r7
    48c2:	4351      	muls	r1, r2
    48c4:	4689      	mov	r9, r1
    48c6:	4641      	mov	r1, r8
    48c8:	434a      	muls	r2, r1
    48ca:	4651      	mov	r1, sl
    48cc:	0c09      	lsrs	r1, r1, #16
    48ce:	468b      	mov	fp, r1
    48d0:	437b      	muls	r3, r7
    48d2:	18d2      	adds	r2, r2, r3
    48d4:	445a      	add	r2, fp
    48d6:	4293      	cmp	r3, r2
    48d8:	d903      	bls.n	48e2 <__aeabi_dmul+0x2c6>
    48da:	2380      	movs	r3, #128	; 0x80
    48dc:	025b      	lsls	r3, r3, #9
    48de:	469b      	mov	fp, r3
    48e0:	44d9      	add	r9, fp
    48e2:	4651      	mov	r1, sl
    48e4:	0409      	lsls	r1, r1, #16
    48e6:	0c09      	lsrs	r1, r1, #16
    48e8:	468a      	mov	sl, r1
    48ea:	4641      	mov	r1, r8
    48ec:	4361      	muls	r1, r4
    48ee:	437c      	muls	r4, r7
    48f0:	0c13      	lsrs	r3, r2, #16
    48f2:	0412      	lsls	r2, r2, #16
    48f4:	444b      	add	r3, r9
    48f6:	4452      	add	r2, sl
    48f8:	46a1      	mov	r9, r4
    48fa:	468a      	mov	sl, r1
    48fc:	003c      	movs	r4, r7
    48fe:	4641      	mov	r1, r8
    4900:	436c      	muls	r4, r5
    4902:	434d      	muls	r5, r1
    4904:	4651      	mov	r1, sl
    4906:	444d      	add	r5, r9
    4908:	0c0f      	lsrs	r7, r1, #16
    490a:	197d      	adds	r5, r7, r5
    490c:	45a9      	cmp	r9, r5
    490e:	d903      	bls.n	4918 <__aeabi_dmul+0x2fc>
    4910:	2180      	movs	r1, #128	; 0x80
    4912:	0249      	lsls	r1, r1, #9
    4914:	4688      	mov	r8, r1
    4916:	4444      	add	r4, r8
    4918:	9f04      	ldr	r7, [sp, #16]
    491a:	9903      	ldr	r1, [sp, #12]
    491c:	46b8      	mov	r8, r7
    491e:	4441      	add	r1, r8
    4920:	468b      	mov	fp, r1
    4922:	4583      	cmp	fp, r0
    4924:	4180      	sbcs	r0, r0
    4926:	4241      	negs	r1, r0
    4928:	4688      	mov	r8, r1
    492a:	4651      	mov	r1, sl
    492c:	0408      	lsls	r0, r1, #16
    492e:	042f      	lsls	r7, r5, #16
    4930:	0c00      	lsrs	r0, r0, #16
    4932:	183f      	adds	r7, r7, r0
    4934:	4658      	mov	r0, fp
    4936:	9902      	ldr	r1, [sp, #8]
    4938:	1810      	adds	r0, r2, r0
    493a:	4689      	mov	r9, r1
    493c:	4290      	cmp	r0, r2
    493e:	4192      	sbcs	r2, r2
    4940:	444f      	add	r7, r9
    4942:	46ba      	mov	sl, r7
    4944:	4252      	negs	r2, r2
    4946:	4699      	mov	r9, r3
    4948:	4693      	mov	fp, r2
    494a:	44c2      	add	sl, r8
    494c:	44d1      	add	r9, sl
    494e:	44cb      	add	fp, r9
    4950:	428f      	cmp	r7, r1
    4952:	41bf      	sbcs	r7, r7
    4954:	45c2      	cmp	sl, r8
    4956:	4189      	sbcs	r1, r1
    4958:	4599      	cmp	r9, r3
    495a:	419b      	sbcs	r3, r3
    495c:	4593      	cmp	fp, r2
    495e:	4192      	sbcs	r2, r2
    4960:	427f      	negs	r7, r7
    4962:	4249      	negs	r1, r1
    4964:	0c2d      	lsrs	r5, r5, #16
    4966:	4252      	negs	r2, r2
    4968:	430f      	orrs	r7, r1
    496a:	425b      	negs	r3, r3
    496c:	4313      	orrs	r3, r2
    496e:	197f      	adds	r7, r7, r5
    4970:	18ff      	adds	r7, r7, r3
    4972:	465b      	mov	r3, fp
    4974:	193c      	adds	r4, r7, r4
    4976:	0ddb      	lsrs	r3, r3, #23
    4978:	9a05      	ldr	r2, [sp, #20]
    497a:	0264      	lsls	r4, r4, #9
    497c:	431c      	orrs	r4, r3
    497e:	0243      	lsls	r3, r0, #9
    4980:	4313      	orrs	r3, r2
    4982:	1e5d      	subs	r5, r3, #1
    4984:	41ab      	sbcs	r3, r5
    4986:	465a      	mov	r2, fp
    4988:	0dc0      	lsrs	r0, r0, #23
    498a:	4303      	orrs	r3, r0
    498c:	0252      	lsls	r2, r2, #9
    498e:	4313      	orrs	r3, r2
    4990:	01e2      	lsls	r2, r4, #7
    4992:	d556      	bpl.n	4a42 <__aeabi_dmul+0x426>
    4994:	2001      	movs	r0, #1
    4996:	085a      	lsrs	r2, r3, #1
    4998:	4003      	ands	r3, r0
    499a:	4313      	orrs	r3, r2
    499c:	07e2      	lsls	r2, r4, #31
    499e:	4313      	orrs	r3, r2
    49a0:	0864      	lsrs	r4, r4, #1
    49a2:	485a      	ldr	r0, [pc, #360]	; (4b0c <__aeabi_dmul+0x4f0>)
    49a4:	4460      	add	r0, ip
    49a6:	2800      	cmp	r0, #0
    49a8:	dd4d      	ble.n	4a46 <__aeabi_dmul+0x42a>
    49aa:	075a      	lsls	r2, r3, #29
    49ac:	d009      	beq.n	49c2 <__aeabi_dmul+0x3a6>
    49ae:	220f      	movs	r2, #15
    49b0:	401a      	ands	r2, r3
    49b2:	2a04      	cmp	r2, #4
    49b4:	d005      	beq.n	49c2 <__aeabi_dmul+0x3a6>
    49b6:	1d1a      	adds	r2, r3, #4
    49b8:	429a      	cmp	r2, r3
    49ba:	419b      	sbcs	r3, r3
    49bc:	425b      	negs	r3, r3
    49be:	18e4      	adds	r4, r4, r3
    49c0:	0013      	movs	r3, r2
    49c2:	01e2      	lsls	r2, r4, #7
    49c4:	d504      	bpl.n	49d0 <__aeabi_dmul+0x3b4>
    49c6:	2080      	movs	r0, #128	; 0x80
    49c8:	4a51      	ldr	r2, [pc, #324]	; (4b10 <__aeabi_dmul+0x4f4>)
    49ca:	00c0      	lsls	r0, r0, #3
    49cc:	4014      	ands	r4, r2
    49ce:	4460      	add	r0, ip
    49d0:	4a50      	ldr	r2, [pc, #320]	; (4b14 <__aeabi_dmul+0x4f8>)
    49d2:	4290      	cmp	r0, r2
    49d4:	dd00      	ble.n	49d8 <__aeabi_dmul+0x3bc>
    49d6:	e6e3      	b.n	47a0 <__aeabi_dmul+0x184>
    49d8:	2501      	movs	r5, #1
    49da:	08db      	lsrs	r3, r3, #3
    49dc:	0762      	lsls	r2, r4, #29
    49de:	431a      	orrs	r2, r3
    49e0:	0264      	lsls	r4, r4, #9
    49e2:	9b01      	ldr	r3, [sp, #4]
    49e4:	4691      	mov	r9, r2
    49e6:	0b22      	lsrs	r2, r4, #12
    49e8:	0544      	lsls	r4, r0, #21
    49ea:	0d64      	lsrs	r4, r4, #21
    49ec:	401d      	ands	r5, r3
    49ee:	e67c      	b.n	46ea <__aeabi_dmul+0xce>
    49f0:	2280      	movs	r2, #128	; 0x80
    49f2:	4659      	mov	r1, fp
    49f4:	0312      	lsls	r2, r2, #12
    49f6:	4211      	tst	r1, r2
    49f8:	d008      	beq.n	4a0c <__aeabi_dmul+0x3f0>
    49fa:	4214      	tst	r4, r2
    49fc:	d106      	bne.n	4a0c <__aeabi_dmul+0x3f0>
    49fe:	4322      	orrs	r2, r4
    4a00:	0312      	lsls	r2, r2, #12
    4a02:	0b12      	lsrs	r2, r2, #12
    4a04:	4645      	mov	r5, r8
    4a06:	4699      	mov	r9, r3
    4a08:	4c43      	ldr	r4, [pc, #268]	; (4b18 <__aeabi_dmul+0x4fc>)
    4a0a:	e66e      	b.n	46ea <__aeabi_dmul+0xce>
    4a0c:	465b      	mov	r3, fp
    4a0e:	431a      	orrs	r2, r3
    4a10:	0312      	lsls	r2, r2, #12
    4a12:	0b12      	lsrs	r2, r2, #12
    4a14:	4c40      	ldr	r4, [pc, #256]	; (4b18 <__aeabi_dmul+0x4fc>)
    4a16:	e668      	b.n	46ea <__aeabi_dmul+0xce>
    4a18:	0003      	movs	r3, r0
    4a1a:	4654      	mov	r4, sl
    4a1c:	3b28      	subs	r3, #40	; 0x28
    4a1e:	409c      	lsls	r4, r3
    4a20:	2300      	movs	r3, #0
    4a22:	e6b9      	b.n	4798 <__aeabi_dmul+0x17c>
    4a24:	f000 fbfc 	bl	5220 <__clzsi2>
    4a28:	3020      	adds	r0, #32
    4a2a:	e6a6      	b.n	477a <__aeabi_dmul+0x15e>
    4a2c:	0003      	movs	r3, r0
    4a2e:	3b28      	subs	r3, #40	; 0x28
    4a30:	409f      	lsls	r7, r3
    4a32:	2300      	movs	r3, #0
    4a34:	46bb      	mov	fp, r7
    4a36:	4699      	mov	r9, r3
    4a38:	e68a      	b.n	4750 <__aeabi_dmul+0x134>
    4a3a:	f000 fbf1 	bl	5220 <__clzsi2>
    4a3e:	3020      	adds	r0, #32
    4a40:	e674      	b.n	472c <__aeabi_dmul+0x110>
    4a42:	46b4      	mov	ip, r6
    4a44:	e7ad      	b.n	49a2 <__aeabi_dmul+0x386>
    4a46:	2501      	movs	r5, #1
    4a48:	1a2a      	subs	r2, r5, r0
    4a4a:	2a38      	cmp	r2, #56	; 0x38
    4a4c:	dd06      	ble.n	4a5c <__aeabi_dmul+0x440>
    4a4e:	9b01      	ldr	r3, [sp, #4]
    4a50:	2400      	movs	r4, #0
    4a52:	401d      	ands	r5, r3
    4a54:	2300      	movs	r3, #0
    4a56:	2200      	movs	r2, #0
    4a58:	4699      	mov	r9, r3
    4a5a:	e646      	b.n	46ea <__aeabi_dmul+0xce>
    4a5c:	2a1f      	cmp	r2, #31
    4a5e:	dc21      	bgt.n	4aa4 <__aeabi_dmul+0x488>
    4a60:	2520      	movs	r5, #32
    4a62:	0020      	movs	r0, r4
    4a64:	1aad      	subs	r5, r5, r2
    4a66:	001e      	movs	r6, r3
    4a68:	40ab      	lsls	r3, r5
    4a6a:	40a8      	lsls	r0, r5
    4a6c:	40d6      	lsrs	r6, r2
    4a6e:	1e5d      	subs	r5, r3, #1
    4a70:	41ab      	sbcs	r3, r5
    4a72:	4330      	orrs	r0, r6
    4a74:	4318      	orrs	r0, r3
    4a76:	40d4      	lsrs	r4, r2
    4a78:	0743      	lsls	r3, r0, #29
    4a7a:	d009      	beq.n	4a90 <__aeabi_dmul+0x474>
    4a7c:	230f      	movs	r3, #15
    4a7e:	4003      	ands	r3, r0
    4a80:	2b04      	cmp	r3, #4
    4a82:	d005      	beq.n	4a90 <__aeabi_dmul+0x474>
    4a84:	0003      	movs	r3, r0
    4a86:	1d18      	adds	r0, r3, #4
    4a88:	4298      	cmp	r0, r3
    4a8a:	419b      	sbcs	r3, r3
    4a8c:	425b      	negs	r3, r3
    4a8e:	18e4      	adds	r4, r4, r3
    4a90:	0223      	lsls	r3, r4, #8
    4a92:	d521      	bpl.n	4ad8 <__aeabi_dmul+0x4bc>
    4a94:	2501      	movs	r5, #1
    4a96:	9b01      	ldr	r3, [sp, #4]
    4a98:	2401      	movs	r4, #1
    4a9a:	401d      	ands	r5, r3
    4a9c:	2300      	movs	r3, #0
    4a9e:	2200      	movs	r2, #0
    4aa0:	4699      	mov	r9, r3
    4aa2:	e622      	b.n	46ea <__aeabi_dmul+0xce>
    4aa4:	251f      	movs	r5, #31
    4aa6:	0021      	movs	r1, r4
    4aa8:	426d      	negs	r5, r5
    4aaa:	1a28      	subs	r0, r5, r0
    4aac:	40c1      	lsrs	r1, r0
    4aae:	0008      	movs	r0, r1
    4ab0:	2a20      	cmp	r2, #32
    4ab2:	d01d      	beq.n	4af0 <__aeabi_dmul+0x4d4>
    4ab4:	355f      	adds	r5, #95	; 0x5f
    4ab6:	1aaa      	subs	r2, r5, r2
    4ab8:	4094      	lsls	r4, r2
    4aba:	4323      	orrs	r3, r4
    4abc:	1e5c      	subs	r4, r3, #1
    4abe:	41a3      	sbcs	r3, r4
    4ac0:	2507      	movs	r5, #7
    4ac2:	4303      	orrs	r3, r0
    4ac4:	401d      	ands	r5, r3
    4ac6:	2200      	movs	r2, #0
    4ac8:	2d00      	cmp	r5, #0
    4aca:	d009      	beq.n	4ae0 <__aeabi_dmul+0x4c4>
    4acc:	220f      	movs	r2, #15
    4ace:	2400      	movs	r4, #0
    4ad0:	401a      	ands	r2, r3
    4ad2:	0018      	movs	r0, r3
    4ad4:	2a04      	cmp	r2, #4
    4ad6:	d1d6      	bne.n	4a86 <__aeabi_dmul+0x46a>
    4ad8:	0003      	movs	r3, r0
    4ada:	0765      	lsls	r5, r4, #29
    4adc:	0264      	lsls	r4, r4, #9
    4ade:	0b22      	lsrs	r2, r4, #12
    4ae0:	08db      	lsrs	r3, r3, #3
    4ae2:	432b      	orrs	r3, r5
    4ae4:	2501      	movs	r5, #1
    4ae6:	4699      	mov	r9, r3
    4ae8:	9b01      	ldr	r3, [sp, #4]
    4aea:	2400      	movs	r4, #0
    4aec:	401d      	ands	r5, r3
    4aee:	e5fc      	b.n	46ea <__aeabi_dmul+0xce>
    4af0:	2400      	movs	r4, #0
    4af2:	e7e2      	b.n	4aba <__aeabi_dmul+0x49e>
    4af4:	2280      	movs	r2, #128	; 0x80
    4af6:	2501      	movs	r5, #1
    4af8:	0312      	lsls	r2, r2, #12
    4afa:	4322      	orrs	r2, r4
    4afc:	9901      	ldr	r1, [sp, #4]
    4afe:	0312      	lsls	r2, r2, #12
    4b00:	0b12      	lsrs	r2, r2, #12
    4b02:	400d      	ands	r5, r1
    4b04:	4699      	mov	r9, r3
    4b06:	4c04      	ldr	r4, [pc, #16]	; (4b18 <__aeabi_dmul+0x4fc>)
    4b08:	e5ef      	b.n	46ea <__aeabi_dmul+0xce>
    4b0a:	46c0      	nop			; (mov r8, r8)
    4b0c:	000003ff 	.word	0x000003ff
    4b10:	feffffff 	.word	0xfeffffff
    4b14:	000007fe 	.word	0x000007fe
    4b18:	000007ff 	.word	0x000007ff

00004b1c <__aeabi_dsub>:
    4b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b1e:	4646      	mov	r6, r8
    4b20:	46d6      	mov	lr, sl
    4b22:	464f      	mov	r7, r9
    4b24:	030c      	lsls	r4, r1, #12
    4b26:	b5c0      	push	{r6, r7, lr}
    4b28:	0fcd      	lsrs	r5, r1, #31
    4b2a:	004e      	lsls	r6, r1, #1
    4b2c:	0a61      	lsrs	r1, r4, #9
    4b2e:	0f44      	lsrs	r4, r0, #29
    4b30:	430c      	orrs	r4, r1
    4b32:	00c1      	lsls	r1, r0, #3
    4b34:	0058      	lsls	r0, r3, #1
    4b36:	0d40      	lsrs	r0, r0, #21
    4b38:	4684      	mov	ip, r0
    4b3a:	468a      	mov	sl, r1
    4b3c:	000f      	movs	r7, r1
    4b3e:	0319      	lsls	r1, r3, #12
    4b40:	0f50      	lsrs	r0, r2, #29
    4b42:	0a49      	lsrs	r1, r1, #9
    4b44:	4301      	orrs	r1, r0
    4b46:	48c6      	ldr	r0, [pc, #792]	; (4e60 <__aeabi_dsub+0x344>)
    4b48:	0d76      	lsrs	r6, r6, #21
    4b4a:	46a8      	mov	r8, r5
    4b4c:	0fdb      	lsrs	r3, r3, #31
    4b4e:	00d2      	lsls	r2, r2, #3
    4b50:	4584      	cmp	ip, r0
    4b52:	d100      	bne.n	4b56 <__aeabi_dsub+0x3a>
    4b54:	e0d8      	b.n	4d08 <__aeabi_dsub+0x1ec>
    4b56:	2001      	movs	r0, #1
    4b58:	4043      	eors	r3, r0
    4b5a:	42ab      	cmp	r3, r5
    4b5c:	d100      	bne.n	4b60 <__aeabi_dsub+0x44>
    4b5e:	e0a6      	b.n	4cae <__aeabi_dsub+0x192>
    4b60:	4660      	mov	r0, ip
    4b62:	1a35      	subs	r5, r6, r0
    4b64:	2d00      	cmp	r5, #0
    4b66:	dc00      	bgt.n	4b6a <__aeabi_dsub+0x4e>
    4b68:	e105      	b.n	4d76 <__aeabi_dsub+0x25a>
    4b6a:	2800      	cmp	r0, #0
    4b6c:	d110      	bne.n	4b90 <__aeabi_dsub+0x74>
    4b6e:	000b      	movs	r3, r1
    4b70:	4313      	orrs	r3, r2
    4b72:	d100      	bne.n	4b76 <__aeabi_dsub+0x5a>
    4b74:	e0d7      	b.n	4d26 <__aeabi_dsub+0x20a>
    4b76:	1e6b      	subs	r3, r5, #1
    4b78:	2b00      	cmp	r3, #0
    4b7a:	d000      	beq.n	4b7e <__aeabi_dsub+0x62>
    4b7c:	e14b      	b.n	4e16 <__aeabi_dsub+0x2fa>
    4b7e:	4653      	mov	r3, sl
    4b80:	1a9f      	subs	r7, r3, r2
    4b82:	45ba      	cmp	sl, r7
    4b84:	4180      	sbcs	r0, r0
    4b86:	1a64      	subs	r4, r4, r1
    4b88:	4240      	negs	r0, r0
    4b8a:	1a24      	subs	r4, r4, r0
    4b8c:	2601      	movs	r6, #1
    4b8e:	e01e      	b.n	4bce <__aeabi_dsub+0xb2>
    4b90:	4bb3      	ldr	r3, [pc, #716]	; (4e60 <__aeabi_dsub+0x344>)
    4b92:	429e      	cmp	r6, r3
    4b94:	d048      	beq.n	4c28 <__aeabi_dsub+0x10c>
    4b96:	2380      	movs	r3, #128	; 0x80
    4b98:	041b      	lsls	r3, r3, #16
    4b9a:	4319      	orrs	r1, r3
    4b9c:	2d38      	cmp	r5, #56	; 0x38
    4b9e:	dd00      	ble.n	4ba2 <__aeabi_dsub+0x86>
    4ba0:	e119      	b.n	4dd6 <__aeabi_dsub+0x2ba>
    4ba2:	2d1f      	cmp	r5, #31
    4ba4:	dd00      	ble.n	4ba8 <__aeabi_dsub+0x8c>
    4ba6:	e14c      	b.n	4e42 <__aeabi_dsub+0x326>
    4ba8:	2320      	movs	r3, #32
    4baa:	000f      	movs	r7, r1
    4bac:	1b5b      	subs	r3, r3, r5
    4bae:	0010      	movs	r0, r2
    4bb0:	409a      	lsls	r2, r3
    4bb2:	409f      	lsls	r7, r3
    4bb4:	40e8      	lsrs	r0, r5
    4bb6:	1e53      	subs	r3, r2, #1
    4bb8:	419a      	sbcs	r2, r3
    4bba:	40e9      	lsrs	r1, r5
    4bbc:	4307      	orrs	r7, r0
    4bbe:	4317      	orrs	r7, r2
    4bc0:	4653      	mov	r3, sl
    4bc2:	1bdf      	subs	r7, r3, r7
    4bc4:	1a61      	subs	r1, r4, r1
    4bc6:	45ba      	cmp	sl, r7
    4bc8:	41a4      	sbcs	r4, r4
    4bca:	4264      	negs	r4, r4
    4bcc:	1b0c      	subs	r4, r1, r4
    4bce:	0223      	lsls	r3, r4, #8
    4bd0:	d400      	bmi.n	4bd4 <__aeabi_dsub+0xb8>
    4bd2:	e0c5      	b.n	4d60 <__aeabi_dsub+0x244>
    4bd4:	0264      	lsls	r4, r4, #9
    4bd6:	0a65      	lsrs	r5, r4, #9
    4bd8:	2d00      	cmp	r5, #0
    4bda:	d100      	bne.n	4bde <__aeabi_dsub+0xc2>
    4bdc:	e0f6      	b.n	4dcc <__aeabi_dsub+0x2b0>
    4bde:	0028      	movs	r0, r5
    4be0:	f000 fb1e 	bl	5220 <__clzsi2>
    4be4:	0003      	movs	r3, r0
    4be6:	3b08      	subs	r3, #8
    4be8:	2b1f      	cmp	r3, #31
    4bea:	dd00      	ble.n	4bee <__aeabi_dsub+0xd2>
    4bec:	e0e9      	b.n	4dc2 <__aeabi_dsub+0x2a6>
    4bee:	2220      	movs	r2, #32
    4bf0:	003c      	movs	r4, r7
    4bf2:	1ad2      	subs	r2, r2, r3
    4bf4:	409d      	lsls	r5, r3
    4bf6:	40d4      	lsrs	r4, r2
    4bf8:	409f      	lsls	r7, r3
    4bfa:	4325      	orrs	r5, r4
    4bfc:	429e      	cmp	r6, r3
    4bfe:	dd00      	ble.n	4c02 <__aeabi_dsub+0xe6>
    4c00:	e0db      	b.n	4dba <__aeabi_dsub+0x29e>
    4c02:	1b9e      	subs	r6, r3, r6
    4c04:	1c73      	adds	r3, r6, #1
    4c06:	2b1f      	cmp	r3, #31
    4c08:	dd00      	ble.n	4c0c <__aeabi_dsub+0xf0>
    4c0a:	e10a      	b.n	4e22 <__aeabi_dsub+0x306>
    4c0c:	2220      	movs	r2, #32
    4c0e:	0038      	movs	r0, r7
    4c10:	1ad2      	subs	r2, r2, r3
    4c12:	0029      	movs	r1, r5
    4c14:	4097      	lsls	r7, r2
    4c16:	002c      	movs	r4, r5
    4c18:	4091      	lsls	r1, r2
    4c1a:	40d8      	lsrs	r0, r3
    4c1c:	1e7a      	subs	r2, r7, #1
    4c1e:	4197      	sbcs	r7, r2
    4c20:	40dc      	lsrs	r4, r3
    4c22:	2600      	movs	r6, #0
    4c24:	4301      	orrs	r1, r0
    4c26:	430f      	orrs	r7, r1
    4c28:	077b      	lsls	r3, r7, #29
    4c2a:	d009      	beq.n	4c40 <__aeabi_dsub+0x124>
    4c2c:	230f      	movs	r3, #15
    4c2e:	403b      	ands	r3, r7
    4c30:	2b04      	cmp	r3, #4
    4c32:	d005      	beq.n	4c40 <__aeabi_dsub+0x124>
    4c34:	1d3b      	adds	r3, r7, #4
    4c36:	42bb      	cmp	r3, r7
    4c38:	41bf      	sbcs	r7, r7
    4c3a:	427f      	negs	r7, r7
    4c3c:	19e4      	adds	r4, r4, r7
    4c3e:	001f      	movs	r7, r3
    4c40:	0223      	lsls	r3, r4, #8
    4c42:	d525      	bpl.n	4c90 <__aeabi_dsub+0x174>
    4c44:	4b86      	ldr	r3, [pc, #536]	; (4e60 <__aeabi_dsub+0x344>)
    4c46:	3601      	adds	r6, #1
    4c48:	429e      	cmp	r6, r3
    4c4a:	d100      	bne.n	4c4e <__aeabi_dsub+0x132>
    4c4c:	e0af      	b.n	4dae <__aeabi_dsub+0x292>
    4c4e:	4b85      	ldr	r3, [pc, #532]	; (4e64 <__aeabi_dsub+0x348>)
    4c50:	2501      	movs	r5, #1
    4c52:	401c      	ands	r4, r3
    4c54:	4643      	mov	r3, r8
    4c56:	0762      	lsls	r2, r4, #29
    4c58:	08ff      	lsrs	r7, r7, #3
    4c5a:	0264      	lsls	r4, r4, #9
    4c5c:	0576      	lsls	r6, r6, #21
    4c5e:	4317      	orrs	r7, r2
    4c60:	0b24      	lsrs	r4, r4, #12
    4c62:	0d76      	lsrs	r6, r6, #21
    4c64:	401d      	ands	r5, r3
    4c66:	2100      	movs	r1, #0
    4c68:	0324      	lsls	r4, r4, #12
    4c6a:	0b23      	lsrs	r3, r4, #12
    4c6c:	0d0c      	lsrs	r4, r1, #20
    4c6e:	4a7e      	ldr	r2, [pc, #504]	; (4e68 <__aeabi_dsub+0x34c>)
    4c70:	0524      	lsls	r4, r4, #20
    4c72:	431c      	orrs	r4, r3
    4c74:	4014      	ands	r4, r2
    4c76:	0533      	lsls	r3, r6, #20
    4c78:	4323      	orrs	r3, r4
    4c7a:	005b      	lsls	r3, r3, #1
    4c7c:	07ed      	lsls	r5, r5, #31
    4c7e:	085b      	lsrs	r3, r3, #1
    4c80:	432b      	orrs	r3, r5
    4c82:	0038      	movs	r0, r7
    4c84:	0019      	movs	r1, r3
    4c86:	bc1c      	pop	{r2, r3, r4}
    4c88:	4690      	mov	r8, r2
    4c8a:	4699      	mov	r9, r3
    4c8c:	46a2      	mov	sl, r4
    4c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c90:	2501      	movs	r5, #1
    4c92:	4643      	mov	r3, r8
    4c94:	0762      	lsls	r2, r4, #29
    4c96:	08ff      	lsrs	r7, r7, #3
    4c98:	4317      	orrs	r7, r2
    4c9a:	08e4      	lsrs	r4, r4, #3
    4c9c:	401d      	ands	r5, r3
    4c9e:	4b70      	ldr	r3, [pc, #448]	; (4e60 <__aeabi_dsub+0x344>)
    4ca0:	429e      	cmp	r6, r3
    4ca2:	d036      	beq.n	4d12 <__aeabi_dsub+0x1f6>
    4ca4:	0324      	lsls	r4, r4, #12
    4ca6:	0576      	lsls	r6, r6, #21
    4ca8:	0b24      	lsrs	r4, r4, #12
    4caa:	0d76      	lsrs	r6, r6, #21
    4cac:	e7db      	b.n	4c66 <__aeabi_dsub+0x14a>
    4cae:	4663      	mov	r3, ip
    4cb0:	1af3      	subs	r3, r6, r3
    4cb2:	2b00      	cmp	r3, #0
    4cb4:	dc00      	bgt.n	4cb8 <__aeabi_dsub+0x19c>
    4cb6:	e094      	b.n	4de2 <__aeabi_dsub+0x2c6>
    4cb8:	4660      	mov	r0, ip
    4cba:	2800      	cmp	r0, #0
    4cbc:	d035      	beq.n	4d2a <__aeabi_dsub+0x20e>
    4cbe:	4868      	ldr	r0, [pc, #416]	; (4e60 <__aeabi_dsub+0x344>)
    4cc0:	4286      	cmp	r6, r0
    4cc2:	d0b1      	beq.n	4c28 <__aeabi_dsub+0x10c>
    4cc4:	2780      	movs	r7, #128	; 0x80
    4cc6:	043f      	lsls	r7, r7, #16
    4cc8:	4339      	orrs	r1, r7
    4cca:	2b38      	cmp	r3, #56	; 0x38
    4ccc:	dc00      	bgt.n	4cd0 <__aeabi_dsub+0x1b4>
    4cce:	e0fd      	b.n	4ecc <__aeabi_dsub+0x3b0>
    4cd0:	430a      	orrs	r2, r1
    4cd2:	0017      	movs	r7, r2
    4cd4:	2100      	movs	r1, #0
    4cd6:	1e7a      	subs	r2, r7, #1
    4cd8:	4197      	sbcs	r7, r2
    4cda:	4457      	add	r7, sl
    4cdc:	4557      	cmp	r7, sl
    4cde:	4180      	sbcs	r0, r0
    4ce0:	1909      	adds	r1, r1, r4
    4ce2:	4244      	negs	r4, r0
    4ce4:	190c      	adds	r4, r1, r4
    4ce6:	0223      	lsls	r3, r4, #8
    4ce8:	d53a      	bpl.n	4d60 <__aeabi_dsub+0x244>
    4cea:	4b5d      	ldr	r3, [pc, #372]	; (4e60 <__aeabi_dsub+0x344>)
    4cec:	3601      	adds	r6, #1
    4cee:	429e      	cmp	r6, r3
    4cf0:	d100      	bne.n	4cf4 <__aeabi_dsub+0x1d8>
    4cf2:	e14b      	b.n	4f8c <__aeabi_dsub+0x470>
    4cf4:	2201      	movs	r2, #1
    4cf6:	4b5b      	ldr	r3, [pc, #364]	; (4e64 <__aeabi_dsub+0x348>)
    4cf8:	401c      	ands	r4, r3
    4cfa:	087b      	lsrs	r3, r7, #1
    4cfc:	4017      	ands	r7, r2
    4cfe:	431f      	orrs	r7, r3
    4d00:	07e2      	lsls	r2, r4, #31
    4d02:	4317      	orrs	r7, r2
    4d04:	0864      	lsrs	r4, r4, #1
    4d06:	e78f      	b.n	4c28 <__aeabi_dsub+0x10c>
    4d08:	0008      	movs	r0, r1
    4d0a:	4310      	orrs	r0, r2
    4d0c:	d000      	beq.n	4d10 <__aeabi_dsub+0x1f4>
    4d0e:	e724      	b.n	4b5a <__aeabi_dsub+0x3e>
    4d10:	e721      	b.n	4b56 <__aeabi_dsub+0x3a>
    4d12:	0023      	movs	r3, r4
    4d14:	433b      	orrs	r3, r7
    4d16:	d100      	bne.n	4d1a <__aeabi_dsub+0x1fe>
    4d18:	e1b9      	b.n	508e <__aeabi_dsub+0x572>
    4d1a:	2280      	movs	r2, #128	; 0x80
    4d1c:	0312      	lsls	r2, r2, #12
    4d1e:	4314      	orrs	r4, r2
    4d20:	0324      	lsls	r4, r4, #12
    4d22:	0b24      	lsrs	r4, r4, #12
    4d24:	e79f      	b.n	4c66 <__aeabi_dsub+0x14a>
    4d26:	002e      	movs	r6, r5
    4d28:	e77e      	b.n	4c28 <__aeabi_dsub+0x10c>
    4d2a:	0008      	movs	r0, r1
    4d2c:	4310      	orrs	r0, r2
    4d2e:	d100      	bne.n	4d32 <__aeabi_dsub+0x216>
    4d30:	e0ca      	b.n	4ec8 <__aeabi_dsub+0x3ac>
    4d32:	1e58      	subs	r0, r3, #1
    4d34:	4684      	mov	ip, r0
    4d36:	2800      	cmp	r0, #0
    4d38:	d000      	beq.n	4d3c <__aeabi_dsub+0x220>
    4d3a:	e0e7      	b.n	4f0c <__aeabi_dsub+0x3f0>
    4d3c:	4452      	add	r2, sl
    4d3e:	4552      	cmp	r2, sl
    4d40:	4180      	sbcs	r0, r0
    4d42:	1864      	adds	r4, r4, r1
    4d44:	4240      	negs	r0, r0
    4d46:	1824      	adds	r4, r4, r0
    4d48:	0017      	movs	r7, r2
    4d4a:	2601      	movs	r6, #1
    4d4c:	0223      	lsls	r3, r4, #8
    4d4e:	d507      	bpl.n	4d60 <__aeabi_dsub+0x244>
    4d50:	2602      	movs	r6, #2
    4d52:	e7cf      	b.n	4cf4 <__aeabi_dsub+0x1d8>
    4d54:	4664      	mov	r4, ip
    4d56:	432c      	orrs	r4, r5
    4d58:	d100      	bne.n	4d5c <__aeabi_dsub+0x240>
    4d5a:	e1b3      	b.n	50c4 <__aeabi_dsub+0x5a8>
    4d5c:	002c      	movs	r4, r5
    4d5e:	4667      	mov	r7, ip
    4d60:	077b      	lsls	r3, r7, #29
    4d62:	d000      	beq.n	4d66 <__aeabi_dsub+0x24a>
    4d64:	e762      	b.n	4c2c <__aeabi_dsub+0x110>
    4d66:	0763      	lsls	r3, r4, #29
    4d68:	08ff      	lsrs	r7, r7, #3
    4d6a:	431f      	orrs	r7, r3
    4d6c:	2501      	movs	r5, #1
    4d6e:	4643      	mov	r3, r8
    4d70:	08e4      	lsrs	r4, r4, #3
    4d72:	401d      	ands	r5, r3
    4d74:	e793      	b.n	4c9e <__aeabi_dsub+0x182>
    4d76:	2d00      	cmp	r5, #0
    4d78:	d178      	bne.n	4e6c <__aeabi_dsub+0x350>
    4d7a:	1c75      	adds	r5, r6, #1
    4d7c:	056d      	lsls	r5, r5, #21
    4d7e:	0d6d      	lsrs	r5, r5, #21
    4d80:	2d01      	cmp	r5, #1
    4d82:	dc00      	bgt.n	4d86 <__aeabi_dsub+0x26a>
    4d84:	e0f2      	b.n	4f6c <__aeabi_dsub+0x450>
    4d86:	4650      	mov	r0, sl
    4d88:	1a80      	subs	r0, r0, r2
    4d8a:	4582      	cmp	sl, r0
    4d8c:	41bf      	sbcs	r7, r7
    4d8e:	1a65      	subs	r5, r4, r1
    4d90:	427f      	negs	r7, r7
    4d92:	1bed      	subs	r5, r5, r7
    4d94:	4684      	mov	ip, r0
    4d96:	0228      	lsls	r0, r5, #8
    4d98:	d400      	bmi.n	4d9c <__aeabi_dsub+0x280>
    4d9a:	e08c      	b.n	4eb6 <__aeabi_dsub+0x39a>
    4d9c:	4650      	mov	r0, sl
    4d9e:	1a17      	subs	r7, r2, r0
    4da0:	42ba      	cmp	r2, r7
    4da2:	4192      	sbcs	r2, r2
    4da4:	1b0c      	subs	r4, r1, r4
    4da6:	4255      	negs	r5, r2
    4da8:	1b65      	subs	r5, r4, r5
    4daa:	4698      	mov	r8, r3
    4dac:	e714      	b.n	4bd8 <__aeabi_dsub+0xbc>
    4dae:	2501      	movs	r5, #1
    4db0:	4643      	mov	r3, r8
    4db2:	2400      	movs	r4, #0
    4db4:	401d      	ands	r5, r3
    4db6:	2700      	movs	r7, #0
    4db8:	e755      	b.n	4c66 <__aeabi_dsub+0x14a>
    4dba:	4c2a      	ldr	r4, [pc, #168]	; (4e64 <__aeabi_dsub+0x348>)
    4dbc:	1af6      	subs	r6, r6, r3
    4dbe:	402c      	ands	r4, r5
    4dc0:	e732      	b.n	4c28 <__aeabi_dsub+0x10c>
    4dc2:	003d      	movs	r5, r7
    4dc4:	3828      	subs	r0, #40	; 0x28
    4dc6:	4085      	lsls	r5, r0
    4dc8:	2700      	movs	r7, #0
    4dca:	e717      	b.n	4bfc <__aeabi_dsub+0xe0>
    4dcc:	0038      	movs	r0, r7
    4dce:	f000 fa27 	bl	5220 <__clzsi2>
    4dd2:	3020      	adds	r0, #32
    4dd4:	e706      	b.n	4be4 <__aeabi_dsub+0xc8>
    4dd6:	430a      	orrs	r2, r1
    4dd8:	0017      	movs	r7, r2
    4dda:	2100      	movs	r1, #0
    4ddc:	1e7a      	subs	r2, r7, #1
    4dde:	4197      	sbcs	r7, r2
    4de0:	e6ee      	b.n	4bc0 <__aeabi_dsub+0xa4>
    4de2:	2b00      	cmp	r3, #0
    4de4:	d000      	beq.n	4de8 <__aeabi_dsub+0x2cc>
    4de6:	e0e5      	b.n	4fb4 <__aeabi_dsub+0x498>
    4de8:	1c73      	adds	r3, r6, #1
    4dea:	469c      	mov	ip, r3
    4dec:	055b      	lsls	r3, r3, #21
    4dee:	0d5b      	lsrs	r3, r3, #21
    4df0:	2b01      	cmp	r3, #1
    4df2:	dc00      	bgt.n	4df6 <__aeabi_dsub+0x2da>
    4df4:	e09f      	b.n	4f36 <__aeabi_dsub+0x41a>
    4df6:	4b1a      	ldr	r3, [pc, #104]	; (4e60 <__aeabi_dsub+0x344>)
    4df8:	459c      	cmp	ip, r3
    4dfa:	d100      	bne.n	4dfe <__aeabi_dsub+0x2e2>
    4dfc:	e0c5      	b.n	4f8a <__aeabi_dsub+0x46e>
    4dfe:	4452      	add	r2, sl
    4e00:	4552      	cmp	r2, sl
    4e02:	4180      	sbcs	r0, r0
    4e04:	1864      	adds	r4, r4, r1
    4e06:	4240      	negs	r0, r0
    4e08:	1824      	adds	r4, r4, r0
    4e0a:	07e7      	lsls	r7, r4, #31
    4e0c:	0852      	lsrs	r2, r2, #1
    4e0e:	4317      	orrs	r7, r2
    4e10:	0864      	lsrs	r4, r4, #1
    4e12:	4666      	mov	r6, ip
    4e14:	e708      	b.n	4c28 <__aeabi_dsub+0x10c>
    4e16:	4812      	ldr	r0, [pc, #72]	; (4e60 <__aeabi_dsub+0x344>)
    4e18:	4285      	cmp	r5, r0
    4e1a:	d100      	bne.n	4e1e <__aeabi_dsub+0x302>
    4e1c:	e085      	b.n	4f2a <__aeabi_dsub+0x40e>
    4e1e:	001d      	movs	r5, r3
    4e20:	e6bc      	b.n	4b9c <__aeabi_dsub+0x80>
    4e22:	0029      	movs	r1, r5
    4e24:	3e1f      	subs	r6, #31
    4e26:	40f1      	lsrs	r1, r6
    4e28:	2b20      	cmp	r3, #32
    4e2a:	d100      	bne.n	4e2e <__aeabi_dsub+0x312>
    4e2c:	e07f      	b.n	4f2e <__aeabi_dsub+0x412>
    4e2e:	2240      	movs	r2, #64	; 0x40
    4e30:	1ad3      	subs	r3, r2, r3
    4e32:	409d      	lsls	r5, r3
    4e34:	432f      	orrs	r7, r5
    4e36:	1e7d      	subs	r5, r7, #1
    4e38:	41af      	sbcs	r7, r5
    4e3a:	2400      	movs	r4, #0
    4e3c:	430f      	orrs	r7, r1
    4e3e:	2600      	movs	r6, #0
    4e40:	e78e      	b.n	4d60 <__aeabi_dsub+0x244>
    4e42:	002b      	movs	r3, r5
    4e44:	000f      	movs	r7, r1
    4e46:	3b20      	subs	r3, #32
    4e48:	40df      	lsrs	r7, r3
    4e4a:	2d20      	cmp	r5, #32
    4e4c:	d071      	beq.n	4f32 <__aeabi_dsub+0x416>
    4e4e:	2340      	movs	r3, #64	; 0x40
    4e50:	1b5d      	subs	r5, r3, r5
    4e52:	40a9      	lsls	r1, r5
    4e54:	430a      	orrs	r2, r1
    4e56:	1e51      	subs	r1, r2, #1
    4e58:	418a      	sbcs	r2, r1
    4e5a:	2100      	movs	r1, #0
    4e5c:	4317      	orrs	r7, r2
    4e5e:	e6af      	b.n	4bc0 <__aeabi_dsub+0xa4>
    4e60:	000007ff 	.word	0x000007ff
    4e64:	ff7fffff 	.word	0xff7fffff
    4e68:	800fffff 	.word	0x800fffff
    4e6c:	2e00      	cmp	r6, #0
    4e6e:	d03e      	beq.n	4eee <__aeabi_dsub+0x3d2>
    4e70:	4eb3      	ldr	r6, [pc, #716]	; (5140 <__aeabi_dsub+0x624>)
    4e72:	45b4      	cmp	ip, r6
    4e74:	d045      	beq.n	4f02 <__aeabi_dsub+0x3e6>
    4e76:	2680      	movs	r6, #128	; 0x80
    4e78:	0436      	lsls	r6, r6, #16
    4e7a:	426d      	negs	r5, r5
    4e7c:	4334      	orrs	r4, r6
    4e7e:	2d38      	cmp	r5, #56	; 0x38
    4e80:	dd00      	ble.n	4e84 <__aeabi_dsub+0x368>
    4e82:	e0a8      	b.n	4fd6 <__aeabi_dsub+0x4ba>
    4e84:	2d1f      	cmp	r5, #31
    4e86:	dd00      	ble.n	4e8a <__aeabi_dsub+0x36e>
    4e88:	e11f      	b.n	50ca <__aeabi_dsub+0x5ae>
    4e8a:	2620      	movs	r6, #32
    4e8c:	0027      	movs	r7, r4
    4e8e:	4650      	mov	r0, sl
    4e90:	1b76      	subs	r6, r6, r5
    4e92:	40b7      	lsls	r7, r6
    4e94:	40e8      	lsrs	r0, r5
    4e96:	4307      	orrs	r7, r0
    4e98:	4650      	mov	r0, sl
    4e9a:	40b0      	lsls	r0, r6
    4e9c:	1e46      	subs	r6, r0, #1
    4e9e:	41b0      	sbcs	r0, r6
    4ea0:	40ec      	lsrs	r4, r5
    4ea2:	4338      	orrs	r0, r7
    4ea4:	1a17      	subs	r7, r2, r0
    4ea6:	42ba      	cmp	r2, r7
    4ea8:	4192      	sbcs	r2, r2
    4eaa:	1b0c      	subs	r4, r1, r4
    4eac:	4252      	negs	r2, r2
    4eae:	1aa4      	subs	r4, r4, r2
    4eb0:	4666      	mov	r6, ip
    4eb2:	4698      	mov	r8, r3
    4eb4:	e68b      	b.n	4bce <__aeabi_dsub+0xb2>
    4eb6:	4664      	mov	r4, ip
    4eb8:	4667      	mov	r7, ip
    4eba:	432c      	orrs	r4, r5
    4ebc:	d000      	beq.n	4ec0 <__aeabi_dsub+0x3a4>
    4ebe:	e68b      	b.n	4bd8 <__aeabi_dsub+0xbc>
    4ec0:	2500      	movs	r5, #0
    4ec2:	2600      	movs	r6, #0
    4ec4:	2700      	movs	r7, #0
    4ec6:	e6ea      	b.n	4c9e <__aeabi_dsub+0x182>
    4ec8:	001e      	movs	r6, r3
    4eca:	e6ad      	b.n	4c28 <__aeabi_dsub+0x10c>
    4ecc:	2b1f      	cmp	r3, #31
    4ece:	dc60      	bgt.n	4f92 <__aeabi_dsub+0x476>
    4ed0:	2720      	movs	r7, #32
    4ed2:	1af8      	subs	r0, r7, r3
    4ed4:	000f      	movs	r7, r1
    4ed6:	4684      	mov	ip, r0
    4ed8:	4087      	lsls	r7, r0
    4eda:	0010      	movs	r0, r2
    4edc:	40d8      	lsrs	r0, r3
    4ede:	4307      	orrs	r7, r0
    4ee0:	4660      	mov	r0, ip
    4ee2:	4082      	lsls	r2, r0
    4ee4:	1e50      	subs	r0, r2, #1
    4ee6:	4182      	sbcs	r2, r0
    4ee8:	40d9      	lsrs	r1, r3
    4eea:	4317      	orrs	r7, r2
    4eec:	e6f5      	b.n	4cda <__aeabi_dsub+0x1be>
    4eee:	0026      	movs	r6, r4
    4ef0:	4650      	mov	r0, sl
    4ef2:	4306      	orrs	r6, r0
    4ef4:	d005      	beq.n	4f02 <__aeabi_dsub+0x3e6>
    4ef6:	43ed      	mvns	r5, r5
    4ef8:	2d00      	cmp	r5, #0
    4efa:	d0d3      	beq.n	4ea4 <__aeabi_dsub+0x388>
    4efc:	4e90      	ldr	r6, [pc, #576]	; (5140 <__aeabi_dsub+0x624>)
    4efe:	45b4      	cmp	ip, r6
    4f00:	d1bd      	bne.n	4e7e <__aeabi_dsub+0x362>
    4f02:	000c      	movs	r4, r1
    4f04:	0017      	movs	r7, r2
    4f06:	4666      	mov	r6, ip
    4f08:	4698      	mov	r8, r3
    4f0a:	e68d      	b.n	4c28 <__aeabi_dsub+0x10c>
    4f0c:	488c      	ldr	r0, [pc, #560]	; (5140 <__aeabi_dsub+0x624>)
    4f0e:	4283      	cmp	r3, r0
    4f10:	d00b      	beq.n	4f2a <__aeabi_dsub+0x40e>
    4f12:	4663      	mov	r3, ip
    4f14:	e6d9      	b.n	4cca <__aeabi_dsub+0x1ae>
    4f16:	2d00      	cmp	r5, #0
    4f18:	d000      	beq.n	4f1c <__aeabi_dsub+0x400>
    4f1a:	e096      	b.n	504a <__aeabi_dsub+0x52e>
    4f1c:	0008      	movs	r0, r1
    4f1e:	4310      	orrs	r0, r2
    4f20:	d100      	bne.n	4f24 <__aeabi_dsub+0x408>
    4f22:	e0e2      	b.n	50ea <__aeabi_dsub+0x5ce>
    4f24:	000c      	movs	r4, r1
    4f26:	0017      	movs	r7, r2
    4f28:	4698      	mov	r8, r3
    4f2a:	4e85      	ldr	r6, [pc, #532]	; (5140 <__aeabi_dsub+0x624>)
    4f2c:	e67c      	b.n	4c28 <__aeabi_dsub+0x10c>
    4f2e:	2500      	movs	r5, #0
    4f30:	e780      	b.n	4e34 <__aeabi_dsub+0x318>
    4f32:	2100      	movs	r1, #0
    4f34:	e78e      	b.n	4e54 <__aeabi_dsub+0x338>
    4f36:	0023      	movs	r3, r4
    4f38:	4650      	mov	r0, sl
    4f3a:	4303      	orrs	r3, r0
    4f3c:	2e00      	cmp	r6, #0
    4f3e:	d000      	beq.n	4f42 <__aeabi_dsub+0x426>
    4f40:	e0a8      	b.n	5094 <__aeabi_dsub+0x578>
    4f42:	2b00      	cmp	r3, #0
    4f44:	d100      	bne.n	4f48 <__aeabi_dsub+0x42c>
    4f46:	e0de      	b.n	5106 <__aeabi_dsub+0x5ea>
    4f48:	000b      	movs	r3, r1
    4f4a:	4313      	orrs	r3, r2
    4f4c:	d100      	bne.n	4f50 <__aeabi_dsub+0x434>
    4f4e:	e66b      	b.n	4c28 <__aeabi_dsub+0x10c>
    4f50:	4452      	add	r2, sl
    4f52:	4552      	cmp	r2, sl
    4f54:	4180      	sbcs	r0, r0
    4f56:	1864      	adds	r4, r4, r1
    4f58:	4240      	negs	r0, r0
    4f5a:	1824      	adds	r4, r4, r0
    4f5c:	0017      	movs	r7, r2
    4f5e:	0223      	lsls	r3, r4, #8
    4f60:	d400      	bmi.n	4f64 <__aeabi_dsub+0x448>
    4f62:	e6fd      	b.n	4d60 <__aeabi_dsub+0x244>
    4f64:	4b77      	ldr	r3, [pc, #476]	; (5144 <__aeabi_dsub+0x628>)
    4f66:	4666      	mov	r6, ip
    4f68:	401c      	ands	r4, r3
    4f6a:	e65d      	b.n	4c28 <__aeabi_dsub+0x10c>
    4f6c:	0025      	movs	r5, r4
    4f6e:	4650      	mov	r0, sl
    4f70:	4305      	orrs	r5, r0
    4f72:	2e00      	cmp	r6, #0
    4f74:	d1cf      	bne.n	4f16 <__aeabi_dsub+0x3fa>
    4f76:	2d00      	cmp	r5, #0
    4f78:	d14f      	bne.n	501a <__aeabi_dsub+0x4fe>
    4f7a:	000c      	movs	r4, r1
    4f7c:	4314      	orrs	r4, r2
    4f7e:	d100      	bne.n	4f82 <__aeabi_dsub+0x466>
    4f80:	e0a0      	b.n	50c4 <__aeabi_dsub+0x5a8>
    4f82:	000c      	movs	r4, r1
    4f84:	0017      	movs	r7, r2
    4f86:	4698      	mov	r8, r3
    4f88:	e64e      	b.n	4c28 <__aeabi_dsub+0x10c>
    4f8a:	4666      	mov	r6, ip
    4f8c:	2400      	movs	r4, #0
    4f8e:	2700      	movs	r7, #0
    4f90:	e685      	b.n	4c9e <__aeabi_dsub+0x182>
    4f92:	001f      	movs	r7, r3
    4f94:	0008      	movs	r0, r1
    4f96:	3f20      	subs	r7, #32
    4f98:	40f8      	lsrs	r0, r7
    4f9a:	0007      	movs	r7, r0
    4f9c:	2b20      	cmp	r3, #32
    4f9e:	d100      	bne.n	4fa2 <__aeabi_dsub+0x486>
    4fa0:	e08e      	b.n	50c0 <__aeabi_dsub+0x5a4>
    4fa2:	2040      	movs	r0, #64	; 0x40
    4fa4:	1ac3      	subs	r3, r0, r3
    4fa6:	4099      	lsls	r1, r3
    4fa8:	430a      	orrs	r2, r1
    4faa:	1e51      	subs	r1, r2, #1
    4fac:	418a      	sbcs	r2, r1
    4fae:	2100      	movs	r1, #0
    4fb0:	4317      	orrs	r7, r2
    4fb2:	e692      	b.n	4cda <__aeabi_dsub+0x1be>
    4fb4:	2e00      	cmp	r6, #0
    4fb6:	d114      	bne.n	4fe2 <__aeabi_dsub+0x4c6>
    4fb8:	0026      	movs	r6, r4
    4fba:	4650      	mov	r0, sl
    4fbc:	4306      	orrs	r6, r0
    4fbe:	d062      	beq.n	5086 <__aeabi_dsub+0x56a>
    4fc0:	43db      	mvns	r3, r3
    4fc2:	2b00      	cmp	r3, #0
    4fc4:	d15c      	bne.n	5080 <__aeabi_dsub+0x564>
    4fc6:	1887      	adds	r7, r0, r2
    4fc8:	4297      	cmp	r7, r2
    4fca:	4192      	sbcs	r2, r2
    4fcc:	1864      	adds	r4, r4, r1
    4fce:	4252      	negs	r2, r2
    4fd0:	18a4      	adds	r4, r4, r2
    4fd2:	4666      	mov	r6, ip
    4fd4:	e687      	b.n	4ce6 <__aeabi_dsub+0x1ca>
    4fd6:	4650      	mov	r0, sl
    4fd8:	4320      	orrs	r0, r4
    4fda:	1e44      	subs	r4, r0, #1
    4fdc:	41a0      	sbcs	r0, r4
    4fde:	2400      	movs	r4, #0
    4fe0:	e760      	b.n	4ea4 <__aeabi_dsub+0x388>
    4fe2:	4e57      	ldr	r6, [pc, #348]	; (5140 <__aeabi_dsub+0x624>)
    4fe4:	45b4      	cmp	ip, r6
    4fe6:	d04e      	beq.n	5086 <__aeabi_dsub+0x56a>
    4fe8:	2680      	movs	r6, #128	; 0x80
    4fea:	0436      	lsls	r6, r6, #16
    4fec:	425b      	negs	r3, r3
    4fee:	4334      	orrs	r4, r6
    4ff0:	2b38      	cmp	r3, #56	; 0x38
    4ff2:	dd00      	ble.n	4ff6 <__aeabi_dsub+0x4da>
    4ff4:	e07f      	b.n	50f6 <__aeabi_dsub+0x5da>
    4ff6:	2b1f      	cmp	r3, #31
    4ff8:	dd00      	ble.n	4ffc <__aeabi_dsub+0x4e0>
    4ffa:	e08b      	b.n	5114 <__aeabi_dsub+0x5f8>
    4ffc:	2620      	movs	r6, #32
    4ffe:	0027      	movs	r7, r4
    5000:	4650      	mov	r0, sl
    5002:	1af6      	subs	r6, r6, r3
    5004:	40b7      	lsls	r7, r6
    5006:	40d8      	lsrs	r0, r3
    5008:	4307      	orrs	r7, r0
    500a:	4650      	mov	r0, sl
    500c:	40b0      	lsls	r0, r6
    500e:	1e46      	subs	r6, r0, #1
    5010:	41b0      	sbcs	r0, r6
    5012:	4307      	orrs	r7, r0
    5014:	40dc      	lsrs	r4, r3
    5016:	18bf      	adds	r7, r7, r2
    5018:	e7d6      	b.n	4fc8 <__aeabi_dsub+0x4ac>
    501a:	000d      	movs	r5, r1
    501c:	4315      	orrs	r5, r2
    501e:	d100      	bne.n	5022 <__aeabi_dsub+0x506>
    5020:	e602      	b.n	4c28 <__aeabi_dsub+0x10c>
    5022:	4650      	mov	r0, sl
    5024:	1a80      	subs	r0, r0, r2
    5026:	4582      	cmp	sl, r0
    5028:	41bf      	sbcs	r7, r7
    502a:	1a65      	subs	r5, r4, r1
    502c:	427f      	negs	r7, r7
    502e:	1bed      	subs	r5, r5, r7
    5030:	4684      	mov	ip, r0
    5032:	0228      	lsls	r0, r5, #8
    5034:	d400      	bmi.n	5038 <__aeabi_dsub+0x51c>
    5036:	e68d      	b.n	4d54 <__aeabi_dsub+0x238>
    5038:	4650      	mov	r0, sl
    503a:	1a17      	subs	r7, r2, r0
    503c:	42ba      	cmp	r2, r7
    503e:	4192      	sbcs	r2, r2
    5040:	1b0c      	subs	r4, r1, r4
    5042:	4252      	negs	r2, r2
    5044:	1aa4      	subs	r4, r4, r2
    5046:	4698      	mov	r8, r3
    5048:	e5ee      	b.n	4c28 <__aeabi_dsub+0x10c>
    504a:	000d      	movs	r5, r1
    504c:	4315      	orrs	r5, r2
    504e:	d100      	bne.n	5052 <__aeabi_dsub+0x536>
    5050:	e76b      	b.n	4f2a <__aeabi_dsub+0x40e>
    5052:	4650      	mov	r0, sl
    5054:	0767      	lsls	r7, r4, #29
    5056:	08c0      	lsrs	r0, r0, #3
    5058:	4307      	orrs	r7, r0
    505a:	2080      	movs	r0, #128	; 0x80
    505c:	08e4      	lsrs	r4, r4, #3
    505e:	0300      	lsls	r0, r0, #12
    5060:	4204      	tst	r4, r0
    5062:	d007      	beq.n	5074 <__aeabi_dsub+0x558>
    5064:	08cd      	lsrs	r5, r1, #3
    5066:	4205      	tst	r5, r0
    5068:	d104      	bne.n	5074 <__aeabi_dsub+0x558>
    506a:	002c      	movs	r4, r5
    506c:	4698      	mov	r8, r3
    506e:	08d7      	lsrs	r7, r2, #3
    5070:	0749      	lsls	r1, r1, #29
    5072:	430f      	orrs	r7, r1
    5074:	0f7b      	lsrs	r3, r7, #29
    5076:	00e4      	lsls	r4, r4, #3
    5078:	431c      	orrs	r4, r3
    507a:	00ff      	lsls	r7, r7, #3
    507c:	4e30      	ldr	r6, [pc, #192]	; (5140 <__aeabi_dsub+0x624>)
    507e:	e5d3      	b.n	4c28 <__aeabi_dsub+0x10c>
    5080:	4e2f      	ldr	r6, [pc, #188]	; (5140 <__aeabi_dsub+0x624>)
    5082:	45b4      	cmp	ip, r6
    5084:	d1b4      	bne.n	4ff0 <__aeabi_dsub+0x4d4>
    5086:	000c      	movs	r4, r1
    5088:	0017      	movs	r7, r2
    508a:	4666      	mov	r6, ip
    508c:	e5cc      	b.n	4c28 <__aeabi_dsub+0x10c>
    508e:	2700      	movs	r7, #0
    5090:	2400      	movs	r4, #0
    5092:	e5e8      	b.n	4c66 <__aeabi_dsub+0x14a>
    5094:	2b00      	cmp	r3, #0
    5096:	d039      	beq.n	510c <__aeabi_dsub+0x5f0>
    5098:	000b      	movs	r3, r1
    509a:	4313      	orrs	r3, r2
    509c:	d100      	bne.n	50a0 <__aeabi_dsub+0x584>
    509e:	e744      	b.n	4f2a <__aeabi_dsub+0x40e>
    50a0:	08c0      	lsrs	r0, r0, #3
    50a2:	0767      	lsls	r7, r4, #29
    50a4:	4307      	orrs	r7, r0
    50a6:	2080      	movs	r0, #128	; 0x80
    50a8:	08e4      	lsrs	r4, r4, #3
    50aa:	0300      	lsls	r0, r0, #12
    50ac:	4204      	tst	r4, r0
    50ae:	d0e1      	beq.n	5074 <__aeabi_dsub+0x558>
    50b0:	08cb      	lsrs	r3, r1, #3
    50b2:	4203      	tst	r3, r0
    50b4:	d1de      	bne.n	5074 <__aeabi_dsub+0x558>
    50b6:	08d7      	lsrs	r7, r2, #3
    50b8:	0749      	lsls	r1, r1, #29
    50ba:	430f      	orrs	r7, r1
    50bc:	001c      	movs	r4, r3
    50be:	e7d9      	b.n	5074 <__aeabi_dsub+0x558>
    50c0:	2100      	movs	r1, #0
    50c2:	e771      	b.n	4fa8 <__aeabi_dsub+0x48c>
    50c4:	2500      	movs	r5, #0
    50c6:	2700      	movs	r7, #0
    50c8:	e5e9      	b.n	4c9e <__aeabi_dsub+0x182>
    50ca:	002e      	movs	r6, r5
    50cc:	0027      	movs	r7, r4
    50ce:	3e20      	subs	r6, #32
    50d0:	40f7      	lsrs	r7, r6
    50d2:	2d20      	cmp	r5, #32
    50d4:	d02f      	beq.n	5136 <__aeabi_dsub+0x61a>
    50d6:	2640      	movs	r6, #64	; 0x40
    50d8:	1b75      	subs	r5, r6, r5
    50da:	40ac      	lsls	r4, r5
    50dc:	4650      	mov	r0, sl
    50de:	4320      	orrs	r0, r4
    50e0:	1e44      	subs	r4, r0, #1
    50e2:	41a0      	sbcs	r0, r4
    50e4:	2400      	movs	r4, #0
    50e6:	4338      	orrs	r0, r7
    50e8:	e6dc      	b.n	4ea4 <__aeabi_dsub+0x388>
    50ea:	2480      	movs	r4, #128	; 0x80
    50ec:	2500      	movs	r5, #0
    50ee:	0324      	lsls	r4, r4, #12
    50f0:	4e13      	ldr	r6, [pc, #76]	; (5140 <__aeabi_dsub+0x624>)
    50f2:	2700      	movs	r7, #0
    50f4:	e5d3      	b.n	4c9e <__aeabi_dsub+0x182>
    50f6:	4650      	mov	r0, sl
    50f8:	4320      	orrs	r0, r4
    50fa:	0007      	movs	r7, r0
    50fc:	1e78      	subs	r0, r7, #1
    50fe:	4187      	sbcs	r7, r0
    5100:	2400      	movs	r4, #0
    5102:	18bf      	adds	r7, r7, r2
    5104:	e760      	b.n	4fc8 <__aeabi_dsub+0x4ac>
    5106:	000c      	movs	r4, r1
    5108:	0017      	movs	r7, r2
    510a:	e58d      	b.n	4c28 <__aeabi_dsub+0x10c>
    510c:	000c      	movs	r4, r1
    510e:	0017      	movs	r7, r2
    5110:	4e0b      	ldr	r6, [pc, #44]	; (5140 <__aeabi_dsub+0x624>)
    5112:	e589      	b.n	4c28 <__aeabi_dsub+0x10c>
    5114:	001e      	movs	r6, r3
    5116:	0027      	movs	r7, r4
    5118:	3e20      	subs	r6, #32
    511a:	40f7      	lsrs	r7, r6
    511c:	2b20      	cmp	r3, #32
    511e:	d00c      	beq.n	513a <__aeabi_dsub+0x61e>
    5120:	2640      	movs	r6, #64	; 0x40
    5122:	1af3      	subs	r3, r6, r3
    5124:	409c      	lsls	r4, r3
    5126:	4650      	mov	r0, sl
    5128:	4320      	orrs	r0, r4
    512a:	1e44      	subs	r4, r0, #1
    512c:	41a0      	sbcs	r0, r4
    512e:	4307      	orrs	r7, r0
    5130:	2400      	movs	r4, #0
    5132:	18bf      	adds	r7, r7, r2
    5134:	e748      	b.n	4fc8 <__aeabi_dsub+0x4ac>
    5136:	2400      	movs	r4, #0
    5138:	e7d0      	b.n	50dc <__aeabi_dsub+0x5c0>
    513a:	2400      	movs	r4, #0
    513c:	e7f3      	b.n	5126 <__aeabi_dsub+0x60a>
    513e:	46c0      	nop			; (mov r8, r8)
    5140:	000007ff 	.word	0x000007ff
    5144:	ff7fffff 	.word	0xff7fffff

00005148 <__aeabi_d2iz>:
    5148:	b530      	push	{r4, r5, lr}
    514a:	4d13      	ldr	r5, [pc, #76]	; (5198 <__aeabi_d2iz+0x50>)
    514c:	030a      	lsls	r2, r1, #12
    514e:	004b      	lsls	r3, r1, #1
    5150:	0b12      	lsrs	r2, r2, #12
    5152:	0d5b      	lsrs	r3, r3, #21
    5154:	0fc9      	lsrs	r1, r1, #31
    5156:	2400      	movs	r4, #0
    5158:	42ab      	cmp	r3, r5
    515a:	dd10      	ble.n	517e <__aeabi_d2iz+0x36>
    515c:	4c0f      	ldr	r4, [pc, #60]	; (519c <__aeabi_d2iz+0x54>)
    515e:	42a3      	cmp	r3, r4
    5160:	dc0f      	bgt.n	5182 <__aeabi_d2iz+0x3a>
    5162:	2480      	movs	r4, #128	; 0x80
    5164:	4d0e      	ldr	r5, [pc, #56]	; (51a0 <__aeabi_d2iz+0x58>)
    5166:	0364      	lsls	r4, r4, #13
    5168:	4322      	orrs	r2, r4
    516a:	1aed      	subs	r5, r5, r3
    516c:	2d1f      	cmp	r5, #31
    516e:	dd0b      	ble.n	5188 <__aeabi_d2iz+0x40>
    5170:	480c      	ldr	r0, [pc, #48]	; (51a4 <__aeabi_d2iz+0x5c>)
    5172:	1ac3      	subs	r3, r0, r3
    5174:	40da      	lsrs	r2, r3
    5176:	4254      	negs	r4, r2
    5178:	2900      	cmp	r1, #0
    517a:	d100      	bne.n	517e <__aeabi_d2iz+0x36>
    517c:	0014      	movs	r4, r2
    517e:	0020      	movs	r0, r4
    5180:	bd30      	pop	{r4, r5, pc}
    5182:	4b09      	ldr	r3, [pc, #36]	; (51a8 <__aeabi_d2iz+0x60>)
    5184:	18cc      	adds	r4, r1, r3
    5186:	e7fa      	b.n	517e <__aeabi_d2iz+0x36>
    5188:	4c08      	ldr	r4, [pc, #32]	; (51ac <__aeabi_d2iz+0x64>)
    518a:	40e8      	lsrs	r0, r5
    518c:	46a4      	mov	ip, r4
    518e:	4463      	add	r3, ip
    5190:	409a      	lsls	r2, r3
    5192:	4302      	orrs	r2, r0
    5194:	e7ef      	b.n	5176 <__aeabi_d2iz+0x2e>
    5196:	46c0      	nop			; (mov r8, r8)
    5198:	000003fe 	.word	0x000003fe
    519c:	0000041d 	.word	0x0000041d
    51a0:	00000433 	.word	0x00000433
    51a4:	00000413 	.word	0x00000413
    51a8:	7fffffff 	.word	0x7fffffff
    51ac:	fffffbed 	.word	0xfffffbed

000051b0 <__aeabi_ui2d>:
    51b0:	b510      	push	{r4, lr}
    51b2:	1e04      	subs	r4, r0, #0
    51b4:	d028      	beq.n	5208 <__aeabi_ui2d+0x58>
    51b6:	f000 f833 	bl	5220 <__clzsi2>
    51ba:	4b15      	ldr	r3, [pc, #84]	; (5210 <__aeabi_ui2d+0x60>)
    51bc:	4a15      	ldr	r2, [pc, #84]	; (5214 <__aeabi_ui2d+0x64>)
    51be:	1a1b      	subs	r3, r3, r0
    51c0:	1ad2      	subs	r2, r2, r3
    51c2:	2a1f      	cmp	r2, #31
    51c4:	dd15      	ble.n	51f2 <__aeabi_ui2d+0x42>
    51c6:	4a14      	ldr	r2, [pc, #80]	; (5218 <__aeabi_ui2d+0x68>)
    51c8:	1ad2      	subs	r2, r2, r3
    51ca:	4094      	lsls	r4, r2
    51cc:	2200      	movs	r2, #0
    51ce:	0324      	lsls	r4, r4, #12
    51d0:	055b      	lsls	r3, r3, #21
    51d2:	0b24      	lsrs	r4, r4, #12
    51d4:	0d5b      	lsrs	r3, r3, #21
    51d6:	2100      	movs	r1, #0
    51d8:	0010      	movs	r0, r2
    51da:	0324      	lsls	r4, r4, #12
    51dc:	0d0a      	lsrs	r2, r1, #20
    51de:	0b24      	lsrs	r4, r4, #12
    51e0:	0512      	lsls	r2, r2, #20
    51e2:	4322      	orrs	r2, r4
    51e4:	4c0d      	ldr	r4, [pc, #52]	; (521c <__aeabi_ui2d+0x6c>)
    51e6:	051b      	lsls	r3, r3, #20
    51e8:	4022      	ands	r2, r4
    51ea:	4313      	orrs	r3, r2
    51ec:	005b      	lsls	r3, r3, #1
    51ee:	0859      	lsrs	r1, r3, #1
    51f0:	bd10      	pop	{r4, pc}
    51f2:	0021      	movs	r1, r4
    51f4:	4091      	lsls	r1, r2
    51f6:	000a      	movs	r2, r1
    51f8:	210b      	movs	r1, #11
    51fa:	1a08      	subs	r0, r1, r0
    51fc:	40c4      	lsrs	r4, r0
    51fe:	055b      	lsls	r3, r3, #21
    5200:	0324      	lsls	r4, r4, #12
    5202:	0b24      	lsrs	r4, r4, #12
    5204:	0d5b      	lsrs	r3, r3, #21
    5206:	e7e6      	b.n	51d6 <__aeabi_ui2d+0x26>
    5208:	2300      	movs	r3, #0
    520a:	2400      	movs	r4, #0
    520c:	2200      	movs	r2, #0
    520e:	e7e2      	b.n	51d6 <__aeabi_ui2d+0x26>
    5210:	0000041e 	.word	0x0000041e
    5214:	00000433 	.word	0x00000433
    5218:	00000413 	.word	0x00000413
    521c:	800fffff 	.word	0x800fffff

00005220 <__clzsi2>:
    5220:	211c      	movs	r1, #28
    5222:	2301      	movs	r3, #1
    5224:	041b      	lsls	r3, r3, #16
    5226:	4298      	cmp	r0, r3
    5228:	d301      	bcc.n	522e <__clzsi2+0xe>
    522a:	0c00      	lsrs	r0, r0, #16
    522c:	3910      	subs	r1, #16
    522e:	0a1b      	lsrs	r3, r3, #8
    5230:	4298      	cmp	r0, r3
    5232:	d301      	bcc.n	5238 <__clzsi2+0x18>
    5234:	0a00      	lsrs	r0, r0, #8
    5236:	3908      	subs	r1, #8
    5238:	091b      	lsrs	r3, r3, #4
    523a:	4298      	cmp	r0, r3
    523c:	d301      	bcc.n	5242 <__clzsi2+0x22>
    523e:	0900      	lsrs	r0, r0, #4
    5240:	3904      	subs	r1, #4
    5242:	a202      	add	r2, pc, #8	; (adr r2, 524c <__clzsi2+0x2c>)
    5244:	5c10      	ldrb	r0, [r2, r0]
    5246:	1840      	adds	r0, r0, r1
    5248:	4770      	bx	lr
    524a:	46c0      	nop			; (mov r8, r8)
    524c:	02020304 	.word	0x02020304
    5250:	01010101 	.word	0x01010101
	...

0000525c <__libc_init_array>:
    525c:	b570      	push	{r4, r5, r6, lr}
    525e:	2600      	movs	r6, #0
    5260:	4d0c      	ldr	r5, [pc, #48]	; (5294 <__libc_init_array+0x38>)
    5262:	4c0d      	ldr	r4, [pc, #52]	; (5298 <__libc_init_array+0x3c>)
    5264:	1b64      	subs	r4, r4, r5
    5266:	10a4      	asrs	r4, r4, #2
    5268:	42a6      	cmp	r6, r4
    526a:	d109      	bne.n	5280 <__libc_init_array+0x24>
    526c:	2600      	movs	r6, #0
    526e:	f000 fe51 	bl	5f14 <_init>
    5272:	4d0a      	ldr	r5, [pc, #40]	; (529c <__libc_init_array+0x40>)
    5274:	4c0a      	ldr	r4, [pc, #40]	; (52a0 <__libc_init_array+0x44>)
    5276:	1b64      	subs	r4, r4, r5
    5278:	10a4      	asrs	r4, r4, #2
    527a:	42a6      	cmp	r6, r4
    527c:	d105      	bne.n	528a <__libc_init_array+0x2e>
    527e:	bd70      	pop	{r4, r5, r6, pc}
    5280:	00b3      	lsls	r3, r6, #2
    5282:	58eb      	ldr	r3, [r5, r3]
    5284:	4798      	blx	r3
    5286:	3601      	adds	r6, #1
    5288:	e7ee      	b.n	5268 <__libc_init_array+0xc>
    528a:	00b3      	lsls	r3, r6, #2
    528c:	58eb      	ldr	r3, [r5, r3]
    528e:	4798      	blx	r3
    5290:	3601      	adds	r6, #1
    5292:	e7f2      	b.n	527a <__libc_init_array+0x1e>
    5294:	00005f20 	.word	0x00005f20
    5298:	00005f20 	.word	0x00005f20
    529c:	00005f20 	.word	0x00005f20
    52a0:	00005f24 	.word	0x00005f24

000052a4 <memcpy>:
    52a4:	2300      	movs	r3, #0
    52a6:	b510      	push	{r4, lr}
    52a8:	429a      	cmp	r2, r3
    52aa:	d100      	bne.n	52ae <memcpy+0xa>
    52ac:	bd10      	pop	{r4, pc}
    52ae:	5ccc      	ldrb	r4, [r1, r3]
    52b0:	54c4      	strb	r4, [r0, r3]
    52b2:	3301      	adds	r3, #1
    52b4:	e7f8      	b.n	52a8 <memcpy+0x4>

000052b6 <memset>:
    52b6:	0003      	movs	r3, r0
    52b8:	1882      	adds	r2, r0, r2
    52ba:	4293      	cmp	r3, r2
    52bc:	d100      	bne.n	52c0 <memset+0xa>
    52be:	4770      	bx	lr
    52c0:	7019      	strb	r1, [r3, #0]
    52c2:	3301      	adds	r3, #1
    52c4:	e7f9      	b.n	52ba <memset+0x4>
	...

000052c8 <_puts_r>:
    52c8:	b570      	push	{r4, r5, r6, lr}
    52ca:	0005      	movs	r5, r0
    52cc:	000e      	movs	r6, r1
    52ce:	2800      	cmp	r0, #0
    52d0:	d004      	beq.n	52dc <_puts_r+0x14>
    52d2:	6983      	ldr	r3, [r0, #24]
    52d4:	2b00      	cmp	r3, #0
    52d6:	d101      	bne.n	52dc <_puts_r+0x14>
    52d8:	f000 fada 	bl	5890 <__sinit>
    52dc:	69ab      	ldr	r3, [r5, #24]
    52de:	68ac      	ldr	r4, [r5, #8]
    52e0:	2b00      	cmp	r3, #0
    52e2:	d102      	bne.n	52ea <_puts_r+0x22>
    52e4:	0028      	movs	r0, r5
    52e6:	f000 fad3 	bl	5890 <__sinit>
    52ea:	4b24      	ldr	r3, [pc, #144]	; (537c <_puts_r+0xb4>)
    52ec:	429c      	cmp	r4, r3
    52ee:	d10f      	bne.n	5310 <_puts_r+0x48>
    52f0:	686c      	ldr	r4, [r5, #4]
    52f2:	89a3      	ldrh	r3, [r4, #12]
    52f4:	071b      	lsls	r3, r3, #28
    52f6:	d502      	bpl.n	52fe <_puts_r+0x36>
    52f8:	6923      	ldr	r3, [r4, #16]
    52fa:	2b00      	cmp	r3, #0
    52fc:	d120      	bne.n	5340 <_puts_r+0x78>
    52fe:	0021      	movs	r1, r4
    5300:	0028      	movs	r0, r5
    5302:	f000 f957 	bl	55b4 <__swsetup_r>
    5306:	2800      	cmp	r0, #0
    5308:	d01a      	beq.n	5340 <_puts_r+0x78>
    530a:	2001      	movs	r0, #1
    530c:	4240      	negs	r0, r0
    530e:	bd70      	pop	{r4, r5, r6, pc}
    5310:	4b1b      	ldr	r3, [pc, #108]	; (5380 <_puts_r+0xb8>)
    5312:	429c      	cmp	r4, r3
    5314:	d101      	bne.n	531a <_puts_r+0x52>
    5316:	68ac      	ldr	r4, [r5, #8]
    5318:	e7eb      	b.n	52f2 <_puts_r+0x2a>
    531a:	4b1a      	ldr	r3, [pc, #104]	; (5384 <_puts_r+0xbc>)
    531c:	429c      	cmp	r4, r3
    531e:	d1e8      	bne.n	52f2 <_puts_r+0x2a>
    5320:	68ec      	ldr	r4, [r5, #12]
    5322:	e7e6      	b.n	52f2 <_puts_r+0x2a>
    5324:	3b01      	subs	r3, #1
    5326:	3601      	adds	r6, #1
    5328:	60a3      	str	r3, [r4, #8]
    532a:	2b00      	cmp	r3, #0
    532c:	da04      	bge.n	5338 <_puts_r+0x70>
    532e:	69a2      	ldr	r2, [r4, #24]
    5330:	4293      	cmp	r3, r2
    5332:	db16      	blt.n	5362 <_puts_r+0x9a>
    5334:	290a      	cmp	r1, #10
    5336:	d014      	beq.n	5362 <_puts_r+0x9a>
    5338:	6823      	ldr	r3, [r4, #0]
    533a:	1c5a      	adds	r2, r3, #1
    533c:	6022      	str	r2, [r4, #0]
    533e:	7019      	strb	r1, [r3, #0]
    5340:	7831      	ldrb	r1, [r6, #0]
    5342:	68a3      	ldr	r3, [r4, #8]
    5344:	2900      	cmp	r1, #0
    5346:	d1ed      	bne.n	5324 <_puts_r+0x5c>
    5348:	3b01      	subs	r3, #1
    534a:	60a3      	str	r3, [r4, #8]
    534c:	2b00      	cmp	r3, #0
    534e:	da0f      	bge.n	5370 <_puts_r+0xa8>
    5350:	0022      	movs	r2, r4
    5352:	310a      	adds	r1, #10
    5354:	0028      	movs	r0, r5
    5356:	f000 f8d7 	bl	5508 <__swbuf_r>
    535a:	1c43      	adds	r3, r0, #1
    535c:	d0d5      	beq.n	530a <_puts_r+0x42>
    535e:	200a      	movs	r0, #10
    5360:	e7d5      	b.n	530e <_puts_r+0x46>
    5362:	0022      	movs	r2, r4
    5364:	0028      	movs	r0, r5
    5366:	f000 f8cf 	bl	5508 <__swbuf_r>
    536a:	1c43      	adds	r3, r0, #1
    536c:	d1e8      	bne.n	5340 <_puts_r+0x78>
    536e:	e7cc      	b.n	530a <_puts_r+0x42>
    5370:	200a      	movs	r0, #10
    5372:	6823      	ldr	r3, [r4, #0]
    5374:	1c5a      	adds	r2, r3, #1
    5376:	6022      	str	r2, [r4, #0]
    5378:	7018      	strb	r0, [r3, #0]
    537a:	e7c8      	b.n	530e <_puts_r+0x46>
    537c:	00005ed4 	.word	0x00005ed4
    5380:	00005ef4 	.word	0x00005ef4
    5384:	00005eb4 	.word	0x00005eb4

00005388 <puts>:
    5388:	b510      	push	{r4, lr}
    538a:	4b03      	ldr	r3, [pc, #12]	; (5398 <puts+0x10>)
    538c:	0001      	movs	r1, r0
    538e:	6818      	ldr	r0, [r3, #0]
    5390:	f7ff ff9a 	bl	52c8 <_puts_r>
    5394:	bd10      	pop	{r4, pc}
    5396:	46c0      	nop			; (mov r8, r8)
    5398:	2000000c 	.word	0x2000000c

0000539c <setbuf>:
    539c:	424a      	negs	r2, r1
    539e:	414a      	adcs	r2, r1
    53a0:	2380      	movs	r3, #128	; 0x80
    53a2:	b510      	push	{r4, lr}
    53a4:	0052      	lsls	r2, r2, #1
    53a6:	00db      	lsls	r3, r3, #3
    53a8:	f000 f802 	bl	53b0 <setvbuf>
    53ac:	bd10      	pop	{r4, pc}
	...

000053b0 <setvbuf>:
    53b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    53b2:	001d      	movs	r5, r3
    53b4:	4b4f      	ldr	r3, [pc, #316]	; (54f4 <setvbuf+0x144>)
    53b6:	b085      	sub	sp, #20
    53b8:	681e      	ldr	r6, [r3, #0]
    53ba:	0004      	movs	r4, r0
    53bc:	000f      	movs	r7, r1
    53be:	9200      	str	r2, [sp, #0]
    53c0:	2e00      	cmp	r6, #0
    53c2:	d005      	beq.n	53d0 <setvbuf+0x20>
    53c4:	69b3      	ldr	r3, [r6, #24]
    53c6:	2b00      	cmp	r3, #0
    53c8:	d102      	bne.n	53d0 <setvbuf+0x20>
    53ca:	0030      	movs	r0, r6
    53cc:	f000 fa60 	bl	5890 <__sinit>
    53d0:	4b49      	ldr	r3, [pc, #292]	; (54f8 <setvbuf+0x148>)
    53d2:	429c      	cmp	r4, r3
    53d4:	d150      	bne.n	5478 <setvbuf+0xc8>
    53d6:	6874      	ldr	r4, [r6, #4]
    53d8:	9b00      	ldr	r3, [sp, #0]
    53da:	2b02      	cmp	r3, #2
    53dc:	d005      	beq.n	53ea <setvbuf+0x3a>
    53de:	2b01      	cmp	r3, #1
    53e0:	d900      	bls.n	53e4 <setvbuf+0x34>
    53e2:	e084      	b.n	54ee <setvbuf+0x13e>
    53e4:	2d00      	cmp	r5, #0
    53e6:	da00      	bge.n	53ea <setvbuf+0x3a>
    53e8:	e081      	b.n	54ee <setvbuf+0x13e>
    53ea:	0021      	movs	r1, r4
    53ec:	0030      	movs	r0, r6
    53ee:	f000 f9e1 	bl	57b4 <_fflush_r>
    53f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    53f4:	2900      	cmp	r1, #0
    53f6:	d008      	beq.n	540a <setvbuf+0x5a>
    53f8:	0023      	movs	r3, r4
    53fa:	3344      	adds	r3, #68	; 0x44
    53fc:	4299      	cmp	r1, r3
    53fe:	d002      	beq.n	5406 <setvbuf+0x56>
    5400:	0030      	movs	r0, r6
    5402:	f000 fb4b 	bl	5a9c <_free_r>
    5406:	2300      	movs	r3, #0
    5408:	6363      	str	r3, [r4, #52]	; 0x34
    540a:	2300      	movs	r3, #0
    540c:	61a3      	str	r3, [r4, #24]
    540e:	6063      	str	r3, [r4, #4]
    5410:	89a3      	ldrh	r3, [r4, #12]
    5412:	061b      	lsls	r3, r3, #24
    5414:	d503      	bpl.n	541e <setvbuf+0x6e>
    5416:	6921      	ldr	r1, [r4, #16]
    5418:	0030      	movs	r0, r6
    541a:	f000 fb3f 	bl	5a9c <_free_r>
    541e:	89a3      	ldrh	r3, [r4, #12]
    5420:	4a36      	ldr	r2, [pc, #216]	; (54fc <setvbuf+0x14c>)
    5422:	4013      	ands	r3, r2
    5424:	81a3      	strh	r3, [r4, #12]
    5426:	9b00      	ldr	r3, [sp, #0]
    5428:	2b02      	cmp	r3, #2
    542a:	d05a      	beq.n	54e2 <setvbuf+0x132>
    542c:	ab03      	add	r3, sp, #12
    542e:	aa02      	add	r2, sp, #8
    5430:	0021      	movs	r1, r4
    5432:	0030      	movs	r0, r6
    5434:	f000 fac2 	bl	59bc <__swhatbuf_r>
    5438:	89a3      	ldrh	r3, [r4, #12]
    543a:	4318      	orrs	r0, r3
    543c:	81a0      	strh	r0, [r4, #12]
    543e:	2d00      	cmp	r5, #0
    5440:	d124      	bne.n	548c <setvbuf+0xdc>
    5442:	9d02      	ldr	r5, [sp, #8]
    5444:	0028      	movs	r0, r5
    5446:	f000 fb1f 	bl	5a88 <malloc>
    544a:	9501      	str	r5, [sp, #4]
    544c:	1e07      	subs	r7, r0, #0
    544e:	d142      	bne.n	54d6 <setvbuf+0x126>
    5450:	9b02      	ldr	r3, [sp, #8]
    5452:	9301      	str	r3, [sp, #4]
    5454:	42ab      	cmp	r3, r5
    5456:	d139      	bne.n	54cc <setvbuf+0x11c>
    5458:	2001      	movs	r0, #1
    545a:	4240      	negs	r0, r0
    545c:	2302      	movs	r3, #2
    545e:	89a2      	ldrh	r2, [r4, #12]
    5460:	4313      	orrs	r3, r2
    5462:	81a3      	strh	r3, [r4, #12]
    5464:	2300      	movs	r3, #0
    5466:	60a3      	str	r3, [r4, #8]
    5468:	0023      	movs	r3, r4
    546a:	3347      	adds	r3, #71	; 0x47
    546c:	6023      	str	r3, [r4, #0]
    546e:	6123      	str	r3, [r4, #16]
    5470:	2301      	movs	r3, #1
    5472:	6163      	str	r3, [r4, #20]
    5474:	b005      	add	sp, #20
    5476:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5478:	4b21      	ldr	r3, [pc, #132]	; (5500 <setvbuf+0x150>)
    547a:	429c      	cmp	r4, r3
    547c:	d101      	bne.n	5482 <setvbuf+0xd2>
    547e:	68b4      	ldr	r4, [r6, #8]
    5480:	e7aa      	b.n	53d8 <setvbuf+0x28>
    5482:	4b20      	ldr	r3, [pc, #128]	; (5504 <setvbuf+0x154>)
    5484:	429c      	cmp	r4, r3
    5486:	d1a7      	bne.n	53d8 <setvbuf+0x28>
    5488:	68f4      	ldr	r4, [r6, #12]
    548a:	e7a5      	b.n	53d8 <setvbuf+0x28>
    548c:	2f00      	cmp	r7, #0
    548e:	d0d9      	beq.n	5444 <setvbuf+0x94>
    5490:	69b3      	ldr	r3, [r6, #24]
    5492:	2b00      	cmp	r3, #0
    5494:	d102      	bne.n	549c <setvbuf+0xec>
    5496:	0030      	movs	r0, r6
    5498:	f000 f9fa 	bl	5890 <__sinit>
    549c:	9b00      	ldr	r3, [sp, #0]
    549e:	2b01      	cmp	r3, #1
    54a0:	d103      	bne.n	54aa <setvbuf+0xfa>
    54a2:	89a3      	ldrh	r3, [r4, #12]
    54a4:	9a00      	ldr	r2, [sp, #0]
    54a6:	431a      	orrs	r2, r3
    54a8:	81a2      	strh	r2, [r4, #12]
    54aa:	2008      	movs	r0, #8
    54ac:	89a3      	ldrh	r3, [r4, #12]
    54ae:	6027      	str	r7, [r4, #0]
    54b0:	6127      	str	r7, [r4, #16]
    54b2:	6165      	str	r5, [r4, #20]
    54b4:	4018      	ands	r0, r3
    54b6:	d018      	beq.n	54ea <setvbuf+0x13a>
    54b8:	2001      	movs	r0, #1
    54ba:	4018      	ands	r0, r3
    54bc:	2300      	movs	r3, #0
    54be:	4298      	cmp	r0, r3
    54c0:	d011      	beq.n	54e6 <setvbuf+0x136>
    54c2:	426d      	negs	r5, r5
    54c4:	60a3      	str	r3, [r4, #8]
    54c6:	61a5      	str	r5, [r4, #24]
    54c8:	0018      	movs	r0, r3
    54ca:	e7d3      	b.n	5474 <setvbuf+0xc4>
    54cc:	9801      	ldr	r0, [sp, #4]
    54ce:	f000 fadb 	bl	5a88 <malloc>
    54d2:	1e07      	subs	r7, r0, #0
    54d4:	d0c0      	beq.n	5458 <setvbuf+0xa8>
    54d6:	2380      	movs	r3, #128	; 0x80
    54d8:	89a2      	ldrh	r2, [r4, #12]
    54da:	9d01      	ldr	r5, [sp, #4]
    54dc:	4313      	orrs	r3, r2
    54de:	81a3      	strh	r3, [r4, #12]
    54e0:	e7d6      	b.n	5490 <setvbuf+0xe0>
    54e2:	2000      	movs	r0, #0
    54e4:	e7ba      	b.n	545c <setvbuf+0xac>
    54e6:	60a5      	str	r5, [r4, #8]
    54e8:	e7c4      	b.n	5474 <setvbuf+0xc4>
    54ea:	60a0      	str	r0, [r4, #8]
    54ec:	e7c2      	b.n	5474 <setvbuf+0xc4>
    54ee:	2001      	movs	r0, #1
    54f0:	4240      	negs	r0, r0
    54f2:	e7bf      	b.n	5474 <setvbuf+0xc4>
    54f4:	2000000c 	.word	0x2000000c
    54f8:	00005ed4 	.word	0x00005ed4
    54fc:	fffff35c 	.word	0xfffff35c
    5500:	00005ef4 	.word	0x00005ef4
    5504:	00005eb4 	.word	0x00005eb4

00005508 <__swbuf_r>:
    5508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    550a:	0005      	movs	r5, r0
    550c:	000e      	movs	r6, r1
    550e:	0014      	movs	r4, r2
    5510:	2800      	cmp	r0, #0
    5512:	d004      	beq.n	551e <__swbuf_r+0x16>
    5514:	6983      	ldr	r3, [r0, #24]
    5516:	2b00      	cmp	r3, #0
    5518:	d101      	bne.n	551e <__swbuf_r+0x16>
    551a:	f000 f9b9 	bl	5890 <__sinit>
    551e:	4b22      	ldr	r3, [pc, #136]	; (55a8 <__swbuf_r+0xa0>)
    5520:	429c      	cmp	r4, r3
    5522:	d12d      	bne.n	5580 <__swbuf_r+0x78>
    5524:	686c      	ldr	r4, [r5, #4]
    5526:	69a3      	ldr	r3, [r4, #24]
    5528:	60a3      	str	r3, [r4, #8]
    552a:	89a3      	ldrh	r3, [r4, #12]
    552c:	071b      	lsls	r3, r3, #28
    552e:	d531      	bpl.n	5594 <__swbuf_r+0x8c>
    5530:	6923      	ldr	r3, [r4, #16]
    5532:	2b00      	cmp	r3, #0
    5534:	d02e      	beq.n	5594 <__swbuf_r+0x8c>
    5536:	6823      	ldr	r3, [r4, #0]
    5538:	6922      	ldr	r2, [r4, #16]
    553a:	b2f7      	uxtb	r7, r6
    553c:	1a98      	subs	r0, r3, r2
    553e:	6963      	ldr	r3, [r4, #20]
    5540:	b2f6      	uxtb	r6, r6
    5542:	4298      	cmp	r0, r3
    5544:	db05      	blt.n	5552 <__swbuf_r+0x4a>
    5546:	0021      	movs	r1, r4
    5548:	0028      	movs	r0, r5
    554a:	f000 f933 	bl	57b4 <_fflush_r>
    554e:	2800      	cmp	r0, #0
    5550:	d126      	bne.n	55a0 <__swbuf_r+0x98>
    5552:	68a3      	ldr	r3, [r4, #8]
    5554:	3001      	adds	r0, #1
    5556:	3b01      	subs	r3, #1
    5558:	60a3      	str	r3, [r4, #8]
    555a:	6823      	ldr	r3, [r4, #0]
    555c:	1c5a      	adds	r2, r3, #1
    555e:	6022      	str	r2, [r4, #0]
    5560:	701f      	strb	r7, [r3, #0]
    5562:	6963      	ldr	r3, [r4, #20]
    5564:	4298      	cmp	r0, r3
    5566:	d004      	beq.n	5572 <__swbuf_r+0x6a>
    5568:	89a3      	ldrh	r3, [r4, #12]
    556a:	07db      	lsls	r3, r3, #31
    556c:	d51a      	bpl.n	55a4 <__swbuf_r+0x9c>
    556e:	2e0a      	cmp	r6, #10
    5570:	d118      	bne.n	55a4 <__swbuf_r+0x9c>
    5572:	0021      	movs	r1, r4
    5574:	0028      	movs	r0, r5
    5576:	f000 f91d 	bl	57b4 <_fflush_r>
    557a:	2800      	cmp	r0, #0
    557c:	d012      	beq.n	55a4 <__swbuf_r+0x9c>
    557e:	e00f      	b.n	55a0 <__swbuf_r+0x98>
    5580:	4b0a      	ldr	r3, [pc, #40]	; (55ac <__swbuf_r+0xa4>)
    5582:	429c      	cmp	r4, r3
    5584:	d101      	bne.n	558a <__swbuf_r+0x82>
    5586:	68ac      	ldr	r4, [r5, #8]
    5588:	e7cd      	b.n	5526 <__swbuf_r+0x1e>
    558a:	4b09      	ldr	r3, [pc, #36]	; (55b0 <__swbuf_r+0xa8>)
    558c:	429c      	cmp	r4, r3
    558e:	d1ca      	bne.n	5526 <__swbuf_r+0x1e>
    5590:	68ec      	ldr	r4, [r5, #12]
    5592:	e7c8      	b.n	5526 <__swbuf_r+0x1e>
    5594:	0021      	movs	r1, r4
    5596:	0028      	movs	r0, r5
    5598:	f000 f80c 	bl	55b4 <__swsetup_r>
    559c:	2800      	cmp	r0, #0
    559e:	d0ca      	beq.n	5536 <__swbuf_r+0x2e>
    55a0:	2601      	movs	r6, #1
    55a2:	4276      	negs	r6, r6
    55a4:	0030      	movs	r0, r6
    55a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    55a8:	00005ed4 	.word	0x00005ed4
    55ac:	00005ef4 	.word	0x00005ef4
    55b0:	00005eb4 	.word	0x00005eb4

000055b4 <__swsetup_r>:
    55b4:	4b36      	ldr	r3, [pc, #216]	; (5690 <__swsetup_r+0xdc>)
    55b6:	b570      	push	{r4, r5, r6, lr}
    55b8:	681d      	ldr	r5, [r3, #0]
    55ba:	0006      	movs	r6, r0
    55bc:	000c      	movs	r4, r1
    55be:	2d00      	cmp	r5, #0
    55c0:	d005      	beq.n	55ce <__swsetup_r+0x1a>
    55c2:	69ab      	ldr	r3, [r5, #24]
    55c4:	2b00      	cmp	r3, #0
    55c6:	d102      	bne.n	55ce <__swsetup_r+0x1a>
    55c8:	0028      	movs	r0, r5
    55ca:	f000 f961 	bl	5890 <__sinit>
    55ce:	4b31      	ldr	r3, [pc, #196]	; (5694 <__swsetup_r+0xe0>)
    55d0:	429c      	cmp	r4, r3
    55d2:	d10f      	bne.n	55f4 <__swsetup_r+0x40>
    55d4:	686c      	ldr	r4, [r5, #4]
    55d6:	230c      	movs	r3, #12
    55d8:	5ee2      	ldrsh	r2, [r4, r3]
    55da:	b293      	uxth	r3, r2
    55dc:	0719      	lsls	r1, r3, #28
    55de:	d42d      	bmi.n	563c <__swsetup_r+0x88>
    55e0:	06d9      	lsls	r1, r3, #27
    55e2:	d411      	bmi.n	5608 <__swsetup_r+0x54>
    55e4:	2309      	movs	r3, #9
    55e6:	2001      	movs	r0, #1
    55e8:	6033      	str	r3, [r6, #0]
    55ea:	3337      	adds	r3, #55	; 0x37
    55ec:	4313      	orrs	r3, r2
    55ee:	81a3      	strh	r3, [r4, #12]
    55f0:	4240      	negs	r0, r0
    55f2:	bd70      	pop	{r4, r5, r6, pc}
    55f4:	4b28      	ldr	r3, [pc, #160]	; (5698 <__swsetup_r+0xe4>)
    55f6:	429c      	cmp	r4, r3
    55f8:	d101      	bne.n	55fe <__swsetup_r+0x4a>
    55fa:	68ac      	ldr	r4, [r5, #8]
    55fc:	e7eb      	b.n	55d6 <__swsetup_r+0x22>
    55fe:	4b27      	ldr	r3, [pc, #156]	; (569c <__swsetup_r+0xe8>)
    5600:	429c      	cmp	r4, r3
    5602:	d1e8      	bne.n	55d6 <__swsetup_r+0x22>
    5604:	68ec      	ldr	r4, [r5, #12]
    5606:	e7e6      	b.n	55d6 <__swsetup_r+0x22>
    5608:	075b      	lsls	r3, r3, #29
    560a:	d513      	bpl.n	5634 <__swsetup_r+0x80>
    560c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    560e:	2900      	cmp	r1, #0
    5610:	d008      	beq.n	5624 <__swsetup_r+0x70>
    5612:	0023      	movs	r3, r4
    5614:	3344      	adds	r3, #68	; 0x44
    5616:	4299      	cmp	r1, r3
    5618:	d002      	beq.n	5620 <__swsetup_r+0x6c>
    561a:	0030      	movs	r0, r6
    561c:	f000 fa3e 	bl	5a9c <_free_r>
    5620:	2300      	movs	r3, #0
    5622:	6363      	str	r3, [r4, #52]	; 0x34
    5624:	2224      	movs	r2, #36	; 0x24
    5626:	89a3      	ldrh	r3, [r4, #12]
    5628:	4393      	bics	r3, r2
    562a:	81a3      	strh	r3, [r4, #12]
    562c:	2300      	movs	r3, #0
    562e:	6063      	str	r3, [r4, #4]
    5630:	6923      	ldr	r3, [r4, #16]
    5632:	6023      	str	r3, [r4, #0]
    5634:	2308      	movs	r3, #8
    5636:	89a2      	ldrh	r2, [r4, #12]
    5638:	4313      	orrs	r3, r2
    563a:	81a3      	strh	r3, [r4, #12]
    563c:	6923      	ldr	r3, [r4, #16]
    563e:	2b00      	cmp	r3, #0
    5640:	d10b      	bne.n	565a <__swsetup_r+0xa6>
    5642:	21a0      	movs	r1, #160	; 0xa0
    5644:	2280      	movs	r2, #128	; 0x80
    5646:	89a3      	ldrh	r3, [r4, #12]
    5648:	0089      	lsls	r1, r1, #2
    564a:	0092      	lsls	r2, r2, #2
    564c:	400b      	ands	r3, r1
    564e:	4293      	cmp	r3, r2
    5650:	d003      	beq.n	565a <__swsetup_r+0xa6>
    5652:	0021      	movs	r1, r4
    5654:	0030      	movs	r0, r6
    5656:	f000 f9d9 	bl	5a0c <__smakebuf_r>
    565a:	2301      	movs	r3, #1
    565c:	89a2      	ldrh	r2, [r4, #12]
    565e:	4013      	ands	r3, r2
    5660:	d011      	beq.n	5686 <__swsetup_r+0xd2>
    5662:	2300      	movs	r3, #0
    5664:	60a3      	str	r3, [r4, #8]
    5666:	6963      	ldr	r3, [r4, #20]
    5668:	425b      	negs	r3, r3
    566a:	61a3      	str	r3, [r4, #24]
    566c:	2000      	movs	r0, #0
    566e:	6923      	ldr	r3, [r4, #16]
    5670:	4283      	cmp	r3, r0
    5672:	d1be      	bne.n	55f2 <__swsetup_r+0x3e>
    5674:	230c      	movs	r3, #12
    5676:	5ee2      	ldrsh	r2, [r4, r3]
    5678:	0613      	lsls	r3, r2, #24
    567a:	d5ba      	bpl.n	55f2 <__swsetup_r+0x3e>
    567c:	2340      	movs	r3, #64	; 0x40
    567e:	4313      	orrs	r3, r2
    5680:	81a3      	strh	r3, [r4, #12]
    5682:	3801      	subs	r0, #1
    5684:	e7b5      	b.n	55f2 <__swsetup_r+0x3e>
    5686:	0792      	lsls	r2, r2, #30
    5688:	d400      	bmi.n	568c <__swsetup_r+0xd8>
    568a:	6963      	ldr	r3, [r4, #20]
    568c:	60a3      	str	r3, [r4, #8]
    568e:	e7ed      	b.n	566c <__swsetup_r+0xb8>
    5690:	2000000c 	.word	0x2000000c
    5694:	00005ed4 	.word	0x00005ed4
    5698:	00005ef4 	.word	0x00005ef4
    569c:	00005eb4 	.word	0x00005eb4

000056a0 <__sflush_r>:
    56a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    56a2:	898a      	ldrh	r2, [r1, #12]
    56a4:	0005      	movs	r5, r0
    56a6:	000c      	movs	r4, r1
    56a8:	0713      	lsls	r3, r2, #28
    56aa:	d460      	bmi.n	576e <__sflush_r+0xce>
    56ac:	684b      	ldr	r3, [r1, #4]
    56ae:	2b00      	cmp	r3, #0
    56b0:	dc04      	bgt.n	56bc <__sflush_r+0x1c>
    56b2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    56b4:	2b00      	cmp	r3, #0
    56b6:	dc01      	bgt.n	56bc <__sflush_r+0x1c>
    56b8:	2000      	movs	r0, #0
    56ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    56bc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    56be:	2f00      	cmp	r7, #0
    56c0:	d0fa      	beq.n	56b8 <__sflush_r+0x18>
    56c2:	2300      	movs	r3, #0
    56c4:	682e      	ldr	r6, [r5, #0]
    56c6:	602b      	str	r3, [r5, #0]
    56c8:	2380      	movs	r3, #128	; 0x80
    56ca:	015b      	lsls	r3, r3, #5
    56cc:	401a      	ands	r2, r3
    56ce:	d034      	beq.n	573a <__sflush_r+0x9a>
    56d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
    56d2:	89a3      	ldrh	r3, [r4, #12]
    56d4:	075b      	lsls	r3, r3, #29
    56d6:	d506      	bpl.n	56e6 <__sflush_r+0x46>
    56d8:	6863      	ldr	r3, [r4, #4]
    56da:	1ac0      	subs	r0, r0, r3
    56dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
    56de:	2b00      	cmp	r3, #0
    56e0:	d001      	beq.n	56e6 <__sflush_r+0x46>
    56e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
    56e4:	1ac0      	subs	r0, r0, r3
    56e6:	0002      	movs	r2, r0
    56e8:	6a21      	ldr	r1, [r4, #32]
    56ea:	2300      	movs	r3, #0
    56ec:	0028      	movs	r0, r5
    56ee:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    56f0:	47b8      	blx	r7
    56f2:	89a1      	ldrh	r1, [r4, #12]
    56f4:	1c43      	adds	r3, r0, #1
    56f6:	d106      	bne.n	5706 <__sflush_r+0x66>
    56f8:	682b      	ldr	r3, [r5, #0]
    56fa:	2b1d      	cmp	r3, #29
    56fc:	d831      	bhi.n	5762 <__sflush_r+0xc2>
    56fe:	4a2c      	ldr	r2, [pc, #176]	; (57b0 <__sflush_r+0x110>)
    5700:	40da      	lsrs	r2, r3
    5702:	07d3      	lsls	r3, r2, #31
    5704:	d52d      	bpl.n	5762 <__sflush_r+0xc2>
    5706:	2300      	movs	r3, #0
    5708:	6063      	str	r3, [r4, #4]
    570a:	6923      	ldr	r3, [r4, #16]
    570c:	6023      	str	r3, [r4, #0]
    570e:	04cb      	lsls	r3, r1, #19
    5710:	d505      	bpl.n	571e <__sflush_r+0x7e>
    5712:	1c43      	adds	r3, r0, #1
    5714:	d102      	bne.n	571c <__sflush_r+0x7c>
    5716:	682b      	ldr	r3, [r5, #0]
    5718:	2b00      	cmp	r3, #0
    571a:	d100      	bne.n	571e <__sflush_r+0x7e>
    571c:	6560      	str	r0, [r4, #84]	; 0x54
    571e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5720:	602e      	str	r6, [r5, #0]
    5722:	2900      	cmp	r1, #0
    5724:	d0c8      	beq.n	56b8 <__sflush_r+0x18>
    5726:	0023      	movs	r3, r4
    5728:	3344      	adds	r3, #68	; 0x44
    572a:	4299      	cmp	r1, r3
    572c:	d002      	beq.n	5734 <__sflush_r+0x94>
    572e:	0028      	movs	r0, r5
    5730:	f000 f9b4 	bl	5a9c <_free_r>
    5734:	2000      	movs	r0, #0
    5736:	6360      	str	r0, [r4, #52]	; 0x34
    5738:	e7bf      	b.n	56ba <__sflush_r+0x1a>
    573a:	2301      	movs	r3, #1
    573c:	6a21      	ldr	r1, [r4, #32]
    573e:	0028      	movs	r0, r5
    5740:	47b8      	blx	r7
    5742:	1c43      	adds	r3, r0, #1
    5744:	d1c5      	bne.n	56d2 <__sflush_r+0x32>
    5746:	682b      	ldr	r3, [r5, #0]
    5748:	2b00      	cmp	r3, #0
    574a:	d0c2      	beq.n	56d2 <__sflush_r+0x32>
    574c:	2b1d      	cmp	r3, #29
    574e:	d001      	beq.n	5754 <__sflush_r+0xb4>
    5750:	2b16      	cmp	r3, #22
    5752:	d101      	bne.n	5758 <__sflush_r+0xb8>
    5754:	602e      	str	r6, [r5, #0]
    5756:	e7af      	b.n	56b8 <__sflush_r+0x18>
    5758:	2340      	movs	r3, #64	; 0x40
    575a:	89a2      	ldrh	r2, [r4, #12]
    575c:	4313      	orrs	r3, r2
    575e:	81a3      	strh	r3, [r4, #12]
    5760:	e7ab      	b.n	56ba <__sflush_r+0x1a>
    5762:	2340      	movs	r3, #64	; 0x40
    5764:	430b      	orrs	r3, r1
    5766:	2001      	movs	r0, #1
    5768:	81a3      	strh	r3, [r4, #12]
    576a:	4240      	negs	r0, r0
    576c:	e7a5      	b.n	56ba <__sflush_r+0x1a>
    576e:	690f      	ldr	r7, [r1, #16]
    5770:	2f00      	cmp	r7, #0
    5772:	d0a1      	beq.n	56b8 <__sflush_r+0x18>
    5774:	680b      	ldr	r3, [r1, #0]
    5776:	600f      	str	r7, [r1, #0]
    5778:	1bdb      	subs	r3, r3, r7
    577a:	9301      	str	r3, [sp, #4]
    577c:	2300      	movs	r3, #0
    577e:	0792      	lsls	r2, r2, #30
    5780:	d100      	bne.n	5784 <__sflush_r+0xe4>
    5782:	694b      	ldr	r3, [r1, #20]
    5784:	60a3      	str	r3, [r4, #8]
    5786:	9b01      	ldr	r3, [sp, #4]
    5788:	2b00      	cmp	r3, #0
    578a:	dc00      	bgt.n	578e <__sflush_r+0xee>
    578c:	e794      	b.n	56b8 <__sflush_r+0x18>
    578e:	9b01      	ldr	r3, [sp, #4]
    5790:	003a      	movs	r2, r7
    5792:	6a21      	ldr	r1, [r4, #32]
    5794:	0028      	movs	r0, r5
    5796:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    5798:	47b0      	blx	r6
    579a:	2800      	cmp	r0, #0
    579c:	dc03      	bgt.n	57a6 <__sflush_r+0x106>
    579e:	2340      	movs	r3, #64	; 0x40
    57a0:	89a2      	ldrh	r2, [r4, #12]
    57a2:	4313      	orrs	r3, r2
    57a4:	e7df      	b.n	5766 <__sflush_r+0xc6>
    57a6:	9b01      	ldr	r3, [sp, #4]
    57a8:	183f      	adds	r7, r7, r0
    57aa:	1a1b      	subs	r3, r3, r0
    57ac:	9301      	str	r3, [sp, #4]
    57ae:	e7ea      	b.n	5786 <__sflush_r+0xe6>
    57b0:	20400001 	.word	0x20400001

000057b4 <_fflush_r>:
    57b4:	690b      	ldr	r3, [r1, #16]
    57b6:	b570      	push	{r4, r5, r6, lr}
    57b8:	0005      	movs	r5, r0
    57ba:	000c      	movs	r4, r1
    57bc:	2b00      	cmp	r3, #0
    57be:	d101      	bne.n	57c4 <_fflush_r+0x10>
    57c0:	2000      	movs	r0, #0
    57c2:	bd70      	pop	{r4, r5, r6, pc}
    57c4:	2800      	cmp	r0, #0
    57c6:	d004      	beq.n	57d2 <_fflush_r+0x1e>
    57c8:	6983      	ldr	r3, [r0, #24]
    57ca:	2b00      	cmp	r3, #0
    57cc:	d101      	bne.n	57d2 <_fflush_r+0x1e>
    57ce:	f000 f85f 	bl	5890 <__sinit>
    57d2:	4b0b      	ldr	r3, [pc, #44]	; (5800 <_fflush_r+0x4c>)
    57d4:	429c      	cmp	r4, r3
    57d6:	d109      	bne.n	57ec <_fflush_r+0x38>
    57d8:	686c      	ldr	r4, [r5, #4]
    57da:	220c      	movs	r2, #12
    57dc:	5ea3      	ldrsh	r3, [r4, r2]
    57de:	2b00      	cmp	r3, #0
    57e0:	d0ee      	beq.n	57c0 <_fflush_r+0xc>
    57e2:	0021      	movs	r1, r4
    57e4:	0028      	movs	r0, r5
    57e6:	f7ff ff5b 	bl	56a0 <__sflush_r>
    57ea:	e7ea      	b.n	57c2 <_fflush_r+0xe>
    57ec:	4b05      	ldr	r3, [pc, #20]	; (5804 <_fflush_r+0x50>)
    57ee:	429c      	cmp	r4, r3
    57f0:	d101      	bne.n	57f6 <_fflush_r+0x42>
    57f2:	68ac      	ldr	r4, [r5, #8]
    57f4:	e7f1      	b.n	57da <_fflush_r+0x26>
    57f6:	4b04      	ldr	r3, [pc, #16]	; (5808 <_fflush_r+0x54>)
    57f8:	429c      	cmp	r4, r3
    57fa:	d1ee      	bne.n	57da <_fflush_r+0x26>
    57fc:	68ec      	ldr	r4, [r5, #12]
    57fe:	e7ec      	b.n	57da <_fflush_r+0x26>
    5800:	00005ed4 	.word	0x00005ed4
    5804:	00005ef4 	.word	0x00005ef4
    5808:	00005eb4 	.word	0x00005eb4

0000580c <_cleanup_r>:
    580c:	b510      	push	{r4, lr}
    580e:	4902      	ldr	r1, [pc, #8]	; (5818 <_cleanup_r+0xc>)
    5810:	f000 f8b2 	bl	5978 <_fwalk_reent>
    5814:	bd10      	pop	{r4, pc}
    5816:	46c0      	nop			; (mov r8, r8)
    5818:	000057b5 	.word	0x000057b5

0000581c <std.isra.0>:
    581c:	2300      	movs	r3, #0
    581e:	b510      	push	{r4, lr}
    5820:	0004      	movs	r4, r0
    5822:	6003      	str	r3, [r0, #0]
    5824:	6043      	str	r3, [r0, #4]
    5826:	6083      	str	r3, [r0, #8]
    5828:	8181      	strh	r1, [r0, #12]
    582a:	6643      	str	r3, [r0, #100]	; 0x64
    582c:	81c2      	strh	r2, [r0, #14]
    582e:	6103      	str	r3, [r0, #16]
    5830:	6143      	str	r3, [r0, #20]
    5832:	6183      	str	r3, [r0, #24]
    5834:	0019      	movs	r1, r3
    5836:	2208      	movs	r2, #8
    5838:	305c      	adds	r0, #92	; 0x5c
    583a:	f7ff fd3c 	bl	52b6 <memset>
    583e:	4b05      	ldr	r3, [pc, #20]	; (5854 <std.isra.0+0x38>)
    5840:	6224      	str	r4, [r4, #32]
    5842:	6263      	str	r3, [r4, #36]	; 0x24
    5844:	4b04      	ldr	r3, [pc, #16]	; (5858 <std.isra.0+0x3c>)
    5846:	62a3      	str	r3, [r4, #40]	; 0x28
    5848:	4b04      	ldr	r3, [pc, #16]	; (585c <std.isra.0+0x40>)
    584a:	62e3      	str	r3, [r4, #44]	; 0x2c
    584c:	4b04      	ldr	r3, [pc, #16]	; (5860 <std.isra.0+0x44>)
    584e:	6323      	str	r3, [r4, #48]	; 0x30
    5850:	bd10      	pop	{r4, pc}
    5852:	46c0      	nop			; (mov r8, r8)
    5854:	00005c11 	.word	0x00005c11
    5858:	00005c39 	.word	0x00005c39
    585c:	00005c71 	.word	0x00005c71
    5860:	00005c9d 	.word	0x00005c9d

00005864 <__sfmoreglue>:
    5864:	b570      	push	{r4, r5, r6, lr}
    5866:	2568      	movs	r5, #104	; 0x68
    5868:	1e4a      	subs	r2, r1, #1
    586a:	4355      	muls	r5, r2
    586c:	000e      	movs	r6, r1
    586e:	0029      	movs	r1, r5
    5870:	3174      	adds	r1, #116	; 0x74
    5872:	f000 f95d 	bl	5b30 <_malloc_r>
    5876:	1e04      	subs	r4, r0, #0
    5878:	d008      	beq.n	588c <__sfmoreglue+0x28>
    587a:	2100      	movs	r1, #0
    587c:	002a      	movs	r2, r5
    587e:	6001      	str	r1, [r0, #0]
    5880:	6046      	str	r6, [r0, #4]
    5882:	300c      	adds	r0, #12
    5884:	60a0      	str	r0, [r4, #8]
    5886:	3268      	adds	r2, #104	; 0x68
    5888:	f7ff fd15 	bl	52b6 <memset>
    588c:	0020      	movs	r0, r4
    588e:	bd70      	pop	{r4, r5, r6, pc}

00005890 <__sinit>:
    5890:	6983      	ldr	r3, [r0, #24]
    5892:	b513      	push	{r0, r1, r4, lr}
    5894:	0004      	movs	r4, r0
    5896:	2b00      	cmp	r3, #0
    5898:	d128      	bne.n	58ec <__sinit+0x5c>
    589a:	6483      	str	r3, [r0, #72]	; 0x48
    589c:	64c3      	str	r3, [r0, #76]	; 0x4c
    589e:	6503      	str	r3, [r0, #80]	; 0x50
    58a0:	4b13      	ldr	r3, [pc, #76]	; (58f0 <__sinit+0x60>)
    58a2:	4a14      	ldr	r2, [pc, #80]	; (58f4 <__sinit+0x64>)
    58a4:	681b      	ldr	r3, [r3, #0]
    58a6:	6282      	str	r2, [r0, #40]	; 0x28
    58a8:	9301      	str	r3, [sp, #4]
    58aa:	4298      	cmp	r0, r3
    58ac:	d101      	bne.n	58b2 <__sinit+0x22>
    58ae:	2301      	movs	r3, #1
    58b0:	6183      	str	r3, [r0, #24]
    58b2:	0020      	movs	r0, r4
    58b4:	f000 f820 	bl	58f8 <__sfp>
    58b8:	6060      	str	r0, [r4, #4]
    58ba:	0020      	movs	r0, r4
    58bc:	f000 f81c 	bl	58f8 <__sfp>
    58c0:	60a0      	str	r0, [r4, #8]
    58c2:	0020      	movs	r0, r4
    58c4:	f000 f818 	bl	58f8 <__sfp>
    58c8:	2200      	movs	r2, #0
    58ca:	60e0      	str	r0, [r4, #12]
    58cc:	2104      	movs	r1, #4
    58ce:	6860      	ldr	r0, [r4, #4]
    58d0:	f7ff ffa4 	bl	581c <std.isra.0>
    58d4:	2201      	movs	r2, #1
    58d6:	2109      	movs	r1, #9
    58d8:	68a0      	ldr	r0, [r4, #8]
    58da:	f7ff ff9f 	bl	581c <std.isra.0>
    58de:	2202      	movs	r2, #2
    58e0:	2112      	movs	r1, #18
    58e2:	68e0      	ldr	r0, [r4, #12]
    58e4:	f7ff ff9a 	bl	581c <std.isra.0>
    58e8:	2301      	movs	r3, #1
    58ea:	61a3      	str	r3, [r4, #24]
    58ec:	bd13      	pop	{r0, r1, r4, pc}
    58ee:	46c0      	nop			; (mov r8, r8)
    58f0:	00005eb0 	.word	0x00005eb0
    58f4:	0000580d 	.word	0x0000580d

000058f8 <__sfp>:
    58f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    58fa:	4b1e      	ldr	r3, [pc, #120]	; (5974 <__sfp+0x7c>)
    58fc:	0007      	movs	r7, r0
    58fe:	681e      	ldr	r6, [r3, #0]
    5900:	69b3      	ldr	r3, [r6, #24]
    5902:	2b00      	cmp	r3, #0
    5904:	d102      	bne.n	590c <__sfp+0x14>
    5906:	0030      	movs	r0, r6
    5908:	f7ff ffc2 	bl	5890 <__sinit>
    590c:	3648      	adds	r6, #72	; 0x48
    590e:	68b4      	ldr	r4, [r6, #8]
    5910:	6873      	ldr	r3, [r6, #4]
    5912:	3b01      	subs	r3, #1
    5914:	d504      	bpl.n	5920 <__sfp+0x28>
    5916:	6833      	ldr	r3, [r6, #0]
    5918:	2b00      	cmp	r3, #0
    591a:	d007      	beq.n	592c <__sfp+0x34>
    591c:	6836      	ldr	r6, [r6, #0]
    591e:	e7f6      	b.n	590e <__sfp+0x16>
    5920:	220c      	movs	r2, #12
    5922:	5ea5      	ldrsh	r5, [r4, r2]
    5924:	2d00      	cmp	r5, #0
    5926:	d00d      	beq.n	5944 <__sfp+0x4c>
    5928:	3468      	adds	r4, #104	; 0x68
    592a:	e7f2      	b.n	5912 <__sfp+0x1a>
    592c:	2104      	movs	r1, #4
    592e:	0038      	movs	r0, r7
    5930:	f7ff ff98 	bl	5864 <__sfmoreglue>
    5934:	6030      	str	r0, [r6, #0]
    5936:	2800      	cmp	r0, #0
    5938:	d1f0      	bne.n	591c <__sfp+0x24>
    593a:	230c      	movs	r3, #12
    593c:	0004      	movs	r4, r0
    593e:	603b      	str	r3, [r7, #0]
    5940:	0020      	movs	r0, r4
    5942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5944:	2301      	movs	r3, #1
    5946:	0020      	movs	r0, r4
    5948:	425b      	negs	r3, r3
    594a:	81e3      	strh	r3, [r4, #14]
    594c:	3302      	adds	r3, #2
    594e:	81a3      	strh	r3, [r4, #12]
    5950:	6665      	str	r5, [r4, #100]	; 0x64
    5952:	6025      	str	r5, [r4, #0]
    5954:	60a5      	str	r5, [r4, #8]
    5956:	6065      	str	r5, [r4, #4]
    5958:	6125      	str	r5, [r4, #16]
    595a:	6165      	str	r5, [r4, #20]
    595c:	61a5      	str	r5, [r4, #24]
    595e:	2208      	movs	r2, #8
    5960:	0029      	movs	r1, r5
    5962:	305c      	adds	r0, #92	; 0x5c
    5964:	f7ff fca7 	bl	52b6 <memset>
    5968:	6365      	str	r5, [r4, #52]	; 0x34
    596a:	63a5      	str	r5, [r4, #56]	; 0x38
    596c:	64a5      	str	r5, [r4, #72]	; 0x48
    596e:	64e5      	str	r5, [r4, #76]	; 0x4c
    5970:	e7e6      	b.n	5940 <__sfp+0x48>
    5972:	46c0      	nop			; (mov r8, r8)
    5974:	00005eb0 	.word	0x00005eb0

00005978 <_fwalk_reent>:
    5978:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    597a:	0004      	movs	r4, r0
    597c:	0007      	movs	r7, r0
    597e:	2600      	movs	r6, #0
    5980:	9101      	str	r1, [sp, #4]
    5982:	3448      	adds	r4, #72	; 0x48
    5984:	2c00      	cmp	r4, #0
    5986:	d101      	bne.n	598c <_fwalk_reent+0x14>
    5988:	0030      	movs	r0, r6
    598a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    598c:	6863      	ldr	r3, [r4, #4]
    598e:	68a5      	ldr	r5, [r4, #8]
    5990:	9300      	str	r3, [sp, #0]
    5992:	9b00      	ldr	r3, [sp, #0]
    5994:	3b01      	subs	r3, #1
    5996:	9300      	str	r3, [sp, #0]
    5998:	d501      	bpl.n	599e <_fwalk_reent+0x26>
    599a:	6824      	ldr	r4, [r4, #0]
    599c:	e7f2      	b.n	5984 <_fwalk_reent+0xc>
    599e:	89ab      	ldrh	r3, [r5, #12]
    59a0:	2b01      	cmp	r3, #1
    59a2:	d908      	bls.n	59b6 <_fwalk_reent+0x3e>
    59a4:	220e      	movs	r2, #14
    59a6:	5eab      	ldrsh	r3, [r5, r2]
    59a8:	3301      	adds	r3, #1
    59aa:	d004      	beq.n	59b6 <_fwalk_reent+0x3e>
    59ac:	0029      	movs	r1, r5
    59ae:	0038      	movs	r0, r7
    59b0:	9b01      	ldr	r3, [sp, #4]
    59b2:	4798      	blx	r3
    59b4:	4306      	orrs	r6, r0
    59b6:	3568      	adds	r5, #104	; 0x68
    59b8:	e7eb      	b.n	5992 <_fwalk_reent+0x1a>
	...

000059bc <__swhatbuf_r>:
    59bc:	b570      	push	{r4, r5, r6, lr}
    59be:	000e      	movs	r6, r1
    59c0:	001d      	movs	r5, r3
    59c2:	230e      	movs	r3, #14
    59c4:	5ec9      	ldrsh	r1, [r1, r3]
    59c6:	b090      	sub	sp, #64	; 0x40
    59c8:	0014      	movs	r4, r2
    59ca:	2900      	cmp	r1, #0
    59cc:	da07      	bge.n	59de <__swhatbuf_r+0x22>
    59ce:	2300      	movs	r3, #0
    59d0:	602b      	str	r3, [r5, #0]
    59d2:	89b3      	ldrh	r3, [r6, #12]
    59d4:	061b      	lsls	r3, r3, #24
    59d6:	d411      	bmi.n	59fc <__swhatbuf_r+0x40>
    59d8:	2380      	movs	r3, #128	; 0x80
    59da:	00db      	lsls	r3, r3, #3
    59dc:	e00f      	b.n	59fe <__swhatbuf_r+0x42>
    59de:	aa01      	add	r2, sp, #4
    59e0:	f000 f988 	bl	5cf4 <_fstat_r>
    59e4:	2800      	cmp	r0, #0
    59e6:	dbf2      	blt.n	59ce <__swhatbuf_r+0x12>
    59e8:	22f0      	movs	r2, #240	; 0xf0
    59ea:	9b02      	ldr	r3, [sp, #8]
    59ec:	0212      	lsls	r2, r2, #8
    59ee:	4013      	ands	r3, r2
    59f0:	4a05      	ldr	r2, [pc, #20]	; (5a08 <__swhatbuf_r+0x4c>)
    59f2:	189b      	adds	r3, r3, r2
    59f4:	425a      	negs	r2, r3
    59f6:	4153      	adcs	r3, r2
    59f8:	602b      	str	r3, [r5, #0]
    59fa:	e7ed      	b.n	59d8 <__swhatbuf_r+0x1c>
    59fc:	2340      	movs	r3, #64	; 0x40
    59fe:	2000      	movs	r0, #0
    5a00:	6023      	str	r3, [r4, #0]
    5a02:	b010      	add	sp, #64	; 0x40
    5a04:	bd70      	pop	{r4, r5, r6, pc}
    5a06:	46c0      	nop			; (mov r8, r8)
    5a08:	ffffe000 	.word	0xffffe000

00005a0c <__smakebuf_r>:
    5a0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5a0e:	2602      	movs	r6, #2
    5a10:	898b      	ldrh	r3, [r1, #12]
    5a12:	0005      	movs	r5, r0
    5a14:	000c      	movs	r4, r1
    5a16:	4233      	tst	r3, r6
    5a18:	d006      	beq.n	5a28 <__smakebuf_r+0x1c>
    5a1a:	0023      	movs	r3, r4
    5a1c:	3347      	adds	r3, #71	; 0x47
    5a1e:	6023      	str	r3, [r4, #0]
    5a20:	6123      	str	r3, [r4, #16]
    5a22:	2301      	movs	r3, #1
    5a24:	6163      	str	r3, [r4, #20]
    5a26:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    5a28:	ab01      	add	r3, sp, #4
    5a2a:	466a      	mov	r2, sp
    5a2c:	f7ff ffc6 	bl	59bc <__swhatbuf_r>
    5a30:	9900      	ldr	r1, [sp, #0]
    5a32:	0007      	movs	r7, r0
    5a34:	0028      	movs	r0, r5
    5a36:	f000 f87b 	bl	5b30 <_malloc_r>
    5a3a:	2800      	cmp	r0, #0
    5a3c:	d106      	bne.n	5a4c <__smakebuf_r+0x40>
    5a3e:	220c      	movs	r2, #12
    5a40:	5ea3      	ldrsh	r3, [r4, r2]
    5a42:	059a      	lsls	r2, r3, #22
    5a44:	d4ef      	bmi.n	5a26 <__smakebuf_r+0x1a>
    5a46:	431e      	orrs	r6, r3
    5a48:	81a6      	strh	r6, [r4, #12]
    5a4a:	e7e6      	b.n	5a1a <__smakebuf_r+0xe>
    5a4c:	4b0d      	ldr	r3, [pc, #52]	; (5a84 <__smakebuf_r+0x78>)
    5a4e:	62ab      	str	r3, [r5, #40]	; 0x28
    5a50:	2380      	movs	r3, #128	; 0x80
    5a52:	89a2      	ldrh	r2, [r4, #12]
    5a54:	6020      	str	r0, [r4, #0]
    5a56:	4313      	orrs	r3, r2
    5a58:	81a3      	strh	r3, [r4, #12]
    5a5a:	9b00      	ldr	r3, [sp, #0]
    5a5c:	6120      	str	r0, [r4, #16]
    5a5e:	6163      	str	r3, [r4, #20]
    5a60:	9b01      	ldr	r3, [sp, #4]
    5a62:	2b00      	cmp	r3, #0
    5a64:	d00a      	beq.n	5a7c <__smakebuf_r+0x70>
    5a66:	230e      	movs	r3, #14
    5a68:	5ee1      	ldrsh	r1, [r4, r3]
    5a6a:	0028      	movs	r0, r5
    5a6c:	f000 f954 	bl	5d18 <_isatty_r>
    5a70:	2800      	cmp	r0, #0
    5a72:	d003      	beq.n	5a7c <__smakebuf_r+0x70>
    5a74:	2301      	movs	r3, #1
    5a76:	89a2      	ldrh	r2, [r4, #12]
    5a78:	4313      	orrs	r3, r2
    5a7a:	81a3      	strh	r3, [r4, #12]
    5a7c:	89a0      	ldrh	r0, [r4, #12]
    5a7e:	4338      	orrs	r0, r7
    5a80:	81a0      	strh	r0, [r4, #12]
    5a82:	e7d0      	b.n	5a26 <__smakebuf_r+0x1a>
    5a84:	0000580d 	.word	0x0000580d

00005a88 <malloc>:
    5a88:	b510      	push	{r4, lr}
    5a8a:	4b03      	ldr	r3, [pc, #12]	; (5a98 <malloc+0x10>)
    5a8c:	0001      	movs	r1, r0
    5a8e:	6818      	ldr	r0, [r3, #0]
    5a90:	f000 f84e 	bl	5b30 <_malloc_r>
    5a94:	bd10      	pop	{r4, pc}
    5a96:	46c0      	nop			; (mov r8, r8)
    5a98:	2000000c 	.word	0x2000000c

00005a9c <_free_r>:
    5a9c:	b570      	push	{r4, r5, r6, lr}
    5a9e:	0005      	movs	r5, r0
    5aa0:	2900      	cmp	r1, #0
    5aa2:	d010      	beq.n	5ac6 <_free_r+0x2a>
    5aa4:	1f0c      	subs	r4, r1, #4
    5aa6:	6823      	ldr	r3, [r4, #0]
    5aa8:	2b00      	cmp	r3, #0
    5aaa:	da00      	bge.n	5aae <_free_r+0x12>
    5aac:	18e4      	adds	r4, r4, r3
    5aae:	0028      	movs	r0, r5
    5ab0:	f000 f958 	bl	5d64 <__malloc_lock>
    5ab4:	4a1d      	ldr	r2, [pc, #116]	; (5b2c <_free_r+0x90>)
    5ab6:	6813      	ldr	r3, [r2, #0]
    5ab8:	2b00      	cmp	r3, #0
    5aba:	d105      	bne.n	5ac8 <_free_r+0x2c>
    5abc:	6063      	str	r3, [r4, #4]
    5abe:	6014      	str	r4, [r2, #0]
    5ac0:	0028      	movs	r0, r5
    5ac2:	f000 f950 	bl	5d66 <__malloc_unlock>
    5ac6:	bd70      	pop	{r4, r5, r6, pc}
    5ac8:	42a3      	cmp	r3, r4
    5aca:	d909      	bls.n	5ae0 <_free_r+0x44>
    5acc:	6821      	ldr	r1, [r4, #0]
    5ace:	1860      	adds	r0, r4, r1
    5ad0:	4283      	cmp	r3, r0
    5ad2:	d1f3      	bne.n	5abc <_free_r+0x20>
    5ad4:	6818      	ldr	r0, [r3, #0]
    5ad6:	685b      	ldr	r3, [r3, #4]
    5ad8:	1841      	adds	r1, r0, r1
    5ada:	6021      	str	r1, [r4, #0]
    5adc:	e7ee      	b.n	5abc <_free_r+0x20>
    5ade:	0013      	movs	r3, r2
    5ae0:	685a      	ldr	r2, [r3, #4]
    5ae2:	2a00      	cmp	r2, #0
    5ae4:	d001      	beq.n	5aea <_free_r+0x4e>
    5ae6:	42a2      	cmp	r2, r4
    5ae8:	d9f9      	bls.n	5ade <_free_r+0x42>
    5aea:	6819      	ldr	r1, [r3, #0]
    5aec:	1858      	adds	r0, r3, r1
    5aee:	42a0      	cmp	r0, r4
    5af0:	d10b      	bne.n	5b0a <_free_r+0x6e>
    5af2:	6820      	ldr	r0, [r4, #0]
    5af4:	1809      	adds	r1, r1, r0
    5af6:	1858      	adds	r0, r3, r1
    5af8:	6019      	str	r1, [r3, #0]
    5afa:	4282      	cmp	r2, r0
    5afc:	d1e0      	bne.n	5ac0 <_free_r+0x24>
    5afe:	6810      	ldr	r0, [r2, #0]
    5b00:	6852      	ldr	r2, [r2, #4]
    5b02:	1841      	adds	r1, r0, r1
    5b04:	6019      	str	r1, [r3, #0]
    5b06:	605a      	str	r2, [r3, #4]
    5b08:	e7da      	b.n	5ac0 <_free_r+0x24>
    5b0a:	42a0      	cmp	r0, r4
    5b0c:	d902      	bls.n	5b14 <_free_r+0x78>
    5b0e:	230c      	movs	r3, #12
    5b10:	602b      	str	r3, [r5, #0]
    5b12:	e7d5      	b.n	5ac0 <_free_r+0x24>
    5b14:	6821      	ldr	r1, [r4, #0]
    5b16:	1860      	adds	r0, r4, r1
    5b18:	4282      	cmp	r2, r0
    5b1a:	d103      	bne.n	5b24 <_free_r+0x88>
    5b1c:	6810      	ldr	r0, [r2, #0]
    5b1e:	6852      	ldr	r2, [r2, #4]
    5b20:	1841      	adds	r1, r0, r1
    5b22:	6021      	str	r1, [r4, #0]
    5b24:	6062      	str	r2, [r4, #4]
    5b26:	605c      	str	r4, [r3, #4]
    5b28:	e7ca      	b.n	5ac0 <_free_r+0x24>
    5b2a:	46c0      	nop			; (mov r8, r8)
    5b2c:	20000104 	.word	0x20000104

00005b30 <_malloc_r>:
    5b30:	2303      	movs	r3, #3
    5b32:	b570      	push	{r4, r5, r6, lr}
    5b34:	1ccd      	adds	r5, r1, #3
    5b36:	439d      	bics	r5, r3
    5b38:	3508      	adds	r5, #8
    5b3a:	0006      	movs	r6, r0
    5b3c:	2d0c      	cmp	r5, #12
    5b3e:	d21e      	bcs.n	5b7e <_malloc_r+0x4e>
    5b40:	250c      	movs	r5, #12
    5b42:	42a9      	cmp	r1, r5
    5b44:	d81d      	bhi.n	5b82 <_malloc_r+0x52>
    5b46:	0030      	movs	r0, r6
    5b48:	f000 f90c 	bl	5d64 <__malloc_lock>
    5b4c:	4a25      	ldr	r2, [pc, #148]	; (5be4 <_malloc_r+0xb4>)
    5b4e:	6814      	ldr	r4, [r2, #0]
    5b50:	0021      	movs	r1, r4
    5b52:	2900      	cmp	r1, #0
    5b54:	d119      	bne.n	5b8a <_malloc_r+0x5a>
    5b56:	4c24      	ldr	r4, [pc, #144]	; (5be8 <_malloc_r+0xb8>)
    5b58:	6823      	ldr	r3, [r4, #0]
    5b5a:	2b00      	cmp	r3, #0
    5b5c:	d103      	bne.n	5b66 <_malloc_r+0x36>
    5b5e:	0030      	movs	r0, r6
    5b60:	f000 f844 	bl	5bec <_sbrk_r>
    5b64:	6020      	str	r0, [r4, #0]
    5b66:	0029      	movs	r1, r5
    5b68:	0030      	movs	r0, r6
    5b6a:	f000 f83f 	bl	5bec <_sbrk_r>
    5b6e:	1c43      	adds	r3, r0, #1
    5b70:	d12c      	bne.n	5bcc <_malloc_r+0x9c>
    5b72:	230c      	movs	r3, #12
    5b74:	0030      	movs	r0, r6
    5b76:	6033      	str	r3, [r6, #0]
    5b78:	f000 f8f5 	bl	5d66 <__malloc_unlock>
    5b7c:	e003      	b.n	5b86 <_malloc_r+0x56>
    5b7e:	2d00      	cmp	r5, #0
    5b80:	dadf      	bge.n	5b42 <_malloc_r+0x12>
    5b82:	230c      	movs	r3, #12
    5b84:	6033      	str	r3, [r6, #0]
    5b86:	2000      	movs	r0, #0
    5b88:	bd70      	pop	{r4, r5, r6, pc}
    5b8a:	680b      	ldr	r3, [r1, #0]
    5b8c:	1b5b      	subs	r3, r3, r5
    5b8e:	d41a      	bmi.n	5bc6 <_malloc_r+0x96>
    5b90:	2b0b      	cmp	r3, #11
    5b92:	d903      	bls.n	5b9c <_malloc_r+0x6c>
    5b94:	600b      	str	r3, [r1, #0]
    5b96:	18cc      	adds	r4, r1, r3
    5b98:	6025      	str	r5, [r4, #0]
    5b9a:	e003      	b.n	5ba4 <_malloc_r+0x74>
    5b9c:	428c      	cmp	r4, r1
    5b9e:	d10e      	bne.n	5bbe <_malloc_r+0x8e>
    5ba0:	6863      	ldr	r3, [r4, #4]
    5ba2:	6013      	str	r3, [r2, #0]
    5ba4:	0030      	movs	r0, r6
    5ba6:	f000 f8de 	bl	5d66 <__malloc_unlock>
    5baa:	0020      	movs	r0, r4
    5bac:	2207      	movs	r2, #7
    5bae:	300b      	adds	r0, #11
    5bb0:	1d23      	adds	r3, r4, #4
    5bb2:	4390      	bics	r0, r2
    5bb4:	1ac3      	subs	r3, r0, r3
    5bb6:	d0e7      	beq.n	5b88 <_malloc_r+0x58>
    5bb8:	425a      	negs	r2, r3
    5bba:	50e2      	str	r2, [r4, r3]
    5bbc:	e7e4      	b.n	5b88 <_malloc_r+0x58>
    5bbe:	684b      	ldr	r3, [r1, #4]
    5bc0:	6063      	str	r3, [r4, #4]
    5bc2:	000c      	movs	r4, r1
    5bc4:	e7ee      	b.n	5ba4 <_malloc_r+0x74>
    5bc6:	000c      	movs	r4, r1
    5bc8:	6849      	ldr	r1, [r1, #4]
    5bca:	e7c2      	b.n	5b52 <_malloc_r+0x22>
    5bcc:	2303      	movs	r3, #3
    5bce:	1cc4      	adds	r4, r0, #3
    5bd0:	439c      	bics	r4, r3
    5bd2:	42a0      	cmp	r0, r4
    5bd4:	d0e0      	beq.n	5b98 <_malloc_r+0x68>
    5bd6:	1a21      	subs	r1, r4, r0
    5bd8:	0030      	movs	r0, r6
    5bda:	f000 f807 	bl	5bec <_sbrk_r>
    5bde:	1c43      	adds	r3, r0, #1
    5be0:	d1da      	bne.n	5b98 <_malloc_r+0x68>
    5be2:	e7c6      	b.n	5b72 <_malloc_r+0x42>
    5be4:	20000104 	.word	0x20000104
    5be8:	20000108 	.word	0x20000108

00005bec <_sbrk_r>:
    5bec:	2300      	movs	r3, #0
    5bee:	b570      	push	{r4, r5, r6, lr}
    5bf0:	4c06      	ldr	r4, [pc, #24]	; (5c0c <_sbrk_r+0x20>)
    5bf2:	0005      	movs	r5, r0
    5bf4:	0008      	movs	r0, r1
    5bf6:	6023      	str	r3, [r4, #0]
    5bf8:	f7fd faec 	bl	31d4 <_sbrk>
    5bfc:	1c43      	adds	r3, r0, #1
    5bfe:	d103      	bne.n	5c08 <_sbrk_r+0x1c>
    5c00:	6823      	ldr	r3, [r4, #0]
    5c02:	2b00      	cmp	r3, #0
    5c04:	d000      	beq.n	5c08 <_sbrk_r+0x1c>
    5c06:	602b      	str	r3, [r5, #0]
    5c08:	bd70      	pop	{r4, r5, r6, pc}
    5c0a:	46c0      	nop			; (mov r8, r8)
    5c0c:	20000170 	.word	0x20000170

00005c10 <__sread>:
    5c10:	b570      	push	{r4, r5, r6, lr}
    5c12:	000c      	movs	r4, r1
    5c14:	250e      	movs	r5, #14
    5c16:	5f49      	ldrsh	r1, [r1, r5]
    5c18:	f000 f8a6 	bl	5d68 <_read_r>
    5c1c:	2800      	cmp	r0, #0
    5c1e:	db03      	blt.n	5c28 <__sread+0x18>
    5c20:	6d63      	ldr	r3, [r4, #84]	; 0x54
    5c22:	181b      	adds	r3, r3, r0
    5c24:	6563      	str	r3, [r4, #84]	; 0x54
    5c26:	bd70      	pop	{r4, r5, r6, pc}
    5c28:	89a3      	ldrh	r3, [r4, #12]
    5c2a:	4a02      	ldr	r2, [pc, #8]	; (5c34 <__sread+0x24>)
    5c2c:	4013      	ands	r3, r2
    5c2e:	81a3      	strh	r3, [r4, #12]
    5c30:	e7f9      	b.n	5c26 <__sread+0x16>
    5c32:	46c0      	nop			; (mov r8, r8)
    5c34:	ffffefff 	.word	0xffffefff

00005c38 <__swrite>:
    5c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c3a:	001f      	movs	r7, r3
    5c3c:	898b      	ldrh	r3, [r1, #12]
    5c3e:	0005      	movs	r5, r0
    5c40:	000c      	movs	r4, r1
    5c42:	0016      	movs	r6, r2
    5c44:	05db      	lsls	r3, r3, #23
    5c46:	d505      	bpl.n	5c54 <__swrite+0x1c>
    5c48:	230e      	movs	r3, #14
    5c4a:	5ec9      	ldrsh	r1, [r1, r3]
    5c4c:	2200      	movs	r2, #0
    5c4e:	2302      	movs	r3, #2
    5c50:	f000 f874 	bl	5d3c <_lseek_r>
    5c54:	89a3      	ldrh	r3, [r4, #12]
    5c56:	4a05      	ldr	r2, [pc, #20]	; (5c6c <__swrite+0x34>)
    5c58:	0028      	movs	r0, r5
    5c5a:	4013      	ands	r3, r2
    5c5c:	81a3      	strh	r3, [r4, #12]
    5c5e:	0032      	movs	r2, r6
    5c60:	230e      	movs	r3, #14
    5c62:	5ee1      	ldrsh	r1, [r4, r3]
    5c64:	003b      	movs	r3, r7
    5c66:	f000 f81f 	bl	5ca8 <_write_r>
    5c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5c6c:	ffffefff 	.word	0xffffefff

00005c70 <__sseek>:
    5c70:	b570      	push	{r4, r5, r6, lr}
    5c72:	000c      	movs	r4, r1
    5c74:	250e      	movs	r5, #14
    5c76:	5f49      	ldrsh	r1, [r1, r5]
    5c78:	f000 f860 	bl	5d3c <_lseek_r>
    5c7c:	89a3      	ldrh	r3, [r4, #12]
    5c7e:	1c42      	adds	r2, r0, #1
    5c80:	d103      	bne.n	5c8a <__sseek+0x1a>
    5c82:	4a05      	ldr	r2, [pc, #20]	; (5c98 <__sseek+0x28>)
    5c84:	4013      	ands	r3, r2
    5c86:	81a3      	strh	r3, [r4, #12]
    5c88:	bd70      	pop	{r4, r5, r6, pc}
    5c8a:	2280      	movs	r2, #128	; 0x80
    5c8c:	0152      	lsls	r2, r2, #5
    5c8e:	4313      	orrs	r3, r2
    5c90:	81a3      	strh	r3, [r4, #12]
    5c92:	6560      	str	r0, [r4, #84]	; 0x54
    5c94:	e7f8      	b.n	5c88 <__sseek+0x18>
    5c96:	46c0      	nop			; (mov r8, r8)
    5c98:	ffffefff 	.word	0xffffefff

00005c9c <__sclose>:
    5c9c:	b510      	push	{r4, lr}
    5c9e:	230e      	movs	r3, #14
    5ca0:	5ec9      	ldrsh	r1, [r1, r3]
    5ca2:	f000 f815 	bl	5cd0 <_close_r>
    5ca6:	bd10      	pop	{r4, pc}

00005ca8 <_write_r>:
    5ca8:	b570      	push	{r4, r5, r6, lr}
    5caa:	0005      	movs	r5, r0
    5cac:	0008      	movs	r0, r1
    5cae:	0011      	movs	r1, r2
    5cb0:	2200      	movs	r2, #0
    5cb2:	4c06      	ldr	r4, [pc, #24]	; (5ccc <_write_r+0x24>)
    5cb4:	6022      	str	r2, [r4, #0]
    5cb6:	001a      	movs	r2, r3
    5cb8:	f7fd fa56 	bl	3168 <_write>
    5cbc:	1c43      	adds	r3, r0, #1
    5cbe:	d103      	bne.n	5cc8 <_write_r+0x20>
    5cc0:	6823      	ldr	r3, [r4, #0]
    5cc2:	2b00      	cmp	r3, #0
    5cc4:	d000      	beq.n	5cc8 <_write_r+0x20>
    5cc6:	602b      	str	r3, [r5, #0]
    5cc8:	bd70      	pop	{r4, r5, r6, pc}
    5cca:	46c0      	nop			; (mov r8, r8)
    5ccc:	20000170 	.word	0x20000170

00005cd0 <_close_r>:
    5cd0:	2300      	movs	r3, #0
    5cd2:	b570      	push	{r4, r5, r6, lr}
    5cd4:	4c06      	ldr	r4, [pc, #24]	; (5cf0 <_close_r+0x20>)
    5cd6:	0005      	movs	r5, r0
    5cd8:	0008      	movs	r0, r1
    5cda:	6023      	str	r3, [r4, #0]
    5cdc:	f7fd fa98 	bl	3210 <_close>
    5ce0:	1c43      	adds	r3, r0, #1
    5ce2:	d103      	bne.n	5cec <_close_r+0x1c>
    5ce4:	6823      	ldr	r3, [r4, #0]
    5ce6:	2b00      	cmp	r3, #0
    5ce8:	d000      	beq.n	5cec <_close_r+0x1c>
    5cea:	602b      	str	r3, [r5, #0]
    5cec:	bd70      	pop	{r4, r5, r6, pc}
    5cee:	46c0      	nop			; (mov r8, r8)
    5cf0:	20000170 	.word	0x20000170

00005cf4 <_fstat_r>:
    5cf4:	2300      	movs	r3, #0
    5cf6:	b570      	push	{r4, r5, r6, lr}
    5cf8:	4c06      	ldr	r4, [pc, #24]	; (5d14 <_fstat_r+0x20>)
    5cfa:	0005      	movs	r5, r0
    5cfc:	0008      	movs	r0, r1
    5cfe:	0011      	movs	r1, r2
    5d00:	6023      	str	r3, [r4, #0]
    5d02:	f7fd fa8f 	bl	3224 <_fstat>
    5d06:	1c43      	adds	r3, r0, #1
    5d08:	d103      	bne.n	5d12 <_fstat_r+0x1e>
    5d0a:	6823      	ldr	r3, [r4, #0]
    5d0c:	2b00      	cmp	r3, #0
    5d0e:	d000      	beq.n	5d12 <_fstat_r+0x1e>
    5d10:	602b      	str	r3, [r5, #0]
    5d12:	bd70      	pop	{r4, r5, r6, pc}
    5d14:	20000170 	.word	0x20000170

00005d18 <_isatty_r>:
    5d18:	2300      	movs	r3, #0
    5d1a:	b570      	push	{r4, r5, r6, lr}
    5d1c:	4c06      	ldr	r4, [pc, #24]	; (5d38 <_isatty_r+0x20>)
    5d1e:	0005      	movs	r5, r0
    5d20:	0008      	movs	r0, r1
    5d22:	6023      	str	r3, [r4, #0]
    5d24:	f7fd fa8c 	bl	3240 <_isatty>
    5d28:	1c43      	adds	r3, r0, #1
    5d2a:	d103      	bne.n	5d34 <_isatty_r+0x1c>
    5d2c:	6823      	ldr	r3, [r4, #0]
    5d2e:	2b00      	cmp	r3, #0
    5d30:	d000      	beq.n	5d34 <_isatty_r+0x1c>
    5d32:	602b      	str	r3, [r5, #0]
    5d34:	bd70      	pop	{r4, r5, r6, pc}
    5d36:	46c0      	nop			; (mov r8, r8)
    5d38:	20000170 	.word	0x20000170

00005d3c <_lseek_r>:
    5d3c:	b570      	push	{r4, r5, r6, lr}
    5d3e:	0005      	movs	r5, r0
    5d40:	0008      	movs	r0, r1
    5d42:	0011      	movs	r1, r2
    5d44:	2200      	movs	r2, #0
    5d46:	4c06      	ldr	r4, [pc, #24]	; (5d60 <_lseek_r+0x24>)
    5d48:	6022      	str	r2, [r4, #0]
    5d4a:	001a      	movs	r2, r3
    5d4c:	f7fd fa81 	bl	3252 <_lseek>
    5d50:	1c43      	adds	r3, r0, #1
    5d52:	d103      	bne.n	5d5c <_lseek_r+0x20>
    5d54:	6823      	ldr	r3, [r4, #0]
    5d56:	2b00      	cmp	r3, #0
    5d58:	d000      	beq.n	5d5c <_lseek_r+0x20>
    5d5a:	602b      	str	r3, [r5, #0]
    5d5c:	bd70      	pop	{r4, r5, r6, pc}
    5d5e:	46c0      	nop			; (mov r8, r8)
    5d60:	20000170 	.word	0x20000170

00005d64 <__malloc_lock>:
    5d64:	4770      	bx	lr

00005d66 <__malloc_unlock>:
    5d66:	4770      	bx	lr

00005d68 <_read_r>:
    5d68:	b570      	push	{r4, r5, r6, lr}
    5d6a:	0005      	movs	r5, r0
    5d6c:	0008      	movs	r0, r1
    5d6e:	0011      	movs	r1, r2
    5d70:	2200      	movs	r2, #0
    5d72:	4c06      	ldr	r4, [pc, #24]	; (5d8c <_read_r+0x24>)
    5d74:	6022      	str	r2, [r4, #0]
    5d76:	001a      	movs	r2, r3
    5d78:	f7fd f9cc 	bl	3114 <_read>
    5d7c:	1c43      	adds	r3, r0, #1
    5d7e:	d103      	bne.n	5d88 <_read_r+0x20>
    5d80:	6823      	ldr	r3, [r4, #0]
    5d82:	2b00      	cmp	r3, #0
    5d84:	d000      	beq.n	5d88 <_read_r+0x20>
    5d86:	602b      	str	r3, [r5, #0]
    5d88:	bd70      	pop	{r4, r5, r6, pc}
    5d8a:	46c0      	nop			; (mov r8, r8)
    5d8c:	20000170 	.word	0x20000170
    5d90:	42000800 	.word	0x42000800
    5d94:	42000c00 	.word	0x42000c00
    5d98:	42001000 	.word	0x42001000
    5d9c:	42001400 	.word	0x42001400
    5da0:	42001800 	.word	0x42001800
    5da4:	42001c00 	.word	0x42001c00
    5da8:	0c0b0a09 	.word	0x0c0b0a09
    5dac:	00000e0d 	.word	0x00000e0d
    5db0:	0000266a 	.word	0x0000266a
    5db4:	000026e2 	.word	0x000026e2
    5db8:	000026e2 	.word	0x000026e2
    5dbc:	00002688 	.word	0x00002688
    5dc0:	00002682 	.word	0x00002682
    5dc4:	0000268e 	.word	0x0000268e
    5dc8:	00002670 	.word	0x00002670
    5dcc:	00002694 	.word	0x00002694
    5dd0:	000026c8 	.word	0x000026c8
    5dd4:	000027bc 	.word	0x000027bc
    5dd8:	0000280c 	.word	0x0000280c
    5ddc:	0000280c 	.word	0x0000280c
    5de0:	00002808 	.word	0x00002808
    5de4:	000027ae 	.word	0x000027ae
    5de8:	000027ce 	.word	0x000027ce
    5dec:	0000279e 	.word	0x0000279e
    5df0:	000027e0 	.word	0x000027e0
    5df4:	000027f2 	.word	0x000027f2
    5df8:	75746573 	.word	0x75746573
    5dfc:	6f632070 	.word	0x6f632070
    5e00:	656c706d 	.word	0x656c706d
    5e04:	0d206574 	.word	0x0d206574
    5e08:	00000000 	.word	0x00000000
    5e0c:	706d6554 	.word	0x706d6554
    5e10:	646e6120 	.word	0x646e6120
    5e14:	6d756820 	.word	0x6d756820
    5e18:	74696469 	.word	0x74696469
    5e1c:	63612079 	.word	0x63612079
    5e20:	72697571 	.word	0x72697571
    5e24:	20216465 	.word	0x20216465
    5e28:	0000000d 	.word	0x0000000d
    5e2c:	00001502 	.word	0x00001502
    5e30:	000041ac 	.word	0x000041ac
    5e34:	0000418e 	.word	0x0000418e
    5e38:	00004148 	.word	0x00004148
    5e3c:	00004066 	.word	0x00004066
    5e40:	00004148 	.word	0x00004148
    5e44:	00004180 	.word	0x00004180
    5e48:	00004148 	.word	0x00004148
    5e4c:	00004066 	.word	0x00004066
    5e50:	0000418e 	.word	0x0000418e
    5e54:	0000418e 	.word	0x0000418e
    5e58:	00004180 	.word	0x00004180
    5e5c:	00004066 	.word	0x00004066
    5e60:	0000405e 	.word	0x0000405e
    5e64:	0000405e 	.word	0x0000405e
    5e68:	0000405e 	.word	0x0000405e
    5e6c:	000043c4 	.word	0x000043c4
    5e70:	0000480c 	.word	0x0000480c
    5e74:	000046cc 	.word	0x000046cc
    5e78:	000046cc 	.word	0x000046cc
    5e7c:	000046c8 	.word	0x000046c8
    5e80:	000047e4 	.word	0x000047e4
    5e84:	000047e4 	.word	0x000047e4
    5e88:	000047d6 	.word	0x000047d6
    5e8c:	000046c8 	.word	0x000046c8
    5e90:	000047e4 	.word	0x000047e4
    5e94:	000047d6 	.word	0x000047d6
    5e98:	000047e4 	.word	0x000047e4
    5e9c:	000046c8 	.word	0x000046c8
    5ea0:	000047ec 	.word	0x000047ec
    5ea4:	000047ec 	.word	0x000047ec
    5ea8:	000047ec 	.word	0x000047ec
    5eac:	000049f0 	.word	0x000049f0

00005eb0 <_global_impure_ptr>:
    5eb0:	20000010                                ... 

00005eb4 <__sf_fake_stderr>:
	...

00005ed4 <__sf_fake_stdin>:
	...

00005ef4 <__sf_fake_stdout>:
	...

00005f14 <_init>:
    5f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5f16:	46c0      	nop			; (mov r8, r8)
    5f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5f1a:	bc08      	pop	{r3}
    5f1c:	469e      	mov	lr, r3
    5f1e:	4770      	bx	lr

00005f20 <__init_array_start>:
    5f20:	000000dd 	.word	0x000000dd

00005f24 <_fini>:
    5f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5f26:	46c0      	nop			; (mov r8, r8)
    5f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5f2a:	bc08      	pop	{r3}
    5f2c:	469e      	mov	lr, r3
    5f2e:	4770      	bx	lr

00005f30 <__fini_array_start>:
    5f30:	000000b5 	.word	0x000000b5
