Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 18 01:21:26 2023
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.112        0.000                      0                 4478        0.015        0.000                      0                 4478        4.500        0.000                       0                  2313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.112        0.000                      0                 4478        0.015        0.000                      0                 4478        4.500        0.000                       0                  2313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[0][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 4.669ns (47.031%)  route 5.259ns (52.969%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.541     5.062    rs0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  rs0/data_hldr_reg[0][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  rs0/data_hldr_reg[0][3][2]/Q
                         net (fo=3, routed)           0.972     6.490    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_62_1[2]
    SLICE_X30Y79         LUT3 (Prop_lut3_I1_O)        0.153     6.643 r  rs0/genblk1[0].ds0/sum_reg[0][11]_i_52/O
                         net (fo=2, routed)           0.708     7.350    rs0/genblk1[0].ds0/sum_reg[0][11]_i_52_n_0
    SLICE_X30Y79         LUT4 (Prop_lut4_I3_O)        0.331     7.681 r  rs0/genblk1[0].ds0/sum_reg[0][11]_i_55/O
                         net (fo=1, routed)           0.000     7.681    rs0/genblk1[0].ds0/sum_reg[0][11]_i_55_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.057 r  rs0/genblk1[0].ds0/sum_reg_reg[0][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.057    rs0/genblk1[0].ds0/sum_reg_reg[0][11]_i_50_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.174    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_50_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.393 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_66/O[0]
                         net (fo=2, routed)           0.912     9.306    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_66_n_7
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.321     9.627 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_36/O
                         net (fo=2, routed)           0.666    10.293    rs0/genblk1[0].ds0/sum_reg[0][15]_i_36_n_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I3_O)        0.326    10.619 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_40/O
                         net (fo=1, routed)           0.000    10.619    rs0/genblk1[0].ds0/sum_reg[0][15]_i_40_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.169    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_15_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.503 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_17/O[1]
                         net (fo=3, routed)           0.834    12.337    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_17_n_6
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.303    12.640 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_11/O
                         net (fo=2, routed)           0.587    13.227    rs0/genblk1[0].ds0/sum_reg[0][15]_i_11_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I1_O)        0.153    13.380 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_3/O
                         net (fo=2, routed)           0.580    13.959    rs0/genblk1[0].ds0/sum_reg[0][15]_i_3_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.327    14.286 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_7/O
                         net (fo=1, routed)           0.000    14.286    rs0/genblk1[0].ds0/sum_reg[0][15]_i_7_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.666 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.666    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.989 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.989    rs0/sum[0]_0[17]
    SLICE_X34Y86         FDRE                                         r  rs0/sum_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.429    14.770    rs0/CLK_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  rs0/sum_reg_reg[0][17]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X34Y86         FDRE (Setup_fdre_C_D)        0.109    15.102    rs0/sum_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[0][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.920ns  (logic 4.661ns (46.988%)  route 5.259ns (53.012%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.541     5.062    rs0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  rs0/data_hldr_reg[0][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  rs0/data_hldr_reg[0][3][2]/Q
                         net (fo=3, routed)           0.972     6.490    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_62_1[2]
    SLICE_X30Y79         LUT3 (Prop_lut3_I1_O)        0.153     6.643 r  rs0/genblk1[0].ds0/sum_reg[0][11]_i_52/O
                         net (fo=2, routed)           0.708     7.350    rs0/genblk1[0].ds0/sum_reg[0][11]_i_52_n_0
    SLICE_X30Y79         LUT4 (Prop_lut4_I3_O)        0.331     7.681 r  rs0/genblk1[0].ds0/sum_reg[0][11]_i_55/O
                         net (fo=1, routed)           0.000     7.681    rs0/genblk1[0].ds0/sum_reg[0][11]_i_55_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.057 r  rs0/genblk1[0].ds0/sum_reg_reg[0][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.057    rs0/genblk1[0].ds0/sum_reg_reg[0][11]_i_50_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.174    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_50_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.393 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_66/O[0]
                         net (fo=2, routed)           0.912     9.306    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_66_n_7
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.321     9.627 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_36/O
                         net (fo=2, routed)           0.666    10.293    rs0/genblk1[0].ds0/sum_reg[0][15]_i_36_n_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I3_O)        0.326    10.619 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_40/O
                         net (fo=1, routed)           0.000    10.619    rs0/genblk1[0].ds0/sum_reg[0][15]_i_40_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.169    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_15_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.503 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_17/O[1]
                         net (fo=3, routed)           0.834    12.337    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_17_n_6
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.303    12.640 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_11/O
                         net (fo=2, routed)           0.587    13.227    rs0/genblk1[0].ds0/sum_reg[0][15]_i_11_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I1_O)        0.153    13.380 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_3/O
                         net (fo=2, routed)           0.580    13.959    rs0/genblk1[0].ds0/sum_reg[0][15]_i_3_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.327    14.286 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_7/O
                         net (fo=1, routed)           0.000    14.286    rs0/genblk1[0].ds0/sum_reg[0][15]_i_7_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.666 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.666    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.981 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.981    rs0/sum[0]_0[19]
    SLICE_X34Y86         FDRE                                         r  rs0/sum_reg_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.429    14.770    rs0/CLK_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  rs0/sum_reg_reg[0][19]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X34Y86         FDRE (Setup_fdre_C_D)        0.109    15.102    rs0/sum_reg_reg[0][19]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[5][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 4.844ns (49.387%)  route 4.964ns (50.613%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.551     5.072    rs0/CLK_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  rs0/data_hldr_reg[5][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  rs0/data_hldr_reg[5][1][0]/Q
                         net (fo=3, routed)           0.645     6.173    rs0/genblk1[5].ds0/Q[0]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.150     6.323 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_61/O
                         net (fo=2, routed)           0.469     6.792    rs0/genblk1[5].ds0/sum_reg[5][11]_i_61_n_0
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.326     7.118 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_64/O
                         net (fo=1, routed)           0.000     7.118    rs0/genblk1[5].ds0/sum_reg[5][11]_i_64_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.668 r  rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.668    rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_51_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_51/O[1]
                         net (fo=2, routed)           1.064     9.066    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_51_n_6
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.329     9.395 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_35/O
                         net (fo=2, routed)           0.860    10.255    rs0/genblk1[5].ds0/sum_reg[5][11]_i_35_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I3_O)        0.332    10.587 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_39/O
                         net (fo=1, routed)           0.000    10.587    rs0/genblk1[5].ds0/sum_reg[5][11]_i_39_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.985 r  rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.985    rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_15_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.298 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_15/O[3]
                         net (fo=3, routed)           0.568    11.867    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_15_n_4
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.306    12.173 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_17/O
                         net (fo=2, routed)           0.651    12.823    rs0/genblk1[5].ds0/sum_reg[5][15]_i_17_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I1_O)        0.152    12.975 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_5/O
                         net (fo=2, routed)           0.707    13.682    rs0/genblk1[5].ds0/sum_reg[5][15]_i_5_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.332    14.014 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_9/O
                         net (fo=1, routed)           0.000    14.014    rs0/genblk1[5].ds0/sum_reg[5][15]_i_9_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.546 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.546    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.880 r  rs0/genblk1[5].ds0/sum_reg_reg[5][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.880    rs0/sum[5]_5[17]
    SLICE_X53Y93         FDRE                                         r  rs0/sum_reg_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.442    14.783    rs0/CLK_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  rs0/sum_reg_reg[5][17]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.062    15.068    rs0/sum_reg_reg[5][17]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[0][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 4.585ns (46.579%)  route 5.259ns (53.421%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.541     5.062    rs0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  rs0/data_hldr_reg[0][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  rs0/data_hldr_reg[0][3][2]/Q
                         net (fo=3, routed)           0.972     6.490    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_62_1[2]
    SLICE_X30Y79         LUT3 (Prop_lut3_I1_O)        0.153     6.643 r  rs0/genblk1[0].ds0/sum_reg[0][11]_i_52/O
                         net (fo=2, routed)           0.708     7.350    rs0/genblk1[0].ds0/sum_reg[0][11]_i_52_n_0
    SLICE_X30Y79         LUT4 (Prop_lut4_I3_O)        0.331     7.681 r  rs0/genblk1[0].ds0/sum_reg[0][11]_i_55/O
                         net (fo=1, routed)           0.000     7.681    rs0/genblk1[0].ds0/sum_reg[0][11]_i_55_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.057 r  rs0/genblk1[0].ds0/sum_reg_reg[0][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.057    rs0/genblk1[0].ds0/sum_reg_reg[0][11]_i_50_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.174    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_50_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.393 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_66/O[0]
                         net (fo=2, routed)           0.912     9.306    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_66_n_7
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.321     9.627 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_36/O
                         net (fo=2, routed)           0.666    10.293    rs0/genblk1[0].ds0/sum_reg[0][15]_i_36_n_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I3_O)        0.326    10.619 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_40/O
                         net (fo=1, routed)           0.000    10.619    rs0/genblk1[0].ds0/sum_reg[0][15]_i_40_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.169    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_15_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.503 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_17/O[1]
                         net (fo=3, routed)           0.834    12.337    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_17_n_6
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.303    12.640 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_11/O
                         net (fo=2, routed)           0.587    13.227    rs0/genblk1[0].ds0/sum_reg[0][15]_i_11_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I1_O)        0.153    13.380 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_3/O
                         net (fo=2, routed)           0.580    13.959    rs0/genblk1[0].ds0/sum_reg[0][15]_i_3_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.327    14.286 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_7/O
                         net (fo=1, routed)           0.000    14.286    rs0/genblk1[0].ds0/sum_reg[0][15]_i_7_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.666 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.666    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.905 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.905    rs0/sum[0]_0[18]
    SLICE_X34Y86         FDRE                                         r  rs0/sum_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.429    14.770    rs0/CLK_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  rs0/sum_reg_reg[0][18]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X34Y86         FDRE (Setup_fdre_C_D)        0.109    15.102    rs0/sum_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[5][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.787ns  (logic 4.823ns (49.278%)  route 4.964ns (50.722%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.551     5.072    rs0/CLK_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  rs0/data_hldr_reg[5][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  rs0/data_hldr_reg[5][1][0]/Q
                         net (fo=3, routed)           0.645     6.173    rs0/genblk1[5].ds0/Q[0]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.150     6.323 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_61/O
                         net (fo=2, routed)           0.469     6.792    rs0/genblk1[5].ds0/sum_reg[5][11]_i_61_n_0
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.326     7.118 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_64/O
                         net (fo=1, routed)           0.000     7.118    rs0/genblk1[5].ds0/sum_reg[5][11]_i_64_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.668 r  rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.668    rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_51_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_51/O[1]
                         net (fo=2, routed)           1.064     9.066    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_51_n_6
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.329     9.395 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_35/O
                         net (fo=2, routed)           0.860    10.255    rs0/genblk1[5].ds0/sum_reg[5][11]_i_35_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I3_O)        0.332    10.587 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_39/O
                         net (fo=1, routed)           0.000    10.587    rs0/genblk1[5].ds0/sum_reg[5][11]_i_39_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.985 r  rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.985    rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_15_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.298 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_15/O[3]
                         net (fo=3, routed)           0.568    11.867    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_15_n_4
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.306    12.173 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_17/O
                         net (fo=2, routed)           0.651    12.823    rs0/genblk1[5].ds0/sum_reg[5][15]_i_17_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I1_O)        0.152    12.975 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_5/O
                         net (fo=2, routed)           0.707    13.682    rs0/genblk1[5].ds0/sum_reg[5][15]_i_5_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.332    14.014 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_9/O
                         net (fo=1, routed)           0.000    14.014    rs0/genblk1[5].ds0/sum_reg[5][15]_i_9_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.546 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.546    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.859 r  rs0/genblk1[5].ds0/sum_reg_reg[5][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.859    rs0/sum[5]_5[19]
    SLICE_X53Y93         FDRE                                         r  rs0/sum_reg_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.442    14.783    rs0/CLK_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  rs0/sum_reg_reg[5][19]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.062    15.068    rs0/sum_reg_reg[5][19]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[0][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 4.565ns (46.470%)  route 5.259ns (53.530%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.541     5.062    rs0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  rs0/data_hldr_reg[0][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  rs0/data_hldr_reg[0][3][2]/Q
                         net (fo=3, routed)           0.972     6.490    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_62_1[2]
    SLICE_X30Y79         LUT3 (Prop_lut3_I1_O)        0.153     6.643 r  rs0/genblk1[0].ds0/sum_reg[0][11]_i_52/O
                         net (fo=2, routed)           0.708     7.350    rs0/genblk1[0].ds0/sum_reg[0][11]_i_52_n_0
    SLICE_X30Y79         LUT4 (Prop_lut4_I3_O)        0.331     7.681 r  rs0/genblk1[0].ds0/sum_reg[0][11]_i_55/O
                         net (fo=1, routed)           0.000     7.681    rs0/genblk1[0].ds0/sum_reg[0][11]_i_55_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.057 r  rs0/genblk1[0].ds0/sum_reg_reg[0][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.057    rs0/genblk1[0].ds0/sum_reg_reg[0][11]_i_50_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.174    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_50_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.393 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_66/O[0]
                         net (fo=2, routed)           0.912     9.306    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_66_n_7
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.321     9.627 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_36/O
                         net (fo=2, routed)           0.666    10.293    rs0/genblk1[0].ds0/sum_reg[0][15]_i_36_n_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I3_O)        0.326    10.619 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_40/O
                         net (fo=1, routed)           0.000    10.619    rs0/genblk1[0].ds0/sum_reg[0][15]_i_40_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.169    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_15_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.503 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_17/O[1]
                         net (fo=3, routed)           0.834    12.337    rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_17_n_6
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.303    12.640 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_11/O
                         net (fo=2, routed)           0.587    13.227    rs0/genblk1[0].ds0/sum_reg[0][15]_i_11_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I1_O)        0.153    13.380 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_3/O
                         net (fo=2, routed)           0.580    13.959    rs0/genblk1[0].ds0/sum_reg[0][15]_i_3_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.327    14.286 r  rs0/genblk1[0].ds0/sum_reg[0][15]_i_7/O
                         net (fo=1, routed)           0.000    14.286    rs0/genblk1[0].ds0/sum_reg[0][15]_i_7_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.666 r  rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.666    rs0/genblk1[0].ds0/sum_reg_reg[0][15]_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.885 r  rs0/genblk1[0].ds0/sum_reg_reg[0][19]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.885    rs0/sum[0]_0[16]
    SLICE_X34Y86         FDRE                                         r  rs0/sum_reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.429    14.770    rs0/CLK_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  rs0/sum_reg_reg[0][16]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X34Y86         FDRE (Setup_fdre_C_D)        0.109    15.102    rs0/sum_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[3][0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 4.601ns (46.963%)  route 5.196ns (53.037%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.538     5.059    rs0/CLK_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  rs0/data_hldr_reg[3][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.419     5.478 r  rs0/data_hldr_reg[3][0][6]/Q
                         net (fo=3, routed)           0.819     6.297    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_63_0[6]
    SLICE_X49Y77         LUT3 (Prop_lut3_I1_O)        0.329     6.626 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_60/O
                         net (fo=2, routed)           0.690     7.315    rs0/genblk1[3].ds0/sum_reg[3][15]_i_60_n_0
    SLICE_X49Y77         LUT4 (Prop_lut4_I3_O)        0.327     7.642 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_64/O
                         net (fo=1, routed)           0.000     7.642    rs0/genblk1[3].ds0/sum_reg[3][15]_i_64_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.043 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.043    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_51_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.282 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_67/O[2]
                         net (fo=2, routed)           0.796     9.079    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_67_n_5
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.331     9.410 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_34/O
                         net (fo=2, routed)           0.708    10.118    rs0/genblk1[3].ds0/sum_reg[3][15]_i_34_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I3_O)        0.331    10.449 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_38/O
                         net (fo=1, routed)           0.000    10.449    rs0/genblk1[3].ds0/sum_reg[3][15]_i_38_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.825 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.825    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_15_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.044 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_17/O[0]
                         net (fo=3, routed)           0.817    11.861    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_17_n_7
    SLICE_X52Y81         LUT3 (Prop_lut3_I1_O)        0.295    12.156 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_12/O
                         net (fo=2, routed)           0.770    12.926    rs0/genblk1[3].ds0/sum_reg[3][15]_i_12_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.150    13.076 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_4/O
                         net (fo=2, routed)           0.596    13.672    rs0/genblk1[3].ds0/sum_reg[3][15]_i_4_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.328    14.000 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_8/O
                         net (fo=1, routed)           0.000    14.000    rs0/genblk1[3].ds0/sum_reg[3][15]_i_8_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.533 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.533    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.856 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.856    rs0/sum[3]_3[17]
    SLICE_X52Y80         FDRE                                         r  rs0/sum_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.431    14.772    rs0/CLK_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  rs0/sum_reg_reg[3][17]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.109    15.104    rs0/sum_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[3][0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 4.593ns (46.920%)  route 5.196ns (53.080%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.538     5.059    rs0/CLK_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  rs0/data_hldr_reg[3][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.419     5.478 r  rs0/data_hldr_reg[3][0][6]/Q
                         net (fo=3, routed)           0.819     6.297    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_63_0[6]
    SLICE_X49Y77         LUT3 (Prop_lut3_I1_O)        0.329     6.626 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_60/O
                         net (fo=2, routed)           0.690     7.315    rs0/genblk1[3].ds0/sum_reg[3][15]_i_60_n_0
    SLICE_X49Y77         LUT4 (Prop_lut4_I3_O)        0.327     7.642 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_64/O
                         net (fo=1, routed)           0.000     7.642    rs0/genblk1[3].ds0/sum_reg[3][15]_i_64_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.043 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.043    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_51_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.282 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_67/O[2]
                         net (fo=2, routed)           0.796     9.079    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_67_n_5
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.331     9.410 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_34/O
                         net (fo=2, routed)           0.708    10.118    rs0/genblk1[3].ds0/sum_reg[3][15]_i_34_n_0
    SLICE_X50Y78         LUT4 (Prop_lut4_I3_O)        0.331    10.449 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_38/O
                         net (fo=1, routed)           0.000    10.449    rs0/genblk1[3].ds0/sum_reg[3][15]_i_38_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.825 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.825    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_15_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.044 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_17/O[0]
                         net (fo=3, routed)           0.817    11.861    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_17_n_7
    SLICE_X52Y81         LUT3 (Prop_lut3_I1_O)        0.295    12.156 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_12/O
                         net (fo=2, routed)           0.770    12.926    rs0/genblk1[3].ds0/sum_reg[3][15]_i_12_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.150    13.076 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_4/O
                         net (fo=2, routed)           0.596    13.672    rs0/genblk1[3].ds0/sum_reg[3][15]_i_4_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.328    14.000 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_8/O
                         net (fo=1, routed)           0.000    14.000    rs0/genblk1[3].ds0/sum_reg[3][15]_i_8_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.533 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.533    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.848 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.848    rs0/sum[3]_3[19]
    SLICE_X52Y80         FDRE                                         r  rs0/sum_reg_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.431    14.772    rs0/CLK_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  rs0/sum_reg_reg[3][19]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.109    15.104    rs0/sum_reg_reg[3][19]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[5][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 4.749ns (48.891%)  route 4.964ns (51.108%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.551     5.072    rs0/CLK_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  rs0/data_hldr_reg[5][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  rs0/data_hldr_reg[5][1][0]/Q
                         net (fo=3, routed)           0.645     6.173    rs0/genblk1[5].ds0/Q[0]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.150     6.323 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_61/O
                         net (fo=2, routed)           0.469     6.792    rs0/genblk1[5].ds0/sum_reg[5][11]_i_61_n_0
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.326     7.118 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_64/O
                         net (fo=1, routed)           0.000     7.118    rs0/genblk1[5].ds0/sum_reg[5][11]_i_64_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.668 r  rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.668    rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_51_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_51/O[1]
                         net (fo=2, routed)           1.064     9.066    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_51_n_6
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.329     9.395 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_35/O
                         net (fo=2, routed)           0.860    10.255    rs0/genblk1[5].ds0/sum_reg[5][11]_i_35_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I3_O)        0.332    10.587 r  rs0/genblk1[5].ds0/sum_reg[5][11]_i_39/O
                         net (fo=1, routed)           0.000    10.587    rs0/genblk1[5].ds0/sum_reg[5][11]_i_39_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.985 r  rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.985    rs0/genblk1[5].ds0/sum_reg_reg[5][11]_i_15_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.298 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_15/O[3]
                         net (fo=3, routed)           0.568    11.867    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_15_n_4
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.306    12.173 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_17/O
                         net (fo=2, routed)           0.651    12.823    rs0/genblk1[5].ds0/sum_reg[5][15]_i_17_n_0
    SLICE_X51Y92         LUT5 (Prop_lut5_I1_O)        0.152    12.975 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_5/O
                         net (fo=2, routed)           0.707    13.682    rs0/genblk1[5].ds0/sum_reg[5][15]_i_5_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.332    14.014 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_9/O
                         net (fo=1, routed)           0.000    14.014    rs0/genblk1[5].ds0/sum_reg[5][15]_i_9_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.546 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.546    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_1_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.785 r  rs0/genblk1[5].ds0/sum_reg_reg[5][19]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.785    rs0/sum[5]_5[18]
    SLICE_X53Y93         FDRE                                         r  rs0/sum_reg_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.442    14.783    rs0/CLK_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  rs0/sum_reg_reg[5][18]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.062    15.068    rs0/sum_reg_reg[5][18]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.785    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[7][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 4.895ns (50.451%)  route 4.808ns (49.549%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.551     5.072    rs0/CLK_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  rs0/data_hldr_reg[7][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  rs0/data_hldr_reg[7][2][3]/Q
                         net (fo=3, routed)           0.939     6.430    rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_62_2[3]
    SLICE_X35Y94         LUT3 (Prop_lut3_I2_O)        0.321     6.751 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_55/O
                         net (fo=2, routed)           0.587     7.338    rs0/genblk1[7].ds0/sum_reg[7][15]_i_55_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I3_O)        0.332     7.670 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_59/O
                         net (fo=1, routed)           0.000     7.670    rs0/genblk1[7].ds0/sum_reg[7][15]_i_59_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.202 r  rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.202    rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_50_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.425 r  rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_66/O[0]
                         net (fo=2, routed)           0.876     9.301    rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_66_n_7
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.325     9.626 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_36/O
                         net (fo=2, routed)           0.490    10.116    rs0/genblk1[7].ds0/sum_reg[7][15]_i_36_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.328    10.444 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_40/O
                         net (fo=1, routed)           0.000    10.444    rs0/genblk1[7].ds0/sum_reg[7][15]_i_40_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.977 r  rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.977    rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_15_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.196 r  rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_17/O[0]
                         net (fo=3, routed)           0.732    11.928    rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_17_n_7
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.295    12.223 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_12/O
                         net (fo=2, routed)           0.736    12.959    rs0/genblk1[7].ds0/sum_reg[7][15]_i_12_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I1_O)        0.153    13.112 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_4/O
                         net (fo=2, routed)           0.447    13.559    rs0/genblk1[7].ds0/sum_reg[7][15]_i_4_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.331    13.890 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_8/O
                         net (fo=1, routed)           0.000    13.890    rs0/genblk1[7].ds0/sum_reg[7][15]_i_8_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.440 r  rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.440    rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.774 r  rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.774    rs0/sum[7]_7[17]
    SLICE_X32Y96         FDRE                                         r  rs0/sum_reg_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.435    14.776    rs0/CLK_IBUF_BUFG
    SLICE_X32Y96         FDRE                                         r  rs0/sum_reg_reg[7][17]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.062    15.061    rs0/sum_reg_reg[7][17]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                  0.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[7][1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[7][2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.558%)  route 0.207ns (59.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.561     1.444    rs0/CLK_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  rs0/data_hldr_reg[7][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  rs0/data_hldr_reg[7][1][3]/Q
                         net (fo=3, routed)           0.207     1.792    rs0/data_hldr_reg_n_0_[7][1][3]
    SLICE_X35Y92         FDRE                                         r  rs0/data_hldr_reg[7][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.827     1.955    rs0/CLK_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  rs0/data_hldr_reg[7][2][3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.071     1.777    rs0/data_hldr_reg[7][2][3]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[7][1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[7][2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.863%)  route 0.231ns (62.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.561     1.444    rs0/CLK_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  rs0/data_hldr_reg[7][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  rs0/data_hldr_reg[7][1][2]/Q
                         net (fo=3, routed)           0.231     1.817    rs0/data_hldr_reg_n_0_[7][1][2]
    SLICE_X35Y92         FDRE                                         r  rs0/data_hldr_reg[7][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.827     1.955    rs0/CLK_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  rs0/data_hldr_reg[7][2][2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.075     1.781    rs0/data_hldr_reg[7][2][2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[7][14][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[7][15][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.451%)  route 0.208ns (59.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    rs0/CLK_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  rs0/data_hldr_reg[7][14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rs0/data_hldr_reg[7][14][3]/Q
                         net (fo=3, routed)           0.208     1.791    rs0/data_hldr_reg_n_0_[7][14][3]
    SLICE_X39Y93         FDRE                                         r  rs0/data_hldr_reg[7][15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.829     1.957    rs0/CLK_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  rs0/data_hldr_reg[7][15][3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.047     1.755    rs0/data_hldr_reg[7][15][3]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][13][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[0][14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.548%)  route 0.225ns (61.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.554     1.437    rs0/CLK_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  rs0/data_hldr_reg[0][13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  rs0/data_hldr_reg[0][13][0]/Q
                         net (fo=3, routed)           0.225     1.803    rs0/data_hldr_reg_n_0_[0][13][0]
    SLICE_X35Y79         FDRE                                         r  rs0/data_hldr_reg[0][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.817     1.945    rs0/CLK_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  rs0/data_hldr_reg[0][14][0]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.066     1.762    rs0/data_hldr_reg[0][14][0]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][14][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[0][15][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.832%)  route 0.210ns (56.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.555     1.438    rs0/CLK_IBUF_BUFG
    SLICE_X38Y82         FDRE                                         r  rs0/data_hldr_reg[0][14][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  rs0/data_hldr_reg[0][14][13]/Q
                         net (fo=3, routed)           0.210     1.812    rs0/data_hldr_reg_n_0_[0][14][13]
    SLICE_X35Y80         FDRE                                         r  rs0/data_hldr_reg[0][15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.818     1.946    rs0/CLK_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  rs0/data_hldr_reg[0][15][13]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.070     1.767    rs0/data_hldr_reg[0][15][13]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][15][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[1][0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.551     1.434    rs0/CLK_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  rs0/data_hldr_reg[0][15][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  rs0/data_hldr_reg[0][15][7]/Q
                         net (fo=3, routed)           0.236     1.812    rs0/data_hldr_reg_n_0_[0][15][7]
    SLICE_X37Y78         FDRE                                         r  rs0/data_hldr_reg[1][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.817     1.945    rs0/CLK_IBUF_BUFG
    SLICE_X37Y78         FDRE                                         r  rs0/data_hldr_reg[1][0][7]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.070     1.766    rs0/data_hldr_reg[1][0][7]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[7][14][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[7][15][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.099%)  route 0.220ns (60.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    rs0/CLK_IBUF_BUFG
    SLICE_X35Y91         FDRE                                         r  rs0/data_hldr_reg[7][14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rs0/data_hldr_reg[7][14][5]/Q
                         net (fo=3, routed)           0.220     1.803    rs0/data_hldr_reg_n_0_[7][14][5]
    SLICE_X37Y94         FDRE                                         r  rs0/data_hldr_reg[7][15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.829     1.957    rs0/CLK_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  rs0/data_hldr_reg[7][15][5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.047     1.755    rs0/data_hldr_reg[7][15][5]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[7][14][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[7][15][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.304%)  route 0.247ns (63.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.562     1.445    rs0/CLK_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  rs0/data_hldr_reg[7][14][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  rs0/data_hldr_reg[7][14][12]/Q
                         net (fo=3, routed)           0.247     1.834    rs0/data_hldr_reg_n_0_[7][14][12]
    SLICE_X37Y97         FDRE                                         r  rs0/data_hldr_reg[7][15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.830     1.958    rs0/CLK_IBUF_BUFG
    SLICE_X37Y97         FDRE                                         r  rs0/data_hldr_reg[7][15][12]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y97         FDRE (Hold_fdre_C_D)         0.070     1.779    rs0/data_hldr_reg[7][15][12]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][15][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[1][0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.873%)  route 0.241ns (63.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.553     1.436    rs0/CLK_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  rs0/data_hldr_reg[0][15][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  rs0/data_hldr_reg[0][15][12]/Q
                         net (fo=3, routed)           0.241     1.819    rs0/data_hldr_reg_n_0_[0][15][12]
    SLICE_X36Y80         FDRE                                         r  rs0/data_hldr_reg[1][0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.819     1.947    rs0/CLK_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  rs0/data_hldr_reg[1][0][12]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.066     1.764    rs0/data_hldr_reg[1][0][12]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[7][1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[7][2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.536%)  route 0.204ns (55.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.561     1.444    rs0/CLK_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  rs0/data_hldr_reg[7][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  rs0/data_hldr_reg[7][1][1]/Q
                         net (fo=3, routed)           0.204     1.812    rs0/data_hldr_reg_n_0_[7][1][1]
    SLICE_X35Y93         FDRE                                         r  rs0/data_hldr_reg[7][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.828     1.956    rs0/CLK_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  rs0/data_hldr_reg[7][2][1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.047     1.754    rs0/data_hldr_reg[7][2][1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y60   LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y60   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75   LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y61   LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75   LED_reg[15]/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X28Y60   LED_reg[1]/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X28Y60   LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y60   LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y60   LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y60   LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y60   LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y61   LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y61   LED_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y60   LED_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y60   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y60   LED_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y60   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   LED_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y61   LED_reg[14]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y61   LED_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.571ns  (logic 4.348ns (50.724%)  route 4.224ns (49.276%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.548     5.069    get_tx/CLK_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  get_tx/running_reg/Q
                         net (fo=14, routed)          1.015     6.540    get_tx/running_reg_0
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.150     6.690 r  get_tx/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.208     9.898    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.742    13.640 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.640    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.515ns  (logic 3.960ns (46.509%)  route 4.555ns (53.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.543     5.064    CLK_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  LED_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  LED_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           4.555    10.074    LED_reg[9]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.579 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.579    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.423ns  (logic 4.098ns (48.653%)  route 4.325ns (51.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.552     5.073    CLK_IBUF_BUFG
    SLICE_X28Y60         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  LED_reg[6]/Q
                         net (fo=1, routed)           4.325     9.817    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.679    13.496 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.496    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 3.970ns (49.688%)  route 4.020ns (50.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.552     5.073    CLK_IBUF_BUFG
    SLICE_X28Y60         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  LED_reg[5]/Q
                         net (fo=1, routed)           4.020     9.549    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.064 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.064    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 3.957ns (50.904%)  route 3.816ns (49.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.542     5.063    CLK_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  LED_reg[7]/Q
                         net (fo=1, routed)           3.816     9.335    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.836 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.836    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 4.100ns (53.137%)  route 3.615ns (46.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.552     5.073    CLK_IBUF_BUFG
    SLICE_X28Y60         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDSE (Prop_fdse_C_Q)         0.419     5.492 r  LED_reg[4]/Q
                         net (fo=1, routed)           3.615     9.107    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.681    12.788 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.788    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.721ns  (logic 3.964ns (51.344%)  route 3.757ns (48.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.543     5.064    CLK_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  LED_reg[9]/Q
                         net (fo=1, routed)           3.757     9.277    LED_OBUF[8]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.785 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.785    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.619ns  (logic 4.153ns (54.506%)  route 3.466ns (45.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.551     5.072    CLK_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  LED_reg[11]/Q
                         net (fo=1, routed)           3.466     9.016    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.675    12.691 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.691    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.566ns  (logic 4.095ns (54.124%)  route 3.471ns (45.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.552     5.073    CLK_IBUF_BUFG
    SLICE_X28Y60         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDSE (Prop_fdse_C_Q)         0.419     5.492 r  LED_reg[2]/Q
                         net (fo=1, routed)           3.471     8.963    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    12.639 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.639    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.555ns  (logic 4.043ns (53.517%)  route 3.512ns (46.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.551     5.072    CLK_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  LED_reg[10]/Q
                         net (fo=1, routed)           3.512     9.102    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.627 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.627    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.372ns (61.868%)  route 0.845ns (38.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    CLK_IBUF_BUFG
    SLICE_X28Y60         FDSE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.845     2.429    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.659 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.659    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.380ns (62.147%)  route 0.841ns (37.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    CLK_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  LED_reg[14]/Q
                         net (fo=1, routed)           0.841     2.447    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.663 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.663    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.372ns (60.482%)  route 0.897ns (39.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.548     1.431    CLK_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.897     2.492    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.700 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.700    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.360ns (59.744%)  route 0.916ns (40.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.548     1.431    CLK_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.916     2.489    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.708 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.708    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.423ns (59.317%)  route 0.976ns (40.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.548     1.431    CLK_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.148     1.579 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.976     2.555    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.275     3.831 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.831    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.390ns (54.197%)  route 1.175ns (45.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    CLK_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  LED_reg[10]/Q
                         net (fo=1, routed)           1.175     2.781    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.008 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.008    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.343ns (52.191%)  route 1.230ns (47.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.553     1.436    CLK_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  LED_reg[7]/Q
                         net (fo=1, routed)           1.230     2.807    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.009 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.009    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.384ns (53.813%)  route 1.188ns (46.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    CLK_IBUF_BUFG
    SLICE_X28Y60         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDSE (Prop_fdse_C_Q)         0.128     1.570 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.188     2.758    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.256     4.014 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.014    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.406ns (53.947%)  route 1.200ns (46.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    CLK_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  LED_reg[11]/Q
                         net (fo=1, routed)           1.200     2.790    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.258     4.048 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.048    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.391ns (52.935%)  route 1.236ns (47.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    CLK_IBUF_BUFG
    SLICE_X28Y60         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDSE (Prop_fdse_C_Q)         0.128     1.570 r  LED_reg[4]/Q
                         net (fo=1, routed)           1.236     2.807    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.263     4.069 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.069    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





