{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1351, "design__instance__area": 37259.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019852586090564728, "power__switching__total": 0.009675869718194008, "power__leakage__total": 5.128725888425834e-07, "power__total": 0.029528968036174774, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2797011867951402, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2867095253474471, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6908137590831511, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.137673987218446, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.690814, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.137674, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.29955858086403997, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3117120816360336, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.123383418085911, "timing__setup__ws__corner:nom_ss_125C_4v50": -6.004384714937463, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -194.18458501916078, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -6.004384714937463, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.535712, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 67, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -6.004385, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 67, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2704379852160477, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.27512373713515154, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3166577645281291, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.312160084394716, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.316658, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.31216, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 7, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.26831995718091717, "clock__skew__worst_setup": 0.2730455661077323, "timing__hold__ws": 0.31125181091258225, "timing__setup__ws": -6.095798705013623, "timing__hold__tns": 0, "timing__setup__tns": -203.4050425665071, "timing__hold__wns": 0, "timing__setup__wns": -6.095798705013623, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.311252, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 200, "timing__setup_r2r__ws": -6.095798, "timing__setup_r2r_vio__count": 200, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2004, "design__instance__area__stdcell": 40126.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.513874, "design__instance__utilization__stdcell": 0.513874, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35571, "design__sites:GF018hv5v_mcu_sc7": 35571, "design__instance__count__class:tie_cell": 1, "design__instance__area__class:tie_cell": 8.7808, "design__instance__count__class:buffer": 46, "design__instance__area__class:buffer": 1492.74, "design__instance__count__class:inverter": 137, "design__instance__area__class:inverter": 1290.78, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 9483.26, "design__instance__count__class:multi_input_combinational_cell": 787, "design__instance__area__class:multi_input_combinational_cell": 18455, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "design__instance__count__class:timing_repair_buffer": 206, "design__instance__area__class:timing_repair_buffer": 5136.77, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 47227.2, "design__violations": 0, "design__instance__count__class:clock_buffer": 19, "design__instance__area__class:clock_buffer": 1084.43, "design__instance__count__class:clock_inverter": 13, "design__instance__area__class:clock_inverter": 307.328, "design__instance__count__setup_buffer": 85, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1404, "route__net__special": 2, "route__drc_errors__iter:0": 200, "route__wirelength__iter:0": 51143, "route__drc_errors__iter:1": 18, "route__wirelength__iter:1": 50630, "route__drc_errors__iter:2": 11, "route__wirelength__iter:2": 50591, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 50602, "route__drc_errors": 0, "route__wirelength": 50602, "route__vias": 8274, "route__vias__singlecut": 8274, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 462.91, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2766481289022259, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.283740733384485, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6828161562767737, "timing__setup__ws__corner:min_tt_025C_5v00": 1.1814860535445038, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.682816, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.181486, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.29451394934207625, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.30688982779219154, "timing__hold__ws__corner:min_ss_125C_4v50": 1.1246583982434495, "timing__setup__ws__corner:min_ss_125C_4v50": -5.926863612095169, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -186.74655239658856, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -5.926863612095169, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.522076, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 66, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -5.926864, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 66, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.26831995718091717, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2730455661077323, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.31125181091258225, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.3406559575290835, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.311252, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.340656, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2832982539855065, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2901613198509326, "timing__hold__ws__corner:max_tt_025C_5v00": 0.7004346190197419, "timing__setup__ws__corner:max_tt_025C_5v00": 1.0855929795711186, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.700435, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.085593, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.3055330241954241, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3173444652438566, "timing__hold__ws__corner:max_ss_125C_4v50": 1.1213386092613253, "timing__setup__ws__corner:max_ss_125C_4v50": -6.095798705013623, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -203.4050425665071, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -6.095798705013623, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.551593, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 67, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -6.095798, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 67, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2729413716739244, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2775491859344953, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.32311287893161905, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.27844172200481, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.323113, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.278442, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99799, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99956, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00200893, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00181229, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.000421491, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00181229, "design_powergrid__voltage__worst": 0.00181229, "design_powergrid__voltage__worst__net:VDD": 4.99799, "design_powergrid__drop__worst": 0.00200893, "design_powergrid__drop__worst__net:VDD": 0.00200893, "design_powergrid__voltage__worst__net:VSS": 0.00181229, "design_powergrid__drop__worst__net:VSS": 0.00181229, "ir__voltage__worst": 5, "ir__drop__avg": 0.00044, "ir__drop__worst": 0.00201, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}