<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4174" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4174{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4174{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4174{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4174{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_4174{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_4174{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#t7_4174{left:69px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t8_4174{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_4174{left:69px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_4174{left:491px;bottom:1010px;}
#tb_4174{left:69px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_4174{left:69px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#td_4174{left:69px;bottom:947px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#te_4174{left:69px;bottom:930px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tf_4174{left:69px;bottom:894px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tg_4174{left:69px;bottom:871px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#th_4174{left:69px;bottom:854px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ti_4174{left:69px;bottom:837px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tj_4174{left:69px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#tk_4174{left:69px;bottom:797px;letter-spacing:-0.19px;word-spacing:-0.37px;}
#tl_4174{left:69px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_4174{left:69px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_4174{left:69px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_4174{left:69px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_4174{left:69px;bottom:687px;letter-spacing:0.12px;word-spacing:0.03px;}
#tq_4174{left:69px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tr_4174{left:69px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_4174{left:69px;bottom:411px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tt_4174{left:69px;bottom:133px;letter-spacing:-0.14px;}
#tu_4174{left:91px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tv_4174{left:91px;bottom:116px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tw_4174{left:320px;bottom:455px;letter-spacing:0.12px;word-spacing:-0.08px;}
#tx_4174{left:412px;bottom:455px;letter-spacing:0.12px;}
#ty_4174{left:333px;bottom:377px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tz_4174{left:78px;bottom:354px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t10_4174{left:483px;bottom:354px;letter-spacing:-0.13px;}
#t11_4174{left:75px;bottom:330px;letter-spacing:-0.12px;}
#t12_4174{left:75px;bottom:313px;letter-spacing:-0.11px;}
#t13_4174{left:75px;bottom:296px;letter-spacing:-0.13px;}
#t14_4174{left:196px;bottom:330px;letter-spacing:-0.11px;}
#t15_4174{left:196px;bottom:313px;letter-spacing:-0.11px;}
#t16_4174{left:196px;bottom:296px;letter-spacing:-0.11px;}
#t17_4174{left:196px;bottom:279px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t18_4174{left:196px;bottom:262px;letter-spacing:-0.1px;word-spacing:-0.45px;}
#t19_4174{left:196px;bottom:246px;letter-spacing:-0.12px;}
#t1a_4174{left:196px;bottom:229px;letter-spacing:-0.12px;}
#t1b_4174{left:504px;bottom:601px;letter-spacing:-1.42px;}
#t1c_4174{left:535px;bottom:600px;}
#t1d_4174{left:519px;bottom:601px;letter-spacing:-0.61px;}
#t1e_4174{left:490px;bottom:601px;letter-spacing:-0.52px;}
#t1f_4174{left:300px;bottom:600px;letter-spacing:-0.29px;}
#t1g_4174{left:217px;bottom:530px;letter-spacing:0.11px;}
#t1h_4174{left:574px;bottom:600px;letter-spacing:6.61px;}
#t1i_4174{left:676px;bottom:600px;}
#t1j_4174{left:217px;bottom:516px;letter-spacing:0.07px;word-spacing:0.05px;}
#t1k_4174{left:217px;bottom:501px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1l_4174{left:217px;bottom:487px;letter-spacing:0.12px;}
#t1m_4174{left:308px;bottom:574px;letter-spacing:-0.16px;word-spacing:-0.12px;}
#t1n_4174{left:604px;bottom:600px;}
#t1o_4174{left:660px;bottom:600px;}
#t1p_4174{left:625px;bottom:600px;}
#t1q_4174{left:643px;bottom:600px;}
#t1r_4174{left:739px;bottom:497px;letter-spacing:0.11px;}
#t1s_4174{left:237px;bottom:600px;letter-spacing:-0.16px;}

.s1_4174{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4174{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4174{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4174{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4174{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4174{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4174{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4174{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_4174{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4174" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4174Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4174" style="-webkit-user-select: none;"><object width="935" height="1210" data="4174/4174.svg" type="image/svg+xml" id="pdf4174" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4174" class="t s1_4174">33-12 </span><span id="t2_4174" class="t s1_4174">Vol. 3C </span>
<span id="t3_4174" class="t s2_4174">INTEL® PROCESSOR TRACE </span>
<span id="t4_4174" class="t s3_4174">It is important to note that processor updates to the IA32_RTIT_OUTPUT_BASE and </span>
<span id="t5_4174" class="t s3_4174">IA32_RTIT_OUTPUT_MASK_PTRS MSRs are asynchronous to instruction execution. Thus, reads of these MSRs </span>
<span id="t6_4174" class="t s3_4174">while Intel PT is enabled may return stale values. Like all IA32_RTIT_* MSRs, the values of these MSRs should not </span>
<span id="t7_4174" class="t s3_4174">be trusted or saved unless trace packet generation is first disabled by clearing IA32_RTIT_CTL.TraceEn. This </span>
<span id="t8_4174" class="t s3_4174">ensures that the output MSR values account for all packets generated to that point, after which the processor will </span>
<span id="t9_4174" class="t s3_4174">cease updating the output MSR values until tracing resumes. </span>
<span id="ta_4174" class="t s4_4174">1 </span>
<span id="tb_4174" class="t s3_4174">The processor may cache internally any number of entries from the current table or from tables that it references </span>
<span id="tc_4174" class="t s3_4174">(directly or indirectly). If tracing is enabled, the processor may ignore or delay detection of modifications to these </span>
<span id="td_4174" class="t s3_4174">tables. To ensure that table changes are detected by the processor in a predictable manner, software should clear </span>
<span id="te_4174" class="t s3_4174">TraceEn before modifying the current table (or tables that it references) and only then re-enable packet generation. </span>
<span id="tf_4174" class="t s5_4174">Single Output Region ToPA Implementation </span>
<span id="tg_4174" class="t s3_4174">The first processor generation to implement Intel PT supports only ToPA configurations with a single ToPA entry </span>
<span id="th_4174" class="t s3_4174">followed by an END entry that points back to the first entry (creating one circular output buffer). Such processors </span>
<span id="ti_4174" class="t s3_4174">enumerate CPUID.(EAX=14H,ECX=0):ECX.MENTRY[bit 1] = 0 and CPUID.(EAX=14H,ECX=0):ECX.TOPAOUT[bit </span>
<span id="tj_4174" class="t s3_4174">0] = 1. </span>
<span id="tk_4174" class="t s3_4174">If CPUID.(EAX=14H,ECX=0):ECX.MENTRY[bit 1] = 0, ToPA tables can hold only one output entry, which must be </span>
<span id="tl_4174" class="t s3_4174">followed by an END=1 entry which points back to the base of the table. Hence only one contiguous block can be </span>
<span id="tm_4174" class="t s3_4174">used as output. </span>
<span id="tn_4174" class="t s3_4174">The lone output entry can have INT or STOP set, but nonetheless must be followed by an END entry as described </span>
<span id="to_4174" class="t s3_4174">above. Note that, if INT=1, the PMI will actually be delivered before the region is filled. </span>
<span id="tp_4174" class="t s5_4174">ToPA Table Entry Format </span>
<span id="tq_4174" class="t s3_4174">The format of ToPA table entries is shown in Figure 33-2. The size of the address field is determined by the </span>
<span id="tr_4174" class="t s3_4174">processor’s physical-address width (MAXPHYADDR) in bits, as reported in CPUID.80000008H:EAX[7:0]. </span>
<span id="ts_4174" class="t s3_4174">Table 33-3 describes the details of the ToPA table entry fields. If reserved bits are set to 1, an error is signaled. </span>
<span id="tt_4174" class="t s3_4174">1. </span><span id="tu_4174" class="t s3_4174">Although WRMSR is a serializing instruction, the execution of WRMSR that forces packet writes by clearing Tra- </span>
<span id="tv_4174" class="t s3_4174">ceEn does not itself cause these writes to be globally observed. </span>
<span id="tw_4174" class="t s5_4174">Figure 33-2. </span><span id="tx_4174" class="t s5_4174">Layout of ToPA Table Entry </span>
<span id="ty_4174" class="t s5_4174">Table 33-3. ToPA Table Entry Fields </span>
<span id="tz_4174" class="t s6_4174">ToPA Entry Field </span><span id="t10_4174" class="t s6_4174">Description </span>
<span id="t11_4174" class="t s7_4174">Output Region </span>
<span id="t12_4174" class="t s7_4174">Base Physical </span>
<span id="t13_4174" class="t s7_4174">Address </span>
<span id="t14_4174" class="t s7_4174">If END=0, this is the base physical address of the output region specified by this entry. Note that all regions </span>
<span id="t15_4174" class="t s7_4174">must be aligned based on their size. Thus a 2M region must have bits 20:12 clear. If the region is not properly </span>
<span id="t16_4174" class="t s7_4174">aligned, an operational error will be signaled when the entry is reached. </span>
<span id="t17_4174" class="t s7_4174">If END=1, this is the 4K-aligned base physical address of the next ToPA table (which may be the base of the cur- </span>
<span id="t18_4174" class="t s7_4174">rent table, or the first table in the linked list if a circular buffer is desired). If the processor supports only a single </span>
<span id="t19_4174" class="t s7_4174">ToPA output region (see above), this address must be the value currently in the IA32_RTIT_OUTPUT_BASE </span>
<span id="t1a_4174" class="t s7_4174">MSR. </span>
<span id="t1b_4174" class="t s8_4174">11 </span><span id="t1c_4174" class="t s8_4174">9 </span><span id="t1d_4174" class="t s8_4174">10 </span><span id="t1e_4174" class="t s8_4174">12 </span><span id="t1f_4174" class="t s8_4174">MAXPHYADDR–1 </span>
<span id="t1g_4174" class="t s9_4174">9:6 Size </span>
<span id="t1h_4174" class="t s8_4174">65 </span><span id="t1i_4174" class="t s8_4174">0 </span>
<span id="t1j_4174" class="t s9_4174">4 : STOP </span>
<span id="t1k_4174" class="t s9_4174">2 : INT </span>
<span id="t1l_4174" class="t s9_4174">0 : END </span>
<span id="t1m_4174" class="t s8_4174">Output Region Base Physical Address </span>
<span id="t1n_4174" class="t s8_4174">4 </span><span id="t1o_4174" class="t s8_4174">1 </span><span id="t1p_4174" class="t s8_4174">3 </span><span id="t1q_4174" class="t s8_4174">2 </span>
<span id="t1r_4174" class="t s9_4174">Reserved </span>
<span id="t1s_4174" class="t s8_4174">63 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
