module encoder_64b66b (
    input wire clk_in,
    input wire rst_in,
    input wire [63:0] encoder_data_in,
    input wire [7:0] encoder_control_in,
    output reg [65:0] encoder_data_out
);

initial begin
    rst_negedge();
end

always @(*) begin
    if (!rst_in) begin
        encoder_data_out = 66'b0;
    end else begin
        if (encoder_control_in == 8'b00000000) begin
            encoder_data_out = {2'b01, encoder_data_in};
        } else begin
            encoder_data_out = {2'b10, encoder_data_in};
        end
    end
end

endmodule
