--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml OctaveKeyboardTop.twx OctaveKeyboardTop.ncd -o
OctaveKeyboardTop.twr OctaveKeyboardTop.pcf -ucf Nexys3_Master.ucf

Design file:              OctaveKeyboardTop.ncd
Physical constraint file: OctaveKeyboardTop.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1585 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.217ns.
--------------------------------------------------------------------------------

Paths for end point clkcount_28 (SLICE_X15Y37.B1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_14 (FF)
  Destination:          clkcount_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.188 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_14 to clkcount_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.430   clkcount<15>
                                                       clkcount_14
    SLICE_X16Y33.C1      net (fanout=2)        1.119   clkcount<14>
    SLICE_X16Y33.C       Tilo                  0.235   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y34.A1      net (fanout=2)        0.716   GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X16Y34.A       Tilo                  0.235   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X15Y37.B1      net (fanout=16)       1.056   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X15Y37.CLK     Tas                   0.373   clkcount<30>
                                                       clkcount_28_rstpot
                                                       clkcount_28
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.273ns logic, 2.891ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_26 (FF)
  Destination:          clkcount_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.188 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_26 to clkcount_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.DQ      Tcko                  0.430   clkcount<26>
                                                       clkcount_26
    SLICE_X17Y36.A1      net (fanout=2)        0.958   clkcount<26>
    SLICE_X17Y36.A       Tilo                  0.259   GND_5_o_clkcount[31]_equal_1_o<31>4
                                                       GND_5_o_clkcount[31]_equal_1_o<31>5
    SLICE_X16Y34.A2      net (fanout=2)        0.717   GND_5_o_clkcount[31]_equal_1_o<31>4
    SLICE_X16Y34.A       Tilo                  0.235   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X15Y37.B1      net (fanout=16)       1.056   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X15Y37.CLK     Tas                   0.373   clkcount<30>
                                                       clkcount_28_rstpot
                                                       clkcount_28
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.297ns logic, 2.731ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_4 (FF)
  Destination:          clkcount_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.504 - 0.540)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_4 to clkcount_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AQ      Tcko                  0.430   clkcount<7>
                                                       clkcount_4
    SLICE_X16Y33.D2      net (fanout=2)        1.024   clkcount<4>
    SLICE_X16Y33.D       Tilo                  0.235   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>1
    SLICE_X16Y34.A3      net (fanout=2)        0.540   GND_5_o_clkcount[31]_equal_1_o<31>
    SLICE_X16Y34.A       Tilo                  0.235   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X15Y37.B1      net (fanout=16)       1.056   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X15Y37.CLK     Tas                   0.373   clkcount<30>
                                                       clkcount_28_rstpot
                                                       clkcount_28
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.273ns logic, 2.620ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point clkcount_4 (SLICE_X15Y31.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_19 (FF)
  Destination:          clkcount_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.511 - 0.538)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_19 to clkcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   clkcount<22>
                                                       clkcount_19
    SLICE_X15Y34.D1      net (fanout=2)        0.725   clkcount<19>
    SLICE_X15Y34.D       Tilo                  0.259   GND_5_o_clkcount[31]_equal_1_o<31>3
                                                       GND_5_o_clkcount[31]_equal_1_o<31>4
    SLICE_X16Y33.B2      net (fanout=2)        1.142   GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y33.B       Tilo                  0.235   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X15Y31.A3      net (fanout=17)       0.884   GND_5_o_clkcount[31]_equal_1_o
    SLICE_X15Y31.CLK     Tas                   0.373   clkcount<7>
                                                       clkcount_4_rstpot
                                                       clkcount_4
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (1.297ns logic, 2.751ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_22 (FF)
  Destination:          clkcount_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.511 - 0.538)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_22 to clkcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   clkcount<22>
                                                       clkcount_22
    SLICE_X15Y34.D2      net (fanout=2)        0.722   clkcount<22>
    SLICE_X15Y34.D       Tilo                  0.259   GND_5_o_clkcount[31]_equal_1_o<31>3
                                                       GND_5_o_clkcount[31]_equal_1_o<31>4
    SLICE_X16Y33.B2      net (fanout=2)        1.142   GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y33.B       Tilo                  0.235   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X15Y31.A3      net (fanout=17)       0.884   GND_5_o_clkcount[31]_equal_1_o
    SLICE_X15Y31.CLK     Tas                   0.373   clkcount<7>
                                                       clkcount_4_rstpot
                                                       clkcount_4
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (1.297ns logic, 2.748ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_23 (FF)
  Destination:          clkcount_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.511 - 0.535)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_23 to clkcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.AQ      Tcko                  0.430   clkcount<26>
                                                       clkcount_23
    SLICE_X15Y34.D4      net (fanout=2)        0.667   clkcount<23>
    SLICE_X15Y34.D       Tilo                  0.259   GND_5_o_clkcount[31]_equal_1_o<31>3
                                                       GND_5_o_clkcount[31]_equal_1_o<31>4
    SLICE_X16Y33.B2      net (fanout=2)        1.142   GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y33.B       Tilo                  0.235   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X15Y31.A3      net (fanout=17)       0.884   GND_5_o_clkcount[31]_equal_1_o
    SLICE_X15Y31.CLK     Tas                   0.373   clkcount<7>
                                                       clkcount_4_rstpot
                                                       clkcount_4
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.297ns logic, 2.693ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point clkcount_5 (SLICE_X15Y31.B4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_19 (FF)
  Destination:          clkcount_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.511 - 0.538)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_19 to clkcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   clkcount<22>
                                                       clkcount_19
    SLICE_X15Y34.D1      net (fanout=2)        0.725   clkcount<19>
    SLICE_X15Y34.D       Tilo                  0.259   GND_5_o_clkcount[31]_equal_1_o<31>3
                                                       GND_5_o_clkcount[31]_equal_1_o<31>4
    SLICE_X16Y33.B2      net (fanout=2)        1.142   GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y33.B       Tilo                  0.235   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X15Y31.B4      net (fanout=17)       0.877   GND_5_o_clkcount[31]_equal_1_o
    SLICE_X15Y31.CLK     Tas                   0.373   clkcount<7>
                                                       clkcount_5_rstpot
                                                       clkcount_5
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.297ns logic, 2.744ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_22 (FF)
  Destination:          clkcount_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.511 - 0.538)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_22 to clkcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   clkcount<22>
                                                       clkcount_22
    SLICE_X15Y34.D2      net (fanout=2)        0.722   clkcount<22>
    SLICE_X15Y34.D       Tilo                  0.259   GND_5_o_clkcount[31]_equal_1_o<31>3
                                                       GND_5_o_clkcount[31]_equal_1_o<31>4
    SLICE_X16Y33.B2      net (fanout=2)        1.142   GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y33.B       Tilo                  0.235   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X15Y31.B4      net (fanout=17)       0.877   GND_5_o_clkcount[31]_equal_1_o
    SLICE_X15Y31.CLK     Tas                   0.373   clkcount<7>
                                                       clkcount_5_rstpot
                                                       clkcount_5
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.297ns logic, 2.741ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcount_23 (FF)
  Destination:          clkcount_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.511 - 0.535)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcount_23 to clkcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.AQ      Tcko                  0.430   clkcount<26>
                                                       clkcount_23
    SLICE_X15Y34.D4      net (fanout=2)        0.667   clkcount<23>
    SLICE_X15Y34.D       Tilo                  0.259   GND_5_o_clkcount[31]_equal_1_o<31>3
                                                       GND_5_o_clkcount[31]_equal_1_o<31>4
    SLICE_X16Y33.B2      net (fanout=2)        1.142   GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y33.B       Tilo                  0.235   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X15Y31.B4      net (fanout=17)       0.877   GND_5_o_clkcount[31]_equal_1_o
    SLICE_X15Y31.CLK     Tas                   0.373   clkcount<7>
                                                       clkcount_5_rstpot
                                                       clkcount_5
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.297ns logic, 2.686ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_en (SLICE_X16Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_en (FF)
  Destination:          clk_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_en to clk_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.200   clk_en
                                                       clk_en
    SLICE_X16Y33.A6      net (fanout=2)        0.027   clk_en
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.190   clk_en
                                                       clk_en_rstpot
                                                       clk_en
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_en (SLICE_X16Y33.A5), 32 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_17 (FF)
  Destination:          clk_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_17 to clk_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.200   clkcount<18>
                                                       clkcount_17
    SLICE_X16Y33.C6      net (fanout=2)        0.122   clkcount<17>
    SLICE_X16Y33.C       Tilo                  0.142   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y33.B6      net (fanout=2)        0.085   GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X16Y33.B       Tilo                  0.142   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X16Y33.A5      net (fanout=17)       0.056   GND_5_o_clkcount[31]_equal_1_o
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.190   clk_en
                                                       clk_en_rstpot
                                                       clk_en
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.674ns logic, 0.263ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.989ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_13 (FF)
  Destination:          clk_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.080 - 0.081)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_13 to clk_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.BQ      Tcko                  0.198   clkcount<15>
                                                       clkcount_13
    SLICE_X16Y33.C5      net (fanout=2)        0.175   clkcount<13>
    SLICE_X16Y33.C       Tilo                  0.142   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y33.B6      net (fanout=2)        0.085   GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X16Y33.B       Tilo                  0.142   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X16Y33.A5      net (fanout=17)       0.056   GND_5_o_clkcount[31]_equal_1_o
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.190   clk_en
                                                       clk_en_rstpot
                                                       clk_en
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.672ns logic, 0.316ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_12 (FF)
  Destination:          clk_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.080 - 0.081)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_12 to clk_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.AQ      Tcko                  0.198   clkcount<15>
                                                       clkcount_12
    SLICE_X16Y33.C4      net (fanout=2)        0.227   clkcount<12>
    SLICE_X16Y33.C       Tilo                  0.142   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y33.B6      net (fanout=2)        0.085   GND_5_o_clkcount[31]_equal_1_o<31>2
    SLICE_X16Y33.B       Tilo                  0.142   clk_en
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X16Y33.A5      net (fanout=17)       0.056   GND_5_o_clkcount[31]_equal_1_o
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.190   clk_en
                                                       clk_en_rstpot
                                                       clk_en
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (0.672ns logic, 0.368ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point clkcount_16 (SLICE_X16Y34.B6), 32 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_21 (FF)
  Destination:          clkcount_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_21 to clkcount_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.198   clkcount<22>
                                                       clkcount_21
    SLICE_X15Y34.D6      net (fanout=2)        0.122   clkcount<21>
    SLICE_X15Y34.D       Tilo                  0.156   GND_5_o_clkcount[31]_equal_1_o<31>3
                                                       GND_5_o_clkcount[31]_equal_1_o<31>4
    SLICE_X16Y34.A5      net (fanout=2)        0.156   GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y34.A       Tilo                  0.142   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X16Y34.B6      net (fanout=16)       0.040   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.190   clkcount<18>
                                                       clkcount_16_rstpot
                                                       clkcount_16
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.686ns logic, 0.318ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_20 (FF)
  Destination:          clkcount_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.043ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_20 to clkcount_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.BQ      Tcko                  0.198   clkcount<22>
                                                       clkcount_20
    SLICE_X15Y34.D5      net (fanout=2)        0.161   clkcount<20>
    SLICE_X15Y34.D       Tilo                  0.156   GND_5_o_clkcount[31]_equal_1_o<31>3
                                                       GND_5_o_clkcount[31]_equal_1_o<31>4
    SLICE_X16Y34.A5      net (fanout=2)        0.156   GND_5_o_clkcount[31]_equal_1_o<31>3
    SLICE_X16Y34.A       Tilo                  0.142   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X16Y34.B6      net (fanout=16)       0.040   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.190   clkcount<18>
                                                       clkcount_16_rstpot
                                                       clkcount_16
    -------------------------------------------------  ---------------------------
    Total                                      1.043ns (0.686ns logic, 0.357ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcount_30 (FF)
  Destination:          clkcount_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.079 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcount_30 to clkcount_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.DQ      Tcko                  0.198   clkcount<30>
                                                       clkcount_30
    SLICE_X16Y37.B6      net (fanout=2)        0.132   clkcount<30>
    SLICE_X16Y37.B       Tilo                  0.142   clkcount<31>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>6
    SLICE_X16Y34.A4      net (fanout=2)        0.312   GND_5_o_clkcount[31]_equal_1_o<31>5
    SLICE_X16Y34.A       Tilo                  0.142   clkcount<18>
                                                       GND_5_o_clkcount[31]_equal_1_o<31>7_1
    SLICE_X16Y34.B6      net (fanout=16)       0.040   GND_5_o_clkcount[31]_equal_1_o<31>7
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.190   clkcount<18>
                                                       clkcount_16_rstpot
                                                       clkcount_16
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.672ns logic, 0.484ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clk_en/CLK
  Logical resource: clk_en/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: clkcount<18>/CLK
  Logical resource: clkcount_16/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.217|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1585 paths, 0 nets, and 160 connections

Design statistics:
   Minimum period:   4.217ns{1}   (Maximum frequency: 237.135MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 14 16:11:28 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



