"""
Game Boy Timer Implementation
Handles DIV, TIMA, TMA, and TAC registers with proper timing.
"""

class Timer:
    def __init__(self, memory):
        self.memory = memory
        
        # Internal counters for accurate timing
        self.div_counter = 0      # Internal counter for DIV register
        self.tima_counter = 0     # Internal counter for TIMA
        
        # Game Boy hardware timing behavior
        self.tima_overflow_delay = 0  # Delayed TIMA reload and interrupt (4 T-cycles)
        
        # mem_timing.gbå¯¾å¿œï¼š64ã‚µã‚¤ã‚¯ãƒ«ç²¾åº¦æ¸¬å®š
        self.mem_timing_counter = 0   # 64ã‚µã‚¤ã‚¯ãƒ«å˜ä½æ¸¬å®šã‚«ã‚¦ãƒ³ã‚¿ãƒ¼
        self.mem_timing_enabled = False  # mem_timingæ¸¬å®šãƒ¢ãƒ¼ãƒ‰
        
        # Initialize timer registers to proper default values
        # 0xFF04: DIV  - Divider register (read-only, resets on write)
        # 0xFF05: TIMA - Timer counter 
        # 0xFF06: TMA  - Timer modulo (reload value)
        # 0xFF07: TAC  - Timer control
        self.memory.io[0x04] = 0x00  # DIV starts at 0
        self.memory.io[0x05] = 0x00  # TIMA starts at 0
        self.memory.io[0x06] = 0x00  # TMA starts at 0
        self.memory.io[0x07] = 0x00  # TAC starts at 0 (timer disabled)
        
        # Timer frequencies based on TAC bits 1-0 (cycles per increment)
        self.frequencies = {
            0: 1024,    # 4096 Hz (CPU clock / 1024)
            1: 16,      # 262144 Hz (CPU clock / 16)  
            2: 64,      # 65536 Hz (CPU clock / 64) - mem_timing.gbã§ä½¿ç”¨
            3: 256      # 16384 Hz (CPU clock / 256)
        }
        
    def read_register(self, address):
        """Read timer register value"""
        if address == 0xFF04:  # DIV
            # DIV register shows upper 8 bits of 16-bit counter
            return (self.div_counter >> 8) & 0xFF
        elif address == 0xFF05:  # TIMA
            return self.memory.io[0x05]
        elif address == 0xFF06:  # TMA
            return self.memory.io[0x06]
        elif address == 0xFF07:  # TAC
            return self.memory.io[0x07]
        return 0xFF
        
    def write_register(self, address, value):
        """Write timer register value with Game Boy accurate behavior"""
        value &= 0xFF
        
        if address == 0xFF04:  # DIV
            # Writing any value to DIV resets it to 0 and resets internal counter
            self.div_counter = 0
            self.memory.io[0x04] = 0x00  # DIV register is reset to 0
        elif address == 0xFF05:  # TIMA
            self.memory.io[0x05] = value
        elif address == 0xFF06:  # TMA
            self.memory.io[0x06] = value
        elif address == 0xFF07:  # TAC
            # Timer control register - only bits 0-2 are used
            self.memory.io[0x07] = value & 0x07
            # Reset TIMA counter when TAC changes (some games depend on this)
            self.tima_counter = 0
            
    def update(self, cycles):
        """Update timer state based on CPU cycles - Game Boy accurate timing with proper delays"""
        remaining_cycles = cycles
        
        # mem_timing.gbå¯¾å¿œ: 64ã‚µã‚¤ã‚¯ãƒ«ç²¾åº¦ã‚«ã‚¦ãƒ³ã‚¿ãƒ¼æ›´æ–°
        if self.mem_timing_enabled:
            self.mem_timing_counter += cycles
        
        # ğŸ”¥ æœ€å„ªå…ˆå‡¦ç†: TIMA overflowé…å»¶å‡¦ç†ï¼ˆGame Boyãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢å‹•ä½œï¼‰
        if hasattr(self, 'tima_overflow_delay') and self.tima_overflow_delay > 0:
            delay_cycles = min(remaining_cycles, self.tima_overflow_delay)
            self.tima_overflow_delay -= delay_cycles
            remaining_cycles -= delay_cycles
            
            # é…å»¶å‡¦ç†å®Œäº†æ™‚ã®ã¿TMA reloadã¨å‰²ã‚Šè¾¼ã¿è¨­å®š
            if self.tima_overflow_delay <= 0:
                tma = self.memory.io[0x06]
                self.memory.io[0x05] = tma  # Reload TIMA with TMA
                
                # Set timer interrupt flag (bit 2 of IF register)
                if_reg = self.memory.read_byte(0xFF0F)
                if_reg |= 0x04  # Set timer interrupt bit
                self.memory.write_byte(0xFF0F, if_reg)
                
                # Debug logging
                if self.mem_timing_enabled:
                    print(f"ğŸ”” TIMA overflowå®Œäº†: TMA=0x{tma:02X}, ã‚µã‚¤ã‚¯ãƒ«={self.mem_timing_counter}")
                
                # Clear delay completely
                self.tima_overflow_delay = 0
        
        # æ®‹ã‚Šã‚µã‚¤ã‚¯ãƒ«ãŒãªã„å ´åˆã¯å‡¦ç†çµ‚äº†
        if remaining_cycles <= 0:
            return
        
        # Update DIV counter (always running at 16384 Hz = 4194304/256 cycles)
        self.div_counter += remaining_cycles
        
        # DIV register increments every 256 CPU cycles (16384 Hz)
        while self.div_counter >= 256:
            self.div_counter -= 256
            div = self.memory.io[0x04]
            div = (div + 1) & 0xFF
            self.memory.io[0x04] = div
        
        # ğŸ¯ TACçŠ¶æ…‹ãƒã‚§ãƒƒã‚¯: Timeræœ‰åŠ¹æ™‚ã®ã¿TIMAå‡¦ç†å®Ÿè¡Œ
        tac = self.memory.io[0x07]
        if not (tac & 0x04):  # Timerç„¡åŠ¹ã®å ´åˆ
            # TIMAã‚«ã‚¦ãƒ³ã‚¿ãƒ¼åœæ­¢ï¼ˆGame Boyæº–æ‹ ï¼‰
            # æ³¨æ„: DIVã¯ç¶™ç¶šå‹•ä½œã€TIMAã®ã¿åœæ­¢
            return
        
        # Timeræœ‰åŠ¹æ™‚ã®TIMAå‡¦ç†
        # Get timer frequency from TAC bits 1-0
        freq_select = tac & 0x03
        divider = self.frequencies[freq_select]
        
        # mem_timing.gb special handling for 64-cycle precision
        if self.mem_timing_enabled and divider == 64:
            # 64ã‚µã‚¤ã‚¯ãƒ«ç²¾åº¦å‡¦ç†
            old_tima_counter = self.tima_counter
            self.tima_counter += remaining_cycles
            
            # 64ã‚µã‚¤ã‚¯ãƒ«å¢ƒç•Œã‚’ãƒã‚§ãƒƒã‚¯
            old_increments = old_tima_counter // 64
            new_increments = self.tima_counter // 64
            tima_increments = new_increments - old_increments
            
            for i in range(tima_increments):
                tima = self.memory.io[0x05]
                if tima == 0xFF:
                    # TIMA overflow - 64ã‚µã‚¤ã‚¯ãƒ«ç²¾åº¦ã§å‡¦ç†
                    self.memory.io[0x05] = 0x00
                    self.tima_overflow_delay = 4
                    if hasattr(self.memory, 'debug') and self.memory.debug:
                        print(f"ğŸ”” TIMA overflow (64-cycle): cycle={self.mem_timing_counter}")
                    break
                else:
                    self.memory.io[0x05] = tima + 1
                    if self.mem_timing_enabled:
                        print(f"â° TIMA++ = 0x{tima+1:02X} (64-cycle boundary)")
        else:
            # é€šå¸¸ã®ã‚¿ã‚¤ãƒãƒ¼å‡¦ç†
            # Update TIMA counter
            self.tima_counter += remaining_cycles
            
            # Check if we need to increment TIMA
            while self.tima_counter >= divider:
                self.tima_counter -= divider
                
                # Read current TIMA value
                tima = self.memory.io[0x05]
                
                # Check for overflow BEFORE incrementing
                if tima == 0xFF:
                    # TIMA will overflow - start Game Boy accurate delayed process
                    # Set TIMA to 0 immediately, but delay TMA reload and interrupt by 4 T-cycles
                    self.memory.io[0x05] = 0x00  # TIMA becomes 0 immediately
                    
                    # Set up 4 T-cycle delay (Game Boy M-cycle delay)
                    self.tima_overflow_delay = 4  # 4 T-cycles delay
                    
                    # Debug logging
                    if hasattr(self.memory, 'debug') and self.memory.debug:
                        print(f"TIMA overflowé–‹å§‹: 4 T-cycleé…å»¶ã§ã‚¿ã‚¤ãƒãƒ¼å‰²ã‚Šè¾¼ã¿äºˆå®š")
                    
                    # Important: Break out of the loop to prevent multiple overflows
                    # The delay will be handled on the next update() call
                    break
                else:
                    # Normal increment - no overflow
                    self.memory.io[0x05] = tima + 1
                    
    def get_div_register(self):
        """Get current DIV register value"""
        return (self.div_counter >> 8) & 0xFF
        
    def get_tima_register(self):
        """Get current TIMA register value"""
        return self.memory.io[0x05]
        
    def is_timer_enabled(self):
        """Check if timer is enabled"""
        return (self.memory.io[0x07] & 0x04) != 0
        
    def get_timer_frequency(self):
        """Get current timer frequency setting"""
        tac = self.memory.io[0x07]
        freq_select = tac & 0x03
        cpu_freq = 4194304  # 4.194304 MHz
        divider = self.frequencies[freq_select]
        return cpu_freq // divider

    def enable_mem_timing_mode(self):
        """mem_timing.gbç”¨ã®64ã‚µã‚¤ã‚¯ãƒ«ç²¾åº¦æ¸¬å®šãƒ¢ãƒ¼ãƒ‰ã‚’æœ‰åŠ¹åŒ–"""
        self.mem_timing_enabled = True
        self.mem_timing_counter = 0
        
        # TACè¨­å®š: ã‚¿ã‚¤ãƒãƒ¼æœ‰åŠ¹ + 64ã‚µã‚¤ã‚¯ãƒ«å‘¨æœŸ (é »åº¦2)
        # mem_timing.gbãŒæœŸå¾…ã™ã‚‹è¨­å®š
        self.memory.io[0x07] = 0x06  # ã‚¿ã‚¤ãƒãƒ¼æœ‰åŠ¹(bit2=1) + é »åº¦2(bits1-0=10)
        self.memory.io[0x05] = 0x00  # TIMAåˆæœŸåŒ–
        self.memory.io[0x06] = 0x00  # TMAåˆæœŸåŒ–
        
        # å†…éƒ¨ã‚«ã‚¦ãƒ³ã‚¿ãƒ¼ãƒªã‚»ãƒƒãƒˆ
        self.tima_counter = 0
        self.div_counter = 0
    
    def get_mem_timing_progress(self):
        """mem_timingæ¸¬å®šã®é€²è¡ŒçŠ¶æ³ã‚’å–å¾—ï¼ˆ64ã‚µã‚¤ã‚¯ãƒ«å˜ä½ï¼‰"""
        if not self.mem_timing_enabled:
            return 0
        return self.mem_timing_counter % 64
    
    def is_mem_timing_increment_cycle(self, target_cycle):
        """æŒ‡å®šã‚µã‚¤ã‚¯ãƒ«ãŒTIMAã‚¤ãƒ³ã‚¯ãƒªãƒ¡ãƒ³ãƒˆã‚¿ã‚¤ãƒŸãƒ³ã‚°ã‹ãƒã‚§ãƒƒã‚¯"""
        if not self.mem_timing_enabled:
            return False
        
        # 64ã‚µã‚¤ã‚¯ãƒ«ã”ã¨ã«TIMAãŒã‚¤ãƒ³ã‚¯ãƒªãƒ¡ãƒ³ãƒˆã•ã‚Œã‚‹
        return (target_cycle % 64) == 0
    
    def get_precise_timer_state(self, cycle):
        """æŒ‡å®šã‚µã‚¤ã‚¯ãƒ«ã§ã®æ­£ç¢ºãªã‚¿ã‚¤ãƒãƒ¼çŠ¶æ…‹ã‚’å–å¾—
        
        mem_timing.gbã®ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹æ¤œå‡ºã«ä½¿ç”¨
        """
        # TACç¢ºèª
        tac = self.memory.io[0x07]
        if not (tac & 0x04):  # ã‚¿ã‚¤ãƒãƒ¼ç„¡åŠ¹
            return {
                'tima': self.memory.io[0x05],
                'will_increment': False,
                'cycles_to_next': 0
            }
        
        # 64ã‚µã‚¤ã‚¯ãƒ«å‘¨æœŸã§ã®è¨ˆç®—
        freq_select = tac & 0x03
        divider = self.frequencies[freq_select]
        
        cycles_in_period = (self.tima_counter + cycle) % divider
        cycles_to_next = divider - cycles_in_period
        will_increment = (cycles_to_next <= 1)
        
        return {
            'tima': self.memory.io[0x05],
            'will_increment': will_increment,
            'cycles_to_next': cycles_to_next,
            'divider': divider
        }