Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Mar 16 15:51:04 2022
| Host         : PCdiFL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7k70t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           39 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              19 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------+------------------+------------------+----------------+
|                Clock Signal               | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------+------------------+------------------+----------------+
|  o_we_update_reg_i_1_n_1                  |               |                  |                1 |              1 |
|  o_en_update_reg_i_2_n_1                  |               |                  |                1 |              1 |
|  o_done_update_reg_i_2_n_1                |               |                  |                1 |              1 |
|  FSM_sequential_NEXT_STATO_reg[3]_i_2_n_1 |               |                  |                4 |              4 |
|  i_clk_IBUF_BUFG                          |               | i_rst_IBUF       |                3 |              4 |
|  x_reg[7]_i_2_n_1                         |               |                  |                2 |              8 |
|  num_cicli_reg[7]_i_1_n_1                 |               |                  |                3 |              8 |
|  o_address_update_reg[15]_i_2_n_1         |               |                  |                8 |             16 |
|  next_read_reg[15]_i_2_n_1                |               |                  |                5 |             16 |
|  i_clk_IBUF_BUFG                          | p_0_in        |                  |               11 |             19 |
|  n_0_6_BUFG                               |               |                  |               14 |             32 |
+-------------------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     2 |
| 8      |                     2 |
| 16+    |                     4 |
+--------+-----------------------+


