/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 256 176)
	(text "Tastatura" (rect 5 0 73 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 137 31 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "DAP[7..0]" (rect 0 0 64 20)(font "Intel Clear" (font_size 8)))
		(text "DAP[7..0]" (rect 21 27 85 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CAP" (rect 0 0 28 20)(font "Intel Clear" (font_size 8)))
		(text "CAP" (rect 21 43 49 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "SBP" (rect 0 0 28 20)(font "Intel Clear" (font_size 8)))
		(text "SBP" (rect 21 59 49 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 27 20)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 75 48 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 240 32)
		(output)
		(text "BOJA_ZVUK[7..0]" (rect 0 0 121 20)(font "Intel Clear" (font_size 8)))
		(text "BOJA_ZVUK[7..0]" (rect 98 27 219 47)(font "Intel Clear" (font_size 8)))
		(line (pt 240 32)(pt 224 32)(line_width 3))
	)
	(port
		(pt 240 48)
		(output)
		(text "CPB" (rect 0 0 28 20)(font "Intel Clear" (font_size 8)))
		(text "CPB" (rect 191 43 219 63)(font "Intel Clear" (font_size 8)))
		(line (pt 240 48)(pt 224 48))
	)
	(port
		(pt 240 64)
		(output)
		(text "IMPULS[7..0]" (rect 0 0 90 20)(font "Intel Clear" (font_size 8)))
		(text "IMPULS[7..0]" (rect 129 59 219 79)(font "Intel Clear" (font_size 8)))
		(line (pt 240 64)(pt 224 64)(line_width 3))
	)
	(port
		(pt 240 80)
		(output)
		(text "SPA" (rect 0 0 28 20)(font "Intel Clear" (font_size 8)))
		(text "SPA" (rect 191 75 219 95)(font "Intel Clear" (font_size 8)))
		(line (pt 240 80)(pt 224 80))
	)
	(port
		(pt 240 96)
		(output)
		(text "ctrlp" (rect 0 0 33 20)(font "Intel Clear" (font_size 8)))
		(text "ctrlp" (rect 186 91 219 111)(font "Intel Clear" (font_size 8)))
		(line (pt 240 96)(pt 224 96))
	)
	(port
		(pt 240 112)
		(output)
		(text "ctrlr" (rect 0 0 29 20)(font "Intel Clear" (font_size 8)))
		(text "ctrlr" (rect 190 107 219 127)(font "Intel Clear" (font_size 8)))
		(line (pt 240 112)(pt 224 112))
	)
	(drawing
		(rectangle (rect 16 16 224 144))
	)
)
