// Seed: 2124161851
module module_0 (
    .id_4(id_1),
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd83,
    parameter id_4 = 32'd99
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire _id_4;
  input wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [-1  ?  (  id_2  ) : id_4 : 1 'h0 -  -1] id_11;
  ;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10
  );
endmodule
