WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2508865 heartbeat IPC: 3.986 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5013634 heartbeat IPC: 3.992 cumulative IPC: 3.989 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6263635 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6263635 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 8909660 heartbeat IPC: 2.567 cumulative IPC: 1.89 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 14180671 heartbeat IPC: 1.897 cumulative IPC: 1.895 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 18594816 heartbeat IPC: 2.265 cumulative IPC: 2.027 (Simulation time: 00 hr 01 min 54 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 27093644 heartbeat IPC: 1.177 cumulative IPC: 1.68 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 34616892 heartbeat IPC: 1.329 cumulative IPC: 1.587 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 41648536 heartbeat IPC: 1.422 cumulative IPC: 1.554 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 47023437 heartbeat IPC: 1.86 cumulative IPC: 1.595 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 52041028 heartbeat IPC: 1.993 cumulative IPC: 1.638 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 57207957 heartbeat IPC: 1.935 cumulative IPC: 1.668 (Simulation time: 00 hr 05 min 12 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_239.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000004 cycles: 64074511 heartbeat IPC: 1.456 cumulative IPC: 1.643 (Simulation time: 00 hr 05 min 45 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 61465453 cumulative IPC: 1.627 (Simulation time: 00 hr 06 min 02 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 61465453 cumulative IPC: 1.627 (Simulation time: 00 hr 06 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_239.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.627 instructions: 100000001 cycles: 61465453
CPU 0 Branch Prediction Accuracy: 91.89% MPKI: 15.02 Average ROB Occupancy at Mispredict: 22.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0.676
BRANCH_CONDITIONAL: 14.3
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0.00078
BRANCH_RETURN: 5e-05

LLC TOTAL        ACCESS:     488377 HIT:     287471 MISS:     200906
LLC LOAD         ACCESS:     184446 HIT:      81436 MISS:     103010
LLC RFO          ACCESS:     125872 HIT:      28406 MISS:      97466
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     177994 HIT:     177621 MISS:        373
LLC TRANSLATION  ACCESS:         65 HIT:          8 MISS:         57
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 369.6 cycles
cpu0_DTLB TOTAL        ACCESS:   22710557 HIT:   22508426 MISS:     202131
cpu0_DTLB LOAD         ACCESS:   22710557 HIT:   22508426 MISS:     202131
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.875 cycles
cpu0_ITLB TOTAL        ACCESS:      16721 HIT:      15874 MISS:        847
cpu0_ITLB LOAD         ACCESS:      16721 HIT:      15874 MISS:        847
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 15.66 cycles
cpu0_L1D TOTAL        ACCESS:   26055809 HIT:   23346500 MISS:    2709309
cpu0_L1D LOAD         ACCESS:   14967497 HIT:   13405995 MISS:    1561502
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   11087012 HIT:    9939550 MISS:    1147462
cpu0_L1D TRANSLATION  ACCESS:       1300 HIT:        955 MISS:        345
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 25.86 cycles
cpu0_L1I TOTAL        ACCESS:      18823 HIT:      15599 MISS:       3224
cpu0_L1I LOAD         ACCESS:      18823 HIT:      15599 MISS:       3224
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 103.4 cycles
cpu0_L2C TOTAL        ACCESS:     672381 HIT:     361973 MISS:     310408
cpu0_L2C LOAD         ACCESS:     341140 HIT:     156694 MISS:     184446
cpu0_L2C RFO          ACCESS:     134568 HIT:       8696 MISS:     125872
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     196329 HIT:     196304 MISS:         25
cpu0_L2C TRANSLATION  ACCESS:        344 HIT:        279 MISS:         65
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 259.9 cycles
cpu0_STLB TOTAL        ACCESS:     167711 HIT:     166411 MISS:       1300
cpu0_STLB LOAD         ACCESS:     167711 HIT:     166411 MISS:       1300
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 346.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      37391
  ROW_BUFFER_MISS:     163103
 AVG DBUS CONGESTED CYCLE: 3.965
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      28516
  FULL:     110575
