/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [19:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [13:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_2z[4] & in_data[37]);
  assign celloutsig_0_70z = ~(celloutsig_0_54z & celloutsig_0_4z);
  assign celloutsig_0_71z = ~(celloutsig_0_36z[2] & celloutsig_0_17z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[11] & celloutsig_1_1z[5]);
  assign celloutsig_0_8z = ~(celloutsig_0_7z & celloutsig_0_4z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[7] & celloutsig_1_2z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z & celloutsig_1_4z);
  assign celloutsig_1_12z = ~(celloutsig_1_8z & in_data[131]);
  assign celloutsig_1_14z = ~(celloutsig_1_2z & celloutsig_1_12z);
  assign celloutsig_1_17z = ~(celloutsig_1_9z & celloutsig_1_7z[2]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] & celloutsig_0_0z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_9z & celloutsig_1_17z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z[3] & celloutsig_0_1z);
  assign celloutsig_0_17z = ~(celloutsig_0_6z[5] & celloutsig_0_4z);
  assign celloutsig_0_54z = ~((celloutsig_0_11z[2] | celloutsig_0_20z[3]) & celloutsig_0_25z[9]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z[3] | in_data[2]) & celloutsig_0_1z);
  assign celloutsig_1_8z = ~((celloutsig_1_0z[10] | celloutsig_1_6z[16]) & celloutsig_1_1z[6]);
  assign celloutsig_1_16z = ~((celloutsig_1_11z[7] | in_data[117]) & celloutsig_1_7z[2]);
  assign celloutsig_0_12z = ~((celloutsig_0_10z[5] | celloutsig_0_1z) & celloutsig_0_11z[1]);
  assign celloutsig_0_16z = ~((celloutsig_0_3z | celloutsig_0_13z) & celloutsig_0_6z[6]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[1] | celloutsig_0_2z[6]) & celloutsig_0_0z[2]);
  reg [3:0] _27_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _27_ <= 4'h0;
    else _27_ <= { celloutsig_0_18z[5:4], celloutsig_0_16z, celloutsig_0_4z };
  assign { _02_, _04_[2:1], _03_ } = _27_;
  reg [19:0] _28_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _28_ <= 20'h00000;
    else _28_ <= { celloutsig_0_15z[10:6], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z, _02_, _04_[2:1], _03_, celloutsig_0_12z };
  assign { _05_[19:11], _01_, _00_, _05_[8:0] } = _28_;
  assign celloutsig_0_5z = celloutsig_0_2z[0] ? { in_data[7:5], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } : { celloutsig_0_2z[7:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_1z = celloutsig_1_0z[1] ? celloutsig_1_0z[11:2] : celloutsig_1_0z[16:7];
  assign celloutsig_1_3z = celloutsig_1_1z[0] ? in_data[149:129] : { celloutsig_1_0z[5:2], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_0z[3] ? { in_data[134:126], celloutsig_1_1z, celloutsig_1_2z } : in_data[186:167];
  assign celloutsig_1_6z[16:10] = celloutsig_1_5z[0] ? { celloutsig_1_3z[7:3], celloutsig_1_4z, celloutsig_1_4z } : celloutsig_1_0z[8:2];
  assign celloutsig_1_7z = in_data[134] ? celloutsig_1_0z[6:3] : celloutsig_1_3z[11:8];
  assign celloutsig_0_9z = celloutsig_0_5z[13] ? in_data[93:81] : { in_data[45:34], celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_16z ? celloutsig_1_3z[18:6] : { celloutsig_1_0z[15:5], celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_11z = celloutsig_0_10z[0] ? celloutsig_0_9z[6:4] : celloutsig_0_6z[4:2];
  assign celloutsig_0_18z[7:1] = celloutsig_0_16z ? { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_11z } : { celloutsig_0_10z[3:2], celloutsig_0_8z, celloutsig_0_11z, 1'h0 };
  assign celloutsig_0_20z = celloutsig_0_17z ? { celloutsig_0_11z, celloutsig_0_8z } : { celloutsig_0_10z[4:3], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_0z = - in_data[50:48];
  assign celloutsig_0_36z = - { _05_[18:11], _01_, _00_, _05_[8:4] };
  assign celloutsig_0_6z = - { celloutsig_0_5z[3:0], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = - in_data[167:151];
  assign celloutsig_1_11z = - { in_data[137:130], celloutsig_1_4z };
  assign celloutsig_0_10z = - { celloutsig_0_9z[4:2], celloutsig_0_0z };
  assign celloutsig_0_14z = - { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_15z = - { celloutsig_0_14z[5], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_2z = - in_data[67:60];
  assign celloutsig_0_25z = - { in_data[31:15], _02_, _04_[2:1], _03_ };
  assign { _04_[3], _04_[0] } = { _02_, _03_ };
  assign _05_[10:9] = { _01_, _00_ };
  assign celloutsig_0_18z[0] = celloutsig_0_7z;
  assign celloutsig_1_6z[9:0] = celloutsig_1_1z;
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
