// Seed: 2881223844
module module_0 (
    input  tri   id_0,
    output tri   id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    output wire  id_5,
    input  tri1  id_6
);
  assign id_5 = -1;
  assign module_1.id_11 = 0;
  assign id_2 = id_6;
  logic id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd30
) (
    output tri1 id_0,
    input tri0 id_1,
    output logic id_2,
    input uwire id_3,
    input wand _id_4,
    input wand id_5,
    input supply0 id_6,
    output wire id_7,
    input wire id_8
);
  wire id_10;
  reg [-1 : id_4] id_11;
  id_12 :
  assert property (@(posedge (id_12)) -1)
  else id_11 = id_11;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_0,
      id_8,
      id_6,
      id_7,
      id_5
  );
  final begin : LABEL_0
    id_2 = -1;
    id_12 <= id_1;
  end
endmodule
