{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 11:58:38 2009 " "Info: Processing started: Fri Sep 25 11:58:38 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Par_Gen_Emul -c Par_Gen_Emul --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Par_Gen_Emul -c Par_Gen_Emul --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_10 " "Info: Assuming node \"Clk_10\" is an undefined clock" {  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_10 register register lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] 250.0 MHz Internal " "Info: Clock \"Clk_10\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.939 ns + Longest register register " "Info: + Longest register to register delay is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X39_Y15_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X39_Y15_N11; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.436 ns) 0.788 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X39_Y15_N10 2 " "Info: 2: + IC(0.352 ns) + CELL(0.436 ns) = 0.788 ns; Loc. = LCCOMB_X39_Y15_N10; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.846 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X39_Y15_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.846 ns; Loc. = LCCOMB_X39_Y15_N12; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.904 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X39_Y15_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.904 ns; Loc. = LCCOMB_X39_Y15_N14; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.962 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X39_Y15_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.962 ns; Loc. = LCCOMB_X39_Y15_N16; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.020 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X39_Y15_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.020 ns; Loc. = LCCOMB_X39_Y15_N18; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.078 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X39_Y15_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.078 ns; Loc. = LCCOMB_X39_Y15_N20; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.136 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X39_Y15_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.136 ns; Loc. = LCCOMB_X39_Y15_N22; Fanout = 2; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.194 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X39_Y15_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.194 ns; Loc. = LCCOMB_X39_Y15_N24; Fanout = 1; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.649 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~1 10 COMB LCCOMB_X39_Y15_N26 10 " "Info: 10: + IC(0.000 ns) + CELL(0.455 ns) = 1.649 ns; Loc. = LCCOMB_X39_Y15_N26; Fanout = 10; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_comb_bita7~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.243 ns) 2.123 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~52 11 COMB LCCOMB_X39_Y15_N4 8 " "Info: 11: + IC(0.231 ns) + CELL(0.243 ns) = 2.123 ns; Loc. = LCCOMB_X39_Y15_N4; Fanout = 8; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.610 ns) 2.939 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] 12 REG FF_X39_Y15_N25 3 " "Info: 12: + IC(0.206 ns) + CELL(0.610 ns) = 2.939 ns; Loc. = FF_X39_Y15_N25; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 73.15 % ) " "Info: Total cell delay = 2.150 ns ( 73.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.789 ns ( 26.85 % ) " "Info: Total interconnect delay = 0.789 ns ( 26.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.352ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.231ns 0.206ns } { 0.000ns 0.436ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.243ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.569 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_10\" to destination register is 2.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_10~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 11 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 2.569 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] 4 REG FF_X39_Y15_N25 3 " "Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X39_Y15_N25; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.05 % ) " "Info: Total cell delay = 1.440 ns ( 56.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 43.95 % ) " "Info: Total interconnect delay = 1.129 ns ( 43.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 source 2.569 ns - Longest register " "Info: - Longest clock path from clock \"Clk_10\" to source register is 2.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_10~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 11 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 2.569 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X39_Y15_N11 3 " "Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X39_Y15_N11; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.05 % ) " "Info: Total cell delay = 1.440 ns ( 56.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 43.95 % ) " "Info: Total interconnect delay = 1.129 ns ( 43.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.352ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.231ns 0.206ns } { 0.000ns 0.436ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.243ns 0.610ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] {} } {  } {  } "" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst35 EOF_Act_Line Clk_10 -0.933 ns register " "Info: tsu for register \"inst35\" (data pin = \"EOF_Act_Line\", clock pin = \"Clk_10\") is -0.933 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.651 ns + Longest pin register " "Info: + Longest pin to register delay is 1.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns EOF_Act_Line 1 PIN PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E16; Fanout = 1; PIN Node = 'EOF_Act_Line'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOF_Act_Line } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 416 152 320 432 "EOF_Act_Line" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.896 ns) 0.896 ns EOF_Act_Line~input 2 COMB IOIBUF_X41_Y15_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.896 ns) = 0.896 ns; Loc. = IOIBUF_X41_Y15_N8; Fanout = 1; COMB Node = 'EOF_Act_Line~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { EOF_Act_Line EOF_Act_Line~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 416 152 320 432 "EOF_Act_Line" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.130 ns) 1.560 ns inst35~4 3 COMB LCCOMB_X39_Y15_N28 1 " "Info: 3: + IC(0.534 ns) + CELL(0.130 ns) = 1.560 ns; Loc. = LCCOMB_X39_Y15_N28; Fanout = 1; COMB Node = 'inst35~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { EOF_Act_Line~input inst35~4 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 392 560 624 472 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.651 ns inst35 4 REG FF_X39_Y15_N29 3 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.651 ns; Loc. = FF_X39_Y15_N29; Fanout = 3; REG Node = 'inst35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { inst35~4 inst35 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 392 560 624 472 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 67.66 % ) " "Info: Total cell delay = 1.117 ns ( 67.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 32.34 % ) " "Info: Total interconnect delay = 0.534 ns ( 32.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { EOF_Act_Line EOF_Act_Line~input inst35~4 inst35 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.651 ns" { EOF_Act_Line {} EOF_Act_Line~input {} inst35~4 {} inst35 {} } { 0.000ns 0.000ns 0.534ns 0.000ns } { 0.000ns 0.896ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 392 560 624 472 "inst35" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.569 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_10\" to destination register is 2.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_10~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 11 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 2.569 ns inst35 4 REG FF_X39_Y15_N29 3 " "Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X39_Y15_N29; Fanout = 3; REG Node = 'inst35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk_10~inputclkctrl inst35 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 392 560 624 472 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.05 % ) " "Info: Total cell delay = 1.440 ns ( 56.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 43.95 % ) " "Info: Total interconnect delay = 1.129 ns ( 43.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst35 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst35 {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { EOF_Act_Line EOF_Act_Line~input inst35~4 inst35 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.651 ns" { EOF_Act_Line {} EOF_Act_Line~input {} inst35~4 {} inst35 {} } { 0.000ns 0.000ns 0.534ns 0.000ns } { 0.000ns 0.896ns 0.130ns 0.091ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst35 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst35 {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_10 Em_Del\[5\] lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[5\] 9.023 ns register " "Info: tco from clock \"Clk_10\" to destination pin \"Em_Del\[5\]\" through register \"lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[5\]\" is 9.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 source 2.569 ns + Longest register " "Info: + Longest clock path from clock \"Clk_10\" to source register is 2.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_10~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 11 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 2.569 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[5\] 4 REG FF_X39_Y15_N21 3 " "Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X39_Y15_N21; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.05 % ) " "Info: Total cell delay = 1.440 ns ( 56.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 43.95 % ) " "Info: Total interconnect delay = 1.129 ns ( 43.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.255 ns + Longest register pin " "Info: + Longest register to pin delay is 6.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[5\] 1 REG FF_X39_Y15_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X39_Y15_N21; Fanout = 3; REG Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.311 ns) 1.266 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~114 2 COMB LCCOMB_X35_Y16_N12 1 " "Info: 2: + IC(0.955 ns) + CELL(0.311 ns) = 1.266 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 1; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.939 ns) + CELL(2.050 ns) 6.255 ns Em_Del\[5\]~output 3 COMB IOOBUF_X11_Y29_N9 1 " "Info: 3: + IC(2.939 ns) + CELL(2.050 ns) = 6.255 ns; Loc. = IOOBUF_X11_Y29_N9; Fanout = 1; COMB Node = 'Em_Del\[5\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 Em_Del[5]~output } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 6.255 ns Em_Del\[5\] 4 PIN PIN_B7 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 6.255 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'Em_Del\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Em_Del[5]~output Em_Del[5] } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.361 ns ( 37.75 % ) " "Info: Total cell delay = 2.361 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 62.25 % ) " "Info: Total interconnect delay = 3.894 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.255 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 Em_Del[5]~output Em_Del[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.255 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 {} Em_Del[5]~output {} Em_Del[5] {} } { 0.000ns 0.955ns 2.939ns 0.000ns } { 0.000ns 0.311ns 2.050ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.255 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 Em_Del[5]~output Em_Del[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.255 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[5] {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 {} Em_Del[5]~output {} Em_Del[5] {} } { 0.000ns 0.955ns 2.939ns 0.000ns } { 0.000ns 0.311ns 2.050ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Reset_n Em_Del\[5\] 7.457 ns Longest " "Info: Longest tpd from source pin \"Reset_n\" to destination pin \"Em_Del\[5\]\" is 7.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_n 1 PIN PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; PIN Node = 'Reset_n'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 288 152 320 304 "Reset_n" "" } { 464 752 824 480 "Reset_n" "" } { 280 320 424 296 "Reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Reset_n~input 2 COMB IOIBUF_X0_Y14_N8 9 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 9; COMB Node = 'Reset_n~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Reset_n Reset_n~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 288 152 320 304 "Reset_n" "" } { 464 752 824 480 "Reset_n" "" } { 280 320 424 296 "Reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 2.468 ns lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~114 3 COMB LCCOMB_X35_Y16_N12 1 " "Info: 3: + IC(1.432 ns) + CELL(0.130 ns) = 2.468 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 1; COMB Node = 'lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { Reset_n~input lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.939 ns) + CELL(2.050 ns) 7.457 ns Em_Del\[5\]~output 4 COMB IOOBUF_X11_Y29_N9 1 " "Info: 4: + IC(2.939 ns) + CELL(2.050 ns) = 7.457 ns; Loc. = IOOBUF_X11_Y29_N9; Fanout = 1; COMB Node = 'Em_Del\[5\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 Em_Del[5]~output } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.457 ns Em_Del\[5\] 5 PIN PIN_B7 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 7.457 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'Em_Del\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Em_Del[5]~output Em_Del[5] } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.086 ns ( 41.38 % ) " "Info: Total cell delay = 3.086 ns ( 41.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.371 ns ( 58.62 % ) " "Info: Total interconnect delay = 4.371 ns ( 58.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.457 ns" { Reset_n Reset_n~input lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 Em_Del[5]~output Em_Del[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.457 ns" { Reset_n {} Reset_n~input {} lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 {} Em_Del[5]~output {} Em_Del[5] {} } { 0.000ns 0.000ns 1.432ns 2.939ns 0.000ns } { 0.000ns 0.906ns 0.130ns 2.050ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst31 CCD_Read_Start Clk_10 1.138 ns register " "Info: th for register \"inst31\" (data pin = \"CCD_Read_Start\", clock pin = \"Clk_10\") is 1.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.569 ns + Longest register " "Info: + Longest clock path from clock \"Clk_10\" to destination register is 2.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_10~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G4 11 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 11; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 2.569 ns inst31 4 REG FF_X40_Y15_N25 2 " "Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.569 ns; Loc. = FF_X40_Y15_N25; Fanout = 2; REG Node = 'inst31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Clk_10~inputclkctrl inst31 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 184 392 456 264 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.05 % ) " "Info: Total cell delay = 1.440 ns ( 56.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 43.95 % ) " "Info: Total interconnect delay = 1.129 ns ( 43.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst31 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst31 {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 184 392 456 264 "inst31" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.588 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCD_Read_Start 1 PIN PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; PIN Node = 'CCD_Read_Start'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Read_Start } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 200 152 328 216 "CCD_Read_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.896 ns) 0.896 ns CCD_Read_Start~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.896 ns) = 0.896 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'CCD_Read_Start~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { CCD_Read_Start CCD_Read_Start~input } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 200 152 328 216 "CCD_Read_Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.342 ns) 1.588 ns inst31 3 REG FF_X40_Y15_N25 2 " "Info: 3: + IC(0.350 ns) + CELL(0.342 ns) = 1.588 ns; Loc. = FF_X40_Y15_N25; Fanout = 2; REG Node = 'inst31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { CCD_Read_Start~input inst31 } "NODE_NAME" } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 184 392 456 264 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 77.96 % ) " "Info: Total cell delay = 1.238 ns ( 77.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.350 ns ( 22.04 % ) " "Info: Total interconnect delay = 0.350 ns ( 22.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CCD_Read_Start CCD_Read_Start~input inst31 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.588 ns" { CCD_Read_Start {} CCD_Read_Start~input {} inst31 {} } { 0.000ns 0.000ns 0.350ns } { 0.000ns 0.896ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl inst31 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.569 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} inst31 {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CCD_Read_Start CCD_Read_Start~input inst31 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.588 ns" { CCD_Read_Start {} CCD_Read_Start~input {} inst31 {} } { 0.000ns 0.000ns 0.350ns } { 0.000ns 0.896ns 0.342ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 25 11:58:39 2009 " "Info: Processing ended: Fri Sep 25 11:58:39 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
