<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonSubtarget.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonSubtarget.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonSubtarget_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- HexagonSubtarget.cpp - Hexagon Subtarget Information ---------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the Hexagon specific subclass of TargetSubtarget.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Hexagon_8h.html">Hexagon.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonRegisterInfo_8h.html">HexagonRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonMCTargetDesc_8h.html">MCTargetDesc/HexagonMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGInstrs_8h.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="HexagonSubtarget_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   35</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;hexagon-subtarget&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="HexagonSubtarget_8cpp.html#aa7e319f7bba8b140ee2d876cc3f8308b">   37</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_CTOR</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="HexagonSubtarget_8cpp.html#a9edcf2eb5fb8161f71f0b6540ad9cf95">   38</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_TARGET_DESC</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;HexagonGenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#ac71d4e40e3f6b7737c592ff2d35326e7">EnableBSBSched</a>(<span class="stringliteral">&quot;enable-bsb-sched&quot;</span>,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#a681f5ca9e6be96fada521c47f0e14136">EnableTCLatencySched</a>(<span class="stringliteral">&quot;enable-tc-latency-sched&quot;</span>,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#ad73da93d37d21499871c1860bf8d3185">EnableDotCurSched</a>(<span class="stringliteral">&quot;enable-cur-sched&quot;</span>,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the scheduler to generate .cur&quot;</span>));</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#a446e90352db4cb3365085101aa28448e">DisableHexagonMISched</a>(<span class="stringliteral">&quot;disable-hexagon-misched&quot;</span>,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable Hexagon MI Scheduling&quot;</span>));</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#a17340aa44063be4e1484e902cd1218f9">EnableSubregLiveness</a>(<span class="stringliteral">&quot;hexagon-subreg-liveness&quot;</span>,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable subregister liveness tracking for Hexagon&quot;</span>));</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#a09cf3604c5581366940dad4a286d0ad0">OverrideLongCalls</a>(<span class="stringliteral">&quot;hexagon-long-calls&quot;</span>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;If present, forces/disables the use of long calls&quot;</span>));</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#aa95a0c3ca7afd943b3009a97923778a0">EnablePredicatedCalls</a>(<span class="stringliteral">&quot;hexagon-pred-calls&quot;</span>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Consider calls to be predicable&quot;</span>));</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#a3acf5830cbd78d2b22270e52e9966519">SchedPredsCloser</a>(<span class="stringliteral">&quot;sched-preds-closer&quot;</span>,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#aeef31773a7eea482459f3a92d89546be">SchedRetvalOptimization</a>(<span class="stringliteral">&quot;sched-retval-optimization&quot;</span>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonSubtarget_8cpp.html#a7fc71623ddbff258ffc89941aec2c31e">EnableCheckBankConflict</a>(<span class="stringliteral">&quot;hexagon-check-bank-conflict&quot;</span>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable checking for cache bank conflicts&quot;</span>));</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#a3f194fc9ae635216053fb7435c6c90d6">   79</a></span>&#160;<a class="code" href="classllvm_1_1HexagonSubtarget.html#a3f194fc9ae635216053fb7435c6c90d6">HexagonSubtarget::HexagonSubtarget</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                   <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>)</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    : <a class="code" href="classHexagonGenSubtargetInfo.html">HexagonGenSubtargetInfo</a>(TT, CPU, FS), OptLevel(TM.getOptLevel()),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      CPUString(Hexagon_MC::<a class="code" href="namespacellvm_1_1Hexagon__MC.html#aa93fa22630383fe07736811e31c03f81">selectHexagonCPU</a>(CPU)),</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      InstrInfo(initializeSubtargetDependencies(CPU, FS)),</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      RegInfo(getHwMode()), TLInfo(TM, *this),</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      InstrItins(getInstrItineraryForCPU(CPUString)) {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// Beware of the default constructor of InstrItineraryData: it will</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// reset all members to 0.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(InstrItins.<a class="code" href="classllvm_1_1InstrItineraryData.html#af1bc954cd72ba2c13fd0d00fd47343a9">Itineraries</a> != <span class="keyword">nullptr</span> &amp;&amp; <span class="stringliteral">&quot;InstrItins not initialized&quot;</span>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a> &amp;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#ac33e274ca277cfe840f699acc1b8a814">   92</a></span>&#160;<a class="code" href="classllvm_1_1HexagonSubtarget.html#ac33e274ca277cfe840f699acc1b8a814">HexagonSubtarget::initializeSubtargetDependencies</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">static</span> std::map&lt;StringRef, Hexagon::ArchEnum&gt; CpuTable{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      {<span class="stringliteral">&quot;generic&quot;</span>, <a class="code" href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a8336608773c499fd7e37000fac2f9cfd">Hexagon::ArchEnum::V60</a>},</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      {<span class="stringliteral">&quot;hexagonv5&quot;</span>, <a class="code" href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a8cff5423006469332e8ae5e3a8c8559c">Hexagon::ArchEnum::V5</a>},</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      {<span class="stringliteral">&quot;hexagonv55&quot;</span>, <a class="code" href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a7e2f25174ce09de028190095cc693a5e">Hexagon::ArchEnum::V55</a>},</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      {<span class="stringliteral">&quot;hexagonv60&quot;</span>, <a class="code" href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a8336608773c499fd7e37000fac2f9cfd">Hexagon::ArchEnum::V60</a>},</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      {<span class="stringliteral">&quot;hexagonv62&quot;</span>, <a class="code" href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a113b0d77002193057e4a99b66ceb8264">Hexagon::ArchEnum::V62</a>},</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      {<span class="stringliteral">&quot;hexagonv65&quot;</span>, <a class="code" href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436aa7903c0ef33fd8000b9fded2bd20f6cb">Hexagon::ArchEnum::V65</a>},</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      {<span class="stringliteral">&quot;hexagonv66&quot;</span>, <a class="code" href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a2267b8c0f3b8c12c5bbbf66978544a0d">Hexagon::ArchEnum::V66</a>},</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  };</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keyword">auto</span> FoundIt = CpuTable.find(CPUString);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">if</span> (FoundIt != CpuTable.end())</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="classllvm_1_1HexagonSubtarget.html#a067325d8c2e5fca1acc31de2a7074fde">HexagonArchVersion</a> = FoundIt-&gt;second;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized Hexagon processor version&quot;</span>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  UseHVX128BOps = <span class="keyword">false</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  UseHVX64BOps = <span class="keyword">false</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  UseLongCalls = <span class="keyword">false</span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="classllvm_1_1HexagonSubtarget.html#a6ecae06c10fab8169b03e2a74476b909">UseBSBScheduling</a> = <a class="code" href="classllvm_1_1HexagonSubtarget.html#ab330d9a1d4b705737ae86e52903d09b1">hasV60Ops</a>() &amp;&amp; <a class="code" href="HexagonSubtarget_8cpp.html#ac71d4e40e3f6b7737c592ff2d35326e7">EnableBSBSched</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="classllvm_1_1HexagonSubtarget.html#a7ea23e034bce71ffcfe2dd725d33f0b5">ParseSubtargetFeatures</a>(CPUString, FS);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonSubtarget_8cpp.html#a09cf3604c5581366940dad4a286d0ad0">OverrideLongCalls</a>.getPosition())</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    UseLongCalls = <a class="code" href="HexagonSubtarget_8cpp.html#a09cf3604c5581366940dad4a286d0ad0">OverrideLongCalls</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> Features = getFeatureBits();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae67719f41ce92d645a687f546ccffccc">HexagonDisableDuplex</a>)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    setFeatureBits(Features.<a class="code" href="classllvm_1_1FeatureBitset.html#a1e1b8441be115201c7bd13566ecc0a6a">reset</a>(Hexagon::FeatureDuplex));</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  setFeatureBits(<a class="code" href="namespacellvm_1_1Hexagon__MC.html#aee59f67f23fccbef39abc4ecd6092d54">Hexagon_MC::completeHVXFeatures</a>(Features));</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonSubtarget_1_1UsrOverflowMutation.html#af2918620aeda858e99c7fac5f1e9eb16">  128</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1HexagonSubtarget_1_1UsrOverflowMutation.html#af2918620aeda858e99c7fac5f1e9eb16">HexagonSubtarget::UsrOverflowMutation::apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG) {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>) {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">if</span> (!SU.<a class="code" href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">isInstr</a>())</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDep, 4&gt;</a> Erase;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a> : SU.<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>.getKind() == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a> &amp;&amp; <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>.getReg() == Hexagon::USR_OVF)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        Erase.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> : Erase)</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      SU.<a class="code" href="classllvm_1_1SUnit.html#a6d3233165db1e6be5c44060cd4a95461">removePred</a>(<a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonSubtarget_1_1HVXMemLatencyMutation.html#a9c1fcebee584af05ce009b20aeab417b">  141</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1HexagonSubtarget_1_1HVXMemLatencyMutation.html#a9c1fcebee584af05ce009b20aeab417b">HexagonSubtarget::HVXMemLatencyMutation::apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// Update the latency of chain edges between v60 vector load or store</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">// instructions to be 1. These instruction cannot be scheduled in the</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// same packet.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1 = *SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keyword">auto</span> *QII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a>*<span class="keyword">&gt;</span>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordtype">bool</span> IsStoreMI1 = MI1.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>();</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordtype">bool</span> IsLoadMI1 = MI1.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>();</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">if</span> (!QII-&gt;isHVXVec(MI1) || !(IsStoreMI1 || IsLoadMI1))</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> : SU.<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">if</span> (SI.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0">SDep::Order</a> || SI.<a class="code" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>() != 0)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2 = *SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <span class="keywordflow">if</span> (!QII-&gt;isHVXVec(MI2))</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="keywordflow">if</span> ((IsStoreMI1 &amp;&amp; MI2.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()) || (IsLoadMI1 &amp;&amp; MI2.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>())) {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        SI.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(1);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        SU.<a class="code" href="classllvm_1_1SUnit.html#a5ba3791568e29a8d9214ec7dad855a56">setHeightDirty</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="comment">// Change the dependence in the opposite direction too.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PI : SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;          <span class="keywordflow">if</span> (PI.getSUnit() != &amp;SU || PI.getKind() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0">SDep::Order</a>)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;          PI.setLatency(1);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;          SI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#addb1364902bd813841491d91970ce02b">setDepthDirty</a>();</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// Check if a call and subsequent A2_tfrpi instructions should maintain</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// scheduling affinity. We are looking for the TFRI to be consumed in</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// the next instruction. This should help reduce the instances of</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// double register pairs being allocated and scheduled before a call</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// when not used until after the call. This situation is exacerbated</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// by the fact that we allocate the pair from the callee saves list,</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// leading to excess spills and restores.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="keywordtype">bool</span> HexagonSubtarget::CallMutation::shouldTFRICallBind(</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;HII, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;Inst1,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;Inst2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">if</span> (Inst1.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != Hexagon::A2_tfrpi)</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// TypeXTYPE are 64 bit operations.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Type.html">Type</a> = HII.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad75876eb10638ef04c71a02fd4f21447">getType</a>(*Inst2.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">return</span> Type == <a class="code" href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807ac8da00149d1745b31ed82eae6e24309f">HexagonII::TypeS_2op</a> || Type == <a class="code" href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807adcd6a5ee0158bda659f9cdd5122efeb2">HexagonII::TypeS_3op</a> ||</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;         Type == <a class="code" href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807a164b5513f04d48deaa408d128e26331e">HexagonII::TypeALU64</a> || Type == <a class="code" href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807a99b35d8c2faa352d834f3ae47577f687">HexagonII::TypeM</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonSubtarget_1_1CallMutation.html#a6cd9122ce8216f80dd0921f844f7b7e1">  192</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1HexagonSubtarget_1_1CallMutation.html#a6cd9122ce8216f80dd0921f844f7b7e1">HexagonSubtarget::CallMutation::apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAGInstrs) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>*<span class="keyword">&gt;</span>(DAGInstrs);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* LastSequentialCall = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// Map from virtual register to physical register from the copy.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> VRegHoldingReg;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">// Map from the physical register to the instruction that uses virtual</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">// register. This is used to create the barrier edge.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, SUnit *&gt;</a> LastVRegUse;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keyword">auto</span> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">auto</span> &amp;HII = *DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;().<a class="code" href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">getInstrInfo</a>();</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// Currently we only catch the situation when compare gets scheduled</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">// before preceding call.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> su = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(); su != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++su) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// Remember the call.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su].getInstr()-&gt;isCall())</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      LastSequentialCall = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su];</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">// Look for a compare that defines a predicate.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">else</span> <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su].getInstr()-&gt;isCompare() &amp;&amp; LastSequentialCall)</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a>(&amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su], <a class="code" href="classllvm_1_1SDep.html">SDep</a>(LastSequentialCall, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">SDep::Barrier</a>));</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// Look for call and tfri* instructions.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="HexagonSubtarget_8cpp.html#a3acf5830cbd78d2b22270e52e9966519">SchedPredsCloser</a> &amp;&amp; LastSequentialCall &amp;&amp; su &gt; 1 &amp;&amp; su &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>-1 &amp;&amp;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;             shouldTFRICallBind(HII, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su], DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su+1]))</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a>(&amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su], <a class="code" href="classllvm_1_1SDep.html">SDep</a>(&amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su-1], <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">SDep::Barrier</a>));</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// Prevent redundant register copies due to reads and writes of physical</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">// registers. The original motivation for this was the code generated</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="comment">// between two calls, which are caused both the return value and the</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// argument for the next call being in %r0.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// Example:</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">//   1: &lt;call1&gt;</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">//   2: %vreg = COPY %r0</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">//   3: &lt;use of %vreg&gt;</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">//   4: %r0 = ...</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">//   5: &lt;call2&gt;</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">// The scheduler would often swap 3 and 4, so an additional register is</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// needed. This code inserts a Barrier dependence between 3 &amp; 4 to prevent</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// this.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="comment">// The code below checks for all the physical registers, not just R0/D0/V0.</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="HexagonSubtarget_8cpp.html#aeef31773a7eea482459f3a92d89546be">SchedRetvalOptimization</a>) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su].getInstr();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() &amp;&amp;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;          <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="comment">// %vregX = COPY %r0</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        VRegHoldingReg[MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()] = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        LastVRegUse.<a class="code" href="classllvm_1_1DenseMapBase.html#a1eb8504bab5f794778d82db6ac829923">erase</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;          <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;          <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() &amp;&amp;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;              VRegHoldingReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">count</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            <span class="comment">// &lt;use of %vregX&gt;</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            LastVRegUse[VRegHoldingReg[MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()]] = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su];</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;          } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                 ++AI) {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;              <span class="keywordflow">if</span> (LastVRegUse.<a class="code" href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">count</a>(*AI) &amp;&amp;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                  LastVRegUse[*AI] != &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su])</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                <span class="comment">// %r0 = ...</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a>(&amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[su], <a class="code" href="classllvm_1_1SDep.html">SDep</a>(LastVRegUse[*AI], <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">SDep::Barrier</a>));</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;              LastVRegUse.<a class="code" href="classllvm_1_1DenseMapBase.html#a1eb8504bab5f794778d82db6ac829923">erase</a>(*AI);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            }</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;          }</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonSubtarget_1_1BankConflictMutation.html#a336138bbbfacbbb4be8c56d41f08b0c2">  262</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1HexagonSubtarget_1_1BankConflictMutation.html#a336138bbbfacbbb4be8c56d41f08b0c2">HexagonSubtarget::BankConflictMutation::apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="HexagonSubtarget_8cpp.html#a7fc71623ddbff258ffc89941aec2c31e">EnableCheckBankConflict</a>)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;HII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a>&amp;<span class="keyword">&gt;</span>(*DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">// Create artificial edges between loads that could likely cause a bank</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">// conflict. Since such loads would normally not have any dependency</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// between them, we cannot rely on existing edges.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;S0 = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i];</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;L0 = *S0.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">if</span> (!L0.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() || L0.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>() ||</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        HII.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a3f9468f2e297b7f870241b8298006fc7">getAddrMode</a>(L0) != <a class="code" href="namespacellvm_1_1HexagonII.html#aee75e70da0fb5b84ea847ab7daf9429bafb1e2614f7998a319eed3dad0f6c26dc">HexagonII::BaseImmOffset</a>)</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    int64_t Offset0;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordtype">unsigned</span> Size0;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOp0 = HII.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a664d2f5f4ef80988e6002f0258d9f824">getBaseAndOffset</a>(L0, Offset0, Size0);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">// Is the access size is longer than the L1 cache line, skip the check.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">if</span> (BaseOp0 == <span class="keyword">nullptr</span> || !BaseOp0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || Size0 &gt;= 32)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">// Scan only up to 32 instructions ahead (to avoid n^2 complexity).</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = i+1, m = std::min(i+32, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>); j != m; ++j) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;S1 = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[j];</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;L1 = *S1.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <span class="keywordflow">if</span> (!L1.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() || L1.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>() ||</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;          HII.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a3f9468f2e297b7f870241b8298006fc7">getAddrMode</a>(L1) != <a class="code" href="namespacellvm_1_1HexagonII.html#aee75e70da0fb5b84ea847ab7daf9429bafb1e2614f7998a319eed3dad0f6c26dc">HexagonII::BaseImmOffset</a>)</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      int64_t Offset1;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="keywordtype">unsigned</span> Size1;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOp1 = HII.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a664d2f5f4ef80988e6002f0258d9f824">getBaseAndOffset</a>(L1, Offset1, Size1);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="keywordflow">if</span> (BaseOp1 == <span class="keyword">nullptr</span> || !BaseOp1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || Size1 &gt;= 32 ||</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;          BaseOp0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != BaseOp1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="comment">// Check bits 3 and 4 of the offset: if they differ, a bank conflict</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="comment">// is unlikely.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      <span class="keywordflow">if</span> (((Offset0 ^ Offset1) &amp; 0x18) != 0)</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      <span class="comment">// Bits 3 and 4 are the same, add an artificial edge and set extra</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="comment">// latency.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <a class="code" href="classllvm_1_1SDep.html">SDep</a> A(&amp;S0, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      A.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(1);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      S1.<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(A, <span class="keyword">true</span>);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;}</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/// Enable use of alias analysis during code generation (during MI</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/// scheduling, DAGCombine, etc.).</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#af94fdaeffe4b4d40fe328351f509e954">  311</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html#af94fdaeffe4b4d40fe328351f509e954">HexagonSubtarget::useAA</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1HexagonSubtarget.html#a6974489d4074d3084d8a3b0c256e2e79">OptLevel</a> != <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;}</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/// Perform target specific adjustments to the latency of a schedule</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/// dependency.</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#a6d40305a484e25250fccb5558b11b7b6">  319</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html#a6d40305a484e25250fccb5558b11b7b6">HexagonSubtarget::adjustSchedDependency</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Src, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Dst,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                             <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Dep)<span class="keyword"> const </span>{</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcInst = Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DstInst = Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">if</span> (!Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">isInstr</a>() || !Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">isInstr</a>())</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> *QII = <a class="code" href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">getInstrInfo</a>();</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// Instructions with .new operands have zero latency.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;SUnit *, 4&gt;</a> ExclSrc;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;SUnit *, 4&gt;</a> ExclDst;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">if</span> (QII-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a4ab4c0bfcb70883e983a325153b5a44e">canExecuteInBundle</a>(*SrcInst, *DstInst) &amp;&amp;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(0);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1HexagonSubtarget.html#ab330d9a1d4b705737ae86e52903d09b1">hasV60Ops</a>())</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">// Set the latency for a copy to zero since we hope that is will get removed.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordflow">if</span> (DstInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>())</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(0);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">// If it&#39;s a REG_SEQUENCE/COPY, use its destination instruction to determine</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">// the correct latency.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">if</span> ((DstInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8d97d09150ddcbcf5039f938111358ee">isRegSequence</a>() || DstInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>()) &amp;&amp; Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> == 1) {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DReg = DstInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DDst = Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>[0].getSUnit()-&gt;getInstr();</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordtype">unsigned</span> UseIdx = -1;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpNum = 0; OpNum &lt; DDst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); OpNum++) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = DDst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNum);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DReg) {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        UseIdx = OpNum;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordtype">int</span> DLatency = (InstrInfo.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a747bf9b1a33a90bae3b4dbf87eed97bb">getOperandLatency</a>(&amp;InstrItins, *SrcInst,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                                0, *DDst, UseIdx));</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    DLatency = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(DLatency, 0);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>((<span class="keywordtype">unsigned</span>)DLatency);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  }</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="comment">// Try to schedule uses near definitions to generate .cur.</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  ExclSrc.<a class="code" href="classllvm_1_1SmallSet.html#a76b3fc7c102561fb5210d5151531e409">clear</a>();</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  ExclDst.<a class="code" href="classllvm_1_1SmallSet.html#a76b3fc7c102561fb5210d5151531e409">clear</a>();</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonSubtarget_8cpp.html#ad73da93d37d21499871c1860bf8d3185">EnableDotCurSched</a> &amp;&amp; QII-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad4475ef8d36797ed68e422e259b7b4cf">isToBeScheduledASAP</a>(*SrcInst, *DstInst) &amp;&amp;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(0);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  }</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  updateLatency(*SrcInst, *DstInst, Dep);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#a3ce175a0534b26be7c6b2bf962ecc135">  375</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html#a3ce175a0534b26be7c6b2bf962ecc135">HexagonSubtarget::getPostRAMutations</a>(</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp;Mutations)<span class="keyword"> const </span>{</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  Mutations.push_back(std::make_unique&lt;UsrOverflowMutation&gt;());</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  Mutations.push_back(std::make_unique&lt;HVXMemLatencyMutation&gt;());</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  Mutations.push_back(std::make_unique&lt;BankConflictMutation&gt;());</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;}</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#a5fc52734dc2d8d755ff689e965990486">  382</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html#a5fc52734dc2d8d755ff689e965990486">HexagonSubtarget::getSMSMutations</a>(</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp;Mutations)<span class="keyword"> const </span>{</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  Mutations.push_back(std::make_unique&lt;UsrOverflowMutation&gt;());</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  Mutations.push_back(std::make_unique&lt;HVXMemLatencyMutation&gt;());</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keywordtype">void</span> HexagonSubtarget::anchor() {}</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#ac8b6fb1294d29cd20bcac717ef753694">  391</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html#ac8b6fb1294d29cd20bcac717ef753694">HexagonSubtarget::enableMachineScheduler</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonSubtarget_8cpp.html#a446e90352db4cb3365085101aa28448e">DisableHexagonMISched</a>.getNumOccurrences())</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="HexagonSubtarget_8cpp.html#a446e90352db4cb3365085101aa28448e">DisableHexagonMISched</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;}</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#a131532019288db2e0e660c37e88ea418">  397</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html#a131532019288db2e0e660c37e88ea418">HexagonSubtarget::usePredicatedCalls</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="HexagonSubtarget_8cpp.html#aa95a0c3ca7afd943b3009a97923778a0">EnablePredicatedCalls</a>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="keywordtype">void</span> HexagonSubtarget::updateLatency(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SrcInst,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DstInst, <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Dep)<span class="keyword"> const </span>{</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (Dep.<a class="code" href="classllvm_1_1SDep.html#a75b245e9ae0e3d67d8485468580f360f">isArtificial</a>()) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(1);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1HexagonSubtarget.html#ab330d9a1d4b705737ae86e52903d09b1">hasV60Ops</a>())</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keyword">auto</span> &amp;QII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a>&amp;<span class="keyword">&gt;</span>(*<a class="code" href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">getInstrInfo</a>());</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="comment">// BSB scheduling.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">if</span> (QII.isHVXVec(SrcInst) || <a class="code" href="classllvm_1_1HexagonSubtarget.html#ae72e804006fb285ff4da19a7eab85c37">useBSBScheduling</a>())</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>((Dep.<a class="code" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>() + 1) &gt;&gt; 1);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keywordtype">void</span> HexagonSubtarget::restoreLatency(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Src, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Dst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcI = Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isAssignedRegDep() || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit() != Dst)</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordtype">unsigned</span> DepR = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getReg();</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordtype">int</span> DefIdx = -1;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpNum = 0; OpNum &lt; SrcI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); OpNum++) {</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = SrcI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNum);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DepR)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        DefIdx = OpNum;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    }</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefIdx &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;Def Reg not found in Src MI&quot;</span>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DstI = Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <a class="code" href="classllvm_1_1SDep.html">SDep</a> <a class="code" href="classT.html">T</a> = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpNum = 0; OpNum &lt; DstI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); OpNum++) {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = DstI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNum);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DepR) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = (InstrInfo.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a747bf9b1a33a90bae3b4dbf87eed97bb">getOperandLatency</a>(&amp;InstrItins, *SrcI,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                                   DefIdx, *DstI, OpNum));</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <span class="comment">// For some instructions (ex: COPY), we might end up with &lt; 0 latency</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <span class="comment">// as they don&#39;t have any Itinerary class associated with them.</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        Latency = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Latency, 0);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setLatency(Latency);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        updateLatency(*SrcI, *DstI, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      }</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="comment">// Update the latency of opposite edge too.</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    T.<a class="code" href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">setSUnit</a>(Src);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keyword">auto</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">std::find</a>(Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end(), <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> != Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end());</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;setLatency(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getLatency());</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;}</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/// Change the latency between the two SUnits.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> HexagonSubtarget::changeLatency(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Src, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Dst, <span class="keywordtype">unsigned</span> Lat)<span class="keyword"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="keyword">      const </span>{</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isAssignedRegDep() || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit() != Dst)</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="classllvm_1_1SDep.html">SDep</a> <a class="code" href="classT.html">T</a> = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setLatency(Lat);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="comment">// Update the latency of opposite edge too.</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    T.<a class="code" href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">setSUnit</a>(Src);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keyword">auto</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">std::find</a>(Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end(), <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> != Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end());</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;setLatency(Lat);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/// If the SUnit has a zero latency edge, return the other SUnit.</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="HexagonSubtarget_8cpp.html#a18b74fa08f172693ee245a161045b68c">  474</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="HexagonSubtarget_8cpp.html#a18b74fa08f172693ee245a161045b68c">getZeroLatency</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDep, 4&gt;</a> &amp;Deps) {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : Deps)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isAssignedRegDep() &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getLatency() == 0 &amp;&amp;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        !<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit()-&gt;getInstr()-&gt;isPseudo())</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit();</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;}</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// Return true if these are the best two instructions to schedule</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// together with a zero latency. Only one dependence should have a zero</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// latency. If there are multiple choices, choose the best, and change</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// the others, if needed.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="keywordtype">bool</span> HexagonSubtarget::isBestZeroLatency(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Src, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Dst,</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;SUnit*, 4&gt;</a> &amp;ExclSrc,</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;      <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;SUnit*, 4&gt;</a> &amp;ExclDst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SrcInst = *Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DstInst = *Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="comment">// Ignore Boundary SU nodes as these have null instructions.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">if</span> (Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#a7406c398c67e53ee3937bf2b6df1c64e">isBoundaryNode</a>())</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">if</span> (SrcInst.<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() || DstInst.<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>())</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad4475ef8d36797ed68e422e259b7b4cf">isToBeScheduledASAP</a>(SrcInst, DstInst) &amp;&amp;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      !TII-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a4ab4c0bfcb70883e983a325153b5a44e">canExecuteInBundle</a>(SrcInst, DstInst))</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="comment">// The architecture doesn&#39;t allow three dependent instructions in the same</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="comment">// packet. So, if the destination has a zero latency successor, then it&#39;s</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="comment">// not a candidate for a zero latency predecessor.</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonSubtarget_8cpp.html#a18b74fa08f172693ee245a161045b68c">getZeroLatency</a>(Dst, Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) != <span class="keyword">nullptr</span>)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="comment">// Check if the Dst instruction is the best candidate first.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Best = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *DstBest = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SrcBest = <a class="code" href="HexagonSubtarget_8cpp.html#a18b74fa08f172693ee245a161045b68c">getZeroLatency</a>(Dst, Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">if</span> (SrcBest == <span class="keyword">nullptr</span> || Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= SrcBest-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>) {</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="comment">// Check that Src doesn&#39;t have a better candidate.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    DstBest = <a class="code" href="HexagonSubtarget_8cpp.html#a18b74fa08f172693ee245a161045b68c">getZeroLatency</a>(Src, Src-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">if</span> (DstBest == <span class="keyword">nullptr</span> || Dst-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;= DstBest-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      Best = Dst;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  }</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">if</span> (Best != Dst)</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="comment">// The caller frequently adds the same dependence twice. If so, then</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="comment">// return true for this case too.</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">if</span> ((Src == SrcBest &amp;&amp; Dst == DstBest ) ||</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      (SrcBest == <span class="keyword">nullptr</span> &amp;&amp; Dst == DstBest) ||</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      (Src == SrcBest &amp;&amp; Dst == <span class="keyword">nullptr</span>))</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="comment">// Reassign the latency for the previous bests, which requires setting</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="comment">// the dependence edge in both directions.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">if</span> (SrcBest != <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1HexagonSubtarget.html#ab330d9a1d4b705737ae86e52903d09b1">hasV60Ops</a>())</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      changeLatency(SrcBest, Dst, 1);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      restoreLatency(SrcBest, Dst);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">if</span> (DstBest != <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1HexagonSubtarget.html#ab330d9a1d4b705737ae86e52903d09b1">hasV60Ops</a>())</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      changeLatency(Src, DstBest, 1);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      restoreLatency(Src, DstBest);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">// Attempt to find another opprotunity for zero latency in a different</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// dependence.</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">if</span> (SrcBest &amp;&amp; DstBest)</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="comment">// If there is an edge from SrcBest to DstBst, then try to change that</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="comment">// to 0 now.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    changeLatency(SrcBest, DstBest, 0);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstBest) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="comment">// Check if the previous best destination instruction has a new zero</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="comment">// latency dependence opportunity.</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    ExclSrc.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(Src);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : DstBest-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      <span class="keywordflow">if</span> (ExclSrc.<a class="code" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit()) == 0 &amp;&amp;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;          isBestZeroLatency(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit(), DstBest, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, ExclSrc, ExclDst))</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        changeLatency(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit(), DstBest, 0);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SrcBest) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="comment">// Check if previous best source instruction has a new zero latency</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="comment">// dependence opportunity.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    ExclDst.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(Dst);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : SrcBest-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      <span class="keywordflow">if</span> (ExclDst.<a class="code" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit()) == 0 &amp;&amp;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;          isBestZeroLatency(SrcBest, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, ExclSrc, ExclDst))</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        changeLatency(SrcBest, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getSUnit(), 0);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  }</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;}</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#abe2a029b207c1b8e6adae0324103e65b">  571</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html#abe2a029b207c1b8e6adae0324103e65b">HexagonSubtarget::getL1CacheLineSize</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordflow">return</span> 32;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;}</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#a72ab7e505379f677d0c955e547b65abc">  575</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html#a72ab7e505379f677d0c955e547b65abc">HexagonSubtarget::getL1PrefetchDistance</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">return</span> 32;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;}</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonSubtarget.html#a876fb1471c55b3ed80077b2795be4561">  579</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html#a876fb1471c55b3ed80077b2795be4561">HexagonSubtarget::enableSubRegLiveness</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="HexagonSubtarget_8cpp.html#a17340aa44063be4e1484e902cd1218f9">EnableSubregLiveness</a>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;}</div><div class="ttc" id="structllvm_1_1HexagonSubtarget_1_1HVXMemLatencyMutation_html_a9c1fcebee584af05ce009b20aeab417b"><div class="ttname"><a href="structllvm_1_1HexagonSubtarget_1_1HVXMemLatencyMutation.html#a9c1fcebee584af05ce009b20aeab417b">llvm::HexagonSubtarget::HVXMemLatencyMutation::apply</a></div><div class="ttdeci">void apply(ScheduleDAGInstrs *DAG) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00141">HexagonSubtarget.cpp:141</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_ac51913459c748e1d7176ab02946c4436aa7903c0ef33fd8000b9fded2bd20f6cb"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436aa7903c0ef33fd8000b9fded2bd20f6cb">llvm::Hexagon::ArchEnum::V65</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8h_html"><div class="ttname"><a href="ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_a18b74fa08f172693ee245a161045b68c"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#a18b74fa08f172693ee245a161045b68c">getZeroLatency</a></div><div class="ttdeci">static SUnit * getZeroLatency(SUnit *N, SmallVector&lt; SDep, 4 &gt; &amp;Deps)</div><div class="ttdoc">If the SUnit has a zero latency edge, return the other SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00474">HexagonSubtarget.cpp:474</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">llvm::T</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00495">ARMBaseInstrInfo.h:495</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a067325d8c2e5fca1acc31de2a7074fde"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a067325d8c2e5fca1acc31de2a7074fde">llvm::HexagonSubtarget::HexagonArchVersion</a></div><div class="ttdeci">Hexagon::ArchEnum HexagonArchVersion</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00062">HexagonSubtarget.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html">llvm::HexagonInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00038">HexagonInstrInfo.h:38</a></div></div>
<div class="ttc" id="Hexagon_8h_html"><div class="ttname"><a href="Hexagon_8h.html">Hexagon.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8d97d09150ddcbcf5039f938111358ee"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8d97d09150ddcbcf5039f938111358ee">llvm::MachineInstr::isRegSequence</a></div><div class="ttdeci">bool isRegSequence() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01107">MachineInstr.h:1107</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_aaa4f7e2f3f5a23ecf19b98acd3c05593"><div class="ttname"><a href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">llvm::SDep::setSUnit</a></div><div class="ttdeci">void setSUnit(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00483">ScheduleDAG.h:483</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonII_html_a9bebdf970b4f51041ed3dee5d558a807a164b5513f04d48deaa408d128e26331e"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807a164b5513f04d48deaa408d128e26331e">llvm::HexagonII::TypeALU64</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonDepITypes_8h_source.html#l00017">HexagonDepITypes.h:17</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a5fc52734dc2d8d755ff689e965990486"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a5fc52734dc2d8d755ff689e965990486">llvm::HexagonSubtarget::getSMSMutations</a></div><div class="ttdeci">void getSMSMutations(std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt;&gt; &amp;Mutations) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00382">HexagonSubtarget.cpp:382</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a6d3233165db1e6be5c44060cd4a95461"><div class="ttname"><a href="classllvm_1_1SUnit.html#a6d3233165db1e6be5c44060cd4a95461">llvm::SUnit::removePred</a></div><div class="ttdeci">void removePred(const SDep &amp;D)</div><div class="ttdoc">Removes the specified edge as a pred of the current node if it exists. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00175">ScheduleDAG.cpp:175</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad43bf1af480830a4d6604e969e3f38e9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">llvm::MachineInstr::isPHI</a></div><div class="ttdeci">bool isPHI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00262">MachineScheduler.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_ac33e274ca277cfe840f699acc1b8a814"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#ac33e274ca277cfe840f699acc1b8a814">llvm::HexagonSubtarget::initializeSubtargetDependencies</a></div><div class="ttdeci">HexagonSubtarget &amp; initializeSubtargetDependencies(StringRef CPU, StringRef FS)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00092">HexagonSubtarget.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_abe2a029b207c1b8e6adae0324103e65b"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#abe2a029b207c1b8e6adae0324103e65b">llvm::HexagonSubtarget::getL1CacheLineSize</a></div><div class="ttdeci">unsigned getL1CacheLineSize() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00571">HexagonSubtarget.cpp:571</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_ad4475ef8d36797ed68e422e259b7b4cf"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad4475ef8d36797ed68e422e259b7b4cf">llvm::HexagonInstrInfo::isToBeScheduledASAP</a></div><div class="ttdeci">bool isToBeScheduledASAP(const MachineInstr &amp;MI1, const MachineInstr &amp;MI2) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02615">HexagonInstrInfo.cpp:2615</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_a681f5ca9e6be96fada521c47f0e14136"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#a681f5ca9e6be96fada521c47f0e14136">EnableTCLatencySched</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableTCLatencySched(&quot;enable-tc-latency-sched&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(false))</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_ac51913459c748e1d7176ab02946c4436a8cff5423006469332e8ae5e3a8c8559c"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a8cff5423006469332e8ae5e3a8c8559c">llvm::Hexagon::ArchEnum::V5</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a1a6c1a29019b8f3fd988359ec5dd3d2f"><div class="ttname"><a href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">llvm::SUnit::NumSuccs</a></div><div class="ttdeci">unsigned NumSuccs</div><div class="ttdoc">of SDep::Data sucss.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00267">ScheduleDAG.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a5eca2019521fd47b79fe5ef66d02fd43"><div class="ttname"><a href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">llvm::SDep::getLatency</a></div><div class="ttdeci">unsigned getLatency() const</div><div class="ttdoc">Returns the latency value for this edge, which roughly means the minimum number of cycles that must e...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00142">ScheduleDAG.h:142</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_af1bc954cd72ba2c13fd0d00fd47343a9"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#af1bc954cd72ba2c13fd0d00fd47343a9">llvm::InstrItineraryData::Itineraries</a></div><div class="ttdeci">const InstrItinerary * Itineraries</div><div class="ttdoc">Array of itineraries selected. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00113">MCInstrItineraries.h:113</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_a09cf3604c5581366940dad4a286d0ad0"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#a09cf3604c5581366940dad4a286d0ad0">OverrideLongCalls</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; OverrideLongCalls(&quot;hexagon-long-calls&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(false), cl::desc(&quot;If present, forces/disables the use of long calls&quot;))</div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a4ab4c0bfcb70883e983a325153b5a44e"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a4ab4c0bfcb70883e983a325153b5a44e">llvm::HexagonInstrInfo::canExecuteInBundle</a></div><div class="ttdeci">bool canExecuteInBundle(const MachineInstr &amp;First, const MachineInstr &amp;Second) const</div><div class="ttdoc">Can these instructions execute at the same time in a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02952">HexagonInstrInfo.cpp:2952</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00797">MCRegisterInfo.h:797</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_ac51913459c748e1d7176ab02946c4436a2267b8c0f3b8c12c5bbbf66978544a0d"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a2267b8c0f3b8c12c5bbbf66978544a0d">llvm::Hexagon::ArchEnum::V66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_ae72e804006fb285ff4da19a7eab85c37"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#ae72e804006fb285ff4da19a7eab85c37">llvm::HexagonSubtarget::useBSBScheduling</a></div><div class="ttdeci">bool useBSBScheduling() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00181">HexagonSubtarget.h:181</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">llvm::SDep::Output</a></div><div class="ttdoc">A register output-dependence (aka WAW). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00055">ScheduleDAG.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a76b3fc7c102561fb5210d5151531e409"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a76b3fc7c102561fb5210d5151531e409">llvm::SmallSet::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00218">SmallSet.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a72ab7e505379f677d0c955e547b65abc"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a72ab7e505379f677d0c955e547b65abc">llvm::HexagonSubtarget::getL1PrefetchDistance</a></div><div class="ttdeci">unsigned getL1PrefetchDistance() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00575">HexagonSubtarget.cpp:575</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a3f194fc9ae635216053fb7435c6c90d6"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a3f194fc9ae635216053fb7435c6c90d6">llvm::HexagonSubtarget::HexagonSubtarget</a></div><div class="ttdeci">HexagonSubtarget(const Triple &amp;TT, StringRef CPU, StringRef FS, const TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00079">HexagonSubtarget.cpp:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a03a2dc5f9f321a2ce28f5c641dfe5455"><div class="ttname"><a href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00480">ScheduleDAG.h:480</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a7406c398c67e53ee3937bf2b6df1c64e"><div class="ttname"><a href="classllvm_1_1SUnit.html#a7406c398c67e53ee3937bf2b6df1c64e">llvm::SUnit::isBoundaryNode</a></div><div class="ttdeci">bool isBoundaryNode() const</div><div class="ttdoc">Boundary nodes are placeholders for the boundary of the scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00344">ScheduleDAG.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_ac51913459c748e1d7176ab02946c4436a113b0d77002193057e4a99b66ceb8264"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a113b0d77002193057e4a99b66ceb8264">llvm::Hexagon::ArchEnum::V62</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon__MC_html_aa93fa22630383fe07736811e31c03f81"><div class="ttname"><a href="namespacellvm_1_1Hexagon__MC.html#aa93fa22630383fe07736811e31c03f81">llvm::Hexagon_MC::selectHexagonCPU</a></div><div class="ttdeci">StringRef selectHexagonCPU(StringRef CPU)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMCTargetDesc_8cpp_source.html#l00113">HexagonMCTargetDesc.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a664d2f5f4ef80988e6002f0258d9f824"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a664d2f5f4ef80988e6002f0258d9f824">llvm::HexagonInstrInfo::getBaseAndOffset</a></div><div class="ttdeci">MachineOperand * getBaseAndOffset(const MachineInstr &amp;MI, int64_t &amp;Offset, unsigned &amp;AccessSize) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03157">HexagonInstrInfo.cpp:3157</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_ab330d9a1d4b705737ae86e52903d09b1"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#ab330d9a1d4b705737ae86e52903d09b1">llvm::HexagonSubtarget::hasV60Ops</a></div><div class="ttdeci">bool hasV60Ops() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00136">HexagonSubtarget.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00869">MachineInstr.h:869</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a1eb8504bab5f794778d82db6ac829923"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a1eb8504bab5f794778d82db6ac829923">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::erase</a></div><div class="ttdeci">bool erase(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00272">DenseMap.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_addb1364902bd813841491d91970ce02b"><div class="ttname"><a href="classllvm_1_1SUnit.html#addb1364902bd813841491d91970ce02b">llvm::SUnit::setDepthDirty</a></div><div class="ttdeci">void setDepthDirty()</div><div class="ttdoc">Sets a flag in this node to indicate that its stored Depth value will require recomputation the next ...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00217">ScheduleDAG.cpp:217</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div><div class="ttdoc">ParseOptionalThreadLocal := /*empty. </div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a75b245e9ae0e3d67d8485468580f360f"><div class="ttname"><a href="classllvm_1_1SDep.html#a75b245e9ae0e3d67d8485468580f360f">llvm::SDep::isArtificial</a></div><div class="ttdeci">bool isArtificial() const</div><div class="ttdoc">Tests if this is an Order dependence that is marked as &quot;artificial&quot;, meaning it isn&amp;#39;t necessary for c...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00200">ScheduleDAG.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features. </div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00040">SubtargetFeature.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon__MC_html_aee59f67f23fccbef39abc4ecd6092d54"><div class="ttname"><a href="namespacellvm_1_1Hexagon__MC.html#aee59f67f23fccbef39abc4ecd6092d54">llvm::Hexagon_MC::completeHVXFeatures</a></div><div class="ttdeci">FeatureBitset completeHVXFeatures(const FeatureBitset &amp;FB)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMCTargetDesc_8cpp_source.html#l00335">HexagonMCTargetDesc.cpp:335</a></div></div>
<div class="ttc" id="HexagonSubtarget_8h_html"><div class="ttname"><a href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="structllvm_1_1HexagonSubtarget_1_1BankConflictMutation_html_a336138bbbfacbbb4be8c56d41f08b0c2"><div class="ttname"><a href="structllvm_1_1HexagonSubtarget_1_1BankConflictMutation.html#a336138bbbfacbbb4be8c56d41f08b0c2">llvm::HexagonSubtarget::BankConflictMutation::apply</a></div><div class="ttdeci">void apply(ScheduleDAGInstrs *DAG) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00262">HexagonSubtarget.cpp:262</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_a7fc71623ddbff258ffc89941aec2c31e"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#a7fc71623ddbff258ffc89941aec2c31e">EnableCheckBankConflict</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableCheckBankConflict(&quot;hexagon-check-bank-conflict&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(true), cl::desc(&quot;Enable checking for cache bank conflicts&quot;))</div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a6974489d4074d3084d8a3b0c256e2e79"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a6974489d4074d3084d8a3b0c256e2e79">llvm::HexagonSubtarget::OptLevel</a></div><div class="ttdeci">CodeGenOpt::Level OptLevel</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00064">HexagonSubtarget.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a3f9468f2e297b7f870241b8298006fc7"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a3f9468f2e297b7f870241b8298006fc7">llvm::HexagonInstrInfo::getAddrMode</a></div><div class="ttdeci">unsigned getAddrMode(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03148">HexagonInstrInfo.cpp:3148</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonSubtarget_1_1CallMutation_html_a6cd9122ce8216f80dd0921f844f7b7e1"><div class="ttname"><a href="structllvm_1_1HexagonSubtarget_1_1CallMutation.html#a6cd9122ce8216f80dd0921f844f7b7e1">llvm::HexagonSubtarget::CallMutation::apply</a></div><div class="ttdeci">void apply(ScheduleDAGInstrs *DAG) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00192">HexagonSubtarget.cpp:192</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonSubtarget_1_1UsrOverflowMutation_html_af2918620aeda858e99c7fac5f1e9eb16"><div class="ttname"><a href="structllvm_1_1HexagonSubtarget_1_1UsrOverflowMutation.html#af2918620aeda858e99c7fac5f1e9eb16">llvm::HexagonSubtarget::UsrOverflowMutation::apply</a></div><div class="ttdeci">void apply(ScheduleDAGInstrs *DAG) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00128">HexagonSubtarget.cpp:128</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00772">MCRegisterInfo.h:772</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9"><div class="ttname"><a href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">llvm::cl::ZeroOrMore</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00125">CommandLine.h:125</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_a17340aa44063be4e1484e902cd1218f9"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#a17340aa44063be4e1484e902cd1218f9">EnableSubregLiveness</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSubregLiveness(&quot;hexagon-subreg-liveness&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(true), cl::desc(&quot;Enable subregister liveness tracking for Hexagon&quot;))</div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">llvm::CodeGenOpt::None</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00053">CodeGen.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a892daa20eb21173ba89e9fe9702e7f6c"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn&amp;#39;t already there. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonII_html_a9bebdf970b4f51041ed3dee5d558a807a99b35d8c2faa352d834f3ae47577f687"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807a99b35d8c2faa352d834f3ae47577f687">llvm::HexagonII::TypeM</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonDepITypes_8h_source.html#l00052">HexagonDepITypes.h:52</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_aa95a0c3ca7afd943b3009a97923778a0"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#aa95a0c3ca7afd943b3009a97923778a0">EnablePredicatedCalls</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnablePredicatedCalls(&quot;hexagon-pred-calls&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(false), cl::desc(&quot;Consider calls to be predicable&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0">llvm::SDep::Order</a></div><div class="ttdoc">Any other ordering dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00056">ScheduleDAG.h:56</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_a3acf5830cbd78d2b22270e52e9966519"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#a3acf5830cbd78d2b22270e52e9966519">SchedPredsCloser</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; SchedPredsCloser(&quot;sched-preds-closer&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_af94fdaeffe4b4d40fe328351f509e954"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#af94fdaeffe4b4d40fe328351f509e954">llvm::HexagonSubtarget::useAA</a></div><div class="ttdeci">bool useAA() const override</div><div class="ttdoc">Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.). </div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00311">HexagonSubtarget.cpp:311</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65"><div class="ttname"><a href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">llvm::SDep::Barrier</a></div><div class="ttdoc">An unknown scheduling barrier. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00069">ScheduleDAG.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a86bfa4838cb7e42648615d27c94c8017"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">llvm::ScheduleDAGInstrs::addEdge</a></div><div class="ttdeci">bool addEdge(SUnit *SuccSU, const SDep &amp;PredDep)</div><div class="ttdoc">Add a DAG edge to the given SU with the given predecessor dependence data. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01200">ScheduleDAGInstrs.cpp:1200</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_ac8b6fb1294d29cd20bcac717ef753694"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#ac8b6fb1294d29cd20bcac717ef753694">llvm::HexagonSubtarget::enableMachineScheduler</a></div><div class="ttdeci">bool enableMachineScheduler() const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00391">HexagonSubtarget.cpp:391</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a131532019288db2e0e660c37e88ea418"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a131532019288db2e0e660c37e88ea418">llvm::HexagonSubtarget::usePredicatedCalls</a></div><div class="ttdeci">bool usePredicatedCalls() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00397">HexagonSubtarget.cpp:397</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_aeef31773a7eea482459f3a92d89546be"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#aeef31773a7eea482459f3a92d89546be">SchedRetvalOptimization</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; SchedRetvalOptimization(&quot;sched-retval-optimization&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(true))</div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a3ce175a0534b26be7c6b2bf962ecc135"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a3ce175a0534b26be7c6b2bf962ecc135">llvm::HexagonSubtarget::getPostRAMutations</a></div><div class="ttdeci">void getPostRAMutations(std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt;&gt; &amp;Mutations) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00375">HexagonSubtarget.cpp:375</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a6ecae06c10fab8169b03e2a74476b909"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a6ecae06c10fab8169b03e2a74476b909">llvm::HexagonSubtarget::UseBSBScheduling</a></div><div class="ttdeci">bool UseBSBScheduling</div><div class="ttdoc">True if the target should use Back-Skip-Back scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00067">HexagonSubtarget.h:67</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_ad75876eb10638ef04c71a02fd4f21447"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad75876eb10638ef04c71a02fd4f21447">llvm::HexagonInstrInfo::getType</a></div><div class="ttdeci">uint64_t getType(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04326">HexagonInstrInfo.cpp:4326</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="classHexagonGenSubtargetInfo_html"><div class="ttname"><a href="classHexagonGenSubtargetInfo.html">HexagonGenSubtargetInfo</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a876fb1471c55b3ed80077b2795be4561"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a876fb1471c55b3ed80077b2795be4561">llvm::HexagonSubtarget::enableSubRegLiveness</a></div><div class="ttdeci">bool enableSubRegLiveness() const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00579">HexagonSubtarget.cpp:579</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html">llvm::HexagonSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00042">HexagonSubtarget.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a6d40305a484e25250fccb5558b11b7b6"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a6d40305a484e25250fccb5558b11b7b6">llvm::HexagonSubtarget::adjustSchedDependency</a></div><div class="ttdeci">void adjustSchedDependency(SUnit *def, SUnit *use, SDep &amp;dep) const override</div><div class="ttdoc">Perform target specific adjustments to the latency of a schedule dependency. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8cpp_source.html#l00319">HexagonSubtarget.cpp:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonII_html_aee75e70da0fb5b84ea847ab7daf9429bafb1e2614f7998a319eed3dad0f6c26dc"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#aee75e70da0fb5b84ea847ab7daf9429bafb1e2614f7998a319eed3dad0f6c26dc">llvm::HexagonII::BaseImmOffset</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonBaseInfo_8h_source.html#l00039">HexagonBaseInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a148b76c8f993d4a3d95ac19c60e2ebe0"><div class="ttname"><a href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">llvm::SDep::setLatency</a></div><div class="ttdeci">void setLatency(unsigned Lat)</div><div class="ttdoc">Sets the latency for this edge. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00147">ScheduleDAG.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdoc">A ScheduleDAG for scheduling lists of MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00119">ScheduleDAGInstrs.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a7ea23e034bce71ffcfe2dd725d33f0b5"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a7ea23e034bce71ffcfe2dd725d33f0b5">llvm::HexagonSubtarget::ParseSubtargetFeatures</a></div><div class="ttdeci">void ParseSubtargetFeatures(StringRef CPU, StringRef FS)</div><div class="ttdoc">ParseSubtargetFeatures - Parses features string setting specified subtarget options. </div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1FeatureBitset_html_a1e1b8441be115201c7bd13566ecc0a6a"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html#a1e1b8441be115201c7bd13566ecc0a6a">llvm::FeatureBitset::reset</a></div><div class="ttdeci">constexpr FeatureBitset &amp; reset(unsigned I)</div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00071">SubtargetFeature.h:71</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1HexagonII_html_a9bebdf970b4f51041ed3dee5d558a807ac8da00149d1745b31ed82eae6e24309f"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807ac8da00149d1745b31ed82eae6e24309f">llvm::HexagonII::TypeS_2op</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonDepITypes_8h_source.html#l00058">HexagonDepITypes.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a348590624c488b04d0f9e227e6c3960e"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">llvm::ScheduleDAG::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdoc">Target instruction information. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonII_html_a9bebdf970b4f51041ed3dee5d558a807adcd6a5ee0158bda659f9cdd5122efeb2"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807adcd6a5ee0158bda659f9cdd5122efeb2">llvm::HexagonII::TypeS_3op</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonDepITypes_8h_source.html#l00059">HexagonDepITypes.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a055c65558a3e0f7d48f1ed3dde061199"><div class="ttname"><a href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">llvm::SDep::getKind</a></div><div class="ttdeci">Kind getKind() const</div><div class="ttdoc">Returns an enum value representing the kind of the dependence. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00486">ScheduleDAG.h:486</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_ac51913459c748e1d7176ab02946c4436a8336608773c499fd7e37000fac2f9cfd"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a8336608773c499fd7e37000fac2f9cfd">llvm::Hexagon::ArchEnum::V60</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a747bf9b1a33a90bae3b4dbf87eed97bb"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a747bf9b1a33a90bae3b4dbf87eed97bb">llvm::HexagonInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdoc">getOperandLatency - Compute and return the use operand latency of a given pair of def and use...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04094">HexagonInstrInfo.cpp:4094</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a53408c95a7bfb5443b43fb2134c3eb23"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">llvm::DenseMapBase::count</a></div><div class="ttdeci">size_type count(const_arg_type_t&lt; KeyT &gt; Val) const</div><div class="ttdoc">Return 1 if the specified key is in the map, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00145">DenseMap.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_ac51913459c748e1d7176ab02946c4436a7e2f25174ce09de028190095cc693a5e"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#ac51913459c748e1d7176ab02946c4436a7e2f25174ce09de028190095cc693a5e">llvm::Hexagon::ArchEnum::V55</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a5ba3791568e29a8d9214ec7dad855a56"><div class="ttname"><a href="classllvm_1_1SUnit.html#a5ba3791568e29a8d9214ec7dad855a56">llvm::SUnit::setHeightDirty</a></div><div class="ttdeci">void setHeightDirty()</div><div class="ttdoc">Sets a flag in this node to indicate that its stored Height value will require recomputation the next...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00232">ScheduleDAG.cpp:232</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="HexagonMCTargetDesc_8h_html"><div class="ttname"><a href="HexagonMCTargetDesc_8h.html">HexagonMCTargetDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_af92bf49ed4846e026e68c380d74d7b15"><div class="ttname"><a href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">llvm::SUnit::addPred</a></div><div class="ttdeci">bool addPred(const SDep &amp;D, bool Required=true)</div><div class="ttdoc">Adds the specified edge as a pred of the current node if not already. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00107">ScheduleDAG.cpp:107</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a0b587d8644ef2a545907e933958ef8ab"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">llvm::HexagonSubtarget::getInstrInfo</a></div><div class="ttdeci">const HexagonInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00103">HexagonSubtarget.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"><div class="ttname"><a href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">llvm::SDep::Artificial</a></div><div class="ttdoc">Arbitrary strong DAG edge (no real dependence). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00072">ScheduleDAG.h:72</a></div></div>
<div class="ttc" id="HexagonRegisterInfo_8h_html"><div class="ttname"><a href="HexagonRegisterInfo_8h.html">HexagonRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_ac71d4e40e3f6b7737c592ff2d35326e7"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#ac71d4e40e3f6b7737c592ff2d35326e7">EnableBSBSched</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableBSBSched(&quot;enable-bsb-sched&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_a446e90352db4cb3365085101aa28448e"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#a446e90352db4cb3365085101aa28448e">DisableHexagonMISched</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableHexagonMISched(&quot;disable-hexagon-misched&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(false), cl::desc(&quot;Disable Hexagon MI Scheduling&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdoc">The scheduling units. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00562">ScheduleDAG.h:562</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a274909b1f31ad2d3d3379de55467d377"><div class="ttname"><a href="classllvm_1_1SUnit.html#a274909b1f31ad2d3d3379de55467d377">llvm::SUnit::isInstr</a></div><div class="ttdeci">bool isInstr() const</div><div class="ttdoc">Returns true if this SUnit refers to a machine instruction as opposed to an SDNode. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00362">ScheduleDAG.h:362</a></div></div>
<div class="ttc" id="HexagonInstrInfo_8h_html"><div class="ttname"><a href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ae67719f41ce92d645a687f546ccffccc"><div class="ttname"><a href="namespacellvm.html#ae67719f41ce92d645a687f546ccffccc">llvm::HexagonDisableDuplex</a></div><div class="ttdeci">cl::opt&lt; bool &gt; HexagonDisableDuplex</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="HexagonSubtarget_8cpp_html_ad73da93d37d21499871c1860bf8d3185"><div class="ttname"><a href="HexagonSubtarget_8cpp.html#ad73da93d37d21499871c1860bf8d3185">EnableDotCurSched</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableDotCurSched(&quot;enable-cur-sched&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(true), cl::desc(&quot;Enable the scheduler to generate .cur&quot;))</div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a2a98f19750ba941ce791b75ca6d77e48"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">llvm::SmallSet::count</a></div><div class="ttdeci">size_type count(const T &amp;V) const</div><div class="ttdoc">count - Return 1 if the element is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00164">SmallSet.h:164</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:10 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
