inst u_bit_field: rggen::rggen_bit_field #(
  WIDTH:          <%= width %>,
  INITIAL_VALUE:  <%= initial_value %>,
  SW_WRITE_ONCE:  <%= write_once? %>,
  TRIGGER:        <%= rwtrg? %>
)(
  i_clk:            <%= clock %>,
  i_rst:            <%= reset %>,
  bit_field_if:     <%= bit_field_if %>,
  o_write_trigger:  <%= write_trigger_signal %>,
  o_read_trigger:   <%= read_trigger_signal %>,
  o_value:          <%= value_out[loop_variables] %>
);
