Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_matmul_clock.ip --block-symbol-file --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_matmul_clock --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_matmul_clock.ip --synthesis=VERILOG --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_matmul_clock --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: matmul_afu_matmul_clock: "Transforming system: matmul_afu_matmul_clock"
Info: matmul_afu_matmul_clock: "Naming system components in system: matmul_afu_matmul_clock"
Info: matmul_afu_matmul_clock: "Processing generation queue"
Info: matmul_afu_matmul_clock: "Generating: matmul_afu_matmul_clock"
Info: matmul_afu_matmul_clock: Done "matmul_afu_matmul_clock" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
