
avalon_test.elf:     file format elf32-littlenios2
avalon_test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00008020

Program Header:
    LOAD off    0x00001000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00008020 paddr 0x00008020 align 2**12
         filesz 0x000006e4 memsz 0x000006e4 flags r-x
    LOAD off    0x00001704 vaddr 0x00008704 paddr 0x000087f4 align 2**12
         filesz 0x000000f0 memsz 0x000000f0 flags rw-
    LOAD off    0x000018e4 vaddr 0x000088e4 paddr 0x000088e4 align 2**12
         filesz 0x00000000 memsz 0x00000010 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00008000  00008000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000000  00008020  00008020  000017f4  2**0
                  CONTENTS
  2 .text         000006a4  00008020  00008020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000040  000086c4  000086c4  000016c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000000f0  00008704  000087f4  00001704  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000010  000088e4  000088e4  000018e4  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  000088f4  000088f4  000017f4  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000017f4  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000002a0  00000000  00000000  00001818  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00002b49  00000000  00000000  00001ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000010f1  00000000  00000000  00004601  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00001361  00000000  00000000  000056f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000354  00000000  00000000  00006a54  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000dcb  00000000  00000000  00006da8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000a07  00000000  00000000  00007b73  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0000857c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000160  00000000  00000000  000085c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00009846  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  00009849  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00009855  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00009856  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00009857  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0000985b  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0000985f  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  00009863  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0000986e  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00009879  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000a  00000000  00000000  00009884  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000032  00000000  00000000  0000988e  2**0
                  CONTENTS, READONLY
 29 .jdi          000050ee  00000000  00000000  000098c0  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0004490c  00000000  00000000  0000e9ae  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00008000 l    d  .entry	00000000 .entry
00008020 l    d  .exceptions	00000000 .exceptions
00008020 l    d  .text	00000000 .text
000086c4 l    d  .rodata	00000000 .rodata
00008704 l    d  .rwdata	00000000 .rwdata
000088e4 l    d  .bss	00000000 .bss
000088f4 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../avalon_test_bsp//obj/HAL/src/crt0.o
00008058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 hello_world_small.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00008704 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00008368 g     F .text	0000002c alt_main
000080c8 g     F .text	00000080 _puts_r
000087f4 g       *ABS*	00000000 __flash_rwdata_start
000084e0 g     F .text	00000008 altera_nios2_gen2_irq_init
00008000 g     F .entry	0000000c __reset
00008020 g       *ABS*	00000000 __flash_exceptions_start
000088e4 g     O .bss	00000004 errno
000088ec g     O .bss	00000004 alt_argv
000107e4 g       *ABS*	00000000 _gp
00008394 g     F .text	00000004 usleep
00008148 g     F .text	00000014 puts
00008000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
000085e0 g     F .text	00000064 .hidden __udivsi3
00008070 g     F .text	00000014 stop_anemometer
000087e4 g     O .rwdata	00000004 _global_impure_ptr
00008084 g     F .text	0000000c read_anemometer_data
000088f4 g       *ABS*	00000000 __bss_end
000084d8 g     F .text	00000004 alt_dcache_flush_all
000087f4 g       *ABS*	00000000 __ram_rwdata_end
00008398 g     F .text	00000060 write
00008704 g       *ABS*	00000000 __ram_rodata_end
000087ec g     O .rwdata	00000004 jtag_uart_0
00008644 g     F .text	00000058 .hidden __umodsi3
000088f4 g       *ABS*	00000000 end
0000ce20 g       *ABS*	00000000 __alt_stack_pointer
0000841c g     F .text	00000034 altera_avalon_jtag_uart_write
00008020 g     F .text	0000003c _start
00008418 g     F .text	00000004 alt_sys_init
0000869c g     F .text	00000028 .hidden __mulsi3
00008704 g       *ABS*	00000000 __ram_rwdata_start
000086c4 g       *ABS*	00000000 __ram_rodata_start
00008450 g     F .text	00000088 alt_busy_sleep
000088f4 g       *ABS*	00000000 __alt_stack_base
00008178 g     F .text	000000b8 __sfvwrite_small_dev
000088e4 g       *ABS*	00000000 __bss_start
00008090 g     F .text	00000038 main
000088e8 g     O .bss	00000004 alt_envp
000087f0 g     O .rwdata	00000004 alt_errno
000084e8 g     F .text	00000084 .hidden __divsi3
000086c4 g       *ABS*	00000000 __flash_rodata_start
000083f8 g     F .text	00000020 alt_irq_init
00008230 g     F .text	00000058 _write_r
000087e8 g     O .rwdata	00000004 _impure_ptr
000088f0 g     O .bss	00000004 alt_argc
00008020 g       *ABS*	00000000 __ram_exceptions_start
000087f4 g       *ABS*	00000000 _edata
000088f4 g       *ABS*	00000000 _end
00008020 g       *ABS*	00000000 __ram_exceptions_end
0000805c g     F .text	00000014 start_anemometer
0000856c g     F .text	00000074 .hidden __modsi3
0000ce20 g       *ABS*	00000000 __alt_data_end
0000800c g       .entry	00000000 _exit
0000815c g     F .text	0000001c strlen
000084dc g     F .text	00000004 alt_icache_flush_all
00008288 g     F .text	000000e0 alt_load



Disassembly of section .entry:

00008000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    8000:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    8004:	08600814 	ori	at,at,32800
    jmp r1
    8008:	0800683a 	jmp	at

0000800c <_exit>:
	...

Disassembly of section .text:

00008020 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    8020:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
    8024:	def38814 	ori	sp,sp,52768
    movhi gp, %hi(_gp)
    8028:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
    802c:	d681f914 	ori	gp,gp,2020
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    8030:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    8034:	10a23914 	ori	r2,r2,35044

    movhi r3, %hi(__bss_end)
    8038:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    803c:	18e23d14 	ori	r3,r3,35060

    beq r2, r3, 1f
    8040:	10c00326 	beq	r2,r3,8050 <_start+0x30>

0:
    stw zero, (r2)
    8044:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    8048:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    804c:	10fffd36 	bltu	r2,r3,8044 <_gp+0xffff7860>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    8050:	00082880 	call	8288 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    8054:	00083680 	call	8368 <alt_main>

00008058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    8058:	003fff06 	br	8058 <_gp+0xffff7874>

0000805c <start_anemometer>:
// Adresses des registres à l'intérieur de ton périphérique
#define ANEM_CONFIG_REG (unsigned int *)(AVALON_MESURE_FREQ_0_BASE)  // Registre de configuration (Start/Stop, Continu, Raz_n)
#define ANEM_CODE_REG (unsigned int *)(AVALON_MESURE_FREQ_0_BASE + 4)    // Registre contenant les données (Valid, Data_anemometre)
void start_anemometer() {
    // Configuration : Start=1, Continu=0, Raz_n=1 (b2=1, b1=0, b0=1)
    *ANEM_CONFIG_REG = 0x03;
    805c:	00800074 	movhi	r2,1
    8060:	00c000c4 	movi	r3,3
    8064:	10841404 	addi	r2,r2,4176
    8068:	10c00015 	stw	r3,0(r2)
    806c:	f800283a 	ret

00008070 <stop_anemometer>:
}

void stop_anemometer() {
    // Stop the anemometer (b2=0 pour arrêter)
    IOWR(ANEM_CONFIG_REG, 0, 0b001);  // Continuer avec raz_n=1, mais stop
    8070:	00800074 	movhi	r2,1
    8074:	10841404 	addi	r2,r2,4176
    8078:	00c00044 	movi	r3,1
    807c:	10c00035 	stwio	r3,0(r2)
    8080:	f800283a 	ret

00008084 <read_anemometer_data>:
        printf("Données  valides\n");
        printf("frequence = %uKm/h\n",code_data);
    }
    else {

    	printf("Données  non valides\n");
    8084:	01000074 	movhi	r4,1
    8088:	2121b104 	addi	r4,r4,-31036
    808c:	00081481 	jmpi	8148 <puts>

00008090 <main>:
    }

}

int main() {
    printf("Initialisation de l'anémomètre...\n");
    8090:	01000074 	movhi	r4,1
    	printf("Données  non valides\n");
    }

}

int main() {
    8094:	deffff04 	addi	sp,sp,-4
    printf("Initialisation de l'anémomètre...\n");
    8098:	2121b704 	addi	r4,r4,-31012
    	printf("Données  non valides\n");
    }

}

int main() {
    809c:	dfc00015 	stw	ra,0(sp)
    printf("Initialisation de l'anémomètre...\n");
    80a0:	00081480 	call	8148 <puts>
// Adresses des registres à l'intérieur de ton périphérique
#define ANEM_CONFIG_REG (unsigned int *)(AVALON_MESURE_FREQ_0_BASE)  // Registre de configuration (Start/Stop, Continu, Raz_n)
#define ANEM_CODE_REG (unsigned int *)(AVALON_MESURE_FREQ_0_BASE + 4)    // Registre contenant les données (Valid, Data_anemometre)
void start_anemometer() {
    // Configuration : Start=1, Continu=0, Raz_n=1 (b2=1, b1=0, b0=1)
    *ANEM_CONFIG_REG = 0x03;
    80a4:	00800074 	movhi	r2,1
    80a8:	00c000c4 	movi	r3,3
    80ac:	10841404 	addi	r2,r2,4176
    80b0:	10c00015 	stw	r3,0(r2)
    // Démarrer l'anémomètre
    start_anemometer();

    while (1) {
        // Lire la fréquence calculée toutes les 1 seconde
    	read_anemometer_data();
    80b4:	00080840 	call	8084 <read_anemometer_data>
        usleep(1000000);  // Pause d'une seconde (1 000 000 microsecondes)
    80b8:	010003f4 	movhi	r4,15
    80bc:	21109004 	addi	r4,r4,16960
    80c0:	00083940 	call	8394 <usleep>
    80c4:	003ffb06 	br	80b4 <_gp+0xffff78d0>

000080c8 <_puts_r>:
    80c8:	defffd04 	addi	sp,sp,-12
    80cc:	dc000015 	stw	r16,0(sp)
    80d0:	2021883a 	mov	r16,r4
    80d4:	2809883a 	mov	r4,r5
    80d8:	dfc00215 	stw	ra,8(sp)
    80dc:	dc400115 	stw	r17,4(sp)
    80e0:	2823883a 	mov	r17,r5
    80e4:	000815c0 	call	815c <strlen>
    80e8:	81400217 	ldw	r5,8(r16)
    80ec:	01000074 	movhi	r4,1
    80f0:	21205e04 	addi	r4,r4,-32392
    80f4:	29000115 	stw	r4,4(r5)
    80f8:	100f883a 	mov	r7,r2
    80fc:	880d883a 	mov	r6,r17
    8100:	8009883a 	mov	r4,r16
    8104:	00081780 	call	8178 <__sfvwrite_small_dev>
    8108:	00ffffc4 	movi	r3,-1
    810c:	10c00926 	beq	r2,r3,8134 <_puts_r+0x6c>
    8110:	81400217 	ldw	r5,8(r16)
    8114:	01800074 	movhi	r6,1
    8118:	01c00044 	movi	r7,1
    811c:	28800117 	ldw	r2,4(r5)
    8120:	31a1c004 	addi	r6,r6,-30976
    8124:	8009883a 	mov	r4,r16
    8128:	103ee83a 	callr	r2
    812c:	10bfffe0 	cmpeqi	r2,r2,-1
    8130:	0085c83a 	sub	r2,zero,r2
    8134:	dfc00217 	ldw	ra,8(sp)
    8138:	dc400117 	ldw	r17,4(sp)
    813c:	dc000017 	ldw	r16,0(sp)
    8140:	dec00304 	addi	sp,sp,12
    8144:	f800283a 	ret

00008148 <puts>:
    8148:	00800074 	movhi	r2,1
    814c:	10a1fa04 	addi	r2,r2,-30744
    8150:	200b883a 	mov	r5,r4
    8154:	11000017 	ldw	r4,0(r2)
    8158:	00080c81 	jmpi	80c8 <_puts_r>

0000815c <strlen>:
    815c:	2005883a 	mov	r2,r4
    8160:	10c00007 	ldb	r3,0(r2)
    8164:	18000226 	beq	r3,zero,8170 <strlen+0x14>
    8168:	10800044 	addi	r2,r2,1
    816c:	003ffc06 	br	8160 <_gp+0xffff797c>
    8170:	1105c83a 	sub	r2,r2,r4
    8174:	f800283a 	ret

00008178 <__sfvwrite_small_dev>:
    8178:	2880000b 	ldhu	r2,0(r5)
    817c:	1080020c 	andi	r2,r2,8
    8180:	10002126 	beq	r2,zero,8208 <__sfvwrite_small_dev+0x90>
    8184:	2880008f 	ldh	r2,2(r5)
    8188:	defffa04 	addi	sp,sp,-24
    818c:	dc000015 	stw	r16,0(sp)
    8190:	dfc00515 	stw	ra,20(sp)
    8194:	dd000415 	stw	r20,16(sp)
    8198:	dcc00315 	stw	r19,12(sp)
    819c:	dc800215 	stw	r18,8(sp)
    81a0:	dc400115 	stw	r17,4(sp)
    81a4:	2821883a 	mov	r16,r5
    81a8:	10001216 	blt	r2,zero,81f4 <__sfvwrite_small_dev+0x7c>
    81ac:	2027883a 	mov	r19,r4
    81b0:	3025883a 	mov	r18,r6
    81b4:	3823883a 	mov	r17,r7
    81b8:	05010004 	movi	r20,1024
    81bc:	04400b0e 	bge	zero,r17,81ec <__sfvwrite_small_dev+0x74>
    81c0:	880f883a 	mov	r7,r17
    81c4:	a440010e 	bge	r20,r17,81cc <__sfvwrite_small_dev+0x54>
    81c8:	01c10004 	movi	r7,1024
    81cc:	8140008f 	ldh	r5,2(r16)
    81d0:	900d883a 	mov	r6,r18
    81d4:	9809883a 	mov	r4,r19
    81d8:	00082300 	call	8230 <_write_r>
    81dc:	0080050e 	bge	zero,r2,81f4 <__sfvwrite_small_dev+0x7c>
    81e0:	88a3c83a 	sub	r17,r17,r2
    81e4:	90a5883a 	add	r18,r18,r2
    81e8:	003ff406 	br	81bc <_gp+0xffff79d8>
    81ec:	0005883a 	mov	r2,zero
    81f0:	00000706 	br	8210 <__sfvwrite_small_dev+0x98>
    81f4:	8080000b 	ldhu	r2,0(r16)
    81f8:	10801014 	ori	r2,r2,64
    81fc:	8080000d 	sth	r2,0(r16)
    8200:	00bfffc4 	movi	r2,-1
    8204:	00000206 	br	8210 <__sfvwrite_small_dev+0x98>
    8208:	00bfffc4 	movi	r2,-1
    820c:	f800283a 	ret
    8210:	dfc00517 	ldw	ra,20(sp)
    8214:	dd000417 	ldw	r20,16(sp)
    8218:	dcc00317 	ldw	r19,12(sp)
    821c:	dc800217 	ldw	r18,8(sp)
    8220:	dc400117 	ldw	r17,4(sp)
    8224:	dc000017 	ldw	r16,0(sp)
    8228:	dec00604 	addi	sp,sp,24
    822c:	f800283a 	ret

00008230 <_write_r>:
    8230:	defffd04 	addi	sp,sp,-12
    8234:	dc000015 	stw	r16,0(sp)
    8238:	04000074 	movhi	r16,1
    823c:	dc400115 	stw	r17,4(sp)
    8240:	84223904 	addi	r16,r16,-30492
    8244:	2023883a 	mov	r17,r4
    8248:	2809883a 	mov	r4,r5
    824c:	300b883a 	mov	r5,r6
    8250:	380d883a 	mov	r6,r7
    8254:	dfc00215 	stw	ra,8(sp)
    8258:	80000015 	stw	zero,0(r16)
    825c:	00083980 	call	8398 <write>
    8260:	00ffffc4 	movi	r3,-1
    8264:	10c0031e 	bne	r2,r3,8274 <_write_r+0x44>
    8268:	80c00017 	ldw	r3,0(r16)
    826c:	18000126 	beq	r3,zero,8274 <_write_r+0x44>
    8270:	88c00015 	stw	r3,0(r17)
    8274:	dfc00217 	ldw	ra,8(sp)
    8278:	dc400117 	ldw	r17,4(sp)
    827c:	dc000017 	ldw	r16,0(sp)
    8280:	dec00304 	addi	sp,sp,12
    8284:	f800283a 	ret

00008288 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    8288:	deffff04 	addi	sp,sp,-4
    828c:	01000074 	movhi	r4,1
    8290:	01400074 	movhi	r5,1
    8294:	dfc00015 	stw	ra,0(sp)
    8298:	2121c104 	addi	r4,r4,-30972
    829c:	2961fd04 	addi	r5,r5,-30732

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    82a0:	2140061e 	bne	r4,r5,82bc <alt_load+0x34>
    82a4:	01000074 	movhi	r4,1
    82a8:	01400074 	movhi	r5,1
    82ac:	21200804 	addi	r4,r4,-32736
    82b0:	29600804 	addi	r5,r5,-32736
    82b4:	2140121e 	bne	r4,r5,8300 <alt_load+0x78>
    82b8:	00000b06 	br	82e8 <alt_load+0x60>
    82bc:	00c00074 	movhi	r3,1
    82c0:	18e1fd04 	addi	r3,r3,-30732
    82c4:	1907c83a 	sub	r3,r3,r4
    82c8:	0005883a 	mov	r2,zero
  {
    while( to != end )
    82cc:	10fff526 	beq	r2,r3,82a4 <_gp+0xffff7ac0>
    {
      *to++ = *from++;
    82d0:	114f883a 	add	r7,r2,r5
    82d4:	39c00017 	ldw	r7,0(r7)
    82d8:	110d883a 	add	r6,r2,r4
    82dc:	10800104 	addi	r2,r2,4
    82e0:	31c00015 	stw	r7,0(r6)
    82e4:	003ff906 	br	82cc <_gp+0xffff7ae8>
    82e8:	01000074 	movhi	r4,1
    82ec:	01400074 	movhi	r5,1
    82f0:	2121b104 	addi	r4,r4,-31036
    82f4:	2961b104 	addi	r5,r5,-31036

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    82f8:	2140101e 	bne	r4,r5,833c <alt_load+0xb4>
    82fc:	00000b06 	br	832c <alt_load+0xa4>
    8300:	00c00074 	movhi	r3,1
    8304:	18e00804 	addi	r3,r3,-32736
    8308:	1907c83a 	sub	r3,r3,r4
    830c:	0005883a 	mov	r2,zero
  {
    while( to != end )
    8310:	10fff526 	beq	r2,r3,82e8 <_gp+0xffff7b04>
    {
      *to++ = *from++;
    8314:	114f883a 	add	r7,r2,r5
    8318:	39c00017 	ldw	r7,0(r7)
    831c:	110d883a 	add	r6,r2,r4
    8320:	10800104 	addi	r2,r2,4
    8324:	31c00015 	stw	r7,0(r6)
    8328:	003ff906 	br	8310 <_gp+0xffff7b2c>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    832c:	00084d80 	call	84d8 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
    8330:	dfc00017 	ldw	ra,0(sp)
    8334:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
    8338:	00084dc1 	jmpi	84dc <alt_icache_flush_all>
    833c:	00c00074 	movhi	r3,1
    8340:	18e1c104 	addi	r3,r3,-30972
    8344:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    8348:	0005883a 	mov	r2,zero
  {
    while( to != end )
    834c:	18bff726 	beq	r3,r2,832c <_gp+0xffff7b48>
    {
      *to++ = *from++;
    8350:	114f883a 	add	r7,r2,r5
    8354:	39c00017 	ldw	r7,0(r7)
    8358:	110d883a 	add	r6,r2,r4
    835c:	10800104 	addi	r2,r2,4
    8360:	31c00015 	stw	r7,0(r6)
    8364:	003ff906 	br	834c <_gp+0xffff7b68>

00008368 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    8368:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    836c:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    8370:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    8374:	00083f80 	call	83f8 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    8378:	00084180 	call	8418 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    837c:	d1a04117 	ldw	r6,-32508(gp)
    8380:	d1604217 	ldw	r5,-32504(gp)
    8384:	d1204317 	ldw	r4,-32500(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
    8388:	dfc00017 	ldw	ra,0(sp)
    838c:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    8390:	00080901 	jmpi	8090 <main>

00008394 <usleep>:
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  return alt_busy_sleep(us);
    8394:	00084501 	jmpi	8450 <alt_busy_sleep>

00008398 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
    8398:	00800044 	movi	r2,1
    839c:	20800226 	beq	r4,r2,83a8 <write+0x10>
    83a0:	00800084 	movi	r2,2
    83a4:	2080041e 	bne	r4,r2,83b8 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
    83a8:	01000074 	movhi	r4,1
    83ac:	000f883a 	mov	r7,zero
    83b0:	2121fb04 	addi	r4,r4,-30740
    83b4:	000841c1 	jmpi	841c <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    83b8:	d0a00317 	ldw	r2,-32756(gp)
    83bc:	10000926 	beq	r2,zero,83e4 <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    83c0:	deffff04 	addi	sp,sp,-4
    83c4:	dfc00015 	stw	ra,0(sp)
    83c8:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
    83cc:	00c01444 	movi	r3,81
    83d0:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
    83d4:	00bfffc4 	movi	r2,-1
    83d8:	dfc00017 	ldw	ra,0(sp)
    83dc:	dec00104 	addi	sp,sp,4
    83e0:	f800283a 	ret
    83e4:	d0a04004 	addi	r2,gp,-32512
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
    83e8:	00c01444 	movi	r3,81
    83ec:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
    83f0:	00bfffc4 	movi	r2,-1
    83f4:	f800283a 	ret

000083f8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    83f8:	deffff04 	addi	sp,sp,-4
    83fc:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
    8400:	00084e00 	call	84e0 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    8404:	00800044 	movi	r2,1
    8408:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    840c:	dfc00017 	ldw	ra,0(sp)
    8410:	dec00104 	addi	sp,sp,4
    8414:	f800283a 	ret

00008418 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    8418:	f800283a 	ret

0000841c <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
    841c:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    8420:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
    8424:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    8428:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
    842c:	2980072e 	bgeu	r5,r6,844c <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    8430:	38c00037 	ldwio	r3,0(r7)
    8434:	18ffffec 	andhi	r3,r3,65535
    8438:	183ffc26 	beq	r3,zero,842c <_gp+0xffff7c48>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
    843c:	28c00007 	ldb	r3,0(r5)
    8440:	20c00035 	stwio	r3,0(r4)
    8444:	29400044 	addi	r5,r5,1
    8448:	003ff806 	br	842c <_gp+0xffff7c48>

  return count;
}
    844c:	f800283a 	ret

00008450 <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    8450:	014666b4 	movhi	r5,6554
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    8454:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    8458:	29666644 	addi	r5,r5,-26215
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    845c:	dc000015 	stw	r16,0(sp)
    8460:	dfc00115 	stw	ra,4(sp)
    8464:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    8468:	00085e00 	call	85e0 <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    846c:	10001026 	beq	r2,zero,84b0 <alt_busy_sleep+0x60>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    8470:	01600034 	movhi	r5,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    8474:	013999b4 	movhi	r4,58982
    8478:	0007883a 	mov	r3,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    847c:	297fffc4 	addi	r5,r5,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    8480:	211999c4 	addi	r4,r4,26215
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    8484:	297fffc4 	addi	r5,r5,-1
    8488:	283ffe1e 	bne	r5,zero,8484 <_gp+0xffff7ca0>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    848c:	18c00044 	addi	r3,r3,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    8490:	8121883a 	add	r16,r16,r4
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    8494:	18bffb16 	blt	r3,r2,8484 <_gp+0xffff7ca0>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    8498:	01400144 	movi	r5,5
    849c:	8009883a 	mov	r4,r16
    84a0:	000869c0 	call	869c <__mulsi3>
    84a4:	10bfffc4 	addi	r2,r2,-1
    84a8:	103ffe1e 	bne	r2,zero,84a4 <_gp+0xffff7cc0>
    84ac:	00000506 	br	84c4 <alt_busy_sleep+0x74>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    84b0:	01400144 	movi	r5,5
    84b4:	8009883a 	mov	r4,r16
    84b8:	000869c0 	call	869c <__mulsi3>
    84bc:	10bfffc4 	addi	r2,r2,-1
    84c0:	00bffe16 	blt	zero,r2,84bc <_gp+0xffff7cd8>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
    84c4:	0005883a 	mov	r2,zero
    84c8:	dfc00117 	ldw	ra,4(sp)
    84cc:	dc000017 	ldw	r16,0(sp)
    84d0:	dec00204 	addi	sp,sp,8
    84d4:	f800283a 	ret

000084d8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    84d8:	f800283a 	ret

000084dc <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    84dc:	f800283a 	ret

000084e0 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    84e0:	000170fa 	wrctl	ienable,zero
    84e4:	f800283a 	ret

000084e8 <__divsi3>:
    84e8:	20001b16 	blt	r4,zero,8558 <__divsi3+0x70>
    84ec:	000f883a 	mov	r7,zero
    84f0:	28001616 	blt	r5,zero,854c <__divsi3+0x64>
    84f4:	200d883a 	mov	r6,r4
    84f8:	29001a2e 	bgeu	r5,r4,8564 <__divsi3+0x7c>
    84fc:	00800804 	movi	r2,32
    8500:	00c00044 	movi	r3,1
    8504:	00000106 	br	850c <__divsi3+0x24>
    8508:	10000d26 	beq	r2,zero,8540 <__divsi3+0x58>
    850c:	294b883a 	add	r5,r5,r5
    8510:	10bfffc4 	addi	r2,r2,-1
    8514:	18c7883a 	add	r3,r3,r3
    8518:	293ffb36 	bltu	r5,r4,8508 <_gp+0xffff7d24>
    851c:	0005883a 	mov	r2,zero
    8520:	18000726 	beq	r3,zero,8540 <__divsi3+0x58>
    8524:	0005883a 	mov	r2,zero
    8528:	31400236 	bltu	r6,r5,8534 <__divsi3+0x4c>
    852c:	314dc83a 	sub	r6,r6,r5
    8530:	10c4b03a 	or	r2,r2,r3
    8534:	1806d07a 	srli	r3,r3,1
    8538:	280ad07a 	srli	r5,r5,1
    853c:	183ffa1e 	bne	r3,zero,8528 <_gp+0xffff7d44>
    8540:	38000126 	beq	r7,zero,8548 <__divsi3+0x60>
    8544:	0085c83a 	sub	r2,zero,r2
    8548:	f800283a 	ret
    854c:	014bc83a 	sub	r5,zero,r5
    8550:	39c0005c 	xori	r7,r7,1
    8554:	003fe706 	br	84f4 <_gp+0xffff7d10>
    8558:	0109c83a 	sub	r4,zero,r4
    855c:	01c00044 	movi	r7,1
    8560:	003fe306 	br	84f0 <_gp+0xffff7d0c>
    8564:	00c00044 	movi	r3,1
    8568:	003fee06 	br	8524 <_gp+0xffff7d40>

0000856c <__modsi3>:
    856c:	20001716 	blt	r4,zero,85cc <__modsi3+0x60>
    8570:	000f883a 	mov	r7,zero
    8574:	2005883a 	mov	r2,r4
    8578:	28001216 	blt	r5,zero,85c4 <__modsi3+0x58>
    857c:	2900162e 	bgeu	r5,r4,85d8 <__modsi3+0x6c>
    8580:	01800804 	movi	r6,32
    8584:	00c00044 	movi	r3,1
    8588:	00000106 	br	8590 <__modsi3+0x24>
    858c:	30000a26 	beq	r6,zero,85b8 <__modsi3+0x4c>
    8590:	294b883a 	add	r5,r5,r5
    8594:	31bfffc4 	addi	r6,r6,-1
    8598:	18c7883a 	add	r3,r3,r3
    859c:	293ffb36 	bltu	r5,r4,858c <_gp+0xffff7da8>
    85a0:	18000526 	beq	r3,zero,85b8 <__modsi3+0x4c>
    85a4:	1806d07a 	srli	r3,r3,1
    85a8:	11400136 	bltu	r2,r5,85b0 <__modsi3+0x44>
    85ac:	1145c83a 	sub	r2,r2,r5
    85b0:	280ad07a 	srli	r5,r5,1
    85b4:	183ffb1e 	bne	r3,zero,85a4 <_gp+0xffff7dc0>
    85b8:	38000126 	beq	r7,zero,85c0 <__modsi3+0x54>
    85bc:	0085c83a 	sub	r2,zero,r2
    85c0:	f800283a 	ret
    85c4:	014bc83a 	sub	r5,zero,r5
    85c8:	003fec06 	br	857c <_gp+0xffff7d98>
    85cc:	0109c83a 	sub	r4,zero,r4
    85d0:	01c00044 	movi	r7,1
    85d4:	003fe706 	br	8574 <_gp+0xffff7d90>
    85d8:	00c00044 	movi	r3,1
    85dc:	003ff106 	br	85a4 <_gp+0xffff7dc0>

000085e0 <__udivsi3>:
    85e0:	200d883a 	mov	r6,r4
    85e4:	2900152e 	bgeu	r5,r4,863c <__udivsi3+0x5c>
    85e8:	28001416 	blt	r5,zero,863c <__udivsi3+0x5c>
    85ec:	00800804 	movi	r2,32
    85f0:	00c00044 	movi	r3,1
    85f4:	00000206 	br	8600 <__udivsi3+0x20>
    85f8:	10000e26 	beq	r2,zero,8634 <__udivsi3+0x54>
    85fc:	28000516 	blt	r5,zero,8614 <__udivsi3+0x34>
    8600:	294b883a 	add	r5,r5,r5
    8604:	10bfffc4 	addi	r2,r2,-1
    8608:	18c7883a 	add	r3,r3,r3
    860c:	293ffa36 	bltu	r5,r4,85f8 <_gp+0xffff7e14>
    8610:	18000826 	beq	r3,zero,8634 <__udivsi3+0x54>
    8614:	0005883a 	mov	r2,zero
    8618:	31400236 	bltu	r6,r5,8624 <__udivsi3+0x44>
    861c:	314dc83a 	sub	r6,r6,r5
    8620:	10c4b03a 	or	r2,r2,r3
    8624:	1806d07a 	srli	r3,r3,1
    8628:	280ad07a 	srli	r5,r5,1
    862c:	183ffa1e 	bne	r3,zero,8618 <_gp+0xffff7e34>
    8630:	f800283a 	ret
    8634:	0005883a 	mov	r2,zero
    8638:	f800283a 	ret
    863c:	00c00044 	movi	r3,1
    8640:	003ff406 	br	8614 <_gp+0xffff7e30>

00008644 <__umodsi3>:
    8644:	2005883a 	mov	r2,r4
    8648:	2900122e 	bgeu	r5,r4,8694 <__umodsi3+0x50>
    864c:	28001116 	blt	r5,zero,8694 <__umodsi3+0x50>
    8650:	01800804 	movi	r6,32
    8654:	00c00044 	movi	r3,1
    8658:	00000206 	br	8664 <__umodsi3+0x20>
    865c:	30000c26 	beq	r6,zero,8690 <__umodsi3+0x4c>
    8660:	28000516 	blt	r5,zero,8678 <__umodsi3+0x34>
    8664:	294b883a 	add	r5,r5,r5
    8668:	31bfffc4 	addi	r6,r6,-1
    866c:	18c7883a 	add	r3,r3,r3
    8670:	293ffa36 	bltu	r5,r4,865c <_gp+0xffff7e78>
    8674:	18000626 	beq	r3,zero,8690 <__umodsi3+0x4c>
    8678:	1806d07a 	srli	r3,r3,1
    867c:	11400136 	bltu	r2,r5,8684 <__umodsi3+0x40>
    8680:	1145c83a 	sub	r2,r2,r5
    8684:	280ad07a 	srli	r5,r5,1
    8688:	183ffb1e 	bne	r3,zero,8678 <_gp+0xffff7e94>
    868c:	f800283a 	ret
    8690:	f800283a 	ret
    8694:	00c00044 	movi	r3,1
    8698:	003ff706 	br	8678 <_gp+0xffff7e94>

0000869c <__mulsi3>:
    869c:	0005883a 	mov	r2,zero
    86a0:	20000726 	beq	r4,zero,86c0 <__mulsi3+0x24>
    86a4:	20c0004c 	andi	r3,r4,1
    86a8:	2008d07a 	srli	r4,r4,1
    86ac:	18000126 	beq	r3,zero,86b4 <__mulsi3+0x18>
    86b0:	1145883a 	add	r2,r2,r5
    86b4:	294b883a 	add	r5,r5,r5
    86b8:	203ffa1e 	bne	r4,zero,86a4 <_gp+0xffff7ec0>
    86bc:	f800283a 	ret
    86c0:	f800283a 	ret
