library ieee;
use ieee.std_logic_1164.all;
library std;
use std.standard.all;
library work;
use work.all;
entity test1 is port(
	i_clk	: in std_logic;
	io_x	: inout std_logic;
	
);
end test1;
architecture main of test1 is
begin

end main;