
Water_Heater.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000cf6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  00000cf6  00000d8a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000018  00800062  00800062  00000d8c  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 9f 02 	jmp	0x53e	; 0x53e <__vector_1>
   8:	0c 94 c6 02 	jmp	0x58c	; 0x58c <__vector_2>
   c:	0c 94 ed 02 	jmp	0x5da	; 0x5da <__vector_3>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 bd 03 	jmp	0x77a	; 0x77a <__vector_10>
  2c:	0c 94 e4 03 	jmp	0x7c8	; 0x7c8 <__vector_11>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 80 00 	jmp	0x100	; 0x100 <__vector_16>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 69 04 	jmp	0x8d2	; 0x8d2 <__vector_19>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e6 ef       	ldi	r30, 0xF6	; 246
  68:	fc e0       	ldi	r31, 0x0C	; 12
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a2 36       	cpi	r26, 0x62	; 98
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a2 e6       	ldi	r26, 0x62	; 98
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	aa 37       	cpi	r26, 0x7A	; 122
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 19 06 	call	0xc32	; 0xc32 <main>
  8a:	0c 94 79 06 	jmp	0xcf2	; 0xcf2 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <ADC_voidInit>:
  92:	3e 98       	cbi	0x07, 6	; 7
  94:	3f 98       	cbi	0x07, 7	; 7
  96:	3d 9a       	sbi	0x07, 5	; 7
  98:	30 98       	cbi	0x06, 0	; 6
  9a:	31 98       	cbi	0x06, 1	; 6
  9c:	32 98       	cbi	0x06, 2	; 6
  9e:	35 98       	cbi	0x06, 5	; 6
  a0:	80 b7       	in	r24, 0x30	; 48
  a2:	8f 7d       	andi	r24, 0xDF	; 223
  a4:	80 bf       	out	0x30, r24	; 48
  a6:	80 b7       	in	r24, 0x30	; 48
  a8:	8f 7b       	andi	r24, 0xBF	; 191
  aa:	80 bf       	out	0x30, r24	; 48
  ac:	80 b7       	in	r24, 0x30	; 48
  ae:	8f 77       	andi	r24, 0x7F	; 127
  b0:	80 bf       	out	0x30, r24	; 48
  b2:	37 9a       	sbi	0x06, 7	; 6
  b4:	08 95       	ret

000000b6 <ADC_voidEnable>:
  b6:	37 9a       	sbi	0x06, 7	; 6
  b8:	08 95       	ret

000000ba <ADC_voidDisable>:
  ba:	37 98       	cbi	0x06, 7	; 6
  bc:	08 95       	ret

000000be <ADC_voidStartConversion>:
  be:	36 9a       	sbi	0x06, 6	; 6
  c0:	08 95       	ret

000000c2 <ADC_u8IsConversionComplete>:
  c2:	86 b1       	in	r24, 0x06	; 6
  c4:	82 95       	swap	r24
  c6:	86 95       	lsr	r24
  c8:	86 95       	lsr	r24
  ca:	81 70       	andi	r24, 0x01	; 1
  cc:	08 95       	ret

000000ce <ADC_GetResult>:
  ce:	97 b1       	in	r25, 0x07	; 7
  d0:	90 7e       	andi	r25, 0xE0	; 224
  d2:	97 b9       	out	0x07, r25	; 7
  d4:	97 b1       	in	r25, 0x07	; 7
  d6:	8f 71       	andi	r24, 0x1F	; 31
  d8:	89 2b       	or	r24, r25
  da:	87 b9       	out	0x07, r24	; 7
  dc:	36 9a       	sbi	0x06, 6	; 6
  de:	36 99       	sbic	0x06, 6	; 6
  e0:	fe cf       	rjmp	.-4      	; 0xde <ADC_GetResult+0x10>
  e2:	85 b1       	in	r24, 0x05	; 5
  e4:	08 95       	ret

000000e6 <ADC_voidAutoTriggerEN>:
  e6:	35 9a       	sbi	0x06, 5	; 6
  e8:	08 95       	ret

000000ea <ADC_voidAutoTriggerDIS>:
  ea:	35 98       	cbi	0x06, 5	; 6
  ec:	08 95       	ret

000000ee <ADC_INTEnable>:
  ee:	33 9a       	sbi	0x06, 3	; 6
  f0:	08 95       	ret

000000f2 <ADC_INTDisable>:
  f2:	33 98       	cbi	0x06, 3	; 6
  f4:	08 95       	ret

000000f6 <ADC_voidSetINTFunc>:
  f6:	90 93 6d 00 	sts	0x006D, r25
  fa:	80 93 6c 00 	sts	0x006C, r24
  fe:	08 95       	ret

00000100 <__vector_16>:
 100:	1f 92       	push	r1
 102:	0f 92       	push	r0
 104:	0f b6       	in	r0, 0x3f	; 63
 106:	0f 92       	push	r0
 108:	11 24       	eor	r1, r1
 10a:	2f 93       	push	r18
 10c:	3f 93       	push	r19
 10e:	4f 93       	push	r20
 110:	5f 93       	push	r21
 112:	6f 93       	push	r22
 114:	7f 93       	push	r23
 116:	8f 93       	push	r24
 118:	9f 93       	push	r25
 11a:	af 93       	push	r26
 11c:	bf 93       	push	r27
 11e:	ef 93       	push	r30
 120:	ff 93       	push	r31
 122:	e0 91 6c 00 	lds	r30, 0x006C
 126:	f0 91 6d 00 	lds	r31, 0x006D
 12a:	09 95       	icall
 12c:	ff 91       	pop	r31
 12e:	ef 91       	pop	r30
 130:	bf 91       	pop	r27
 132:	af 91       	pop	r26
 134:	9f 91       	pop	r25
 136:	8f 91       	pop	r24
 138:	7f 91       	pop	r23
 13a:	6f 91       	pop	r22
 13c:	5f 91       	pop	r21
 13e:	4f 91       	pop	r20
 140:	3f 91       	pop	r19
 142:	2f 91       	pop	r18
 144:	0f 90       	pop	r0
 146:	0f be       	out	0x3f, r0	; 63
 148:	0f 90       	pop	r0
 14a:	1f 90       	pop	r1
 14c:	18 95       	reti

0000014e <DIO_voidSetPORTDir>:
 14e:	84 30       	cpi	r24, 0x04	; 4
 150:	08 f0       	brcs	.+2      	; 0x154 <DIO_voidSetPORTDir+0x6>
 152:	7f c0       	rjmp	.+254    	; 0x252 <DIO_voidSetPORTDir+0x104>
 154:	68 30       	cpi	r22, 0x08	; 8
 156:	08 f0       	brcs	.+2      	; 0x15a <DIO_voidSetPORTDir+0xc>
 158:	7c c0       	rjmp	.+248    	; 0x252 <DIO_voidSetPORTDir+0x104>
 15a:	81 30       	cpi	r24, 0x01	; 1
 15c:	31 f1       	breq	.+76     	; 0x1aa <DIO_voidSetPORTDir+0x5c>
 15e:	81 30       	cpi	r24, 0x01	; 1
 160:	38 f0       	brcs	.+14     	; 0x170 <DIO_voidSetPORTDir+0x22>
 162:	82 30       	cpi	r24, 0x02	; 2
 164:	09 f4       	brne	.+2      	; 0x168 <DIO_voidSetPORTDir+0x1a>
 166:	3e c0       	rjmp	.+124    	; 0x1e4 <DIO_voidSetPORTDir+0x96>
 168:	83 30       	cpi	r24, 0x03	; 3
 16a:	09 f0       	breq	.+2      	; 0x16e <DIO_voidSetPORTDir+0x20>
 16c:	72 c0       	rjmp	.+228    	; 0x252 <DIO_voidSetPORTDir+0x104>
 16e:	56 c0       	rjmp	.+172    	; 0x21c <DIO_voidSetPORTDir+0xce>
 170:	44 23       	and	r20, r20
 172:	21 f0       	breq	.+8      	; 0x17c <DIO_voidSetPORTDir+0x2e>
 174:	41 30       	cpi	r20, 0x01	; 1
 176:	09 f0       	breq	.+2      	; 0x17a <DIO_voidSetPORTDir+0x2c>
 178:	6c c0       	rjmp	.+216    	; 0x252 <DIO_voidSetPORTDir+0x104>
 17a:	0c c0       	rjmp	.+24     	; 0x194 <DIO_voidSetPORTDir+0x46>
 17c:	2a b3       	in	r18, 0x1a	; 26
 17e:	81 e0       	ldi	r24, 0x01	; 1
 180:	90 e0       	ldi	r25, 0x00	; 0
 182:	02 c0       	rjmp	.+4      	; 0x188 <DIO_voidSetPORTDir+0x3a>
 184:	88 0f       	add	r24, r24
 186:	99 1f       	adc	r25, r25
 188:	6a 95       	dec	r22
 18a:	e2 f7       	brpl	.-8      	; 0x184 <DIO_voidSetPORTDir+0x36>
 18c:	80 95       	com	r24
 18e:	82 23       	and	r24, r18
 190:	8a bb       	out	0x1a, r24	; 26
 192:	08 95       	ret
 194:	2a b3       	in	r18, 0x1a	; 26
 196:	81 e0       	ldi	r24, 0x01	; 1
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	02 c0       	rjmp	.+4      	; 0x1a0 <DIO_voidSetPORTDir+0x52>
 19c:	88 0f       	add	r24, r24
 19e:	99 1f       	adc	r25, r25
 1a0:	6a 95       	dec	r22
 1a2:	e2 f7       	brpl	.-8      	; 0x19c <DIO_voidSetPORTDir+0x4e>
 1a4:	28 2b       	or	r18, r24
 1a6:	2a bb       	out	0x1a, r18	; 26
 1a8:	08 95       	ret
 1aa:	44 23       	and	r20, r20
 1ac:	21 f0       	breq	.+8      	; 0x1b6 <DIO_voidSetPORTDir+0x68>
 1ae:	41 30       	cpi	r20, 0x01	; 1
 1b0:	09 f0       	breq	.+2      	; 0x1b4 <DIO_voidSetPORTDir+0x66>
 1b2:	4f c0       	rjmp	.+158    	; 0x252 <DIO_voidSetPORTDir+0x104>
 1b4:	0c c0       	rjmp	.+24     	; 0x1ce <DIO_voidSetPORTDir+0x80>
 1b6:	27 b3       	in	r18, 0x17	; 23
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	02 c0       	rjmp	.+4      	; 0x1c2 <DIO_voidSetPORTDir+0x74>
 1be:	88 0f       	add	r24, r24
 1c0:	99 1f       	adc	r25, r25
 1c2:	6a 95       	dec	r22
 1c4:	e2 f7       	brpl	.-8      	; 0x1be <DIO_voidSetPORTDir+0x70>
 1c6:	80 95       	com	r24
 1c8:	82 23       	and	r24, r18
 1ca:	87 bb       	out	0x17, r24	; 23
 1cc:	08 95       	ret
 1ce:	27 b3       	in	r18, 0x17	; 23
 1d0:	81 e0       	ldi	r24, 0x01	; 1
 1d2:	90 e0       	ldi	r25, 0x00	; 0
 1d4:	02 c0       	rjmp	.+4      	; 0x1da <DIO_voidSetPORTDir+0x8c>
 1d6:	88 0f       	add	r24, r24
 1d8:	99 1f       	adc	r25, r25
 1da:	6a 95       	dec	r22
 1dc:	e2 f7       	brpl	.-8      	; 0x1d6 <DIO_voidSetPORTDir+0x88>
 1de:	28 2b       	or	r18, r24
 1e0:	27 bb       	out	0x17, r18	; 23
 1e2:	08 95       	ret
 1e4:	44 23       	and	r20, r20
 1e6:	19 f0       	breq	.+6      	; 0x1ee <DIO_voidSetPORTDir+0xa0>
 1e8:	41 30       	cpi	r20, 0x01	; 1
 1ea:	99 f5       	brne	.+102    	; 0x252 <DIO_voidSetPORTDir+0x104>
 1ec:	0c c0       	rjmp	.+24     	; 0x206 <DIO_voidSetPORTDir+0xb8>
 1ee:	24 b3       	in	r18, 0x14	; 20
 1f0:	81 e0       	ldi	r24, 0x01	; 1
 1f2:	90 e0       	ldi	r25, 0x00	; 0
 1f4:	02 c0       	rjmp	.+4      	; 0x1fa <DIO_voidSetPORTDir+0xac>
 1f6:	88 0f       	add	r24, r24
 1f8:	99 1f       	adc	r25, r25
 1fa:	6a 95       	dec	r22
 1fc:	e2 f7       	brpl	.-8      	; 0x1f6 <DIO_voidSetPORTDir+0xa8>
 1fe:	80 95       	com	r24
 200:	82 23       	and	r24, r18
 202:	84 bb       	out	0x14, r24	; 20
 204:	08 95       	ret
 206:	24 b3       	in	r18, 0x14	; 20
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	02 c0       	rjmp	.+4      	; 0x212 <DIO_voidSetPORTDir+0xc4>
 20e:	88 0f       	add	r24, r24
 210:	99 1f       	adc	r25, r25
 212:	6a 95       	dec	r22
 214:	e2 f7       	brpl	.-8      	; 0x20e <DIO_voidSetPORTDir+0xc0>
 216:	28 2b       	or	r18, r24
 218:	24 bb       	out	0x14, r18	; 20
 21a:	08 95       	ret
 21c:	44 23       	and	r20, r20
 21e:	19 f0       	breq	.+6      	; 0x226 <DIO_voidSetPORTDir+0xd8>
 220:	41 30       	cpi	r20, 0x01	; 1
 222:	b9 f4       	brne	.+46     	; 0x252 <DIO_voidSetPORTDir+0x104>
 224:	0c c0       	rjmp	.+24     	; 0x23e <DIO_voidSetPORTDir+0xf0>
 226:	21 b3       	in	r18, 0x11	; 17
 228:	81 e0       	ldi	r24, 0x01	; 1
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	02 c0       	rjmp	.+4      	; 0x232 <DIO_voidSetPORTDir+0xe4>
 22e:	88 0f       	add	r24, r24
 230:	99 1f       	adc	r25, r25
 232:	6a 95       	dec	r22
 234:	e2 f7       	brpl	.-8      	; 0x22e <DIO_voidSetPORTDir+0xe0>
 236:	80 95       	com	r24
 238:	82 23       	and	r24, r18
 23a:	81 bb       	out	0x11, r24	; 17
 23c:	08 95       	ret
 23e:	21 b3       	in	r18, 0x11	; 17
 240:	81 e0       	ldi	r24, 0x01	; 1
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	02 c0       	rjmp	.+4      	; 0x24a <DIO_voidSetPORTDir+0xfc>
 246:	88 0f       	add	r24, r24
 248:	99 1f       	adc	r25, r25
 24a:	6a 95       	dec	r22
 24c:	e2 f7       	brpl	.-8      	; 0x246 <DIO_voidSetPORTDir+0xf8>
 24e:	28 2b       	or	r18, r24
 250:	21 bb       	out	0x11, r18	; 17
 252:	08 95       	ret

00000254 <DIO_voidSetPINValue>:
 254:	84 30       	cpi	r24, 0x04	; 4
 256:	08 f0       	brcs	.+2      	; 0x25a <DIO_voidSetPINValue+0x6>
 258:	7f c0       	rjmp	.+254    	; 0x358 <DIO_voidSetPINValue+0x104>
 25a:	68 30       	cpi	r22, 0x08	; 8
 25c:	08 f0       	brcs	.+2      	; 0x260 <DIO_voidSetPINValue+0xc>
 25e:	7c c0       	rjmp	.+248    	; 0x358 <DIO_voidSetPINValue+0x104>
 260:	81 30       	cpi	r24, 0x01	; 1
 262:	31 f1       	breq	.+76     	; 0x2b0 <DIO_voidSetPINValue+0x5c>
 264:	81 30       	cpi	r24, 0x01	; 1
 266:	38 f0       	brcs	.+14     	; 0x276 <DIO_voidSetPINValue+0x22>
 268:	82 30       	cpi	r24, 0x02	; 2
 26a:	09 f4       	brne	.+2      	; 0x26e <DIO_voidSetPINValue+0x1a>
 26c:	3e c0       	rjmp	.+124    	; 0x2ea <DIO_voidSetPINValue+0x96>
 26e:	83 30       	cpi	r24, 0x03	; 3
 270:	09 f0       	breq	.+2      	; 0x274 <DIO_voidSetPINValue+0x20>
 272:	72 c0       	rjmp	.+228    	; 0x358 <DIO_voidSetPINValue+0x104>
 274:	56 c0       	rjmp	.+172    	; 0x322 <DIO_voidSetPINValue+0xce>
 276:	44 23       	and	r20, r20
 278:	21 f0       	breq	.+8      	; 0x282 <DIO_voidSetPINValue+0x2e>
 27a:	41 30       	cpi	r20, 0x01	; 1
 27c:	09 f0       	breq	.+2      	; 0x280 <DIO_voidSetPINValue+0x2c>
 27e:	6c c0       	rjmp	.+216    	; 0x358 <DIO_voidSetPINValue+0x104>
 280:	0c c0       	rjmp	.+24     	; 0x29a <DIO_voidSetPINValue+0x46>
 282:	2b b3       	in	r18, 0x1b	; 27
 284:	81 e0       	ldi	r24, 0x01	; 1
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	02 c0       	rjmp	.+4      	; 0x28e <DIO_voidSetPINValue+0x3a>
 28a:	88 0f       	add	r24, r24
 28c:	99 1f       	adc	r25, r25
 28e:	6a 95       	dec	r22
 290:	e2 f7       	brpl	.-8      	; 0x28a <DIO_voidSetPINValue+0x36>
 292:	80 95       	com	r24
 294:	82 23       	and	r24, r18
 296:	8b bb       	out	0x1b, r24	; 27
 298:	08 95       	ret
 29a:	2b b3       	in	r18, 0x1b	; 27
 29c:	81 e0       	ldi	r24, 0x01	; 1
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	02 c0       	rjmp	.+4      	; 0x2a6 <DIO_voidSetPINValue+0x52>
 2a2:	88 0f       	add	r24, r24
 2a4:	99 1f       	adc	r25, r25
 2a6:	6a 95       	dec	r22
 2a8:	e2 f7       	brpl	.-8      	; 0x2a2 <DIO_voidSetPINValue+0x4e>
 2aa:	28 2b       	or	r18, r24
 2ac:	2b bb       	out	0x1b, r18	; 27
 2ae:	08 95       	ret
 2b0:	44 23       	and	r20, r20
 2b2:	21 f0       	breq	.+8      	; 0x2bc <DIO_voidSetPINValue+0x68>
 2b4:	41 30       	cpi	r20, 0x01	; 1
 2b6:	09 f0       	breq	.+2      	; 0x2ba <DIO_voidSetPINValue+0x66>
 2b8:	4f c0       	rjmp	.+158    	; 0x358 <DIO_voidSetPINValue+0x104>
 2ba:	0c c0       	rjmp	.+24     	; 0x2d4 <DIO_voidSetPINValue+0x80>
 2bc:	28 b3       	in	r18, 0x18	; 24
 2be:	81 e0       	ldi	r24, 0x01	; 1
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	02 c0       	rjmp	.+4      	; 0x2c8 <DIO_voidSetPINValue+0x74>
 2c4:	88 0f       	add	r24, r24
 2c6:	99 1f       	adc	r25, r25
 2c8:	6a 95       	dec	r22
 2ca:	e2 f7       	brpl	.-8      	; 0x2c4 <DIO_voidSetPINValue+0x70>
 2cc:	80 95       	com	r24
 2ce:	82 23       	and	r24, r18
 2d0:	88 bb       	out	0x18, r24	; 24
 2d2:	08 95       	ret
 2d4:	28 b3       	in	r18, 0x18	; 24
 2d6:	81 e0       	ldi	r24, 0x01	; 1
 2d8:	90 e0       	ldi	r25, 0x00	; 0
 2da:	02 c0       	rjmp	.+4      	; 0x2e0 <DIO_voidSetPINValue+0x8c>
 2dc:	88 0f       	add	r24, r24
 2de:	99 1f       	adc	r25, r25
 2e0:	6a 95       	dec	r22
 2e2:	e2 f7       	brpl	.-8      	; 0x2dc <DIO_voidSetPINValue+0x88>
 2e4:	28 2b       	or	r18, r24
 2e6:	28 bb       	out	0x18, r18	; 24
 2e8:	08 95       	ret
 2ea:	44 23       	and	r20, r20
 2ec:	19 f0       	breq	.+6      	; 0x2f4 <DIO_voidSetPINValue+0xa0>
 2ee:	41 30       	cpi	r20, 0x01	; 1
 2f0:	99 f5       	brne	.+102    	; 0x358 <DIO_voidSetPINValue+0x104>
 2f2:	0c c0       	rjmp	.+24     	; 0x30c <DIO_voidSetPINValue+0xb8>
 2f4:	25 b3       	in	r18, 0x15	; 21
 2f6:	81 e0       	ldi	r24, 0x01	; 1
 2f8:	90 e0       	ldi	r25, 0x00	; 0
 2fa:	02 c0       	rjmp	.+4      	; 0x300 <DIO_voidSetPINValue+0xac>
 2fc:	88 0f       	add	r24, r24
 2fe:	99 1f       	adc	r25, r25
 300:	6a 95       	dec	r22
 302:	e2 f7       	brpl	.-8      	; 0x2fc <DIO_voidSetPINValue+0xa8>
 304:	80 95       	com	r24
 306:	82 23       	and	r24, r18
 308:	85 bb       	out	0x15, r24	; 21
 30a:	08 95       	ret
 30c:	25 b3       	in	r18, 0x15	; 21
 30e:	81 e0       	ldi	r24, 0x01	; 1
 310:	90 e0       	ldi	r25, 0x00	; 0
 312:	02 c0       	rjmp	.+4      	; 0x318 <DIO_voidSetPINValue+0xc4>
 314:	88 0f       	add	r24, r24
 316:	99 1f       	adc	r25, r25
 318:	6a 95       	dec	r22
 31a:	e2 f7       	brpl	.-8      	; 0x314 <DIO_voidSetPINValue+0xc0>
 31c:	28 2b       	or	r18, r24
 31e:	25 bb       	out	0x15, r18	; 21
 320:	08 95       	ret
 322:	44 23       	and	r20, r20
 324:	19 f0       	breq	.+6      	; 0x32c <DIO_voidSetPINValue+0xd8>
 326:	41 30       	cpi	r20, 0x01	; 1
 328:	b9 f4       	brne	.+46     	; 0x358 <DIO_voidSetPINValue+0x104>
 32a:	0c c0       	rjmp	.+24     	; 0x344 <DIO_voidSetPINValue+0xf0>
 32c:	22 b3       	in	r18, 0x12	; 18
 32e:	81 e0       	ldi	r24, 0x01	; 1
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	02 c0       	rjmp	.+4      	; 0x338 <DIO_voidSetPINValue+0xe4>
 334:	88 0f       	add	r24, r24
 336:	99 1f       	adc	r25, r25
 338:	6a 95       	dec	r22
 33a:	e2 f7       	brpl	.-8      	; 0x334 <DIO_voidSetPINValue+0xe0>
 33c:	80 95       	com	r24
 33e:	82 23       	and	r24, r18
 340:	82 bb       	out	0x12, r24	; 18
 342:	08 95       	ret
 344:	22 b3       	in	r18, 0x12	; 18
 346:	81 e0       	ldi	r24, 0x01	; 1
 348:	90 e0       	ldi	r25, 0x00	; 0
 34a:	02 c0       	rjmp	.+4      	; 0x350 <DIO_voidSetPINValue+0xfc>
 34c:	88 0f       	add	r24, r24
 34e:	99 1f       	adc	r25, r25
 350:	6a 95       	dec	r22
 352:	e2 f7       	brpl	.-8      	; 0x34c <DIO_voidSetPINValue+0xf8>
 354:	28 2b       	or	r18, r24
 356:	22 bb       	out	0x12, r18	; 18
 358:	08 95       	ret

0000035a <DIO_u8GetPINValue>:
 35a:	84 30       	cpi	r24, 0x04	; 4
 35c:	d0 f4       	brcc	.+52     	; 0x392 <DIO_u8GetPINValue+0x38>
 35e:	68 30       	cpi	r22, 0x08	; 8
 360:	c0 f4       	brcc	.+48     	; 0x392 <DIO_u8GetPINValue+0x38>
 362:	81 30       	cpi	r24, 0x01	; 1
 364:	49 f0       	breq	.+18     	; 0x378 <DIO_u8GetPINValue+0x1e>
 366:	81 30       	cpi	r24, 0x01	; 1
 368:	28 f0       	brcs	.+10     	; 0x374 <DIO_u8GetPINValue+0x1a>
 36a:	82 30       	cpi	r24, 0x02	; 2
 36c:	39 f0       	breq	.+14     	; 0x37c <DIO_u8GetPINValue+0x22>
 36e:	83 30       	cpi	r24, 0x03	; 3
 370:	89 f4       	brne	.+34     	; 0x394 <DIO_u8GetPINValue+0x3a>
 372:	06 c0       	rjmp	.+12     	; 0x380 <DIO_u8GetPINValue+0x26>
 374:	89 b3       	in	r24, 0x19	; 25
 376:	05 c0       	rjmp	.+10     	; 0x382 <DIO_u8GetPINValue+0x28>
 378:	86 b3       	in	r24, 0x16	; 22
 37a:	03 c0       	rjmp	.+6      	; 0x382 <DIO_u8GetPINValue+0x28>
 37c:	83 b3       	in	r24, 0x13	; 19
 37e:	01 c0       	rjmp	.+2      	; 0x382 <DIO_u8GetPINValue+0x28>
 380:	80 b3       	in	r24, 0x10	; 16
 382:	90 e0       	ldi	r25, 0x00	; 0
 384:	02 c0       	rjmp	.+4      	; 0x38a <DIO_u8GetPINValue+0x30>
 386:	95 95       	asr	r25
 388:	87 95       	ror	r24
 38a:	6a 95       	dec	r22
 38c:	e2 f7       	brpl	.-8      	; 0x386 <DIO_u8GetPINValue+0x2c>
 38e:	81 70       	andi	r24, 0x01	; 1
 390:	08 95       	ret
 392:	80 e0       	ldi	r24, 0x00	; 0
 394:	08 95       	ret

00000396 <DIO_voidTogglePIN>:
 396:	84 30       	cpi	r24, 0x04	; 4
 398:	b0 f5       	brcc	.+108    	; 0x406 <DIO_voidTogglePIN+0x70>
 39a:	68 30       	cpi	r22, 0x08	; 8
 39c:	a0 f5       	brcc	.+104    	; 0x406 <DIO_voidTogglePIN+0x70>
 39e:	81 30       	cpi	r24, 0x01	; 1
 3a0:	91 f0       	breq	.+36     	; 0x3c6 <DIO_voidTogglePIN+0x30>
 3a2:	81 30       	cpi	r24, 0x01	; 1
 3a4:	28 f0       	brcs	.+10     	; 0x3b0 <DIO_voidTogglePIN+0x1a>
 3a6:	82 30       	cpi	r24, 0x02	; 2
 3a8:	c9 f0       	breq	.+50     	; 0x3dc <DIO_voidTogglePIN+0x46>
 3aa:	83 30       	cpi	r24, 0x03	; 3
 3ac:	61 f5       	brne	.+88     	; 0x406 <DIO_voidTogglePIN+0x70>
 3ae:	21 c0       	rjmp	.+66     	; 0x3f2 <DIO_voidTogglePIN+0x5c>
 3b0:	2b b3       	in	r18, 0x1b	; 27
 3b2:	81 e0       	ldi	r24, 0x01	; 1
 3b4:	90 e0       	ldi	r25, 0x00	; 0
 3b6:	02 c0       	rjmp	.+4      	; 0x3bc <DIO_voidTogglePIN+0x26>
 3b8:	88 0f       	add	r24, r24
 3ba:	99 1f       	adc	r25, r25
 3bc:	6a 95       	dec	r22
 3be:	e2 f7       	brpl	.-8      	; 0x3b8 <DIO_voidTogglePIN+0x22>
 3c0:	28 27       	eor	r18, r24
 3c2:	2b bb       	out	0x1b, r18	; 27
 3c4:	08 95       	ret
 3c6:	28 b3       	in	r18, 0x18	; 24
 3c8:	81 e0       	ldi	r24, 0x01	; 1
 3ca:	90 e0       	ldi	r25, 0x00	; 0
 3cc:	02 c0       	rjmp	.+4      	; 0x3d2 <DIO_voidTogglePIN+0x3c>
 3ce:	88 0f       	add	r24, r24
 3d0:	99 1f       	adc	r25, r25
 3d2:	6a 95       	dec	r22
 3d4:	e2 f7       	brpl	.-8      	; 0x3ce <DIO_voidTogglePIN+0x38>
 3d6:	28 27       	eor	r18, r24
 3d8:	28 bb       	out	0x18, r18	; 24
 3da:	08 95       	ret
 3dc:	25 b3       	in	r18, 0x15	; 21
 3de:	81 e0       	ldi	r24, 0x01	; 1
 3e0:	90 e0       	ldi	r25, 0x00	; 0
 3e2:	02 c0       	rjmp	.+4      	; 0x3e8 <DIO_voidTogglePIN+0x52>
 3e4:	88 0f       	add	r24, r24
 3e6:	99 1f       	adc	r25, r25
 3e8:	6a 95       	dec	r22
 3ea:	e2 f7       	brpl	.-8      	; 0x3e4 <DIO_voidTogglePIN+0x4e>
 3ec:	28 27       	eor	r18, r24
 3ee:	25 bb       	out	0x15, r18	; 21
 3f0:	08 95       	ret
 3f2:	22 b3       	in	r18, 0x12	; 18
 3f4:	81 e0       	ldi	r24, 0x01	; 1
 3f6:	90 e0       	ldi	r25, 0x00	; 0
 3f8:	02 c0       	rjmp	.+4      	; 0x3fe <DIO_voidTogglePIN+0x68>
 3fa:	88 0f       	add	r24, r24
 3fc:	99 1f       	adc	r25, r25
 3fe:	6a 95       	dec	r22
 400:	e2 f7       	brpl	.-8      	; 0x3fa <DIO_voidTogglePIN+0x64>
 402:	28 27       	eor	r18, r24
 404:	22 bb       	out	0x12, r18	; 18
 406:	08 95       	ret

00000408 <DIO_voidSetPORTValue>:
 408:	84 30       	cpi	r24, 0x04	; 4
 40a:	80 f4       	brcc	.+32     	; 0x42c <DIO_voidSetPORTValue+0x24>
 40c:	81 30       	cpi	r24, 0x01	; 1
 40e:	49 f0       	breq	.+18     	; 0x422 <DIO_voidSetPORTValue+0x1a>
 410:	81 30       	cpi	r24, 0x01	; 1
 412:	28 f0       	brcs	.+10     	; 0x41e <DIO_voidSetPORTValue+0x16>
 414:	82 30       	cpi	r24, 0x02	; 2
 416:	39 f0       	breq	.+14     	; 0x426 <DIO_voidSetPORTValue+0x1e>
 418:	83 30       	cpi	r24, 0x03	; 3
 41a:	41 f4       	brne	.+16     	; 0x42c <DIO_voidSetPORTValue+0x24>
 41c:	06 c0       	rjmp	.+12     	; 0x42a <DIO_voidSetPORTValue+0x22>
 41e:	6b bb       	out	0x1b, r22	; 27
 420:	08 95       	ret
 422:	68 bb       	out	0x18, r22	; 24
 424:	08 95       	ret
 426:	65 bb       	out	0x15, r22	; 21
 428:	08 95       	ret
 42a:	62 bb       	out	0x12, r22	; 18
 42c:	08 95       	ret

0000042e <EEPROM_u8ReciveByte>:
 42e:	0f 93       	push	r16
 430:	1f 93       	push	r17
 432:	8c 01       	movw	r16, r24
 434:	0e 94 10 04 	call	0x820	; 0x820 <TWI_u8Start>
 438:	88 23       	and	r24, r24
 43a:	e9 f0       	breq	.+58     	; 0x476 <EEPROM_u8ReciveByte+0x48>
 43c:	1f 70       	andi	r17, 0x0F	; 15
 43e:	11 0f       	add	r17, r17
 440:	10 6a       	ori	r17, 0xA0	; 160
 442:	81 2f       	mov	r24, r17
 444:	0e 94 2d 04 	call	0x85a	; 0x85a <TWI_u8SendAddressWrite>
 448:	88 23       	and	r24, r24
 44a:	a9 f0       	breq	.+42     	; 0x476 <EEPROM_u8ReciveByte+0x48>
 44c:	80 2f       	mov	r24, r16
 44e:	0e 94 3b 04 	call	0x876	; 0x876 <TWI_u8SendData>
 452:	88 23       	and	r24, r24
 454:	81 f0       	breq	.+32     	; 0x476 <EEPROM_u8ReciveByte+0x48>
 456:	0e 94 20 04 	call	0x840	; 0x840 <TWI_u8ReStart>
 45a:	88 23       	and	r24, r24
 45c:	61 f0       	breq	.+24     	; 0x476 <EEPROM_u8ReciveByte+0x48>
 45e:	81 2f       	mov	r24, r17
 460:	8f 5f       	subi	r24, 0xFF	; 255
 462:	0e 94 49 04 	call	0x892	; 0x892 <TWI_u8SendAddressRead>
 466:	88 23       	and	r24, r24
 468:	31 f0       	breq	.+12     	; 0x476 <EEPROM_u8ReciveByte+0x48>
 46a:	0e 94 57 04 	call	0x8ae	; 0x8ae <TWI_u8ReadData>
 46e:	18 2f       	mov	r17, r24
 470:	0e 94 1d 04 	call	0x83a	; 0x83a <TWI_voidStop>
 474:	01 c0       	rjmp	.+2      	; 0x478 <EEPROM_u8ReciveByte+0x4a>
 476:	10 e0       	ldi	r17, 0x00	; 0
 478:	81 2f       	mov	r24, r17
 47a:	1f 91       	pop	r17
 47c:	0f 91       	pop	r16
 47e:	08 95       	ret

00000480 <EEPROM_voidWriteByte>:
 480:	ff 92       	push	r15
 482:	0f 93       	push	r16
 484:	1f 93       	push	r17
 486:	8c 01       	movw	r16, r24
 488:	f6 2e       	mov	r15, r22
 48a:	0e 94 10 04 	call	0x820	; 0x820 <TWI_u8Start>
 48e:	88 23       	and	r24, r24
 490:	a1 f0       	breq	.+40     	; 0x4ba <EEPROM_voidWriteByte+0x3a>
 492:	13 70       	andi	r17, 0x03	; 3
 494:	11 0f       	add	r17, r17
 496:	81 2f       	mov	r24, r17
 498:	80 6a       	ori	r24, 0xA0	; 160
 49a:	0e 94 2d 04 	call	0x85a	; 0x85a <TWI_u8SendAddressWrite>
 49e:	88 23       	and	r24, r24
 4a0:	61 f0       	breq	.+24     	; 0x4ba <EEPROM_voidWriteByte+0x3a>
 4a2:	80 2f       	mov	r24, r16
 4a4:	0e 94 3b 04 	call	0x876	; 0x876 <TWI_u8SendData>
 4a8:	88 23       	and	r24, r24
 4aa:	39 f0       	breq	.+14     	; 0x4ba <EEPROM_voidWriteByte+0x3a>
 4ac:	8f 2d       	mov	r24, r15
 4ae:	0e 94 3b 04 	call	0x876	; 0x876 <TWI_u8SendData>
 4b2:	88 23       	and	r24, r24
 4b4:	11 f0       	breq	.+4      	; 0x4ba <EEPROM_voidWriteByte+0x3a>
 4b6:	0e 94 1d 04 	call	0x83a	; 0x83a <TWI_voidStop>
 4ba:	1f 91       	pop	r17
 4bc:	0f 91       	pop	r16
 4be:	ff 90       	pop	r15
 4c0:	08 95       	ret

000004c2 <EXITINT_voidInit>:
 4c2:	85 b7       	in	r24, 0x35	; 53
 4c4:	81 60       	ori	r24, 0x01	; 1
 4c6:	85 bf       	out	0x35, r24	; 53
 4c8:	85 b7       	in	r24, 0x35	; 53
 4ca:	82 60       	ori	r24, 0x02	; 2
 4cc:	85 bf       	out	0x35, r24	; 53
 4ce:	08 95       	ret

000004d0 <EXTINT_voidINTEnable>:
 4d0:	83 30       	cpi	r24, 0x03	; 3
 4d2:	88 f4       	brcc	.+34     	; 0x4f6 <EXTINT_voidINTEnable+0x26>
 4d4:	81 30       	cpi	r24, 0x01	; 1
 4d6:	41 f0       	breq	.+16     	; 0x4e8 <EXTINT_voidINTEnable+0x18>
 4d8:	81 30       	cpi	r24, 0x01	; 1
 4da:	18 f0       	brcs	.+6      	; 0x4e2 <EXTINT_voidINTEnable+0x12>
 4dc:	82 30       	cpi	r24, 0x02	; 2
 4de:	59 f4       	brne	.+22     	; 0x4f6 <EXTINT_voidINTEnable+0x26>
 4e0:	07 c0       	rjmp	.+14     	; 0x4f0 <EXTINT_voidINTEnable+0x20>
 4e2:	8b b7       	in	r24, 0x3b	; 59
 4e4:	80 64       	ori	r24, 0x40	; 64
 4e6:	02 c0       	rjmp	.+4      	; 0x4ec <EXTINT_voidINTEnable+0x1c>
 4e8:	8b b7       	in	r24, 0x3b	; 59
 4ea:	80 68       	ori	r24, 0x80	; 128
 4ec:	8b bf       	out	0x3b, r24	; 59
 4ee:	08 95       	ret
 4f0:	8b b7       	in	r24, 0x3b	; 59
 4f2:	80 62       	ori	r24, 0x20	; 32
 4f4:	8b bf       	out	0x3b, r24	; 59
 4f6:	08 95       	ret

000004f8 <EXTINT_voidINTDisable>:
 4f8:	83 30       	cpi	r24, 0x03	; 3
 4fa:	88 f4       	brcc	.+34     	; 0x51e <EXTINT_voidINTDisable+0x26>
 4fc:	81 30       	cpi	r24, 0x01	; 1
 4fe:	41 f0       	breq	.+16     	; 0x510 <EXTINT_voidINTDisable+0x18>
 500:	81 30       	cpi	r24, 0x01	; 1
 502:	18 f0       	brcs	.+6      	; 0x50a <EXTINT_voidINTDisable+0x12>
 504:	82 30       	cpi	r24, 0x02	; 2
 506:	59 f4       	brne	.+22     	; 0x51e <EXTINT_voidINTDisable+0x26>
 508:	07 c0       	rjmp	.+14     	; 0x518 <EXTINT_voidINTDisable+0x20>
 50a:	8b b7       	in	r24, 0x3b	; 59
 50c:	8f 7b       	andi	r24, 0xBF	; 191
 50e:	02 c0       	rjmp	.+4      	; 0x514 <EXTINT_voidINTDisable+0x1c>
 510:	8b b7       	in	r24, 0x3b	; 59
 512:	8f 77       	andi	r24, 0x7F	; 127
 514:	8b bf       	out	0x3b, r24	; 59
 516:	08 95       	ret
 518:	8b b7       	in	r24, 0x3b	; 59
 51a:	8f 7d       	andi	r24, 0xDF	; 223
 51c:	8b bf       	out	0x3b, r24	; 59
 51e:	08 95       	ret

00000520 <EXTINT0_Callback>:
 520:	90 93 71 00 	sts	0x0071, r25
 524:	80 93 70 00 	sts	0x0070, r24
 528:	08 95       	ret

0000052a <EXTINT1_Callback>:
 52a:	90 93 73 00 	sts	0x0073, r25
 52e:	80 93 72 00 	sts	0x0072, r24
 532:	08 95       	ret

00000534 <EXTINT2_Callback>:
 534:	90 93 6f 00 	sts	0x006F, r25
 538:	80 93 6e 00 	sts	0x006E, r24
 53c:	08 95       	ret

0000053e <__vector_1>:
 53e:	1f 92       	push	r1
 540:	0f 92       	push	r0
 542:	0f b6       	in	r0, 0x3f	; 63
 544:	0f 92       	push	r0
 546:	11 24       	eor	r1, r1
 548:	2f 93       	push	r18
 54a:	3f 93       	push	r19
 54c:	4f 93       	push	r20
 54e:	5f 93       	push	r21
 550:	6f 93       	push	r22
 552:	7f 93       	push	r23
 554:	8f 93       	push	r24
 556:	9f 93       	push	r25
 558:	af 93       	push	r26
 55a:	bf 93       	push	r27
 55c:	ef 93       	push	r30
 55e:	ff 93       	push	r31
 560:	e0 91 70 00 	lds	r30, 0x0070
 564:	f0 91 71 00 	lds	r31, 0x0071
 568:	09 95       	icall
 56a:	ff 91       	pop	r31
 56c:	ef 91       	pop	r30
 56e:	bf 91       	pop	r27
 570:	af 91       	pop	r26
 572:	9f 91       	pop	r25
 574:	8f 91       	pop	r24
 576:	7f 91       	pop	r23
 578:	6f 91       	pop	r22
 57a:	5f 91       	pop	r21
 57c:	4f 91       	pop	r20
 57e:	3f 91       	pop	r19
 580:	2f 91       	pop	r18
 582:	0f 90       	pop	r0
 584:	0f be       	out	0x3f, r0	; 63
 586:	0f 90       	pop	r0
 588:	1f 90       	pop	r1
 58a:	18 95       	reti

0000058c <__vector_2>:
 58c:	1f 92       	push	r1
 58e:	0f 92       	push	r0
 590:	0f b6       	in	r0, 0x3f	; 63
 592:	0f 92       	push	r0
 594:	11 24       	eor	r1, r1
 596:	2f 93       	push	r18
 598:	3f 93       	push	r19
 59a:	4f 93       	push	r20
 59c:	5f 93       	push	r21
 59e:	6f 93       	push	r22
 5a0:	7f 93       	push	r23
 5a2:	8f 93       	push	r24
 5a4:	9f 93       	push	r25
 5a6:	af 93       	push	r26
 5a8:	bf 93       	push	r27
 5aa:	ef 93       	push	r30
 5ac:	ff 93       	push	r31
 5ae:	e0 91 72 00 	lds	r30, 0x0072
 5b2:	f0 91 73 00 	lds	r31, 0x0073
 5b6:	09 95       	icall
 5b8:	ff 91       	pop	r31
 5ba:	ef 91       	pop	r30
 5bc:	bf 91       	pop	r27
 5be:	af 91       	pop	r26
 5c0:	9f 91       	pop	r25
 5c2:	8f 91       	pop	r24
 5c4:	7f 91       	pop	r23
 5c6:	6f 91       	pop	r22
 5c8:	5f 91       	pop	r21
 5ca:	4f 91       	pop	r20
 5cc:	3f 91       	pop	r19
 5ce:	2f 91       	pop	r18
 5d0:	0f 90       	pop	r0
 5d2:	0f be       	out	0x3f, r0	; 63
 5d4:	0f 90       	pop	r0
 5d6:	1f 90       	pop	r1
 5d8:	18 95       	reti

000005da <__vector_3>:
 5da:	1f 92       	push	r1
 5dc:	0f 92       	push	r0
 5de:	0f b6       	in	r0, 0x3f	; 63
 5e0:	0f 92       	push	r0
 5e2:	11 24       	eor	r1, r1
 5e4:	2f 93       	push	r18
 5e6:	3f 93       	push	r19
 5e8:	4f 93       	push	r20
 5ea:	5f 93       	push	r21
 5ec:	6f 93       	push	r22
 5ee:	7f 93       	push	r23
 5f0:	8f 93       	push	r24
 5f2:	9f 93       	push	r25
 5f4:	af 93       	push	r26
 5f6:	bf 93       	push	r27
 5f8:	ef 93       	push	r30
 5fa:	ff 93       	push	r31
 5fc:	e0 91 6e 00 	lds	r30, 0x006E
 600:	f0 91 6f 00 	lds	r31, 0x006F
 604:	09 95       	icall
 606:	ff 91       	pop	r31
 608:	ef 91       	pop	r30
 60a:	bf 91       	pop	r27
 60c:	af 91       	pop	r26
 60e:	9f 91       	pop	r25
 610:	8f 91       	pop	r24
 612:	7f 91       	pop	r23
 614:	6f 91       	pop	r22
 616:	5f 91       	pop	r21
 618:	4f 91       	pop	r20
 61a:	3f 91       	pop	r19
 61c:	2f 91       	pop	r18
 61e:	0f 90       	pop	r0
 620:	0f be       	out	0x3f, r0	; 63
 622:	0f 90       	pop	r0
 624:	1f 90       	pop	r1
 626:	18 95       	reti

00000628 <GlobalINTEnable>:
 628:	8f b7       	in	r24, 0x3f	; 63
 62a:	80 68       	ori	r24, 0x80	; 128
 62c:	8f bf       	out	0x3f, r24	; 63
 62e:	08 95       	ret

00000630 <GlobalINTDisable>:
 630:	8f b7       	in	r24, 0x3f	; 63
 632:	8f 77       	andi	r24, 0x7F	; 127
 634:	8f bf       	out	0x3f, r24	; 63
 636:	08 95       	ret

00000638 <SevenSeg_voidDisplayOFF>:
 638:	80 e0       	ldi	r24, 0x00	; 0
 63a:	61 e0       	ldi	r22, 0x01	; 1
 63c:	40 e0       	ldi	r20, 0x00	; 0
 63e:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 642:	80 e0       	ldi	r24, 0x00	; 0
 644:	62 e0       	ldi	r22, 0x02	; 2
 646:	40 e0       	ldi	r20, 0x00	; 0
 648:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 64c:	08 95       	ret

0000064e <SevenSeg_voidDisplay>:
 64e:	1f 93       	push	r17
 650:	18 2f       	mov	r17, r24
 652:	80 e0       	ldi	r24, 0x00	; 0
 654:	61 e0       	ldi	r22, 0x01	; 1
 656:	41 e0       	ldi	r20, 0x01	; 1
 658:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 65c:	80 e0       	ldi	r24, 0x00	; 0
 65e:	62 e0       	ldi	r22, 0x02	; 2
 660:	40 e0       	ldi	r20, 0x00	; 0
 662:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 666:	81 2f       	mov	r24, r17
 668:	6a e0       	ldi	r22, 0x0A	; 10
 66a:	0e 94 59 06 	call	0xcb2	; 0xcb2 <__udivmodqi4>
 66e:	68 2f       	mov	r22, r24
 670:	62 95       	swap	r22
 672:	60 7f       	andi	r22, 0xF0	; 240
 674:	81 e0       	ldi	r24, 0x01	; 1
 676:	0e 94 04 02 	call	0x408	; 0x408 <DIO_voidSetPORTValue>
 67a:	84 ef       	ldi	r24, 0xF4	; 244
 67c:	91 e0       	ldi	r25, 0x01	; 1
 67e:	28 ec       	ldi	r18, 0xC8	; 200
 680:	30 e0       	ldi	r19, 0x00	; 0
 682:	f9 01       	movw	r30, r18
 684:	31 97       	sbiw	r30, 0x01	; 1
 686:	f1 f7       	brne	.-4      	; 0x684 <SevenSeg_voidDisplay+0x36>
 688:	01 97       	sbiw	r24, 0x01	; 1
 68a:	d9 f7       	brne	.-10     	; 0x682 <SevenSeg_voidDisplay+0x34>
 68c:	80 e0       	ldi	r24, 0x00	; 0
 68e:	62 e0       	ldi	r22, 0x02	; 2
 690:	41 e0       	ldi	r20, 0x01	; 1
 692:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 696:	80 e0       	ldi	r24, 0x00	; 0
 698:	61 e0       	ldi	r22, 0x01	; 1
 69a:	40 e0       	ldi	r20, 0x00	; 0
 69c:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 6a0:	81 2f       	mov	r24, r17
 6a2:	6a e0       	ldi	r22, 0x0A	; 10
 6a4:	0e 94 59 06 	call	0xcb2	; 0xcb2 <__udivmodqi4>
 6a8:	92 95       	swap	r25
 6aa:	90 7f       	andi	r25, 0xF0	; 240
 6ac:	81 e0       	ldi	r24, 0x01	; 1
 6ae:	69 2f       	mov	r22, r25
 6b0:	0e 94 04 02 	call	0x408	; 0x408 <DIO_voidSetPORTValue>
 6b4:	84 ef       	ldi	r24, 0xF4	; 244
 6b6:	91 e0       	ldi	r25, 0x01	; 1
 6b8:	28 ec       	ldi	r18, 0xC8	; 200
 6ba:	30 e0       	ldi	r19, 0x00	; 0
 6bc:	f9 01       	movw	r30, r18
 6be:	31 97       	sbiw	r30, 0x01	; 1
 6c0:	f1 f7       	brne	.-4      	; 0x6be <SevenSeg_voidDisplay+0x70>
 6c2:	01 97       	sbiw	r24, 0x01	; 1
 6c4:	d9 f7       	brne	.-10     	; 0x6bc <SevenSeg_voidDisplay+0x6e>
 6c6:	80 e0       	ldi	r24, 0x00	; 0
 6c8:	62 e0       	ldi	r22, 0x02	; 2
 6ca:	40 e0       	ldi	r20, 0x00	; 0
 6cc:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 6d0:	1f 91       	pop	r17
 6d2:	08 95       	ret

000006d4 <SevenSeg_voidinit>:
 6d4:	81 e0       	ldi	r24, 0x01	; 1
 6d6:	64 e0       	ldi	r22, 0x04	; 4
 6d8:	41 e0       	ldi	r20, 0x01	; 1
 6da:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 6de:	81 e0       	ldi	r24, 0x01	; 1
 6e0:	65 e0       	ldi	r22, 0x05	; 5
 6e2:	41 e0       	ldi	r20, 0x01	; 1
 6e4:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 6e8:	81 e0       	ldi	r24, 0x01	; 1
 6ea:	66 e0       	ldi	r22, 0x06	; 6
 6ec:	41 e0       	ldi	r20, 0x01	; 1
 6ee:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 6f2:	81 e0       	ldi	r24, 0x01	; 1
 6f4:	67 e0       	ldi	r22, 0x07	; 7
 6f6:	41 e0       	ldi	r20, 0x01	; 1
 6f8:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 6fc:	80 e0       	ldi	r24, 0x00	; 0
 6fe:	61 e0       	ldi	r22, 0x01	; 1
 700:	41 e0       	ldi	r20, 0x01	; 1
 702:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 706:	80 e0       	ldi	r24, 0x00	; 0
 708:	62 e0       	ldi	r22, 0x02	; 2
 70a:	41 e0       	ldi	r20, 0x01	; 1
 70c:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 710:	08 95       	ret

00000712 <TIMER0_voidInit>:
 712:	83 b7       	in	r24, 0x33	; 51
 714:	8e 7f       	andi	r24, 0xFE	; 254
 716:	83 bf       	out	0x33, r24	; 51
 718:	83 b7       	in	r24, 0x33	; 51
 71a:	8d 7f       	andi	r24, 0xFD	; 253
 71c:	83 bf       	out	0x33, r24	; 51
 71e:	83 b7       	in	r24, 0x33	; 51
 720:	84 60       	ori	r24, 0x04	; 4
 722:	83 bf       	out	0x33, r24	; 51
 724:	83 b7       	in	r24, 0x33	; 51
 726:	8f 7b       	andi	r24, 0xBF	; 191
 728:	83 bf       	out	0x33, r24	; 51
 72a:	83 b7       	in	r24, 0x33	; 51
 72c:	87 7f       	andi	r24, 0xF7	; 247
 72e:	83 bf       	out	0x33, r24	; 51
 730:	83 b7       	in	r24, 0x33	; 51
 732:	8f 7e       	andi	r24, 0xEF	; 239
 734:	83 bf       	out	0x33, r24	; 51
 736:	83 b7       	in	r24, 0x33	; 51
 738:	8f 7d       	andi	r24, 0xDF	; 223
 73a:	83 bf       	out	0x33, r24	; 51
 73c:	08 95       	ret

0000073e <TIMER0_voidSetTCNT>:
 73e:	82 bf       	out	0x32, r24	; 50
 740:	08 95       	ret

00000742 <TIMER0_voidSetOCR0>:
 742:	8c bf       	out	0x3c, r24	; 60
 744:	08 95       	ret

00000746 <TIMER0_voidOVFINT_ENABLE>:
 746:	89 b7       	in	r24, 0x39	; 57
 748:	81 60       	ori	r24, 0x01	; 1
 74a:	89 bf       	out	0x39, r24	; 57
 74c:	08 95       	ret

0000074e <TIMER0_voidOVFINT_DISABLE>:
 74e:	89 b7       	in	r24, 0x39	; 57
 750:	8e 7f       	andi	r24, 0xFE	; 254
 752:	89 bf       	out	0x39, r24	; 57
 754:	08 95       	ret

00000756 <TIMER0_voidCOMPINT_ENABLE>:
 756:	89 b7       	in	r24, 0x39	; 57
 758:	82 60       	ori	r24, 0x02	; 2
 75a:	89 bf       	out	0x39, r24	; 57
 75c:	08 95       	ret

0000075e <TIMER0_voidCOMPINT_DISABLE>:
 75e:	89 b7       	in	r24, 0x39	; 57
 760:	8d 7f       	andi	r24, 0xFD	; 253
 762:	89 bf       	out	0x39, r24	; 57
 764:	08 95       	ret

00000766 <TIMER0_voidSetCOMPINTFunc>:
 766:	90 93 75 00 	sts	0x0075, r25
 76a:	80 93 74 00 	sts	0x0074, r24
 76e:	08 95       	ret

00000770 <TIMER0_voidSetOVFINTFunc>:
 770:	90 93 77 00 	sts	0x0077, r25
 774:	80 93 76 00 	sts	0x0076, r24
 778:	08 95       	ret

0000077a <__vector_10>:
 77a:	1f 92       	push	r1
 77c:	0f 92       	push	r0
 77e:	0f b6       	in	r0, 0x3f	; 63
 780:	0f 92       	push	r0
 782:	11 24       	eor	r1, r1
 784:	2f 93       	push	r18
 786:	3f 93       	push	r19
 788:	4f 93       	push	r20
 78a:	5f 93       	push	r21
 78c:	6f 93       	push	r22
 78e:	7f 93       	push	r23
 790:	8f 93       	push	r24
 792:	9f 93       	push	r25
 794:	af 93       	push	r26
 796:	bf 93       	push	r27
 798:	ef 93       	push	r30
 79a:	ff 93       	push	r31
 79c:	e0 91 74 00 	lds	r30, 0x0074
 7a0:	f0 91 75 00 	lds	r31, 0x0075
 7a4:	09 95       	icall
 7a6:	ff 91       	pop	r31
 7a8:	ef 91       	pop	r30
 7aa:	bf 91       	pop	r27
 7ac:	af 91       	pop	r26
 7ae:	9f 91       	pop	r25
 7b0:	8f 91       	pop	r24
 7b2:	7f 91       	pop	r23
 7b4:	6f 91       	pop	r22
 7b6:	5f 91       	pop	r21
 7b8:	4f 91       	pop	r20
 7ba:	3f 91       	pop	r19
 7bc:	2f 91       	pop	r18
 7be:	0f 90       	pop	r0
 7c0:	0f be       	out	0x3f, r0	; 63
 7c2:	0f 90       	pop	r0
 7c4:	1f 90       	pop	r1
 7c6:	18 95       	reti

000007c8 <__vector_11>:
 7c8:	1f 92       	push	r1
 7ca:	0f 92       	push	r0
 7cc:	0f b6       	in	r0, 0x3f	; 63
 7ce:	0f 92       	push	r0
 7d0:	11 24       	eor	r1, r1
 7d2:	2f 93       	push	r18
 7d4:	3f 93       	push	r19
 7d6:	4f 93       	push	r20
 7d8:	5f 93       	push	r21
 7da:	6f 93       	push	r22
 7dc:	7f 93       	push	r23
 7de:	8f 93       	push	r24
 7e0:	9f 93       	push	r25
 7e2:	af 93       	push	r26
 7e4:	bf 93       	push	r27
 7e6:	ef 93       	push	r30
 7e8:	ff 93       	push	r31
 7ea:	e0 91 76 00 	lds	r30, 0x0076
 7ee:	f0 91 77 00 	lds	r31, 0x0077
 7f2:	09 95       	icall
 7f4:	ff 91       	pop	r31
 7f6:	ef 91       	pop	r30
 7f8:	bf 91       	pop	r27
 7fa:	af 91       	pop	r26
 7fc:	9f 91       	pop	r25
 7fe:	8f 91       	pop	r24
 800:	7f 91       	pop	r23
 802:	6f 91       	pop	r22
 804:	5f 91       	pop	r21
 806:	4f 91       	pop	r20
 808:	3f 91       	pop	r19
 80a:	2f 91       	pop	r18
 80c:	0f 90       	pop	r0
 80e:	0f be       	out	0x3f, r0	; 63
 810:	0f 90       	pop	r0
 812:	1f 90       	pop	r1
 814:	18 95       	reti

00000816 <TWI_voidInit>:
 816:	08 9a       	sbi	0x01, 0	; 1
 818:	09 9a       	sbi	0x01, 1	; 1
 81a:	84 e0       	ldi	r24, 0x04	; 4
 81c:	80 b9       	out	0x00, r24	; 0
 81e:	08 95       	ret

00000820 <TWI_u8Start>:
 820:	84 ea       	ldi	r24, 0xA4	; 164
 822:	86 bf       	out	0x36, r24	; 54
 824:	06 b6       	in	r0, 0x36	; 54
 826:	07 fe       	sbrs	r0, 7
 828:	fd cf       	rjmp	.-6      	; 0x824 <TWI_u8Start+0x4>
 82a:	81 b1       	in	r24, 0x01	; 1
 82c:	90 e0       	ldi	r25, 0x00	; 0
 82e:	88 7f       	andi	r24, 0xF8	; 248
 830:	88 30       	cpi	r24, 0x08	; 8
 832:	09 f4       	brne	.+2      	; 0x836 <TWI_u8Start+0x16>
 834:	91 e0       	ldi	r25, 0x01	; 1
 836:	89 2f       	mov	r24, r25
 838:	08 95       	ret

0000083a <TWI_voidStop>:
 83a:	84 e9       	ldi	r24, 0x94	; 148
 83c:	86 bf       	out	0x36, r24	; 54
 83e:	08 95       	ret

00000840 <TWI_u8ReStart>:
 840:	84 ea       	ldi	r24, 0xA4	; 164
 842:	86 bf       	out	0x36, r24	; 54
 844:	06 b6       	in	r0, 0x36	; 54
 846:	07 fe       	sbrs	r0, 7
 848:	fd cf       	rjmp	.-6      	; 0x844 <TWI_u8ReStart+0x4>
 84a:	81 b1       	in	r24, 0x01	; 1
 84c:	90 e0       	ldi	r25, 0x00	; 0
 84e:	88 7f       	andi	r24, 0xF8	; 248
 850:	80 31       	cpi	r24, 0x10	; 16
 852:	09 f4       	brne	.+2      	; 0x856 <TWI_u8ReStart+0x16>
 854:	91 e0       	ldi	r25, 0x01	; 1
 856:	89 2f       	mov	r24, r25
 858:	08 95       	ret

0000085a <TWI_u8SendAddressWrite>:
 85a:	83 b9       	out	0x03, r24	; 3
 85c:	84 ec       	ldi	r24, 0xC4	; 196
 85e:	86 bf       	out	0x36, r24	; 54
 860:	06 b6       	in	r0, 0x36	; 54
 862:	07 fe       	sbrs	r0, 7
 864:	fd cf       	rjmp	.-6      	; 0x860 <__stack+0x1>
 866:	81 b1       	in	r24, 0x01	; 1
 868:	90 e0       	ldi	r25, 0x00	; 0
 86a:	88 7f       	andi	r24, 0xF8	; 248
 86c:	88 31       	cpi	r24, 0x18	; 24
 86e:	09 f4       	brne	.+2      	; 0x872 <__stack+0x13>
 870:	91 e0       	ldi	r25, 0x01	; 1
 872:	89 2f       	mov	r24, r25
 874:	08 95       	ret

00000876 <TWI_u8SendData>:
 876:	83 b9       	out	0x03, r24	; 3
 878:	84 ec       	ldi	r24, 0xC4	; 196
 87a:	86 bf       	out	0x36, r24	; 54
 87c:	06 b6       	in	r0, 0x36	; 54
 87e:	07 fe       	sbrs	r0, 7
 880:	fd cf       	rjmp	.-6      	; 0x87c <TWI_u8SendData+0x6>
 882:	81 b1       	in	r24, 0x01	; 1
 884:	90 e0       	ldi	r25, 0x00	; 0
 886:	88 7f       	andi	r24, 0xF8	; 248
 888:	88 32       	cpi	r24, 0x28	; 40
 88a:	09 f4       	brne	.+2      	; 0x88e <TWI_u8SendData+0x18>
 88c:	91 e0       	ldi	r25, 0x01	; 1
 88e:	89 2f       	mov	r24, r25
 890:	08 95       	ret

00000892 <TWI_u8SendAddressRead>:
 892:	83 b9       	out	0x03, r24	; 3
 894:	84 ec       	ldi	r24, 0xC4	; 196
 896:	86 bf       	out	0x36, r24	; 54
 898:	06 b6       	in	r0, 0x36	; 54
 89a:	07 fe       	sbrs	r0, 7
 89c:	fd cf       	rjmp	.-6      	; 0x898 <TWI_u8SendAddressRead+0x6>
 89e:	81 b1       	in	r24, 0x01	; 1
 8a0:	90 e0       	ldi	r25, 0x00	; 0
 8a2:	88 7f       	andi	r24, 0xF8	; 248
 8a4:	80 34       	cpi	r24, 0x40	; 64
 8a6:	09 f4       	brne	.+2      	; 0x8aa <TWI_u8SendAddressRead+0x18>
 8a8:	91 e0       	ldi	r25, 0x01	; 1
 8aa:	89 2f       	mov	r24, r25
 8ac:	08 95       	ret

000008ae <TWI_u8ReadData>:
 8ae:	84 ec       	ldi	r24, 0xC4	; 196
 8b0:	86 bf       	out	0x36, r24	; 54
 8b2:	06 b6       	in	r0, 0x36	; 54
 8b4:	07 fe       	sbrs	r0, 7
 8b6:	fd cf       	rjmp	.-6      	; 0x8b2 <TWI_u8ReadData+0x4>
 8b8:	81 b1       	in	r24, 0x01	; 1
 8ba:	88 7f       	andi	r24, 0xF8	; 248
 8bc:	80 35       	cpi	r24, 0x50	; 80
 8be:	11 f0       	breq	.+4      	; 0x8c4 <TWI_u8ReadData+0x16>
 8c0:	80 e0       	ldi	r24, 0x00	; 0
 8c2:	08 95       	ret
 8c4:	83 b1       	in	r24, 0x03	; 3
 8c6:	08 95       	ret

000008c8 <TWI_voidSetINTFunc>:
 8c8:	90 93 79 00 	sts	0x0079, r25
 8cc:	80 93 78 00 	sts	0x0078, r24
 8d0:	08 95       	ret

000008d2 <__vector_19>:
 8d2:	1f 92       	push	r1
 8d4:	0f 92       	push	r0
 8d6:	0f b6       	in	r0, 0x3f	; 63
 8d8:	0f 92       	push	r0
 8da:	11 24       	eor	r1, r1
 8dc:	2f 93       	push	r18
 8de:	3f 93       	push	r19
 8e0:	4f 93       	push	r20
 8e2:	5f 93       	push	r21
 8e4:	6f 93       	push	r22
 8e6:	7f 93       	push	r23
 8e8:	8f 93       	push	r24
 8ea:	9f 93       	push	r25
 8ec:	af 93       	push	r26
 8ee:	bf 93       	push	r27
 8f0:	ef 93       	push	r30
 8f2:	ff 93       	push	r31
 8f4:	e0 91 78 00 	lds	r30, 0x0078
 8f8:	f0 91 79 00 	lds	r31, 0x0079
 8fc:	09 95       	icall
 8fe:	ff 91       	pop	r31
 900:	ef 91       	pop	r30
 902:	bf 91       	pop	r27
 904:	af 91       	pop	r26
 906:	9f 91       	pop	r25
 908:	8f 91       	pop	r24
 90a:	7f 91       	pop	r23
 90c:	6f 91       	pop	r22
 90e:	5f 91       	pop	r21
 910:	4f 91       	pop	r20
 912:	3f 91       	pop	r19
 914:	2f 91       	pop	r18
 916:	0f 90       	pop	r0
 918:	0f be       	out	0x3f, r0	; 63
 91a:	0f 90       	pop	r0
 91c:	1f 90       	pop	r1
 91e:	18 95       	reti

00000920 <ToggleHeater_ON_OFF>:
 920:	10 92 60 00 	sts	0x0060, r1
 924:	08 95       	ret

00000926 <Exit_Temp_SettingMODE>:
 926:	80 91 64 00 	lds	r24, 0x0064
 92a:	8f 5f       	subi	r24, 0xFF	; 255
 92c:	80 93 64 00 	sts	0x0064, r24
 930:	8b 37       	cpi	r24, 0x7B	; 123
 932:	81 f4       	brne	.+32     	; 0x954 <Exit_Temp_SettingMODE+0x2e>
 934:	80 91 62 00 	lds	r24, 0x0062
 938:	91 e0       	ldi	r25, 0x01	; 1
 93a:	89 27       	eor	r24, r25
 93c:	80 93 62 00 	sts	0x0062, r24
 940:	80 91 63 00 	lds	r24, 0x0063
 944:	8f 5f       	subi	r24, 0xFF	; 255
 946:	80 93 63 00 	sts	0x0063, r24
 94a:	10 92 64 00 	sts	0x0064, r1
 94e:	84 eb       	ldi	r24, 0xB4	; 180
 950:	0e 94 9f 03 	call	0x73e	; 0x73e <TIMER0_voidSetTCNT>
 954:	08 95       	ret

00000956 <Temprature_SettingMODE>:
 956:	cf 93       	push	r28
 958:	df 93       	push	r29
 95a:	0e 94 a7 03 	call	0x74e	; 0x74e <TIMER0_voidOVFINT_DISABLE>
 95e:	83 e9       	ldi	r24, 0x93	; 147
 960:	94 e0       	ldi	r25, 0x04	; 4
 962:	0e 94 b8 03 	call	0x770	; 0x770 <TIMER0_voidSetOVFINTFunc>
 966:	84 eb       	ldi	r24, 0xB4	; 180
 968:	0e 94 9f 03 	call	0x73e	; 0x73e <TIMER0_voidSetTCNT>
 96c:	0e 94 a3 03 	call	0x746	; 0x746 <TIMER0_voidOVFINT_ENABLE>
 970:	c8 ec       	ldi	r28, 0xC8	; 200
 972:	d0 e0       	ldi	r29, 0x00	; 0
 974:	80 91 63 00 	lds	r24, 0x0063
 978:	85 30       	cpi	r24, 0x05	; 5
 97a:	39 f4       	brne	.+14     	; 0x98a <Temprature_SettingMODE+0x34>
 97c:	0e 94 a7 03 	call	0x74e	; 0x74e <TIMER0_voidOVFINT_DISABLE>
 980:	10 92 63 00 	sts	0x0063, r1
 984:	df 91       	pop	r29
 986:	cf 91       	pop	r28
 988:	08 95       	ret
 98a:	80 91 62 00 	lds	r24, 0x0062
 98e:	88 23       	and	r24, r24
 990:	21 f0       	breq	.+8      	; 0x99a <Temprature_SettingMODE+0x44>
 992:	80 91 65 00 	lds	r24, 0x0065
 996:	0e 94 27 03 	call	0x64e	; 0x64e <SevenSeg_voidDisplay>
 99a:	80 e0       	ldi	r24, 0x00	; 0
 99c:	66 e0       	ldi	r22, 0x06	; 6
 99e:	0e 94 ad 01 	call	0x35a	; 0x35a <DIO_u8GetPINValue>
 9a2:	88 23       	and	r24, r24
 9a4:	c1 f4       	brne	.+48     	; 0x9d6 <Temprature_SettingMODE+0x80>
 9a6:	80 91 65 00 	lds	r24, 0x0065
 9aa:	8b 34       	cpi	r24, 0x4B	; 75
 9ac:	a0 f4       	brcc	.+40     	; 0x9d6 <Temprature_SettingMODE+0x80>
 9ae:	88 e8       	ldi	r24, 0x88	; 136
 9b0:	93 e1       	ldi	r25, 0x13	; 19
 9b2:	fe 01       	movw	r30, r28
 9b4:	31 97       	sbiw	r30, 0x01	; 1
 9b6:	f1 f7       	brne	.-4      	; 0x9b4 <Temprature_SettingMODE+0x5e>
 9b8:	01 97       	sbiw	r24, 0x01	; 1
 9ba:	d9 f7       	brne	.-10     	; 0x9b2 <Temprature_SettingMODE+0x5c>
 9bc:	10 92 63 00 	sts	0x0063, r1
 9c0:	80 91 65 00 	lds	r24, 0x0065
 9c4:	8b 5f       	subi	r24, 0xFB	; 251
 9c6:	80 93 65 00 	sts	0x0065, r24
 9ca:	60 91 65 00 	lds	r22, 0x0065
 9ce:	81 e0       	ldi	r24, 0x01	; 1
 9d0:	90 e0       	ldi	r25, 0x00	; 0
 9d2:	0e 94 40 02 	call	0x480	; 0x480 <EEPROM_voidWriteByte>
 9d6:	80 e0       	ldi	r24, 0x00	; 0
 9d8:	67 e0       	ldi	r22, 0x07	; 7
 9da:	0e 94 ad 01 	call	0x35a	; 0x35a <DIO_u8GetPINValue>
 9de:	88 23       	and	r24, r24
 9e0:	49 f6       	brne	.-110    	; 0x974 <Temprature_SettingMODE+0x1e>
 9e2:	80 91 65 00 	lds	r24, 0x0065
 9e6:	84 32       	cpi	r24, 0x24	; 36
 9e8:	28 f2       	brcs	.-118    	; 0x974 <Temprature_SettingMODE+0x1e>
 9ea:	88 e8       	ldi	r24, 0x88	; 136
 9ec:	93 e1       	ldi	r25, 0x13	; 19
 9ee:	fe 01       	movw	r30, r28
 9f0:	31 97       	sbiw	r30, 0x01	; 1
 9f2:	f1 f7       	brne	.-4      	; 0x9f0 <Temprature_SettingMODE+0x9a>
 9f4:	01 97       	sbiw	r24, 0x01	; 1
 9f6:	d9 f7       	brne	.-10     	; 0x9ee <Temprature_SettingMODE+0x98>
 9f8:	10 92 63 00 	sts	0x0063, r1
 9fc:	80 91 65 00 	lds	r24, 0x0065
 a00:	85 50       	subi	r24, 0x05	; 5
 a02:	80 93 65 00 	sts	0x0065, r24
 a06:	60 91 65 00 	lds	r22, 0x0065
 a0a:	81 e0       	ldi	r24, 0x01	; 1
 a0c:	90 e0       	ldi	r25, 0x00	; 0
 a0e:	0e 94 40 02 	call	0x480	; 0x480 <EEPROM_voidWriteByte>
 a12:	b0 cf       	rjmp	.-160    	; 0x974 <Temprature_SettingMODE+0x1e>

00000a14 <Get_AverageTemprature>:
 a14:	0f 93       	push	r16
 a16:	1f 93       	push	r17
 a18:	80 91 6a 00 	lds	r24, 0x006A
 a1c:	8f 5f       	subi	r24, 0xFF	; 255
 a1e:	80 93 6a 00 	sts	0x006A, r24
 a22:	8d 30       	cpi	r24, 0x0D	; 13
 a24:	51 f5       	brne	.+84     	; 0xa7a <Get_AverageTemprature+0x66>
 a26:	00 91 66 00 	lds	r16, 0x0066
 a2a:	10 91 67 00 	lds	r17, 0x0067
 a2e:	80 e0       	ldi	r24, 0x00	; 0
 a30:	0e 94 67 00 	call	0xce	; 0xce <ADC_GetResult>
 a34:	02 53       	subi	r16, 0x32	; 50
 a36:	10 40       	sbci	r17, 0x00	; 0
 a38:	08 0f       	add	r16, r24
 a3a:	11 1d       	adc	r17, r1
 a3c:	10 93 67 00 	sts	0x0067, r17
 a40:	00 93 66 00 	sts	0x0066, r16
 a44:	80 91 68 00 	lds	r24, 0x0068
 a48:	8f 5f       	subi	r24, 0xFF	; 255
 a4a:	80 93 68 00 	sts	0x0068, r24
 a4e:	90 91 6b 00 	lds	r25, 0x006B
 a52:	9f 5f       	subi	r25, 0xFF	; 255
 a54:	90 93 6b 00 	sts	0x006B, r25
 a58:	80 91 69 00 	lds	r24, 0x0069
 a5c:	88 23       	and	r24, r24
 a5e:	41 f4       	brne	.+16     	; 0xa70 <Get_AverageTemprature+0x5c>
 a60:	9a 30       	cpi	r25, 0x0A	; 10
 a62:	31 f4       	brne	.+12     	; 0xa70 <Get_AverageTemprature+0x5c>
 a64:	82 e0       	ldi	r24, 0x02	; 2
 a66:	67 e0       	ldi	r22, 0x07	; 7
 a68:	0e 94 cb 01 	call	0x396	; 0x396 <DIO_voidTogglePIN>
 a6c:	10 92 6b 00 	sts	0x006B, r1
 a70:	10 92 6a 00 	sts	0x006A, r1
 a74:	8b ec       	ldi	r24, 0xCB	; 203
 a76:	0e 94 9f 03 	call	0x73e	; 0x73e <TIMER0_voidSetTCNT>
 a7a:	1f 91       	pop	r17
 a7c:	0f 91       	pop	r16
 a7e:	08 95       	ret

00000a80 <voidCoolingMode_ON>:
 a80:	83 e0       	ldi	r24, 0x03	; 3
 a82:	67 e0       	ldi	r22, 0x07	; 7
 a84:	41 e0       	ldi	r20, 0x01	; 1
 a86:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 a8a:	83 e0       	ldi	r24, 0x03	; 3
 a8c:	66 e0       	ldi	r22, 0x06	; 6
 a8e:	40 e0       	ldi	r20, 0x00	; 0
 a90:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 a94:	82 e0       	ldi	r24, 0x02	; 2
 a96:	67 e0       	ldi	r22, 0x07	; 7
 a98:	41 e0       	ldi	r20, 0x01	; 1
 a9a:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 a9e:	81 e0       	ldi	r24, 0x01	; 1
 aa0:	80 93 69 00 	sts	0x0069, r24
 aa4:	08 95       	ret

00000aa6 <voidHeatingMode_ON>:
 aa6:	83 e0       	ldi	r24, 0x03	; 3
 aa8:	66 e0       	ldi	r22, 0x06	; 6
 aaa:	41 e0       	ldi	r20, 0x01	; 1
 aac:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 ab0:	83 e0       	ldi	r24, 0x03	; 3
 ab2:	67 e0       	ldi	r22, 0x07	; 7
 ab4:	40 e0       	ldi	r20, 0x00	; 0
 ab6:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 aba:	10 92 69 00 	sts	0x0069, r1
 abe:	08 95       	ret

00000ac0 <voidHeater_IdleState>:
 ac0:	83 e0       	ldi	r24, 0x03	; 3
 ac2:	67 e0       	ldi	r22, 0x07	; 7
 ac4:	40 e0       	ldi	r20, 0x00	; 0
 ac6:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 aca:	83 e0       	ldi	r24, 0x03	; 3
 acc:	66 e0       	ldi	r22, 0x06	; 6
 ace:	40 e0       	ldi	r20, 0x00	; 0
 ad0:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 ad4:	82 e0       	ldi	r24, 0x02	; 2
 ad6:	67 e0       	ldi	r22, 0x07	; 7
 ad8:	40 e0       	ldi	r20, 0x00	; 0
 ada:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 ade:	82 e0       	ldi	r24, 0x02	; 2
 ae0:	80 93 69 00 	sts	0x0069, r24
 ae4:	08 95       	ret

00000ae6 <State_OFF>:
 ae6:	81 e0       	ldi	r24, 0x01	; 1
 ae8:	80 93 60 00 	sts	0x0060, r24
 aec:	0e 94 a7 03 	call	0x74e	; 0x74e <TIMER0_voidOVFINT_DISABLE>
 af0:	0e 94 1c 03 	call	0x638	; 0x638 <SevenSeg_voidDisplayOFF>
 af4:	83 e0       	ldi	r24, 0x03	; 3
 af6:	66 e0       	ldi	r22, 0x06	; 6
 af8:	40 e0       	ldi	r20, 0x00	; 0
 afa:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 afe:	83 e0       	ldi	r24, 0x03	; 3
 b00:	67 e0       	ldi	r22, 0x07	; 7
 b02:	40 e0       	ldi	r20, 0x00	; 0
 b04:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 b08:	82 e0       	ldi	r24, 0x02	; 2
 b0a:	67 e0       	ldi	r22, 0x07	; 7
 b0c:	40 e0       	ldi	r20, 0x00	; 0
 b0e:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 b12:	81 e0       	ldi	r24, 0x01	; 1
 b14:	90 e0       	ldi	r25, 0x00	; 0
 b16:	0e 94 17 02 	call	0x42e	; 0x42e <EEPROM_u8ReciveByte>
 b1a:	98 2f       	mov	r25, r24
 b1c:	83 52       	subi	r24, 0x23	; 35
 b1e:	89 32       	cpi	r24, 0x29	; 41
 b20:	20 f0       	brcs	.+8      	; 0xb2a <State_OFF+0x44>
 b22:	8c e3       	ldi	r24, 0x3C	; 60
 b24:	80 93 65 00 	sts	0x0065, r24
 b28:	02 c0       	rjmp	.+4      	; 0xb2e <State_OFF+0x48>
 b2a:	90 93 65 00 	sts	0x0065, r25
 b2e:	80 91 60 00 	lds	r24, 0x0060
 b32:	88 23       	and	r24, r24
 b34:	e1 f7       	brne	.-8      	; 0xb2e <State_OFF+0x48>
 b36:	0e 94 9e 05 	call	0xb3c	; 0xb3c <State_ON>
 b3a:	08 95       	ret

00000b3c <State_ON>:
 b3c:	cf 93       	push	r28
 b3e:	df 93       	push	r29
 b40:	0e 94 a7 03 	call	0x74e	; 0x74e <TIMER0_voidOVFINT_DISABLE>
 b44:	8a e0       	ldi	r24, 0x0A	; 10
 b46:	95 e0       	ldi	r25, 0x05	; 5
 b48:	0e 94 b8 03 	call	0x770	; 0x770 <TIMER0_voidSetOVFINTFunc>
 b4c:	8b ec       	ldi	r24, 0xCB	; 203
 b4e:	0e 94 9f 03 	call	0x73e	; 0x73e <TIMER0_voidSetTCNT>
 b52:	0e 94 a3 03 	call	0x746	; 0x746 <TIMER0_voidOVFINT_ENABLE>
 b56:	81 e0       	ldi	r24, 0x01	; 1
 b58:	80 93 60 00 	sts	0x0060, r24
 b5c:	c8 ec       	ldi	r28, 0xC8	; 200
 b5e:	d0 e0       	ldi	r29, 0x00	; 0
 b60:	5e c0       	rjmp	.+188    	; 0xc1e <State_ON+0xe2>
 b62:	80 91 65 00 	lds	r24, 0x0065
 b66:	0e 94 27 03 	call	0x64e	; 0x64e <SevenSeg_voidDisplay>
 b6a:	80 e0       	ldi	r24, 0x00	; 0
 b6c:	66 e0       	ldi	r22, 0x06	; 6
 b6e:	0e 94 ad 01 	call	0x35a	; 0x35a <DIO_u8GetPINValue>
 b72:	88 23       	and	r24, r24
 b74:	19 f4       	brne	.+6      	; 0xb7c <State_ON+0x40>
 b76:	88 e8       	ldi	r24, 0x88	; 136
 b78:	93 e1       	ldi	r25, 0x13	; 19
 b7a:	07 c0       	rjmp	.+14     	; 0xb8a <State_ON+0x4e>
 b7c:	80 e0       	ldi	r24, 0x00	; 0
 b7e:	67 e0       	ldi	r22, 0x07	; 7
 b80:	0e 94 ad 01 	call	0x35a	; 0x35a <DIO_u8GetPINValue>
 b84:	88 23       	and	r24, r24
 b86:	b9 f3       	breq	.-18     	; 0xb76 <State_ON+0x3a>
 b88:	10 c0       	rjmp	.+32     	; 0xbaa <State_ON+0x6e>
 b8a:	fe 01       	movw	r30, r28
 b8c:	31 97       	sbiw	r30, 0x01	; 1
 b8e:	f1 f7       	brne	.-4      	; 0xb8c <State_ON+0x50>
 b90:	01 97       	sbiw	r24, 0x01	; 1
 b92:	d9 f7       	brne	.-10     	; 0xb8a <State_ON+0x4e>
 b94:	0e 94 ab 04 	call	0x956	; 0x956 <Temprature_SettingMODE>
 b98:	8a e0       	ldi	r24, 0x0A	; 10
 b9a:	95 e0       	ldi	r25, 0x05	; 5
 b9c:	0e 94 b8 03 	call	0x770	; 0x770 <TIMER0_voidSetOVFINTFunc>
 ba0:	8b ec       	ldi	r24, 0xCB	; 203
 ba2:	0e 94 9f 03 	call	0x73e	; 0x73e <TIMER0_voidSetTCNT>
 ba6:	0e 94 a3 03 	call	0x746	; 0x746 <TIMER0_voidOVFINT_ENABLE>
 baa:	80 91 68 00 	lds	r24, 0x0068
 bae:	8a 30       	cpi	r24, 0x0A	; 10
 bb0:	b1 f5       	brne	.+108    	; 0xc1e <State_ON+0xe2>
 bb2:	80 91 66 00 	lds	r24, 0x0066
 bb6:	90 91 67 00 	lds	r25, 0x0067
 bba:	6a e0       	ldi	r22, 0x0A	; 10
 bbc:	70 e0       	ldi	r23, 0x00	; 0
 bbe:	0e 94 65 06 	call	0xcca	; 0xcca <__udivmodhi4>
 bc2:	70 93 67 00 	sts	0x0067, r23
 bc6:	60 93 66 00 	sts	0x0066, r22
 bca:	20 91 66 00 	lds	r18, 0x0066
 bce:	30 91 67 00 	lds	r19, 0x0067
 bd2:	80 91 65 00 	lds	r24, 0x0065
 bd6:	90 e0       	ldi	r25, 0x00	; 0
 bd8:	05 97       	sbiw	r24, 0x05	; 5
 bda:	28 17       	cp	r18, r24
 bdc:	39 07       	cpc	r19, r25
 bde:	48 f4       	brcc	.+18     	; 0xbf2 <State_ON+0xb6>
 be0:	10 92 67 00 	sts	0x0067, r1
 be4:	10 92 66 00 	sts	0x0066, r1
 be8:	10 92 68 00 	sts	0x0068, r1
 bec:	0e 94 53 05 	call	0xaa6	; 0xaa6 <voidHeatingMode_ON>
 bf0:	16 c0       	rjmp	.+44     	; 0xc1e <State_ON+0xe2>
 bf2:	20 91 66 00 	lds	r18, 0x0066
 bf6:	30 91 67 00 	lds	r19, 0x0067
 bfa:	80 91 65 00 	lds	r24, 0x0065
 bfe:	90 e0       	ldi	r25, 0x00	; 0
 c00:	05 96       	adiw	r24, 0x05	; 5
 c02:	82 17       	cp	r24, r18
 c04:	93 07       	cpc	r25, r19
 c06:	48 f4       	brcc	.+18     	; 0xc1a <State_ON+0xde>
 c08:	10 92 67 00 	sts	0x0067, r1
 c0c:	10 92 66 00 	sts	0x0066, r1
 c10:	10 92 68 00 	sts	0x0068, r1
 c14:	0e 94 40 05 	call	0xa80	; 0xa80 <voidCoolingMode_ON>
 c18:	02 c0       	rjmp	.+4      	; 0xc1e <State_ON+0xe2>
 c1a:	0e 94 60 05 	call	0xac0	; 0xac0 <voidHeater_IdleState>
 c1e:	80 91 60 00 	lds	r24, 0x0060
 c22:	88 23       	and	r24, r24
 c24:	09 f0       	breq	.+2      	; 0xc28 <State_ON+0xec>
 c26:	9d cf       	rjmp	.-198    	; 0xb62 <State_ON+0x26>
 c28:	0e 94 73 05 	call	0xae6	; 0xae6 <State_OFF>
 c2c:	df 91       	pop	r29
 c2e:	cf 91       	pop	r28
 c30:	08 95       	ret

00000c32 <main>:
 c32:	0e 94 49 00 	call	0x92	; 0x92 <ADC_voidInit>
 c36:	0e 94 0b 04 	call	0x816	; 0x816 <TWI_voidInit>
 c3a:	0e 94 89 03 	call	0x712	; 0x712 <TIMER0_voidInit>
 c3e:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <SevenSeg_voidinit>
 c42:	0e 94 61 02 	call	0x4c2	; 0x4c2 <EXITINT_voidInit>
 c46:	0e 94 14 03 	call	0x628	; 0x628 <GlobalINTEnable>
 c4a:	83 e0       	ldi	r24, 0x03	; 3
 c4c:	66 e0       	ldi	r22, 0x06	; 6
 c4e:	41 e0       	ldi	r20, 0x01	; 1
 c50:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 c54:	83 e0       	ldi	r24, 0x03	; 3
 c56:	67 e0       	ldi	r22, 0x07	; 7
 c58:	41 e0       	ldi	r20, 0x01	; 1
 c5a:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 c5e:	82 e0       	ldi	r24, 0x02	; 2
 c60:	67 e0       	ldi	r22, 0x07	; 7
 c62:	41 e0       	ldi	r20, 0x01	; 1
 c64:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 c68:	80 e0       	ldi	r24, 0x00	; 0
 c6a:	66 e0       	ldi	r22, 0x06	; 6
 c6c:	40 e0       	ldi	r20, 0x00	; 0
 c6e:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 c72:	80 e0       	ldi	r24, 0x00	; 0
 c74:	67 e0       	ldi	r22, 0x07	; 7
 c76:	40 e0       	ldi	r20, 0x00	; 0
 c78:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 c7c:	83 e0       	ldi	r24, 0x03	; 3
 c7e:	60 e0       	ldi	r22, 0x00	; 0
 c80:	41 e0       	ldi	r20, 0x01	; 1
 c82:	0e 94 a7 00 	call	0x14e	; 0x14e <DIO_voidSetPORTDir>
 c86:	80 e0       	ldi	r24, 0x00	; 0
 c88:	66 e0       	ldi	r22, 0x06	; 6
 c8a:	41 e0       	ldi	r20, 0x01	; 1
 c8c:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 c90:	80 e0       	ldi	r24, 0x00	; 0
 c92:	67 e0       	ldi	r22, 0x07	; 7
 c94:	41 e0       	ldi	r20, 0x01	; 1
 c96:	0e 94 2a 01 	call	0x254	; 0x254 <DIO_voidSetPINValue>
 c9a:	80 e0       	ldi	r24, 0x00	; 0
 c9c:	0e 94 68 02 	call	0x4d0	; 0x4d0 <EXTINT_voidINTEnable>
 ca0:	80 e9       	ldi	r24, 0x90	; 144
 ca2:	94 e0       	ldi	r25, 0x04	; 4
 ca4:	0e 94 90 02 	call	0x520	; 0x520 <EXTINT0_Callback>
 ca8:	0e 94 73 05 	call	0xae6	; 0xae6 <State_OFF>
 cac:	80 e0       	ldi	r24, 0x00	; 0
 cae:	90 e0       	ldi	r25, 0x00	; 0
 cb0:	08 95       	ret

00000cb2 <__udivmodqi4>:
 cb2:	99 1b       	sub	r25, r25
 cb4:	79 e0       	ldi	r23, 0x09	; 9
 cb6:	04 c0       	rjmp	.+8      	; 0xcc0 <__udivmodqi4_ep>

00000cb8 <__udivmodqi4_loop>:
 cb8:	99 1f       	adc	r25, r25
 cba:	96 17       	cp	r25, r22
 cbc:	08 f0       	brcs	.+2      	; 0xcc0 <__udivmodqi4_ep>
 cbe:	96 1b       	sub	r25, r22

00000cc0 <__udivmodqi4_ep>:
 cc0:	88 1f       	adc	r24, r24
 cc2:	7a 95       	dec	r23
 cc4:	c9 f7       	brne	.-14     	; 0xcb8 <__udivmodqi4_loop>
 cc6:	80 95       	com	r24
 cc8:	08 95       	ret

00000cca <__udivmodhi4>:
 cca:	aa 1b       	sub	r26, r26
 ccc:	bb 1b       	sub	r27, r27
 cce:	51 e1       	ldi	r21, 0x11	; 17
 cd0:	07 c0       	rjmp	.+14     	; 0xce0 <__udivmodhi4_ep>

00000cd2 <__udivmodhi4_loop>:
 cd2:	aa 1f       	adc	r26, r26
 cd4:	bb 1f       	adc	r27, r27
 cd6:	a6 17       	cp	r26, r22
 cd8:	b7 07       	cpc	r27, r23
 cda:	10 f0       	brcs	.+4      	; 0xce0 <__udivmodhi4_ep>
 cdc:	a6 1b       	sub	r26, r22
 cde:	b7 0b       	sbc	r27, r23

00000ce0 <__udivmodhi4_ep>:
 ce0:	88 1f       	adc	r24, r24
 ce2:	99 1f       	adc	r25, r25
 ce4:	5a 95       	dec	r21
 ce6:	a9 f7       	brne	.-22     	; 0xcd2 <__udivmodhi4_loop>
 ce8:	80 95       	com	r24
 cea:	90 95       	com	r25
 cec:	bc 01       	movw	r22, r24
 cee:	cd 01       	movw	r24, r26
 cf0:	08 95       	ret

00000cf2 <_exit>:
 cf2:	f8 94       	cli

00000cf4 <__stop_program>:
 cf4:	ff cf       	rjmp	.-2      	; 0xcf4 <__stop_program>
