$date
	Mon Sep  4 19:14:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_output_mem $end
$var wire 33 ! read_data [32:0] $end
$var reg 1 " clk $end
$var reg 4 # read_addr [3:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 $ read_addr [3:0] $end
$var reg 33 % read_data [32:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
0"
bx !
$end
#5
b0 #
b0 $
1"
#10
0"
#15
b101 !
b101 %
b1 #
b1 $
1"
#20
0"
#25
b111 !
b111 %
b10 #
b10 $
1"
#30
0"
#35
b10 !
b10 %
b11 #
b11 $
1"
#40
0"
#45
b1 !
b1 %
b100 #
b100 $
1"
#50
0"
#55
b1111 !
b1111 %
b101 #
b101 $
1"
#60
0"
#65
b110 !
b110 %
b110 #
b110 $
1"
#70
0"
#75
b100 !
b100 %
b111 #
b111 $
1"
#80
0"
#85
b1 !
b1 %
b1000 #
b1000 $
1"
#90
0"
#95
b101 !
b101 %
b1001 #
b1001 $
1"
#100
0"
#105
b1001 !
b1001 %
b1010 #
b1010 $
1"
#110
0"
#115
b110 !
b110 %
b1011 #
b1011 $
1"
#120
0"
#125
b1011 !
b1011 %
b1100 #
b1100 $
1"
#130
0"
#135
b1001 !
b1001 %
b1101 #
b1101 $
1"
#140
0"
#145
b110 !
b110 %
b1110 #
b1110 $
1"
#150
0"
#155
b1000 !
b1000 %
b1111 #
b1111 $
1"
#160
0"
#165
b1 !
b1 %
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
#285
1"
#290
0"
#295
1"
#300
0"
#305
1"
#310
0"
#315
1"
#320
0"
#325
1"
#330
0"
#335
1"
#340
0"
#345
1"
#350
0"
#355
1"
