verilog xil_defaultlib "../../../bd/design_1/ip/design_1_core_fpu_0_0_1/sim/design_1_core_fpu_0_0.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_core_top_0_0_1/sim/design_1_core_top_0_0.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_blk_mem_gen_0_0_1/sim/design_1_blk_mem_gen_0_0.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ipshared/e147/xlconstant.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_0_1/sim/design_1_xlconstant_0_0.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_blk_mem_gen_1_0_1/sim/design_1_blk_mem_gen_1_0.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0_1/design_1_clk_wiz_0_0.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_blk_mem_gen_2_0/sim/design_1_blk_mem_gen_2_0.v" --include "../../../../Emperor-core.srcs/sources_1/bd/design_1/ipshared/100a"

verilog xil_defaultlib "glbl.v"

nosort
