.TH "C:/Users/BJRODIER/Documents/QT_REPO/QT_VHDL_simulator/code/Ressources/SystemC/include/tlm_core/tlm_2/tlm_sockets/tlm_target_socket.h" 3 "VHDL simulator" \" -*- nroff -*-
.ad l
.nh
.SH NAME
C:/Users/BJRODIER/Documents/QT_REPO/QT_VHDL_simulator/code/Ressources/SystemC/include/tlm_core/tlm_2/tlm_sockets/tlm_target_socket.h
.SH SYNOPSIS
.br
.PP
\fR#include 'tlm_core/tlm_2/tlm_sockets/tlm_base_socket_if\&.h'\fP
.br
\fR#include 'tlm_core/tlm_2/tlm_2_interfaces/tlm_fw_bw_ifs\&.h'\fP
.br

.SS "Classes"

.in +1c
.ti -1c
.RI "class \fBtlm::tlm_base_target_socket_b< BUSWIDTH, FW_IF, BW_IF >\fP"
.br
.ti -1c
.RI "class \fBtlm::tlm_base_target_socket< BUSWIDTH, FW_IF, BW_IF, N, POL >\fP"
.br
.ti -1c
.RI "class \fBtlm::tlm_target_socket< BUSWIDTH, TYPES, N, POL >\fP"
.br
.in -1c
.SS "Namespaces"

.in +1c
.ti -1c
.RI "namespace \fBtlm\fP"
.br
.in -1c
.SH "Author"
.PP 
Generated automatically by Doxygen for VHDL simulator from the source code\&.
