<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_regs_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_regs_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_pixel_pusher_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_pixel_pusher_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_myALU_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_myALU_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_controls_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_controls_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clock_div_25_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_clock_div_25_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clock_div_112500_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_clock_div_112500_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vga_ctrl_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_vga_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_uart_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_uart_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_2_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_blk_mem_gen_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_debounce_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_debounce_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_framebuffer_0_0_synth_1" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/design_1_framebuffer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_2" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/synth_2" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_regs_0_0_synth_1"/>
		<Parent Id="design_1_pixel_pusher_0_0_synth_1"/>
		<Parent Id="design_1_myALU_0_0_synth_1"/>
		<Parent Id="design_1_controls_0_0_synth_1"/>
		<Parent Id="design_1_clock_div_25_0_0_synth_1"/>
		<Parent Id="design_1_clock_div_112500_0_0_synth_1"/>
		<Parent Id="design_1_vga_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_uart_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_1_debounce_0_0_synth_1"/>
		<Parent Id="design_1_framebuffer_0_0_synth_1"/>
	</Run>
	<Run Id="impl_2" LaunchDir="/home/user/Downloads/embeddedLabs/lab_5/lab_5/lab_5.runs/impl_2" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_2"/>
		<Parent Id="design_1_regs_0_0_synth_1"/>
		<Parent Id="design_1_pixel_pusher_0_0_synth_1"/>
		<Parent Id="design_1_myALU_0_0_synth_1"/>
		<Parent Id="design_1_controls_0_0_synth_1"/>
		<Parent Id="design_1_clock_div_25_0_0_synth_1"/>
		<Parent Id="design_1_clock_div_112500_0_0_synth_1"/>
		<Parent Id="design_1_vga_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_uart_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_1_debounce_0_0_synth_1"/>
		<Parent Id="design_1_framebuffer_0_0_synth_1"/>
	</Run>
</Runs>

