Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 15 15:37:19 2019
| Host         : DESKTOP-BUGDRN4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_alu_dec_control_sets_placed.rpt
| Design       : display_alu_dec
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            5 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+-------------------------------+------------------+----------------+
|        Clock Signal        | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------+---------------+-------------------------------+------------------+----------------+
|  tdm/divider/clk_out_reg_0 |               |                               |                1 |              3 |
|  clk100/clk                |               | debDOWN/PB_cnt[3]_i_1__0_n_0  |                1 |              4 |
|  clk100/clk                |               | debLEFT/PB_cnt[3]_i_1__2_n_0  |                1 |              4 |
|  clk100/clk                |               | debRIGHT/PB_cnt[3]_i_1__1_n_0 |                1 |              4 |
|  clk100/clk                |               | debUP/PB_cnt[3]_i_1_n_0       |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG       |               |                               |                3 |              4 |
|  clk100/clk                |               |                               |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG       |               | clk100/clk_out                |                4 |             14 |
|  CLK100MHZ_IBUF_BUFG       |               | tdm/divider/clk_out           |                4 |             16 |
+----------------------------+---------------+-------------------------------+------------------+----------------+


