module module_0 (
    output id_1,
    output logic signed [id_2 : 1 'b0] id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  id_8 id_9 (
      id_2,
      .id_4(id_2),
      .id_8(id_6),
      .id_3(1'd0),
      .id_8(id_4)
  );
  logic id_10;
  assign id_3[id_10] = id_1 ? 1 : ~id_7;
endmodule
