<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRABALHO_FINAL_EMBARCADOS: Tcc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TRABALHO_FINAL_EMBARCADOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_tcc-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Tcc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___t_c_c.html">Timer Counter Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>TCC hardware registers.  
 <a href="struct_tcc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="tcc_8h_source.html">tcc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a32d3c991c1c006f20a6b193618729798"><td class="memItemLeft" align="right" valign="top"><a id="a32d3c991c1c006f20a6b193618729798"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_a___type.html">TCC_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a32d3c991c1c006f20a6b193618729798">CTRLA</a></td></tr>
<tr class="memdesc:a32d3c991c1c006f20a6b193618729798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Control A. <br /></td></tr>
<tr class="separator:a32d3c991c1c006f20a6b193618729798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2293428bb668bc0367cbe834987eca3e"><td class="memItemLeft" align="right" valign="top"><a id="a2293428bb668bc0367cbe834987eca3e"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">TCC_CTRLBCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a2293428bb668bc0367cbe834987eca3e">CTRLBCLR</a></td></tr>
<tr class="memdesc:a2293428bb668bc0367cbe834987eca3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 8) Control B Clear. <br /></td></tr>
<tr class="separator:a2293428bb668bc0367cbe834987eca3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdedd396ae9f95b86ed4b4333b08464"><td class="memItemLeft" align="right" valign="top"><a id="abfdedd396ae9f95b86ed4b4333b08464"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">TCC_CTRLBSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#abfdedd396ae9f95b86ed4b4333b08464">CTRLBSET</a></td></tr>
<tr class="memdesc:abfdedd396ae9f95b86ed4b4333b08464"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x05 (R/W 8) Control B Set. <br /></td></tr>
<tr class="separator:abfdedd396ae9f95b86ed4b4333b08464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786a97e72e53220c010243201d64a3d3"><td class="memItemLeft" align="right" valign="top"><a id="a786a97e72e53220c010243201d64a3d3"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [0x2]</td></tr>
<tr class="separator:a786a97e72e53220c010243201d64a3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f372e5370e478af6eaf94095ff171fe"><td class="memItemLeft" align="right" valign="top"><a id="a5f372e5370e478af6eaf94095ff171fe"></a>
<a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">TCC_SYNCBUSY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a5f372e5370e478af6eaf94095ff171fe">SYNCBUSY</a></td></tr>
<tr class="memdesc:a5f372e5370e478af6eaf94095ff171fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/ 32) Synchronization Busy. <br /></td></tr>
<tr class="separator:a5f372e5370e478af6eaf94095ff171fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abb734e3b76cfbe2e535ac65f5a205e"><td class="memItemLeft" align="right" valign="top"><a id="a5abb734e3b76cfbe2e535ac65f5a205e"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___f_c_t_r_l_a___type.html">TCC_FCTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a5abb734e3b76cfbe2e535ac65f5a205e">FCTRLA</a></td></tr>
<tr class="memdesc:a5abb734e3b76cfbe2e535ac65f5a205e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 32) Recoverable Fault A Configuration. <br /></td></tr>
<tr class="separator:a5abb734e3b76cfbe2e535ac65f5a205e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0b84e22604af0a6b12b824ab6c1ee3"><td class="memItemLeft" align="right" valign="top"><a id="aff0b84e22604af0a6b12b824ab6c1ee3"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___f_c_t_r_l_b___type.html">TCC_FCTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#aff0b84e22604af0a6b12b824ab6c1ee3">FCTRLB</a></td></tr>
<tr class="memdesc:aff0b84e22604af0a6b12b824ab6c1ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Recoverable Fault B Configuration. <br /></td></tr>
<tr class="separator:aff0b84e22604af0a6b12b824ab6c1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d5bc9674cead25445060479c66acd1"><td class="memItemLeft" align="right" valign="top"><a id="a07d5bc9674cead25445060479c66acd1"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_e_x_c_t_r_l___type.html">TCC_WEXCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a07d5bc9674cead25445060479c66acd1">WEXCTRL</a></td></tr>
<tr class="memdesc:a07d5bc9674cead25445060479c66acd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Waveform Extension Configuration. <br /></td></tr>
<tr class="separator:a07d5bc9674cead25445060479c66acd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e19a270dad42364b5b1b3c19a31e45b"><td class="memItemLeft" align="right" valign="top"><a id="a9e19a270dad42364b5b1b3c19a31e45b"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html">TCC_DRVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a9e19a270dad42364b5b1b3c19a31e45b">DRVCTRL</a></td></tr>
<tr class="memdesc:a9e19a270dad42364b5b1b3c19a31e45b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) Driver Control. <br /></td></tr>
<tr class="separator:a9e19a270dad42364b5b1b3c19a31e45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e496bec4ef5fc5ab5cb7479f5a10b77"><td class="memItemLeft" align="right" valign="top"><a id="a9e496bec4ef5fc5ab5cb7479f5a10b77"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [0x2]</td></tr>
<tr class="separator:a9e496bec4ef5fc5ab5cb7479f5a10b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570f4dfd9ace6f9e31a407114d91ea98"><td class="memItemLeft" align="right" valign="top"><a id="a570f4dfd9ace6f9e31a407114d91ea98"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___d_b_g_c_t_r_l___type.html">TCC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a570f4dfd9ace6f9e31a407114d91ea98">DBGCTRL</a></td></tr>
<tr class="memdesc:a570f4dfd9ace6f9e31a407114d91ea98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1E (R/W 8) Debug Control. <br /></td></tr>
<tr class="separator:a570f4dfd9ace6f9e31a407114d91ea98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e8e79844a9593fc82734f919eb2bd2"><td class="memItemLeft" align="right" valign="top"><a id="a27e8e79844a9593fc82734f919eb2bd2"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [0x1]</td></tr>
<tr class="separator:a27e8e79844a9593fc82734f919eb2bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b01c1033af6dc64d9c7adfbe1e6e302"><td class="memItemLeft" align="right" valign="top"><a id="a4b01c1033af6dc64d9c7adfbe1e6e302"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___e_v_c_t_r_l___type.html">TCC_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a4b01c1033af6dc64d9c7adfbe1e6e302">EVCTRL</a></td></tr>
<tr class="memdesc:a4b01c1033af6dc64d9c7adfbe1e6e302"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) Event Control. <br /></td></tr>
<tr class="separator:a4b01c1033af6dc64d9c7adfbe1e6e302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0528a9bada8511ddc01889842aa0ef"><td class="memItemLeft" align="right" valign="top"><a id="a9a0528a9bada8511ddc01889842aa0ef"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">TCC_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a9a0528a9bada8511ddc01889842aa0ef">INTENCLR</a></td></tr>
<tr class="memdesc:a9a0528a9bada8511ddc01889842aa0ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 32) Interrupt Enable Clear. <br /></td></tr>
<tr class="separator:a9a0528a9bada8511ddc01889842aa0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87325a9da9bb14bbbb254f07161c3824"><td class="memItemLeft" align="right" valign="top"><a id="a87325a9da9bb14bbbb254f07161c3824"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">TCC_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a87325a9da9bb14bbbb254f07161c3824">INTENSET</a></td></tr>
<tr class="memdesc:a87325a9da9bb14bbbb254f07161c3824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/W 32) Interrupt Enable Set. <br /></td></tr>
<tr class="separator:a87325a9da9bb14bbbb254f07161c3824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45850dfe47f384be457edd8185d2ada0"><td class="memItemLeft" align="right" valign="top"><a id="a45850dfe47f384be457edd8185d2ada0"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___i_n_t_f_l_a_g___type.html">TCC_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a45850dfe47f384be457edd8185d2ada0">INTFLAG</a></td></tr>
<tr class="memdesc:a45850dfe47f384be457edd8185d2ada0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2C (R/W 32) Interrupt Flag Status and Clear. <br /></td></tr>
<tr class="separator:a45850dfe47f384be457edd8185d2ada0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f0707a16105fc215acc14d786476ff"><td class="memItemLeft" align="right" valign="top"><a id="a14f0707a16105fc215acc14d786476ff"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___s_t_a_t_u_s___type.html">TCC_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a14f0707a16105fc215acc14d786476ff">STATUS</a></td></tr>
<tr class="memdesc:a14f0707a16105fc215acc14d786476ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 32) Status. <br /></td></tr>
<tr class="separator:a14f0707a16105fc215acc14d786476ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee2b473a9570d65643b9b3251cb31ce"><td class="memItemLeft" align="right" valign="top"><a id="a8ee2b473a9570d65643b9b3251cb31ce"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_o_u_n_t___type.html">TCC_COUNT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a8ee2b473a9570d65643b9b3251cb31ce">COUNT</a></td></tr>
<tr class="memdesc:a8ee2b473a9570d65643b9b3251cb31ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/W 32) Count. <br /></td></tr>
<tr class="separator:a8ee2b473a9570d65643b9b3251cb31ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9045f5074f643a3f8a70c681f644be3"><td class="memItemLeft" align="right" valign="top"><a id="ae9045f5074f643a3f8a70c681f644be3"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_a_t_t___type.html">TCC_PATT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#ae9045f5074f643a3f8a70c681f644be3">PATT</a></td></tr>
<tr class="memdesc:ae9045f5074f643a3f8a70c681f644be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/W 16) Pattern. <br /></td></tr>
<tr class="separator:ae9045f5074f643a3f8a70c681f644be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6968ba8746618057c9b13e79318eee50"><td class="memItemLeft" align="right" valign="top"><a id="a6968ba8746618057c9b13e79318eee50"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [0x2]</td></tr>
<tr class="separator:a6968ba8746618057c9b13e79318eee50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae49d975936cde132f53115171858a97"><td class="memItemLeft" align="right" valign="top"><a id="aae49d975936cde132f53115171858a97"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_a_v_e___type.html">TCC_WAVE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#aae49d975936cde132f53115171858a97">WAVE</a></td></tr>
<tr class="memdesc:aae49d975936cde132f53115171858a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3C (R/W 32) Waveform Control. <br /></td></tr>
<tr class="separator:aae49d975936cde132f53115171858a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea2a8862e07c7525629412b1839c656"><td class="memItemLeft" align="right" valign="top"><a id="a9ea2a8862e07c7525629412b1839c656"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_e_r___type.html">TCC_PER_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a9ea2a8862e07c7525629412b1839c656">PER</a></td></tr>
<tr class="memdesc:a9ea2a8862e07c7525629412b1839c656"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 32) Period. <br /></td></tr>
<tr class="separator:a9ea2a8862e07c7525629412b1839c656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29625ebb02239de0e4ad7ab5ee6fd03"><td class="memItemLeft" align="right" valign="top"><a id="ab29625ebb02239de0e4ad7ab5ee6fd03"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_c___type.html">TCC_CC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#ab29625ebb02239de0e4ad7ab5ee6fd03">CC</a> [4]</td></tr>
<tr class="memdesc:ab29625ebb02239de0e4ad7ab5ee6fd03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/W 32) Compare and Capture. <br /></td></tr>
<tr class="separator:ab29625ebb02239de0e4ad7ab5ee6fd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1a2deb3afe661731db021f0a7c99e8"><td class="memItemLeft" align="right" valign="top"><a id="a1c1a2deb3afe661731db021f0a7c99e8"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [0x10]</td></tr>
<tr class="separator:a1c1a2deb3afe661731db021f0a7c99e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4ccbf90f9510f9bcf8c588743aebc1"><td class="memItemLeft" align="right" valign="top"><a id="abd4ccbf90f9510f9bcf8c588743aebc1"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_a_t_t_b___type.html">TCC_PATTB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#abd4ccbf90f9510f9bcf8c588743aebc1">PATTB</a></td></tr>
<tr class="memdesc:abd4ccbf90f9510f9bcf8c588743aebc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x64 (R/W 16) Pattern Buffer. <br /></td></tr>
<tr class="separator:abd4ccbf90f9510f9bcf8c588743aebc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0590b5849fded2d71a5ba752dc4455ab"><td class="memItemLeft" align="right" valign="top"><a id="a0590b5849fded2d71a5ba752dc4455ab"></a>
<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [0x2]</td></tr>
<tr class="separator:a0590b5849fded2d71a5ba752dc4455ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8408ab23c5a454d4bfad1966d107156"><td class="memItemLeft" align="right" valign="top"><a id="ac8408ab23c5a454d4bfad1966d107156"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___w_a_v_e_b___type.html">TCC_WAVEB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#ac8408ab23c5a454d4bfad1966d107156">WAVEB</a></td></tr>
<tr class="memdesc:ac8408ab23c5a454d4bfad1966d107156"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x68 (R/W 32) Waveform Control Buffer. <br /></td></tr>
<tr class="separator:ac8408ab23c5a454d4bfad1966d107156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687bb3711af28bd89255814571895f5b"><td class="memItemLeft" align="right" valign="top"><a id="a687bb3711af28bd89255814571895f5b"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___p_e_r_b___type.html">TCC_PERB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a687bb3711af28bd89255814571895f5b">PERB</a></td></tr>
<tr class="memdesc:a687bb3711af28bd89255814571895f5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x6C (R/W 32) Period Buffer. <br /></td></tr>
<tr class="separator:a687bb3711af28bd89255814571895f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027ebafbb8427ccb6335a25293a83f63"><td class="memItemLeft" align="right" valign="top"><a id="a027ebafbb8427ccb6335a25293a83f63"></a>
<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_c_c___c_c_b___type.html">TCC_CCB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tcc.html#a027ebafbb8427ccb6335a25293a83f63">CCB</a> [4]</td></tr>
<tr class="memdesc:a027ebafbb8427ccb6335a25293a83f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x70 (R/W 32) Compare and Capture Buffer. <br /></td></tr>
<tr class="separator:a027ebafbb8427ccb6335a25293a83f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TCC hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following files:<ul>
<li>src/ASF/sam0/utils/cmsis/samd21/include/component/<a class="el" href="tcc_8h_source.html">tcc.h</a></li>
<li>src/ASF/sam0/utils/cmsis/samd21/include/component/<a class="el" href="tcc__lighting_8h_source.html">tcc_lighting.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
