git clone --depth 1 --no-tags https://github.com/Moonleaves/FPGA-final-project-simeple-dodge-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586568325
git clone --depth 1 --no-tags https://github.com/KrishnaR7626/De10LiteFPGA-Car-Proximity-Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584521087
git clone --depth 1 --no-tags https://github.com/dan-314159/hdl_common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586113177
git clone --depth 1 --no-tags https://github.com/SmokyOw1/rz_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590837922
git clone --depth 1 --no-tags https://github.com/messes2/ECE-385-Final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577155108
git clone --depth 1 --no-tags https://github.com/laxitshahi/EECS3201_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575063100
git clone --depth 1 --no-tags https://github.com/mcaveniathor/gol_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575115604
git clone --depth 1 --no-tags https://github.com/kdbr2023/nvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594763149
git clone --depth 1 --no-tags https://github.com/NYU-Processor-Design/onboarding-lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597820190
git clone --depth 1 --no-tags https://github.com/ase12345636/1111-LogicDesign-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586513825
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV-32I-3-Stage-Pipelined-with-CSR-Interrupt-Handling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583060704
git clone --depth 1 --no-tags https://github.com/JuledLikalla/Bfloat16-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576091508
git clone --depth 1 --no-tags https://github.com/KashyapKurella3000/Display_Controller_For_SOC_With_4_Slaves.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587606526
git clone --depth 1 --no-tags https://github.com/SvetlanaLipatova/SCR1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579601565
git clone --depth 1 --no-tags https://github.com/pv0164/ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580514116
git clone --depth 1 --no-tags https://github.com/AmirHosseinYari2002/Floating_Point_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585523744
git clone --depth 1 --no-tags https://github.com/pvip-nitin/cb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584276045
git clone --depth 1 --no-tags https://github.com/skudlur/100DaysOfSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584290463
git clone --depth 1 --no-tags https://github.com/kevindkim723/PWM_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586087694
git clone --depth 1 --no-tags https://github.com/Nitish1371/UVMF_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584620233
git clone --depth 1 --no-tags https://github.com/ShawnMa123/UVM_reference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573659362
git clone --depth 1 --no-tags https://github.com/ParJavadian/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573390115
git clone --depth 1 --no-tags https://github.com/Rukshanth-s/Intern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593458689
git clone --depth 1 --no-tags https://github.com/mohsenkamini/SBU-Digital-Logic-Design-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593294367
git clone --depth 1 --no-tags https://github.com/cyschlueter/Segway_Project-V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590281772
git clone --depth 1 --no-tags https://github.com/An0nym0us-27/Button-Detection-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587930033
git clone --depth 1 --no-tags https://github.com/kkutchava/Digital-Logic-Laboratory-Labs-SDSU-COMPE470L-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588326723
git clone --depth 1 --no-tags https://github.com/GodMeow1204/FPGA-Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588085554
git clone --depth 1 --no-tags https://github.com/ShangolMangol/simulation3_sifratiyot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589767897
git clone --depth 1 --no-tags https://github.com/s-griffith/SysVerilog_Simulation3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591648336
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/SPI-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595277874
git clone --depth 1 --no-tags https://github.com/embedded-explorer/System-Verilog-Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581881644
git clone --depth 1 --no-tags https://github.com/jalundrigan/system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583835942
git clone --depth 1 --no-tags https://github.com/AlphaLyrae0/Easy_UVM_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581401509
git clone --depth 1 --no-tags https://github.com/NYU-Processor-Design/onboarding-lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592297697
git clone --depth 1 --no-tags https://github.com/strwdr/MaximatorZXSpectrum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574898628
git clone --depth 1 --no-tags https://github.com/wolve265/aurora.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588296674
git clone --depth 1 --no-tags https://github.com/wheberth/polar_encoder_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585179699
git clone --depth 1 --no-tags https://github.com/AustinPEdwards/RISC-V-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590183289
git clone --depth 1 --no-tags https://github.com/noemiabril/C64_MiSTer-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574152215
git clone --depth 1 --no-tags https://github.com/5eyed2k/Home-work-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574213763
git clone --depth 1 --no-tags https://github.com/An0nym0us-27/2-Bit-Equality-Detection-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586389007
git clone --depth 1 --no-tags https://github.com/Ganta-Tharun-Reddy/AXI-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586154073
git clone --depth 1 --no-tags https://github.com/zackerzha/EEC470.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584824628
git clone --depth 1 --no-tags https://github.com/ShahidShann/UVMF_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585895005
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Micro-Controller-Decode_out-Interface-UVM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585573294
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CA-CA3-Multi-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591679898
git clone --depth 1 --no-tags https://github.com/medximun/SystemVerilog-for-Verification-Part-1-Fundamentals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591588657
git clone --depth 1 --no-tags https://github.com/rchae01/rachel_keilee_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578359990
git clone --depth 1 --no-tags https://github.com/rportocarrero/CPU20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578872201
git clone --depth 1 --no-tags https://github.com/KaiLun1020/Project_gomoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583723057
git clone --depth 1 --no-tags https://github.com/charrich97/LC3_Microcontroller_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581259598
git clone --depth 1 --no-tags https://github.com/lagudu-glitch/Carry-Lookahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582574321
git clone --depth 1 --no-tags https://github.com/Devil2702/16x9_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582656794
git clone --depth 1 --no-tags https://github.com/Kobzon86/Fixed-point-data-verilog-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582670147
git clone --depth 1 --no-tags https://github.com/chetansomana/testing_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597406658
git clone --depth 1 --no-tags https://github.com/soumyaswa/soumya_cpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595626273
git clone --depth 1 --no-tags https://github.com/sueghosh/RTL_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574773744
git clone --depth 1 --no-tags https://github.com/barretklics/ENEL453_Lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574320065
git clone --depth 1 --no-tags https://github.com/czarkos/sparrow-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579212855
git clone --depth 1 --no-tags https://github.com/uniquehuy/ee297b_uart2wifi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597516364
git clone --depth 1 --no-tags https://github.com/dolcehouse/100daysofrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591159800
git clone --depth 1 --no-tags https://github.com/nikaemami/Basic-RTL-Packages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598491865
git clone --depth 1 --no-tags https://github.com/MShafin/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591436498
git clone --depth 1 --no-tags https://github.com/Chandrusankar7/System-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594314479
git clone --depth 1 --no-tags https://github.com/Spencer-Stice/Digital-Audio-Visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580600700
git clone --depth 1 --no-tags https://github.com/talshamira/DigitalSystemsSimulation2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591648496
git clone --depth 1 --no-tags https://github.com/maxaksel/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593753054
git clone --depth 1 --no-tags https://github.com/code-tangent/arp-responder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593759338
git clone --depth 1 --no-tags https://github.com/quyvan97/ecen468.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592604685
git clone --depth 1 --no-tags https://github.com/MatejKafka/risc-v_pipelined_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593048449
git clone --depth 1 --no-tags https://github.com/zz-f-g/RSICV-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579033638
git clone --depth 1 --no-tags https://github.com/aris134/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579158997
git clone --depth 1 --no-tags https://github.com/Hsuan-Chih/ECE574.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578076737
git clone --depth 1 --no-tags https://github.com/marcoaraz/star-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587951405
git clone --depth 1 --no-tags https://github.com/mukesh891/m_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595552140
git clone --depth 1 --no-tags https://github.com/gbotkin3/FPGA-Adventures-Source-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582419695
git clone --depth 1 --no-tags https://github.com/FilippoNevi/Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583310009
git clone --depth 1 --no-tags https://github.com/mhshabani79/MIPS-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582713360
git clone --depth 1 --no-tags https://github.com/mhshabani79/MIPS-multi-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582739579
git clone --depth 1 --no-tags https://github.com/MrLehmann/EE525.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590690481
git clone --depth 1 --no-tags https://github.com/naveen0215/avip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574353217
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ahb_memory_slave_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575797123
git clone --depth 1 --no-tags https://github.com/topwuther/dm11a88_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578466091
git clone --depth 1 --no-tags https://github.com/natArocho/340-project3b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577736309
git clone --depth 1 --no-tags https://github.com/AlphanEker/Pipelined-SystemVerilog-Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573225610
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-seven-segment-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576414317
git clone --depth 1 --no-tags https://github.com/ClaytonJPayne/SetAssociativeCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594908127
git clone --depth 1 --no-tags https://github.com/carl92xu/ece385_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594927222
git clone --depth 1 --no-tags https://github.com/umairahmadh/fir-filter-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595575607
git clone --depth 1 --no-tags https://github.com/Ragviswa/FYP-ETUNS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587773091
git clone --depth 1 --no-tags https://github.com/robfinch/Utility.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591983160
git clone --depth 1 --no-tags https://github.com/RandomActsOfGrammar/extensibella.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579228438
git clone --depth 1 --no-tags https://github.com/ShangolMangol/simulation1_sifratiyot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580096629
git clone --depth 1 --no-tags https://github.com/naveen0215/uvmf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578884786
git clone --depth 1 --no-tags https://github.com/coderjaspal/git-demo2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578995702
git clone --depth 1 --no-tags https://github.com/davoudifatemeh/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581130827
