INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryanh/fpga/dlab/lab4/lab4.srcs/sim_1/new/tb_gcd_seq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gcd_seq
