INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab4_mod/project_4_5/project_4_5.srcs/sources_1/new/Lab4_diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-311] analyzing module D_ff_rising
INFO: [VRFC 10-311] analyzing module D_ff_falling
INFO: [VRFC 10-311] analyzing module Lab5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab4_mod/project_4_5/project_4_5.srcs/sim_1/new/Lab4_5Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_5Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab4_mod/project_4_5/project_4_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
