Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Thu Feb 19 22:03:11 2015
| Host              : PCPSB375 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7vx690t-ffg1761
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.414    -1278.307                   1346                22278        0.057        0.000                      0                22198        1.100        0.000                       0                  9683  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                 ------------         ----------      --------------
clk200                                                                                                                                                                                {0.000 2.500}        5.000           200.000         
  clkfbout_trigger_clock_synth                                                                                                                                                        {0.000 2.500}        5.000           200.000         
  cross_clk_trigger_clock_synth                                                                                                                                                       {0.000 50.000}       100.000         10.000          
  proc_clk_trigger_clock_synth                                                                                                                                                        {0.000 3.333}        6.667           150.000         
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                                                            {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                                                             {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                                                             {0.000 8.000}        16.000          62.500          
gt_clk                                                                                                                                                                                {0.000 4.000}        8.000           125.000         
  I                                                                                                                                                                                   {0.000 16.000}       32.000          31.250          
  clkfb                                                                                                                                                                               {0.000 4.000}        8.000           125.000         
prog_clk                                                                                                                                                                              {0.000 3.200}        6.400           156.250         
  clk125_ub                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clkdiv_fb                                                                                                                                                                           {0.000 16.000}       32.000          31.250          
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {0.000 6.400}        12.800          78.125          
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200                                                                                                                                                                                      0.429        0.000                      0                  613        0.158        0.000                      0                  613        1.100        0.000                       0                   323  
  clkfbout_trigger_clock_synth                                                                                                                                                                                                                                                                                                          3.929        0.000                       0                     2  
  cross_clk_trigger_clock_synth                                                                                                                                                                                                                                                                                                        98.929        0.000                       0                     1  
  proc_clk_trigger_clock_synth                                                                                                                                                             -1.429    -1273.492                   1344                 5841        0.057        0.000                      0                 5841        2.691        0.000                       0                  1700  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                                                                                                                                                                            13.580        0.000                       0                     1  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                                             5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                             14.929        0.000                       0                     2  
  clkout0                                                                                                                                                                                   0.712        0.000                      0                 9225        0.069        0.000                      0                 9225        2.286        0.000                       0                  4153  
  clkout1                                                                                                                                                                                  13.645        0.000                      0                  164        0.149        0.000                      0                  164        7.600        0.000                       0                   134  
gt_clk                                                                                                                                                                                      4.757        0.000                      0                   71        0.149        0.000                      0                   71        2.000        0.000                       0                    89  
  I                                                                                                                                                                                        24.659        0.000                      0                 2919        0.057        0.000                      0                 2919       15.600        0.000                       0                  1271  
  clkfb                                                                                                                                                                                                                                                                                                                                 6.929        0.000                       0                     2  
prog_clk                                                                                                                                                                                                                                                                                                                                1.700        0.000                       0                     1  
  clk125_ub                                                                                                                                                                                                                                                                                                                             6.591        0.000                       0                     3  
  clkdiv_fb                                                                                                                                                                                                                                                                                                                            30.929        0.000                       0                     2  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK        9.586        0.000                      0                 1562        0.072        0.000                      0                 1562        5.758        0.000                       0                   998  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK         9.874        0.000                      0                 1562        0.076        0.000                      0                 1562        5.758        0.000                       0                   998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                                            To Clock                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                            --------                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  proc_clk_trigger_clock_synth                                                                                                                                                               12.058        0.000                      0                   20                                                                        
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   proc_clk_trigger_clock_synth                                                                                                                                                               12.091        0.000                      0                   20                                                                        
clkout1                                                                                                                                                                               clkout0                                                                                                                                                                                     5.689        0.000                      0                   28        0.136        0.000                      0                   28  
clkout0                                                                                                                                                                               clkout1                                                                                                                                                                                     6.010        0.000                      0                   24        0.140        0.000                      0                   24  
I                                                                                                                                                                                     gt_clk                                                                                                                                                                                      2.928        0.000                      0                    1        1.958        0.000                      0                    1  
gt_clk                                                                                                                                                                                I                                                                                                                                                                                           5.679        0.000                      0                    1        0.220        0.000                      0                    1  
proc_clk_trigger_clock_synth                                                                                                                                                          slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK        5.995        0.000                      0                   20                                                                        
clkout0                                                                                                                                                                               slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK       -2.414       -2.414                      1                    1        0.936        0.000                      0                    1  
proc_clk_trigger_clock_synth                                                                                                                                                          slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK         5.963        0.000                      0                   20                                                                        
clkout0                                                                                                                                                                               slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK        -2.402       -2.402                      1                    1        0.937        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                            From Clock                                                                                                                                                                            To Clock                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                            ----------                                                                                                                                                                            --------                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                     I                                                                                                                                                                                     I                                                                                                                                                                                          27.061        0.000                      0                   64        2.095        0.000                      0                   64  
**async_default**                                                                                                                                                                     clk200                                                                                                                                                                                clk200                                                                                                                                                                                      2.309        0.000                      0                   18        0.264        0.000                      0                   18  
**async_default**                                                                                                                                                                     clkout0                                                                                                                                                                               clkout0                                                                                                                                                                                     6.360        0.000                      0                   64        0.320        0.000                      0                   64  
**async_default**                                                                                                                                                                     proc_clk_trigger_clock_synth                                                                                                                                                          proc_clk_trigger_clock_synth                                                                                                                                                                5.156        0.000                      0                   12        0.084        0.000                      0                   12  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK       11.515        0.000                      0                   14        0.286        0.000                      0                   14  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK        11.259        0.000                      0                   14        0.374        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.494ns (13.757%)  route 3.097ns (86.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 9.562 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.683     5.506    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y156       FDRE (Prop_fdre_C_Q)         0.236     5.742 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/Q
                         net (fo=6, routed)           1.429     7.171    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg__0[1]
    SLICE_X212Y156       LUT5 (Prop_lut5_I1_O)        0.126     7.297 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_4/O
                         net (fo=6, routed)           0.780     8.077    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_4
    SLICE_X214Y157       LUT6 (Prop_lut6_I5_O)        0.132     8.209 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_2/O
                         net (fo=10, routed)          0.888     9.097    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2
    SLICE_X212Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.835     9.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/C
                         clock pessimism              0.177     9.740    
                         clock uncertainty           -0.035     9.704    
    SLICE_X212Y157       FDRE (Setup_fdre_C_CE)      -0.178     9.526    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.494ns (13.757%)  route 3.097ns (86.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 9.562 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.683     5.506    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y156       FDRE (Prop_fdre_C_Q)         0.236     5.742 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/Q
                         net (fo=6, routed)           1.429     7.171    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg__0[1]
    SLICE_X212Y156       LUT5 (Prop_lut5_I1_O)        0.126     7.297 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_4/O
                         net (fo=6, routed)           0.780     8.077    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_4
    SLICE_X214Y157       LUT6 (Prop_lut6_I5_O)        0.132     8.209 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_2/O
                         net (fo=10, routed)          0.888     9.097    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2
    SLICE_X212Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.835     9.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
                         clock pessimism              0.177     9.740    
                         clock uncertainty           -0.035     9.704    
    SLICE_X212Y157       FDRE (Setup_fdre_C_CE)      -0.178     9.526    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.494ns (13.757%)  route 3.097ns (86.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 9.562 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.683     5.506    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y156       FDRE (Prop_fdre_C_Q)         0.236     5.742 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/Q
                         net (fo=6, routed)           1.429     7.171    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg__0[1]
    SLICE_X212Y156       LUT5 (Prop_lut5_I1_O)        0.126     7.297 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_4/O
                         net (fo=6, routed)           0.780     8.077    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_4
    SLICE_X214Y157       LUT6 (Prop_lut6_I5_O)        0.132     8.209 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_2/O
                         net (fo=10, routed)          0.888     9.097    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2
    SLICE_X212Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.835     9.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/C
                         clock pessimism              0.177     9.740    
                         clock uncertainty           -0.035     9.704    
    SLICE_X212Y157       FDRE (Setup_fdre_C_CE)      -0.178     9.526    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.352ns (10.264%)  route 3.078ns (89.737%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 9.691 - 5.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.735     5.558    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y157       FDRE (Prop_fdre_C_Q)         0.223     5.781 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/Q
                         net (fo=2, routed)           1.129     6.910    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]
    SLICE_X214Y157       LUT6 (Prop_lut6_I0_O)        0.043     6.953 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.504     7.457    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_10
    SLICE_X214Y156       LUT6 (Prop_lut6_I5_O)        0.043     7.500 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.696     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X216Y157       LUT6 (Prop_lut6_I1_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.748     8.988    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X218Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.963     9.691    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.177     9.868    
                         clock uncertainty           -0.035     9.832    
    SLICE_X218Y157       FDRE (Setup_fdre_C_CE)      -0.201     9.631    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.352ns (10.264%)  route 3.078ns (89.737%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 9.691 - 5.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.735     5.558    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y157       FDRE (Prop_fdre_C_Q)         0.223     5.781 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/Q
                         net (fo=2, routed)           1.129     6.910    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]
    SLICE_X214Y157       LUT6 (Prop_lut6_I0_O)        0.043     6.953 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.504     7.457    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_10
    SLICE_X214Y156       LUT6 (Prop_lut6_I5_O)        0.043     7.500 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.696     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X216Y157       LUT6 (Prop_lut6_I1_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.748     8.988    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X218Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.963     9.691    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.177     9.868    
                         clock uncertainty           -0.035     9.832    
    SLICE_X218Y157       FDRE (Setup_fdre_C_CE)      -0.201     9.631    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.352ns (10.264%)  route 3.078ns (89.737%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 9.691 - 5.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.735     5.558    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y157       FDRE (Prop_fdre_C_Q)         0.223     5.781 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/Q
                         net (fo=2, routed)           1.129     6.910    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]
    SLICE_X214Y157       LUT6 (Prop_lut6_I0_O)        0.043     6.953 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.504     7.457    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_10
    SLICE_X214Y156       LUT6 (Prop_lut6_I5_O)        0.043     7.500 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.696     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X216Y157       LUT6 (Prop_lut6_I1_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.748     8.988    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X218Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.963     9.691    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.177     9.868    
                         clock uncertainty           -0.035     9.832    
    SLICE_X218Y157       FDRE (Setup_fdre_C_CE)      -0.201     9.631    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.352ns (10.264%)  route 3.078ns (89.737%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 9.691 - 5.000 ) 
    Source Clock Delay      (SCD):    5.558ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.735     5.558    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y157       FDRE (Prop_fdre_C_Q)         0.223     5.781 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/Q
                         net (fo=2, routed)           1.129     6.910    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]
    SLICE_X214Y157       LUT6 (Prop_lut6_I0_O)        0.043     6.953 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.504     7.457    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_10
    SLICE_X214Y156       LUT6 (Prop_lut6_I5_O)        0.043     7.500 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.696     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X216Y157       LUT6 (Prop_lut6_I1_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.748     8.988    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X218Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.963     9.691    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X218Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.177     9.868    
                         clock uncertainty           -0.035     9.832    
    SLICE_X218Y157       FDRE (Setup_fdre_C_CE)      -0.201     9.631    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.459ns (14.429%)  route 2.722ns (85.571%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 9.441 - 5.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.646     5.470    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X213Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y158       FDRE (Prop_fdre_C_Q)         0.223     5.693 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           1.120     6.813    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X212Y159       LUT6 (Prop_lut6_I0_O)        0.043     6.856 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_4__0/O
                         net (fo=3, routed)           0.603     7.459    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_4__0
    SLICE_X212Y163       LUT5 (Prop_lut5_I1_O)        0.043     7.502 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.441     7.943    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/I4
    SLICE_X211Y164       LUT6 (Prop_lut6_I5_O)        0.043     7.986 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.000     7.986    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/n_0_FSM_sequential_rx_state[3]_i_3
    SLICE_X211Y164       MUXF7 (Prop_muxf7_I0_O)      0.107     8.093 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.558     8.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_2_sync_cplllock
    SLICE_X211Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.714     9.441    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.177     9.618    
                         clock uncertainty           -0.035     9.583    
    SLICE_X211Y166       FDRE (Setup_fdre_C_CE)      -0.282     9.301    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.459ns (14.429%)  route 2.722ns (85.571%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 9.441 - 5.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.646     5.470    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X213Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y158       FDRE (Prop_fdre_C_Q)         0.223     5.693 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           1.120     6.813    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X212Y159       LUT6 (Prop_lut6_I0_O)        0.043     6.856 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_4__0/O
                         net (fo=3, routed)           0.603     7.459    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_4__0
    SLICE_X212Y163       LUT5 (Prop_lut5_I1_O)        0.043     7.502 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.441     7.943    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/I4
    SLICE_X211Y164       LUT6 (Prop_lut6_I5_O)        0.043     7.986 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.000     7.986    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/n_0_FSM_sequential_rx_state[3]_i_3
    SLICE_X211Y164       MUXF7 (Prop_muxf7_I0_O)      0.107     8.093 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.558     8.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_2_sync_cplllock
    SLICE_X211Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.714     9.441    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.177     9.618    
                         clock uncertainty           -0.035     9.583    
    SLICE_X211Y166       FDRE (Setup_fdre_C_CE)      -0.282     9.301    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.494ns (15.163%)  route 2.764ns (84.837%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 9.648 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.683     5.506    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y156       FDRE (Prop_fdre_C_Q)         0.236     5.742 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/Q
                         net (fo=6, routed)           1.429     7.171    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg__0[1]
    SLICE_X212Y156       LUT5 (Prop_lut5_I1_O)        0.126     7.297 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_4/O
                         net (fo=6, routed)           0.780     8.077    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_4
    SLICE_X214Y157       LUT6 (Prop_lut6_I5_O)        0.132     8.209 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_2/O
                         net (fo=10, routed)          0.555     8.764    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2
    SLICE_X214Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.921     9.648    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X214Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[9]/C
                         clock pessimism              0.177     9.825    
                         clock uncertainty           -0.035     9.790    
    SLICE_X214Y157       FDRE (Setup_fdre_C_CE)      -0.201     9.589    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/txresetdone_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.643%)  route 0.583ns (85.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.574     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X219Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y159       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg6/Q
                         net (fo=1, routed)           0.583     3.616    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/txresetdone_s2
    SLICE_X217Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/txresetdone_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.104     3.541    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/txresetdone_s3_reg/C
                         clock pessimism             -0.123     3.418    
    SLICE_X217Y159       FDRE (Hold_fdre_C_D)         0.040     3.458    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/txresetdone_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.458    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_tlock_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.765%)  route 0.593ns (82.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.503     2.862    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X214Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y164       FDRE (Prop_fdre_C_Q)         0.100     2.962 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[17]/Q
                         net (fo=4, routed)           0.593     3.554    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[17]
    SLICE_X215Y162       LUT6 (Prop_lut6_I2_O)        0.028     3.582 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_tlock_max_i_1/O
                         net (fo=1, routed)           0.000     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_time_tlock_max_i_1
    SLICE_X215Y162       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_tlock_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.036     3.473    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X215Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_tlock_max_reg/C
                         clock pessimism             -0.123     3.350    
    SLICE_X215Y162       FDRE (Hold_fdre_C_D)         0.061     3.411    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/RXUSERRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.128ns (16.215%)  route 0.661ns (83.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.454     2.814    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X213Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y164       FDRE (Prop_fdre_C_Q)         0.100     2.914 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/Q
                         net (fo=17, routed)          0.661     3.575    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_state[2]
    SLICE_X214Y165       LUT5 (Prop_lut5_I2_O)        0.028     3.603 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/RXUSERRDY_i_1/O
                         net (fo=1, routed)           0.000     3.603    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_RXUSERRDY_i_1
    SLICE_X214Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/RXUSERRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.057     3.495    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X214Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism             -0.123     3.371    
    SLICE_X214Y165       FDRE (Hold_fdre_C_D)         0.060     3.431    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.157ns (21.421%)  route 0.576ns (78.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.489     2.848    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y159       FDRE (Prop_fdre_C_Q)         0.091     2.939 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/Q
                         net (fo=5, routed)           0.576     3.515    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg__0[7]
    SLICE_X210Y158       LUT4 (Prop_lut4_I1_O)        0.066     3.581 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_3__0/O
                         net (fo=1, routed)           0.000     3.581    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/p_0_in__4[9]
    SLICE_X210Y158       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.000     3.437    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/C
                         clock pessimism             -0.123     3.314    
    SLICE_X210Y158       FDRE (Hold_fdre_C_D)         0.087     3.401    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/ack_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.128ns (16.849%)  route 0.632ns (83.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.540     2.899    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/independent_clock_bufg
    SLICE_X218Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/ack_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y161       FDRE (Prop_fdre_C_Q)         0.100     2.999 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/ack_sync_reg6/Q
                         net (fo=1, routed)           0.632     3.631    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/ack_sync6
    SLICE_X217Y159       LUT4 (Prop_lut4_I1_O)        0.028     3.659 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/ack_flag_i_1/O
                         net (fo=1, routed)           0.000     3.659    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_0_ack_flag_i_1
    SLICE_X217Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.104     3.541    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/independent_clock_bufg
    SLICE_X217Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/ack_flag_reg/C
                         clock pessimism             -0.123     3.418    
    SLICE_X217Y159       FDRE (Hold_fdre_C_D)         0.060     3.478    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/ack_flag_reg
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.283ns (35.710%)  route 0.509ns (64.290%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.508     2.867    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y156       FDSE (Prop_fdse_C_Q)         0.100     2.967 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=2, routed)           0.509     3.476    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X215Y156       LUT1 (Prop_lut1_I0_O)        0.028     3.504 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     3.504    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt[8]_i_5
    SLICE_X215Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.618 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[8]_i_1
    SLICE_X215Y157       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.659 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.659    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_7_wait_time_cnt_reg[12]_i_1
    SLICE_X215Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.085     3.522    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]/C
                         clock pessimism             -0.123     3.399    
    SLICE_X215Y157       FDRE (Hold_fdre_C_D)         0.071     3.470    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.294ns (36.590%)  route 0.509ns (63.410%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.508     2.867    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y156       FDSE (Prop_fdse_C_Q)         0.100     2.967 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=2, routed)           0.509     3.476    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X215Y156       LUT1 (Prop_lut1_I0_O)        0.028     3.504 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     3.504    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt[8]_i_5
    SLICE_X215Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.618 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[8]_i_1
    SLICE_X215Y157       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.670 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.670    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_5_wait_time_cnt_reg[12]_i_1
    SLICE_X215Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.085     3.522    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/C
                         clock pessimism             -0.123     3.399    
    SLICE_X215Y157       FDRE (Hold_fdre_C_D)         0.071     3.470    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.910%)  route 0.629ns (83.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.417     2.776    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X213Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y165       FDRE (Prop_fdre_C_Q)         0.100     2.876 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/Q
                         net (fo=1, routed)           0.629     3.505    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/time_out_wait_bypass_s3
    SLICE_X213Y164       LUT6 (Prop_lut6_I1_O)        0.028     3.533 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_2/O
                         net (fo=1, routed)           0.000     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_3_sync_data_valid
    SLICE_X213Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.953     3.391    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X213Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism             -0.123     3.268    
    SLICE_X213Y164       FDRE (Hold_fdre_C_D)         0.060     3.328    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.328    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.254ns (32.266%)  route 0.533ns (67.734%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.503     2.862    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X215Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y164       FDRE (Prop_fdre_C_Q)         0.100     2.962 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[6]/Q
                         net (fo=2, routed)           0.533     3.495    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[6]
    SLICE_X215Y164       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     3.608 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.608    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_adapt_count_reg[4]_i_1
    SLICE_X215Y165       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.649 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.649    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_7_adapt_count_reg[8]_i_1
    SLICE_X215Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.057     3.495    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X215Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[8]/C
                         clock pessimism             -0.123     3.371    
    SLICE_X215Y165       FDRE (Hold_fdre_C_D)         0.071     3.442    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.302ns (37.215%)  route 0.509ns (62.785%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.508     2.867    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y156       FDSE (Prop_fdse_C_Q)         0.100     2.967 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=2, routed)           0.509     3.476    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X215Y156       LUT1 (Prop_lut1_I0_O)        0.028     3.504 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     3.504    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt[8]_i_5
    SLICE_X215Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.618 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[8]_i_1
    SLICE_X215Y157       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.678 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.678    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_6_wait_time_cnt_reg[12]_i_1
    SLICE_X215Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.085     3.522    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/C
                         clock pessimism             -0.123     3.399    
    SLICE_X215Y157       FDRE (Hold_fdre_C_D)         0.071     3.470    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                
Min Period        n/a     BUFG/I                        n/a            1.408     5.000   3.592   BUFGCTRL_X0Y18       slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/I                                                   
Min Period        n/a     GTHE2_COMMON/QPLLLOCKDETCLK   n/a            1.408     5.000   3.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/QPLLLOCKDETCLK                                                        
Min Period        n/a     GTHE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.408     5.000   3.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/CPLLLOCKDETCLK  
Min Period        n/a     MMCME2_ADV/CLKIN1             n/a            1.071     5.000   3.929   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                            
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X200Y169       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                 
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X200Y169       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                 
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X207Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[11]/C                  
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X207Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[13]/C                  
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X207Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[15]/C                  
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X207Y167       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[17]/C                  
Max Period        n/a     MMCME2_ADV/CLKIN1             n/a            100.000   5.000   95.000  MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                            
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                            
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                            
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X207Y168       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[23]/C                  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X207Y167       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[17]/C                  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X207Y167       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[19]/C                  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X207Y167       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[21]/C                  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X207Y169       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[25]/C                  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X207Y169       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[27]/C                  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X207Y169       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[29]/C                  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X207Y169       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[31]/C                  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                            
High Pulse Width  Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                            
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y169       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                 
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y169       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[1]/C                                                                 
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y169       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                 
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X200Y169       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C                                                                 
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X208Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[0]/C                   
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X207Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[12]/C                  
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X207Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[13]/C                  
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X207Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[14]/C                  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_trigger_clock_synth
  To Clock:  clkfbout_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_trigger_clock_synth
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                        
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   5.000   95.000   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  cross_clk_trigger_clock_synth
  To Clock:  cross_clk_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cross_clk_trigger_clock_synth
Waveform:           { 0 50 }
Period:             100.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                       
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     100.000  98.929   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  proc_clk_trigger_clock_synth
  To Clock:  proc_clk_trigger_clock_synth

Setup :         1344  Failing Endpoints,  Worst Slack       -1.429ns,  Total Violation    -1273.492ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.429ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 4.537ns (71.879%)  route 1.775ns (28.121%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          1.048    15.473    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.473    
  -------------------------------------------------------------------
                         slack                                 -1.429    

Slack (VIOLATED) :        -1.380ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 4.537ns (72.440%)  route 1.726ns (27.560%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          0.999    15.424    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 -1.380    

Slack (VIOLATED) :        -1.380ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 4.537ns (72.440%)  route 1.726ns (27.560%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          0.999    15.424    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 -1.380    

Slack (VIOLATED) :        -1.380ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 4.537ns (72.440%)  route 1.726ns (27.560%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          0.999    15.424    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 -1.380    

Slack (VIOLATED) :        -1.343ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 4.537ns (72.872%)  route 1.689ns (27.128%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          0.962    15.387    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.387    
  -------------------------------------------------------------------
                         slack                                 -1.343    

Slack (VIOLATED) :        -1.343ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 4.537ns (72.872%)  route 1.689ns (27.128%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          0.962    15.387    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.387    
  -------------------------------------------------------------------
                         slack                                 -1.343    

Slack (VIOLATED) :        -1.343ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 4.537ns (72.872%)  route 1.689ns (27.128%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          0.962    15.387    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.387    
  -------------------------------------------------------------------
                         slack                                 -1.343    

Slack (VIOLATED) :        -1.333ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 4.537ns (72.992%)  route 1.679ns (27.008%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          0.952    15.377    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.377    
  -------------------------------------------------------------------
                         slack                                 -1.333    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 4.537ns (73.179%)  route 1.663ns (26.821%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          0.936    15.361    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 4.537ns (73.179%)  route 1.663ns (26.821%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.065ns = ( 14.732 - 6.667 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.568     9.161    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/proc_clk
    RAMB36_X10Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y38        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.961 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_0/RAM_reg/DOADO[29]
                         net (fo=16, routed)          0.727    11.688    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m24[14]
    DSP48_X13Y77         DSP48E1 (Prop_dsp48e1_A[26]_P[17])
                                                      2.737    14.425 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_41/P[17]
                         net (fo=31, routed)          0.936    15.361    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_41
    DSP48_X13Y84         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.228    14.732    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X13Y84                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg/CLK
                         clock pessimism              0.769    15.501    
                         clock uncertainty           -0.062    15.439    
    DSP48_X13Y84         DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -1.395    14.044    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_4_reg
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                 -1.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.535%)  route 0.180ns (60.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.701     4.576    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X156Y149                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y149       FDRE (Prop_fdre_C_Q)         0.118     4.694 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[5]/Q
                         net (fo=1, routed)           0.180     4.875    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/out[5]
    SLICE_X156Y150       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.871     5.267    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X156Y150                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[5]_srl2/CLK
                         clock pessimism             -0.549     4.718    
    SLICE_X156Y150       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     4.817    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -4.817    
                         arrival time                           4.875    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.664%)  route 0.144ns (61.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.677     4.552    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/proc_clk
    SLICE_X163Y156                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDRE (Prop_fdre_C_Q)         0.091     4.643 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[48]/Q
                         net (fo=2, routed)           0.144     4.788    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/Q[48]
    RAMB36_X10Y31        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.930     5.326    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/proc_clk
    RAMB36_X10Y31                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.730     4.596    
    RAMB36_X10Y31        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.119     4.715    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.788    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/wr_add_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.107ns (40.023%)  route 0.160ns (59.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.678     4.553    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/proc_clk
    SLICE_X162Y150                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/wr_add_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDRE (Prop_fdre_C_Q)         0.107     4.660 r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/wr_add_reg[2]/Q
                         net (fo=5, routed)           0.160     4.821    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/ADDRBWRADDR[2]
    RAMB36_X10Y30        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.931     5.327    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/proc_clk
    RAMB36_X10Y30                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.730     4.597    
    RAMB36_X10Y30        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.147     4.744    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.744    
                         arrival time                           4.821    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_14_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.206%)  route 0.149ns (55.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.266ns
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.647     4.522    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X150Y152                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_14_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y152       FDRE (Prop_fdre_C_Q)         0.118     4.640 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_14_reg[8]/Q
                         net (fo=2, routed)           0.149     4.789    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/I1[8]
    SLICE_X152Y150       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.870     5.266    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X152Y150                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[8]_srl2/CLK
                         clock pessimism             -0.709     4.557    
    SLICE_X152Y150       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     4.711    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -4.711    
                         arrival time                           4.789    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.546%)  route 0.157ns (59.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.324ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.678     4.553    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/proc_clk
    SLICE_X164Y159                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y159       FDRE (Prop_fdre_C_Q)         0.107     4.660 r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[3]/Q
                         net (fo=2, routed)           0.157     4.817    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/Q[3]
    RAMB18_X10Y64        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.928     5.324    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/proc_clk
    RAMB18_X10Y64                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.709     4.615    
    RAMB18_X10Y64        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.119     4.734    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.734    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/data_in_dly_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.914%)  route 0.156ns (63.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.352ns
    Source Clock Delay      (SCD):    4.560ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.685     4.560    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/proc_clk
    SLICE_X131Y146                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/data_in_dly_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y146       FDRE (Prop_fdre_C_Q)         0.091     4.651 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/data_in_dly_reg[30]/Q
                         net (fo=2, routed)           0.156     4.807    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/I1[30]
    RAMB18_X8Y59         RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.956     5.352    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/proc_clk
    RAMB18_X8Y59                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.748     4.604    
    RAMB18_X8Y59         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.119     4.723    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.723    
                         arrival time                           4.807    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.563%)  route 0.157ns (59.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.324ns
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.677     4.552    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/proc_clk
    SLICE_X164Y160                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y160       FDRE (Prop_fdre_C_Q)         0.107     4.659 r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[21]/Q
                         net (fo=2, routed)           0.157     4.816    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/Q[18]
    RAMB18_X10Y64        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.928     5.324    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/proc_clk
    RAMB18_X10Y64                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.709     4.615    
    RAMB18_X10Y64        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.117     4.732    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.732    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.659%)  route 0.150ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.324ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.678     4.553    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/proc_clk
    SLICE_X164Y159                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y159       FDRE (Prop_fdre_C_Q)         0.107     4.660 r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[8]/Q
                         net (fo=2, routed)           0.150     4.810    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/Q[8]
    RAMB18_X10Y64        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.928     5.324    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/proc_clk
    RAMB18_X10Y64                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.709     4.615    
    RAMB18_X10Y64        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.111     4.726    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.726    
                         arrival time                           4.810    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (42.979%)  route 0.142ns (57.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.676     4.551    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/proc_clk
    SLICE_X162Y157                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y157       FDRE (Prop_fdre_C_Q)         0.107     4.658 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[46]/Q
                         net (fo=2, routed)           0.142     4.800    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/Q[46]
    RAMB36_X10Y31        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.930     5.326    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/proc_clk
    RAMB36_X10Y31                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.730     4.596    
    RAMB36_X10Y31        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.117     4.713    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.713    
                         arrival time                           4.800    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[11]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.649     4.524    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X159Y150                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y150       FDRE (Prop_fdre_C_Q)         0.100     4.624 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[11]/Q
                         net (fo=1, routed)           0.097     4.721    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/out[11]
    SLICE_X158Y151       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[11]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.872     5.268    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X158Y151                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[11]_srl2/CLK
                         clock pessimism             -0.730     4.538    
    SLICE_X158Y151       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     4.633    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[11]_srl2
  -------------------------------------------------------------------
                         required time                         -4.633    
                         arrival time                           4.721    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proc_clk_trigger_clock_synth
Waveform:           { 0 3.33333 }
Period:             6.667
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     6.667   4.572    RAMB36_X10Y31    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095     6.667   4.572    RAMB36_X10Y31    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     6.667   4.572    RAMB18_X8Y58     slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     6.667   4.572    RAMB18_X8Y58     slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     6.667   4.572    RAMB18_X8Y59     slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     6.667   4.572    RAMB18_X8Y59     slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     6.667   4.572    RAMB18_X11Y60    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     6.667   4.572    RAMB18_X11Y60    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     6.667   4.572    RAMB18_X10Y64    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     6.667   4.572    RAMB18_X10Y64    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK         
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   6.667   206.693  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1                         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[0]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[1]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[2]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[3]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[4]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[5]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[6]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[7]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X154Y152   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[10]_srl2/CLK  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X154Y152   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[11]_srl2/CLK  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[0]_srl5/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[1]_srl5/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[2]_srl5/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[3]_srl5/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[4]_srl5/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[5]_srl5/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[6]_srl5/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X128Y149   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[7]_srl5/CLK            
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X154Y152   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[10]_srl2/CLK  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     3.333   2.691    SLICE_X154Y152   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[11]_srl2/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period  n/a     GTHE2_CHANNEL/RXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK  



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK  
Min Period        n/a     BUFG/I                  n/a            1.408     16.000  14.591  BUFGCTRL_X0Y7        eth/phy/inst/core_clocking_i/bufg_txoutclk/I                                                                 
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071     16.000  14.929  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   16.000  84.000   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   16.000  197.360  MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[105]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 0.223ns (3.256%)  route 6.625ns (96.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.625    13.574    ipbus/udp_if/status_buffer/rst_125
    SLICE_X167Y167       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[105]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.394    14.149    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y167                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[105]/C
                         clock pessimism              0.518    14.667    
                         clock uncertainty           -0.077    14.590    
    SLICE_X167Y167       FDRE (Setup_fdre_C_R)       -0.304    14.286    ipbus/udp_if/status_buffer/ipbus_out_reg[105]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[81]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 0.223ns (3.256%)  route 6.625ns (96.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.625    13.574    ipbus/udp_if/status_buffer/rst_125
    SLICE_X167Y167       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[81]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.394    14.149    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y167                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[81]/C
                         clock pessimism              0.518    14.667    
                         clock uncertainty           -0.077    14.590    
    SLICE_X167Y167       FDRE (Setup_fdre_C_R)       -0.304    14.286    ipbus/udp_if/status_buffer/ipbus_out_reg[81]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[113]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 0.223ns (3.339%)  route 6.455ns (96.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 14.151 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.455    13.404    ipbus/udp_if/status_buffer/rst_125
    SLICE_X167Y165       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[113]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.396    14.151    ipbus/udp_if/status_buffer/clk125
    SLICE_X167Y165                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[113]/C
                         clock pessimism              0.518    14.669    
                         clock uncertainty           -0.077    14.592    
    SLICE_X167Y165       FDRE (Setup_fdre_C_R)       -0.304    14.288    ipbus/udp_if/status_buffer/ipbus_out_reg[113]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[65]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 0.223ns (3.351%)  route 6.433ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 14.148 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.433    13.382    ipbus/udp_if/status_buffer/rst_125
    SLICE_X169Y168       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[65]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.393    14.148    ipbus/udp_if/status_buffer/clk125
    SLICE_X169Y168                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[65]/C
                         clock pessimism              0.518    14.666    
                         clock uncertainty           -0.077    14.589    
    SLICE_X169Y168       FDRE (Setup_fdre_C_R)       -0.304    14.285    ipbus/udp_if/status_buffer/ipbus_out_reg[65]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 0.223ns (3.351%)  route 6.433ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 14.148 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.433    13.382    ipbus/udp_if/status_buffer/rst_125
    SLICE_X169Y168       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.393    14.148    ipbus/udp_if/status_buffer/clk125
    SLICE_X169Y168                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[73]/C
                         clock pessimism              0.518    14.666    
                         clock uncertainty           -0.077    14.589    
    SLICE_X169Y168       FDRE (Setup_fdre_C_R)       -0.304    14.285    ipbus/udp_if/status_buffer/ipbus_out_reg[73]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[89]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 0.223ns (3.351%)  route 6.433ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 14.148 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.433    13.382    ipbus/udp_if/status_buffer/rst_125
    SLICE_X169Y168       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[89]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.393    14.148    ipbus/udp_if/status_buffer/clk125
    SLICE_X169Y168                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[89]/C
                         clock pessimism              0.518    14.666    
                         clock uncertainty           -0.077    14.589    
    SLICE_X169Y168       FDRE (Setup_fdre_C_R)       -0.304    14.285    ipbus/udp_if/status_buffer/ipbus_out_reg[89]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[97]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 0.223ns (3.351%)  route 6.433ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 14.148 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.433    13.382    ipbus/udp_if/status_buffer/rst_125
    SLICE_X169Y168       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[97]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.393    14.148    ipbus/udp_if/status_buffer/clk125
    SLICE_X169Y168                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[97]/C
                         clock pessimism              0.518    14.666    
                         clock uncertainty           -0.077    14.589    
    SLICE_X169Y168       FDRE (Setup_fdre_C_R)       -0.304    14.285    ipbus/udp_if/status_buffer/ipbus_out_reg[97]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[118]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.223ns (3.390%)  route 6.355ns (96.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 14.153 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.355    13.304    ipbus/udp_if/status_buffer/rst_125
    SLICE_X169Y161       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[118]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.398    14.153    ipbus/udp_if/status_buffer/clk125
    SLICE_X169Y161                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[118]/C
                         clock pessimism              0.518    14.671    
                         clock uncertainty           -0.077    14.594    
    SLICE_X169Y161       FDRE (Setup_fdre_C_R)       -0.304    14.290    ipbus/udp_if/status_buffer/ipbus_out_reg[118]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[126]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.223ns (3.390%)  route 6.355ns (96.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 14.153 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.355    13.304    ipbus/udp_if/status_buffer/rst_125
    SLICE_X169Y161       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[126]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.398    14.153    ipbus/udp_if/status_buffer/clk125
    SLICE_X169Y161                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[126]/C
                         clock pessimism              0.518    14.671    
                         clock uncertainty           -0.077    14.594    
    SLICE_X169Y161       FDRE (Setup_fdre_C_R)       -0.304    14.290    ipbus/udp_if/status_buffer/ipbus_out_reg[126]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.223ns (3.399%)  route 6.338ns (96.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.152ns = ( 14.152 - 8.000 ) 
    Source Clock Delay      (SCD):    6.726ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.541     6.726    clocks/clk125
    SLICE_X169Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y198       FDRE (Prop_fdre_C_Q)         0.223     6.949 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         6.338    13.287    ipbus/udp_if/status_buffer/rst_125
    SLICE_X169Y164       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.397    14.152    ipbus/udp_if/status_buffer/clk125
    SLICE_X169Y164                                                    r  ipbus/udp_if/status_buffer/ipbus_out_reg[121]/C
                         clock pessimism              0.518    14.670    
                         clock uncertainty           -0.077    14.593    
    SLICE_X169Y164       FDRE (Setup_fdre_C_R)       -0.304    14.289    ipbus/udp_if/status_buffer/ipbus_out_reg[121]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  1.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[290]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.798%)  route 0.105ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.714     2.896    ipbus/udp_if/RARP_block/clk125
    SLICE_X177Y185                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y185       FDRE (Prop_fdre_C_Q)         0.100     2.996 r  ipbus/udp_if/RARP_block/data_buffer_reg[290]/Q
                         net (fo=1, routed)           0.105     3.101    ipbus/udp_if/RARP_block/data_buffer[290]
    SLICE_X174Y185       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.936     3.493    ipbus/udp_if/RARP_block/clk125
    SLICE_X174Y185                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK
                         clock pessimism             -0.563     2.930    
    SLICE_X174Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     3.032    ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.520ns
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.739     2.921    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X193Y179                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y179       FDRE (Prop_fdre_C_Q)         0.100     3.021 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4/Q
                         net (fo=1, routed)           0.096     3.117    ipbus/udp_if/rx_packet_parser/n_0_pkt_mask_reg[25]__4
    SLICE_X192Y180       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.963     3.520    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X192Y180                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/CLK
                         clock pessimism             -0.586     2.934    
    SLICE_X192Y180       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     3.036    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/pkt_mask_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__2_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.626%)  route 0.152ns (56.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.739     2.921    ipbus/udp_if/IPADDR/clk125
    SLICE_X196Y177                                                    r  ipbus/udp_if/IPADDR/pkt_mask_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y177       FDSE (Prop_fdse_C_Q)         0.118     3.039 r  ipbus/udp_if/IPADDR/pkt_mask_reg[19]/Q
                         net (fo=2, routed)           0.152     3.191    ipbus/udp_if/rx_packet_parser/I3[3]
    SLICE_X192Y177       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__2_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.960     3.517    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X192Y177                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__2_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65/CLK
                         clock pessimism             -0.563     2.954    
    SLICE_X192Y177       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     3.108    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__2_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_mux/addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.712     2.894    ipbus/udp_if/RARP_block/clk125
    SLICE_X177Y182                                                    r  ipbus/udp_if/RARP_block/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y182       FDRE (Prop_fdre_C_Q)         0.100     2.994 r  ipbus/udp_if/RARP_block/address_reg[5]/Q
                         net (fo=1, routed)           0.054     3.048    ipbus/udp_if/rx_packet_parser/rarp_addr[5]
    SLICE_X176Y182       LUT6 (Prop_lut6_I5_O)        0.028     3.076 r  ipbus/udp_if/rx_packet_parser/addra[5]_i_1/O
                         net (fo=1, routed)           0.000     3.076    ipbus/udp_if/rx_ram_mux/I12[5]
    SLICE_X176Y182       FDRE                                         r  ipbus/udp_if/rx_ram_mux/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.934     3.491    ipbus/udp_if/rx_ram_mux/clk125
    SLICE_X176Y182                                                    r  ipbus/udp_if/rx_ram_mux/addra_reg[5]/C
                         clock pessimism             -0.586     2.905    
    SLICE_X176Y182       FDRE (Hold_fdre_C_D)         0.087     2.992    ipbus/udp_if/rx_ram_mux/addra_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.717     2.899    ipbus/udp_if/IPADDR/clk125
    SLICE_X179Y189                                                    r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y189       FDRE (Prop_fdre_C_Q)         0.100     2.999 r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[16]/Q
                         net (fo=1, routed)           0.054     3.053    ipbus/udp_if/IPADDR/My_IP_addr_int[16]
    SLICE_X178Y189       LUT5 (Prop_lut5_I2_O)        0.028     3.081 r  ipbus/udp_if/IPADDR/My_IP_addr[16]_i_1/O
                         net (fo=1, routed)           0.000     3.081    ipbus/udp_if/IPADDR/n_0_My_IP_addr[16]_i_1
    SLICE_X178Y189       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.941     3.498    ipbus/udp_if/IPADDR/clk125
    SLICE_X178Y189                                                    r  ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
                         clock pessimism             -0.588     2.910    
    SLICE_X178Y189       FDRE (Hold_fdre_C_D)         0.087     2.997    ipbus/udp_if/IPADDR/My_IP_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/shift_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/payload/shift_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.715     2.897    ipbus/udp_if/payload/clk125
    SLICE_X189Y182                                                    r  ipbus/udp_if/payload/shift_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y182       FDRE (Prop_fdre_C_Q)         0.100     2.997 r  ipbus/udp_if/payload/shift_buf_reg[7]/Q
                         net (fo=1, routed)           0.054     3.051    ipbus/udp_if/payload/shift_buf[7]
    SLICE_X188Y182       LUT6 (Prop_lut6_I1_O)        0.028     3.079 r  ipbus/udp_if/payload/shift_buf[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.079    ipbus/udp_if/payload/p_1_in[15]
    SLICE_X188Y182       FDRE                                         r  ipbus/udp_if/payload/shift_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.937     3.494    ipbus/udp_if/payload/clk125
    SLICE_X188Y182                                                    r  ipbus/udp_if/payload/shift_buf_reg[15]/C
                         clock pessimism             -0.586     2.908    
    SLICE_X188Y182       FDRE (Hold_fdre_C_D)         0.087     2.995    ipbus/udp_if/payload/shift_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.719     2.901    ipbus/udp_if/IPADDR/clk125
    SLICE_X185Y192                                                    r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y192       FDRE (Prop_fdre_C_Q)         0.100     3.001 r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[28]/Q
                         net (fo=1, routed)           0.055     3.056    ipbus/udp_if/IPADDR/My_IP_addr_int[28]
    SLICE_X184Y192       LUT5 (Prop_lut5_I2_O)        0.028     3.084 r  ipbus/udp_if/IPADDR/My_IP_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     3.084    ipbus/udp_if/IPADDR/n_0_My_IP_addr[28]_i_1
    SLICE_X184Y192       FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.943     3.500    ipbus/udp_if/IPADDR/clk125
    SLICE_X184Y192                                                    r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
                         clock pessimism             -0.588     2.912    
    SLICE_X184Y192       FDRE (Hold_fdre_C_D)         0.087     2.999    ipbus/udp_if/IPADDR/My_IP_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/reliable_data_reg[18]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/reliable_data_reg[26]__0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.712     2.894    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X181Y168                                                    r  ipbus/udp_if/rx_packet_parser/reliable_data_reg[18]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y168       FDRE (Prop_fdre_C_Q)         0.100     2.994 r  ipbus/udp_if/rx_packet_parser/reliable_data_reg[18]__0/Q
                         net (fo=1, routed)           0.055     3.049    ipbus/udp_if/rx_packet_parser/n_0_reliable_data_reg[18]__0
    SLICE_X180Y168       FDRE                                         r  ipbus/udp_if/rx_packet_parser/reliable_data_reg[26]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.934     3.491    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X180Y168                                                    r  ipbus/udp_if/rx_packet_parser/reliable_data_reg[26]__0/C
                         clock pessimism             -0.586     2.905    
    SLICE_X180Y168       FDRE (Hold_fdre_C_D)         0.059     2.964    ipbus/udp_if/rx_packet_parser/reliable_data_reg[26]__0
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/ping/end_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.712     2.894    ipbus/udp_if/ping/clk125
    SLICE_X179Y181                                                    r  ipbus/udp_if/ping/end_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y181       FDRE (Prop_fdre_C_Q)         0.100     2.994 r  ipbus/udp_if/ping/end_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.055     3.049    ipbus/udp_if/ping/end_addr[3]
    SLICE_X178Y181       LUT6 (Prop_lut6_I3_O)        0.028     3.077 r  ipbus/udp_if/ping/rxram_end_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.077    ipbus/udp_if/rx_ram_mux/I4
    SLICE_X178Y181       FDRE                                         r  ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.934     3.491    ipbus/udp_if/rx_ram_mux/clk125
    SLICE_X178Y181                                                    r  ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[3]/C
                         clock pessimism             -0.586     2.905    
    SLICE_X178Y181       FDRE (Hold_fdre_C_D)         0.087     2.992    ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/ping/shift_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ping/shift_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.709     2.891    ipbus/udp_if/ping/clk125
    SLICE_X185Y177                                                    r  ipbus/udp_if/ping/shift_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y177       FDRE (Prop_fdre_C_Q)         0.100     2.991 r  ipbus/udp_if/ping/shift_buf_reg[2]/Q
                         net (fo=1, routed)           0.055     3.046    ipbus/udp_if/ping/shift_buf[2]
    SLICE_X184Y177       LUT6 (Prop_lut6_I5_O)        0.028     3.074 r  ipbus/udp_if/ping/shift_buf[10]_i_1__1/O
                         net (fo=1, routed)           0.000     3.074    ipbus/udp_if/ping/p_1_in[10]
    SLICE_X184Y177       FDRE                                         r  ipbus/udp_if/ping/shift_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.931     3.488    ipbus/udp_if/ping/clk125
    SLICE_X184Y177                                                    r  ipbus/udp_if/ping/shift_buf_reg[10]/C
                         clock pessimism             -0.586     2.902    
    SLICE_X184Y177       FDRE (Hold_fdre_C_D)         0.087     2.989    ipbus/udp_if/ping/shift_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                                                                                 
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/DRPCLK                                                                           
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/DRPCLK  
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/DRPCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y36        ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y36        ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y41        ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y37        ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y37        ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y40        ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y42        ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK                                                                                                                                      
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y193       ipbus/udp_if/RARP_block/data_buffer_reg[103]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y193       ipbus/udp_if/RARP_block/data_buffer_reg[187]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X168Y195       ipbus/udp_if/RARP_block/data_buffer_reg[192]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_49/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y193       ipbus/udp_if/RARP_block/data_buffer_reg[227]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X176Y184       ipbus/udp_if/RARP_block/data_buffer_reg[320]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK                                                                               
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X174Y185       ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK                                                                               
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X174Y185       ipbus/udp_if/RARP_block/data_buffer_reg[323]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK                                                                               
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X176Y184       ipbus/udp_if/RARP_block/data_buffer_reg[324]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK                                                                               
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X174Y185       ipbus/udp_if/RARP_block/data_buffer_reg[325]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK                                                                               
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y193       ipbus/udp_if/RARP_block/data_buffer_reg[98]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/CLK                                                                                 
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X196Y169       eth/mac/i_ce_rx_crc_dl/CLK                                                                                                                                                          
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X204Y163       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[0]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X204Y163       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[1]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X204Y163       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[2]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X204Y163       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[3]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X204Y163       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[4]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X204Y163       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[5]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X204Y163       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[6]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X204Y163       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[7]_srl4/CLK                                                                         
High Pulse Width  Fast    SRLC32E/CLK           n/a            0.642     4.000   3.358    SLICE_X190Y175       ipbus/udp_if/IPADDR/pkt_mask_reg[39]_srl20____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_18/CLK                                                                                   



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.645ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.309ns (15.114%)  route 1.735ns (84.886%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 22.279 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.654     8.893    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.524    22.279    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.545    22.824    
                         clock uncertainty           -0.085    22.739    
    SLICE_X213Y157       FDRE (Setup_fdre_C_CE)      -0.201    22.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         22.538    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 13.645    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.309ns (15.741%)  route 1.654ns (84.259%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.573     8.812    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y155       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.309ns (15.741%)  route 1.654ns (84.259%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.573     8.812    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y155       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.309ns (15.741%)  route 1.654ns (84.259%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.573     8.812    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y155       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.309ns (15.741%)  route 1.654ns (84.259%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.573     8.812    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y155       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.309ns (15.772%)  route 1.650ns (84.228%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 22.279 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.569     8.808    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y156       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.524    22.279    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.570    22.849    
                         clock uncertainty           -0.085    22.764    
    SLICE_X213Y156       FDRE (Setup_fdre_C_CE)      -0.201    22.563    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.563    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.309ns (15.772%)  route 1.650ns (84.228%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 22.279 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.569     8.808    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y156       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.524    22.279    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.570    22.849    
                         clock uncertainty           -0.085    22.764    
    SLICE_X213Y156       FDRE (Setup_fdre_C_CE)      -0.201    22.563    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.563    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.309ns (15.772%)  route 1.650ns (84.228%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 22.279 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.569     8.808    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y156       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.524    22.279    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.570    22.849    
                         clock uncertainty           -0.085    22.764    
    SLICE_X213Y156       FDRE (Setup_fdre_C_CE)      -0.201    22.563    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.563    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.309ns (15.772%)  route 1.650ns (84.228%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 22.279 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.569     8.808    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y156       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.524    22.279    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.570    22.849    
                         clock uncertainty           -0.085    22.764    
    SLICE_X213Y156       FDRE (Setup_fdre_C_CE)      -0.201    22.563    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         22.563    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.309ns (16.628%)  route 1.549ns (83.372%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y156       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.546     7.618    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X212Y153       LUT5 (Prop_lut5_I0_O)        0.043     7.661 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.536     8.196    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y155       LUT4 (Prop_lut4_I0_O)        0.043     8.239 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.468     8.707    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y153       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y153       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 13.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X209Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y161       FDPE (Prop_fdpe_C_Q)         0.091     3.027 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.052     3.079    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage1
    SLICE_X209Y161       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.979     3.536    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X209Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.600     2.936    
    SLICE_X209Y161       FDPE (Hold_fdpe_C_D)        -0.006     2.930    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.155ns (73.069%)  route 0.057ns (26.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X211Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y165       FDRE (Prop_fdre_C_Q)         0.091     3.027 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.057     3.084    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_run_phase_alignment_int_s3_reg
    SLICE_X211Y165       LUT6 (Prop_lut6_I5_O)        0.064     3.148 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     3.148    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_time_out_wait_bypass_i_1__0
    SLICE_X211Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X211Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.597     2.936    
    SLICE_X211Y165       FDRE (Hold_fdre_C_D)         0.061     2.997    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X214Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y158       FDPE (Prop_fdpe_C_Q)         0.091     3.031 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.056     3.087    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage1
    SLICE_X214Y158       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.983     3.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X214Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.600     2.940    
    SLICE_X214Y158       FDPE (Hold_fdpe_C_D)        -0.006     2.934    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X211Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y157       FDPE (Prop_fdpe_C_Q)         0.091     3.030 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/Q
                         net (fo=1, routed)           0.095     3.125    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_stage5
    SLICE_X211Y158       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.981     3.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X211Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                         clock pessimism             -0.585     2.953    
    SLICE_X211Y158       FDPE (Hold_fdpe_C_D)         0.011     2.964    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X209Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y161       FDPE (Prop_fdpe_C_Q)         0.091     3.027 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.095     3.122    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X209Y162       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.977     3.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X209Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.586     2.948    
    SLICE_X209Y162       FDPE (Hold_fdpe_C_D)         0.011     2.959    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[7]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.100ns (20.844%)  route 0.380ns (79.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y167       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/Q
                         net (fo=1, routed)           0.380     3.415    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[7]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.130     3.247    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXCHARDISPMODE[1]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.100ns (20.757%)  route 0.382ns (79.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/Q
                         net (fo=1, routed)           0.382     3.419    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I3[1]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXCHARDISPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXCHARDISPMODE[1])
                                                      0.130     3.247    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXPD[0]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.100ns (20.260%)  route 0.394ns (79.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/Q
                         net (fo=3, routed)           0.394     3.430    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/TXPD[0]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXPD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXPD[0])
                                                      0.130     3.247    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.267%)  route 0.161ns (61.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/I2
    SLICE_X217Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y157       FDRE (Prop_fdre_C_Q)         0.100     3.040 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.161     3.201    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X214Y156       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.984     3.541    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X214Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.563     2.978    
    SLICE_X214Y156       FDRE (Hold_fdre_C_D)         0.040     3.018    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[3]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.118ns (23.534%)  route 0.383ns (76.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y167       FDRE (Prop_fdre_C_Q)         0.118     3.053 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/Q
                         net (fo=1, routed)           0.383     3.436    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[3]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.130     3.247    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.436    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2                     
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2                     
Min Period        n/a     BUFG/I                   n/a            1.408     16.000  14.591   BUFGCTRL_X0Y3        eth/phy/inst/core_clocking_i/bufg_userclk/I                                                                                      
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C               
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360   16.000  197.360  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X212Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X212Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X212Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C    
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X209Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X209Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X209Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C                                                 
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C               
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C                     
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X210Y168       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C                    
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X210Y168       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C                    



---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_eth_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.259ns (8.007%)  route 2.976ns (91.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 12.791 - 8.000 ) 
    Source Clock Delay      (SCD):    5.839ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.366     5.839    clocks/clk125_fr
    SLICE_X164Y200                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y200       FDRE (Prop_fdre_C_Q)         0.259     6.098 r  clocks/rst_reg/Q
                         net (fo=4, routed)           2.976     9.073    clocks/n_0_rst_reg
    SLICE_X169Y199       FDRE                                         r  clocks/rst_eth_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.402    12.791    clocks/clk125_fr
    SLICE_X169Y199                                                    r  clocks/rst_eth_reg/C
                         clock pessimism              1.097    13.888    
                         clock uncertainty           -0.035    13.852    
    SLICE_X169Y199       FDRE (Setup_fdre_C_D)       -0.022    13.830    clocks/rst_eth_reg
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.259ns (14.028%)  route 1.587ns (85.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.221     5.694    clocks/clkdiv/clk125_fr
    SLICE_X128Y228                                                    r  clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y228       FDRE (Prop_fdre_C_Q)         0.259     5.953 r  clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           1.587     7.540    clocks/clkdiv/p_0_in
    SLICE_X162Y201       FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.228    12.617    clocks/clkdiv/clk125_fr
    SLICE_X162Y201                                                    r  clocks/clkdiv/d17_reg/C
                         clock pessimism              1.170    13.787    
                         clock uncertainty           -0.035    13.751    
    SLICE_X162Y201       FDRE (Setup_fdre_C_D)       -0.002    13.749    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/d28_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.259ns (17.273%)  route 1.240ns (82.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.224     5.697    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y230       FDRE (Prop_fdre_C_Q)         0.259     5.956 r  clocks/clkdiv/cnt_reg[27]/Q
                         net (fo=2, routed)           1.240     7.196    clocks/clkdiv/n_0_cnt_reg[27]
    SLICE_X100Y250       FDRE                                         r  clocks/clkdiv/d28_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X100Y250                                                    r  clocks/clkdiv/d28_reg/C
                         clock pessimism              1.084    13.565    
                         clock uncertainty           -0.035    13.529    
    SLICE_X100Y250       FDRE (Setup_fdre_C_D)       -0.002    13.527    clocks/clkdiv/d28_reg
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.993ns (74.803%)  route 0.334ns (25.197%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.852 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y230       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.017 r  clocks/clkdiv/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.017    clocks/clkdiv/n_6_cnt_reg[24]_i_1
    SLICE_X128Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              1.170    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X128Y230       FDRE (Setup_fdre_C_D)        0.076    13.692    clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.978ns (74.515%)  route 0.334ns (25.485%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.852 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y230       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.150     7.002 r  clocks/clkdiv/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.002    clocks/clkdiv/n_4_cnt_reg[24]_i_1
    SLICE_X128Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              1.170    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X128Y230       FDRE (Setup_fdre_C_D)        0.076    13.692    clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.939ns (73.734%)  route 0.334ns (26.266%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.963 r  clocks/clkdiv/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.963    clocks/clkdiv/n_6_cnt_reg[20]_i_1
    SLICE_X128Y229       FDRE                                         r  clocks/clkdiv/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X128Y229                                                    r  clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism              1.170    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X128Y229       FDRE (Setup_fdre_C_D)        0.076    13.691    clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.940ns (73.755%)  route 0.334ns (26.245%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.852 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y230       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.964 r  clocks/clkdiv/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.964    clocks/clkdiv/n_5_cnt_reg[24]_i_1
    SLICE_X128Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              1.170    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X128Y230       FDRE (Setup_fdre_C_D)        0.076    13.692    clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.936ns (73.672%)  route 0.334ns (26.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.852 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y230       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.960 r  clocks/clkdiv/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.960    clocks/clkdiv/n_7_cnt_reg[24]_i_1
    SLICE_X128Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X128Y230                                                    r  clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              1.170    13.652    
                         clock uncertainty           -0.035    13.616    
    SLICE_X128Y230       FDRE (Setup_fdre_C_D)        0.076    13.692    clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.924ns (73.421%)  route 0.334ns (26.579%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.798 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.150     6.948 r  clocks/clkdiv/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.948    clocks/clkdiv/n_4_cnt_reg[20]_i_1
    SLICE_X128Y229       FDRE                                         r  clocks/clkdiv/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X128Y229                                                    r  clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism              1.170    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X128Y229       FDRE (Setup_fdre_C_D)        0.076    13.691    clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.885ns (72.571%)  route 0.334ns (27.429%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 12.479 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X128Y224                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y224       FDRE (Prop_fdre_C_Q)         0.259     5.949 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.276    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y224       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.575 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.582    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.690 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.690    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.744 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.744    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.909 r  clocks/clkdiv/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.909    clocks/clkdiv/n_6_cnt_reg[16]_i_1
    SLICE_X128Y228       FDRE                                         r  clocks/clkdiv/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.090    12.479    clocks/clkdiv/clk125_fr
    SLICE_X128Y228                                                    r  clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism              1.170    13.649    
                         clock uncertainty           -0.035    13.613    
    SLICE_X128Y228       FDRE (Setup_fdre_C_D)        0.076    13.689    clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  6.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.748     2.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X215Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y177       FDRE (Prop_fdre_C_Q)         0.091     2.208 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.052     2.259    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync1
    SLICE_X215Y177       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.971     2.722    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X215Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2/C
                         clock pessimism             -0.605     2.117    
    SLICE_X215Y177       FDRE (Hold_fdre_C_D)        -0.006     2.111    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.758     2.127    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X218Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y159       FDRE (Prop_fdre_C_Q)         0.091     2.218 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync1
    SLICE_X218Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.983     2.734    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X218Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/C
                         clock pessimism             -0.607     2.127    
    SLICE_X218Y159       FDRE (Hold_fdre_C_D)        -0.006     2.121    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.754     2.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y166       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.394 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.394    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y166       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.977     2.728    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.605     2.123    
    SLICE_X220Y166       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.222    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.758     2.127    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X216Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.398 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.398    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X216Y159       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.983     2.734    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X216Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.607     2.127    
    SLICE_X216Y159       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.226    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.759     2.128    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y194       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.984     2.735    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.607     2.128    
    SLICE_X220Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.227    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.759     2.128    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y193       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.399    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X220Y193       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.984     2.735    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.607     2.128    
    SLICE_X220Y193       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.227    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.754     2.123    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y183       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.394 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.394    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y183       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.977     2.728    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.605     2.123    
    SLICE_X220Y183       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.222    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.749     2.118    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y178       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.389 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.389    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X220Y178       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.972     2.723    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.605     2.118    
    SLICE_X220Y178       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.217    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.754     2.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y166       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.399 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[63]_srl32
    SLICE_X220Y166       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.977     2.728    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.605     2.123    
    SLICE_X220Y166       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.225    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.758     2.127    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X216Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.403 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.403    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[95]_srl32
    SLICE_X216Y159       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.983     2.734    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X216Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.607     2.127    
    SLICE_X216Y159       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.229    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { gt_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                                   
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y4        eth/bufg_fr/I                                                                                                                                                                                         
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y6        eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/I                                                                                        
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408     8.000   6.592   IBUFDS_GTE2_X1Y7     eth/phy/inst/core_clocking_i/ibufds_gtrefclk/I                                                                                                                                                        
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408     8.000   6.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/GTREFCLK0                                                                                                                                                
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/GTREFCLK0                                                                                          
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/GTREFCLK0                 
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/GTREFCLK0                  
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071     8.000   6.929   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                                    
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X164Y200       clocks/d17_d_reg/C                                                                                                                                                                                    
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X164Y200       clocks/nuke_d_reg/C                                                                                                                                                                                   
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                                    
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                                    
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                                    
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK  
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32/CLK   
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK   
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK   
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                                              
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                                              
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                                              
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK      
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                                    
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                                    
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                                              
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                                              
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                                              
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                                              
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                                              
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                                              
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                                          
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X216Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                                          



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       24.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.659ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 0.801ns (12.253%)  route 5.736ns (87.747%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.575ns = ( 40.575 - 32.000 ) 
    Source Clock Delay      (SCD):    10.314ns
    Clock Pessimism Removal (CPR):    1.642ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.433    10.314    ipbus/trans/sm/ipb_clk
    SLICE_X182Y204                                                    r  ipbus/trans/sm/addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y204       FDRE (Prop_fdre_C_Q)         0.223    10.537 r  ipbus/trans/sm/addr_reg[31]/Q
                         net (fo=9, routed)           1.010    11.546    ipbus/trans/sm/ipb_master_out[ipb_addr][31]
    SLICE_X182Y193       LUT2 (Prop_lut2_I0_O)        0.051    11.597 r  ipbus/trans/sm/rmw_input[31]_i_11/O
                         net (fo=2, routed)           0.444    12.041    ipbus/trans/sm/n_0_rmw_input[31]_i_11
    SLICE_X182Y194       LUT6 (Prop_lut6_I5_O)        0.136    12.177 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=75, routed)          1.958    14.135    ipbus/trans/sm/O2
    SLICE_X193Y200       LUT5 (Prop_lut5_I3_O)        0.043    14.178 r  ipbus/trans/sm/ram_reg_5_i_21/O
                         net (fo=1, routed)           0.000    14.178    ipbus/trans/sm/n_0_ram_reg_5_i_21
    SLICE_X193Y200       MUXF7 (Prop_muxf7_I0_O)      0.107    14.285 r  ipbus/trans/sm/ram_reg_5_i_14/O
                         net (fo=1, routed)           0.933    15.218    ipbus/trans/sm/n_0_ram_reg_5_i_14
    SLICE_X176Y201       LUT6 (Prop_lut6_I4_O)        0.124    15.342 r  ipbus/trans/sm/ram_reg_5_i_6/O
                         net (fo=1, routed)           0.000    15.342    ipbus/trans/iface/tx_data[22]
    SLICE_X176Y201       MUXF7 (Prop_muxf7_I1_O)      0.117    15.459 r  ipbus/trans/iface/ram_reg_5_i_1/O
                         net (fo=1, routed)           1.391    16.851    ipbus/udp_if/ipbus_tx_ram/tx_dia[23]
    RAMB36_X10Y43        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.251    40.575    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y43                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              1.642    42.217    
                         clock uncertainty           -0.085    42.132    
    RAMB36_X10Y43        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.622    41.510    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                         -16.851    
  -------------------------------------------------------------------
                         slack                                 24.659    

Slack (MET) :             24.715ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.806ns (12.913%)  route 5.436ns (87.087%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.580ns = ( 40.580 - 32.000 ) 
    Source Clock Delay      (SCD):    10.486ns
    Clock Pessimism Removal (CPR):    1.569ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.605    10.486    ipbus/trans/sm/ipb_clk
    SLICE_X185Y195                                                    r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y195       FDRE (Prop_fdre_C_Q)         0.223    10.709 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=233, routed)         2.528    13.237    slaves/slave3/O7[0]
    SLICE_X186Y204       LUT3 (Prop_lut3_I1_O)        0.047    13.284 r  slaves/slave3/rmw_input[31]_i_12/O
                         net (fo=2, routed)           0.540    13.824    ipbus/trans/sm/I143
    SLICE_X190Y204       LUT6 (Prop_lut6_I5_O)        0.134    13.958 r  ipbus/trans/sm/ram_reg_7_i_25/O
                         net (fo=1, routed)           0.404    14.362    ipbus/trans/sm/n_0_ram_reg_7_i_25
    SLICE_X191Y202       LUT5 (Prop_lut5_I2_O)        0.043    14.405 r  ipbus/trans/sm/ram_reg_7_i_21/O
                         net (fo=1, routed)           0.000    14.405    ipbus/trans/sm/n_0_ram_reg_7_i_21
    SLICE_X191Y202       MUXF7 (Prop_muxf7_I0_O)      0.120    14.525 r  ipbus/trans/sm/ram_reg_7_i_14/O
                         net (fo=1, routed)           0.744    15.269    ipbus/trans/sm/n_0_ram_reg_7_i_14
    SLICE_X180Y204       LUT6 (Prop_lut6_I4_O)        0.122    15.391 r  ipbus/trans/sm/ram_reg_7_i_6/O
                         net (fo=1, routed)           0.000    15.391    ipbus/trans/iface/tx_data[30]
    SLICE_X180Y204       MUXF7 (Prop_muxf7_I1_O)      0.117    15.508 r  ipbus/trans/iface/ram_reg_7_i_1/O
                         net (fo=1, routed)           1.219    16.727    ipbus/udp_if/ipbus_tx_ram/tx_dia[31]
    RAMB36_X10Y42        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.256    40.580    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y42                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.569    42.149    
                         clock uncertainty           -0.085    42.064    
    RAMB36_X10Y42        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.622    41.442    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         41.442    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                 24.715    

Slack (MET) :             24.750ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 0.787ns (12.685%)  route 5.417ns (87.315%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.580ns = ( 40.580 - 32.000 ) 
    Source Clock Delay      (SCD):    10.486ns
    Clock Pessimism Removal (CPR):    1.569ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.605    10.486    ipbus/trans/sm/ipb_clk
    SLICE_X185Y195                                                    r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y195       FDRE (Prop_fdre_C_Q)         0.223    10.709 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=233, routed)         2.516    13.224    slaves/slave3/O7[0]
    SLICE_X187Y205       LUT3 (Prop_lut3_I1_O)        0.050    13.274 r  slaves/slave3/rmw_input[30]_i_4/O
                         net (fo=2, routed)           0.624    13.898    ipbus/trans/sm/I139
    SLICE_X189Y202       LUT6 (Prop_lut6_I5_O)        0.132    14.030 r  ipbus/trans/sm/ram_reg_7_i_27/O
                         net (fo=1, routed)           0.496    14.526    ipbus/trans/sm/n_0_ram_reg_7_i_27
    SLICE_X189Y203       LUT5 (Prop_lut5_I2_O)        0.043    14.569 r  ipbus/trans/sm/ram_reg_7_i_22/O
                         net (fo=1, routed)           0.000    14.569    ipbus/trans/sm/n_0_ram_reg_7_i_22
    SLICE_X189Y203       MUXF7 (Prop_muxf7_I0_O)      0.107    14.676 r  ipbus/trans/sm/ram_reg_7_i_16/O
                         net (fo=1, routed)           0.563    15.239    ipbus/trans/sm/n_0_ram_reg_7_i_16
    SLICE_X179Y203       LUT6 (Prop_lut6_I4_O)        0.124    15.363 r  ipbus/trans/sm/ram_reg_7_i_8/O
                         net (fo=1, routed)           0.000    15.363    ipbus/trans/iface/tx_data[29]
    SLICE_X179Y203       MUXF7 (Prop_muxf7_I1_O)      0.108    15.471 r  ipbus/trans/iface/ram_reg_7_i_2/O
                         net (fo=1, routed)           1.219    16.690    ipbus/udp_if/ipbus_tx_ram/tx_dia[30]
    RAMB36_X10Y42        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.256    40.580    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y42                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.569    42.149    
                         clock uncertainty           -0.085    42.064    
    RAMB36_X10Y42        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.624    41.440    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         41.440    
                         arrival time                         -16.690    
  -------------------------------------------------------------------
                         slack                                 24.750    

Slack (MET) :             25.095ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 0.494ns (8.032%)  route 5.656ns (91.968%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.575ns = ( 40.575 - 32.000 ) 
    Source Clock Delay      (SCD):    10.486ns
    Clock Pessimism Removal (CPR):    1.569ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.605    10.486    ipbus/trans/sm/ipb_clk
    SLICE_X182Y195                                                    r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y195       FDRE (Prop_fdre_C_Q)         0.223    10.709 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=178, routed)         1.162    11.870    ipbus/trans/sm/Q[1]
    SLICE_X184Y194       LUT4 (Prop_lut4_I1_O)        0.051    11.921 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.679    12.600    ipbus/trans/sm/O6
    SLICE_X190Y193       LUT6 (Prop_lut6_I0_O)        0.134    12.734 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          1.473    14.208    ipbus/trans/sm/ack
    SLICE_X178Y200       LUT4 (Prop_lut4_I3_O)        0.043    14.251 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.363    14.614    ipbus/trans/iface/I3
    SLICE_X178Y199       LUT4 (Prop_lut4_I0_O)        0.043    14.657 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           1.979    16.636    ipbus/udp_if/ipbus_tx_ram/I17[0]
    RAMB36_X10Y43        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.251    40.575    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y43                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              1.569    42.144    
                         clock uncertainty           -0.085    42.059    
    RAMB36_X10Y43        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.731    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         41.731    
                         arrival time                         -16.636    
  -------------------------------------------------------------------
                         slack                                 25.095    

Slack (MET) :             25.115ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.799ns (13.139%)  route 5.282ns (86.861%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.575ns = ( 40.575 - 32.000 ) 
    Source Clock Delay      (SCD):    10.314ns
    Clock Pessimism Removal (CPR):    1.642ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.433    10.314    ipbus/trans/sm/ipb_clk
    SLICE_X182Y204                                                    r  ipbus/trans/sm/addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y204       FDRE (Prop_fdre_C_Q)         0.223    10.537 r  ipbus/trans/sm/addr_reg[31]/Q
                         net (fo=9, routed)           1.010    11.546    ipbus/trans/sm/ipb_master_out[ipb_addr][31]
    SLICE_X182Y193       LUT2 (Prop_lut2_I0_O)        0.051    11.597 r  ipbus/trans/sm/rmw_input[31]_i_11/O
                         net (fo=2, routed)           0.444    12.041    ipbus/trans/sm/n_0_rmw_input[31]_i_11
    SLICE_X182Y194       LUT6 (Prop_lut6_I5_O)        0.136    12.177 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=75, routed)          1.714    13.891    ipbus/trans/sm/O2
    SLICE_X192Y200       LUT5 (Prop_lut5_I3_O)        0.043    13.934 r  ipbus/trans/sm/ram_reg_5_i_23/O
                         net (fo=1, routed)           0.000    13.934    ipbus/trans/sm/n_0_ram_reg_5_i_23
    SLICE_X192Y200       MUXF7 (Prop_muxf7_I0_O)      0.101    14.035 r  ipbus/trans/sm/ram_reg_5_i_18/O
                         net (fo=1, routed)           0.903    14.938    ipbus/trans/sm/n_0_ram_reg_5_i_18
    SLICE_X177Y202       LUT6 (Prop_lut6_I4_O)        0.123    15.061 r  ipbus/trans/sm/ram_reg_5_i_10/O
                         net (fo=1, routed)           0.000    15.061    ipbus/trans/iface/tx_data[20]
    SLICE_X177Y202       MUXF7 (Prop_muxf7_I1_O)      0.122    15.183 r  ipbus/trans/iface/ram_reg_5_i_3/O
                         net (fo=1, routed)           1.212    16.395    ipbus/udp_if/ipbus_tx_ram/tx_dia[21]
    RAMB36_X10Y43        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.251    40.575    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y43                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              1.642    42.217    
                         clock uncertainty           -0.085    42.132    
    RAMB36_X10Y43        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.622    41.510    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                 25.115    

Slack (MET) :             25.334ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.686ns (11.702%)  route 5.176ns (88.298%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.575ns = ( 40.575 - 32.000 ) 
    Source Clock Delay      (SCD):    10.313ns
    Clock Pessimism Removal (CPR):    1.642ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.432    10.313    ipbus/trans/sm/ipb_clk
    SLICE_X181Y200                                                    r  ipbus/trans/sm/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y200       FDRE (Prop_fdre_C_Q)         0.223    10.536 r  ipbus/trans/sm/addr_reg[12]/Q
                         net (fo=10, routed)          1.094    11.630    ipbus/trans/sm/ipb_master_out[ipb_addr][12]
    SLICE_X184Y193       LUT4 (Prop_lut4_I1_O)        0.043    11.673 r  ipbus/trans/sm/rmw_input[31]_i_7/O
                         net (fo=163, routed)         1.977    13.649    ipbus/trans/sm/O1
    SLICE_X185Y205       LUT6 (Prop_lut6_I1_O)        0.043    13.692 r  ipbus/trans/sm/ram_reg_5_i_32/O
                         net (fo=1, routed)           0.509    14.201    ipbus/trans/sm/n_0_ram_reg_5_i_32
    SLICE_X185Y202       LUT5 (Prop_lut5_I4_O)        0.043    14.244 r  ipbus/trans/sm/ram_reg_5_i_24/O
                         net (fo=1, routed)           0.000    14.244    ipbus/trans/sm/n_0_ram_reg_5_i_24
    SLICE_X185Y202       MUXF7 (Prop_muxf7_I0_O)      0.107    14.351 r  ipbus/trans/sm/ram_reg_5_i_20/O
                         net (fo=1, routed)           0.314    14.666    ipbus/trans/sm/n_0_ram_reg_5_i_20
    SLICE_X176Y201       LUT6 (Prop_lut6_I4_O)        0.124    14.790 r  ipbus/trans/sm/ram_reg_5_i_12/O
                         net (fo=1, routed)           0.000    14.790    ipbus/trans/iface/tx_data[19]
    SLICE_X176Y201       MUXF7 (Prop_muxf7_I1_O)      0.103    14.893 r  ipbus/trans/iface/ram_reg_5_i_4/O
                         net (fo=1, routed)           1.282    16.175    ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X10Y43        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.251    40.575    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y43                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              1.642    42.217    
                         clock uncertainty           -0.085    42.132    
    RAMB36_X10Y43        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.623    41.509    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                         -16.175    
  -------------------------------------------------------------------
                         slack                                 25.334    

Slack (MET) :             25.382ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.494ns (8.418%)  route 5.374ns (91.582%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.580ns = ( 40.580 - 32.000 ) 
    Source Clock Delay      (SCD):    10.486ns
    Clock Pessimism Removal (CPR):    1.569ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.605    10.486    ipbus/trans/sm/ipb_clk
    SLICE_X182Y195                                                    r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y195       FDRE (Prop_fdre_C_Q)         0.223    10.709 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=178, routed)         1.162    11.870    ipbus/trans/sm/Q[1]
    SLICE_X184Y194       LUT4 (Prop_lut4_I1_O)        0.051    11.921 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.679    12.600    ipbus/trans/sm/O6
    SLICE_X190Y193       LUT6 (Prop_lut6_I0_O)        0.134    12.734 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          1.473    14.208    ipbus/trans/sm/ack
    SLICE_X178Y200       LUT4 (Prop_lut4_I3_O)        0.043    14.251 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.363    14.614    ipbus/trans/iface/I3
    SLICE_X178Y199       LUT4 (Prop_lut4_I0_O)        0.043    14.657 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           1.697    16.354    ipbus/udp_if/ipbus_tx_ram/I17[0]
    RAMB36_X10Y42        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.256    40.580    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y42                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.569    42.149    
                         clock uncertainty           -0.085    42.064    
    RAMB36_X10Y42        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.736    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         41.736    
                         arrival time                         -16.354    
  -------------------------------------------------------------------
                         slack                                 25.382    

Slack (MET) :             25.390ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 0.698ns (12.540%)  route 4.868ns (87.460%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.580ns = ( 40.580 - 32.000 ) 
    Source Clock Delay      (SCD):    10.486ns
    Clock Pessimism Removal (CPR):    1.569ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.605    10.486    ipbus/trans/sm/ipb_clk
    SLICE_X185Y195                                                    r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y195       FDRE (Prop_fdre_C_Q)         0.223    10.709 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=233, routed)         2.516    13.224    slaves/slave3/O7[0]
    SLICE_X187Y205       LUT3 (Prop_lut3_I1_O)        0.043    13.267 r  slaves/slave3/rmw_input[29]_i_4/O
                         net (fo=2, routed)           0.208    13.475    ipbus/trans/sm/I135
    SLICE_X189Y205       LUT6 (Prop_lut6_I5_O)        0.043    13.518 r  ipbus/trans/sm/ram_reg_7_i_29/O
                         net (fo=1, routed)           0.523    14.040    ipbus/trans/sm/n_0_ram_reg_7_i_29
    SLICE_X190Y203       LUT5 (Prop_lut5_I2_O)        0.043    14.083 r  ipbus/trans/sm/ram_reg_7_i_23/O
                         net (fo=1, routed)           0.000    14.083    ipbus/trans/sm/n_0_ram_reg_7_i_23
    SLICE_X190Y203       MUXF7 (Prop_muxf7_I0_O)      0.101    14.184 r  ipbus/trans/sm/ram_reg_7_i_18/O
                         net (fo=1, routed)           0.547    14.731    ipbus/trans/sm/n_0_ram_reg_7_i_18
    SLICE_X177Y203       LUT6 (Prop_lut6_I4_O)        0.123    14.854 r  ipbus/trans/sm/ram_reg_7_i_10/O
                         net (fo=1, routed)           0.000    14.854    ipbus/trans/iface/tx_data[28]
    SLICE_X177Y203       MUXF7 (Prop_muxf7_I1_O)      0.122    14.976 r  ipbus/trans/iface/ram_reg_7_i_3/O
                         net (fo=1, routed)           1.075    16.052    ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X10Y42        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.256    40.580    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y42                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.569    42.149    
                         clock uncertainty           -0.085    42.064    
    RAMB36_X10Y42        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.622    41.442    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         41.442    
                         arrival time                         -16.052    
  -------------------------------------------------------------------
                         slack                                 25.390    

Slack (MET) :             25.463ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.679ns (11.827%)  route 5.062ns (88.173%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.582ns = ( 40.582 - 32.000 ) 
    Source Clock Delay      (SCD):    10.313ns
    Clock Pessimism Removal (CPR):    1.642ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.432    10.313    ipbus/trans/sm/ipb_clk
    SLICE_X181Y200                                                    r  ipbus/trans/sm/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y200       FDRE (Prop_fdre_C_Q)         0.223    10.536 r  ipbus/trans/sm/addr_reg[12]/Q
                         net (fo=10, routed)          1.094    11.630    ipbus/trans/sm/ipb_master_out[ipb_addr][12]
    SLICE_X184Y193       LUT4 (Prop_lut4_I1_O)        0.043    11.673 r  ipbus/trans/sm/rmw_input[31]_i_7/O
                         net (fo=163, routed)         1.707    13.380    ipbus/trans/sm/O1
    SLICE_X183Y200       LUT6 (Prop_lut6_I1_O)        0.043    13.423 r  ipbus/trans/sm/ram_reg_3_i_29/O
                         net (fo=1, routed)           0.428    13.851    ipbus/trans/sm/n_0_ram_reg_3_i_29
    SLICE_X184Y200       LUT5 (Prop_lut5_I2_O)        0.043    13.894 r  ipbus/trans/sm/ram_reg_3_i_23/O
                         net (fo=1, routed)           0.000    13.894    ipbus/trans/sm/n_0_ram_reg_3_i_23
    SLICE_X184Y200       MUXF7 (Prop_muxf7_I0_O)      0.101    13.995 r  ipbus/trans/sm/ram_reg_3_i_18/O
                         net (fo=1, routed)           0.607    14.602    ipbus/trans/sm/n_0_ram_reg_3_i_18
    SLICE_X178Y199       LUT6 (Prop_lut6_I4_O)        0.123    14.725 r  ipbus/trans/sm/ram_reg_3_i_10/O
                         net (fo=1, routed)           0.000    14.725    ipbus/trans/iface/tx_data[12]
    SLICE_X178Y199       MUXF7 (Prop_muxf7_I1_O)      0.103    14.828 r  ipbus/trans/iface/ram_reg_3_i_3/O
                         net (fo=1, routed)           1.226    16.054    ipbus/udp_if/ipbus_tx_ram/tx_dia[13]
    RAMB36_X10Y41        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.258    40.582    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y41                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.642    42.224    
                         clock uncertainty           -0.085    42.139    
    RAMB36_X10Y41        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.623    41.516    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         41.516    
                         arrival time                         -16.054    
  -------------------------------------------------------------------
                         slack                                 25.463    

Slack (MET) :             25.522ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.777ns (14.299%)  route 4.657ns (85.701%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.580ns = ( 40.580 - 32.000 ) 
    Source Clock Delay      (SCD):    10.486ns
    Clock Pessimism Removal (CPR):    1.569ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.605    10.486    ipbus/trans/sm/ipb_clk
    SLICE_X185Y195                                                    r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y195       FDRE (Prop_fdre_C_Q)         0.223    10.709 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=233, routed)         2.325    13.034    slaves/slave3/O7[0]
    SLICE_X186Y204       LUT3 (Prop_lut3_I1_O)        0.045    13.079 r  slaves/slave3/rmw_input[28]_i_4/O
                         net (fo=2, routed)           0.348    13.427    ipbus/trans/sm/I131
    SLICE_X190Y203       LUT6 (Prop_lut6_I5_O)        0.132    13.559 r  ipbus/trans/sm/ram_reg_7_i_31/O
                         net (fo=1, routed)           0.180    13.739    ipbus/trans/sm/n_0_ram_reg_7_i_31
    SLICE_X191Y202       LUT5 (Prop_lut5_I2_O)        0.043    13.782 r  ipbus/trans/sm/ram_reg_7_i_24/O
                         net (fo=1, routed)           0.000    13.782    ipbus/trans/sm/n_0_ram_reg_7_i_24
    SLICE_X191Y202       MUXF7 (Prop_muxf7_I0_O)      0.107    13.889 r  ipbus/trans/sm/ram_reg_7_i_20/O
                         net (fo=1, routed)           0.647    14.536    ipbus/trans/sm/n_0_ram_reg_7_i_20
    SLICE_X178Y202       LUT6 (Prop_lut6_I4_O)        0.124    14.660 r  ipbus/trans/sm/ram_reg_7_i_12/O
                         net (fo=1, routed)           0.000    14.660    ipbus/trans/iface/tx_data[27]
    SLICE_X178Y202       MUXF7 (Prop_muxf7_I1_O)      0.103    14.763 r  ipbus/trans/iface/ram_reg_7_i_4/O
                         net (fo=1, routed)           1.157    15.920    ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X10Y42        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.256    40.580    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y42                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.569    42.149    
                         clock uncertainty           -0.085    42.064    
    RAMB36_X10Y42        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.623    41.441    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         41.441    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                 25.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/err_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.725%)  route 0.142ns (49.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.185ns
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.694     4.289    ipbus/trans/sm/ipb_clk
    SLICE_X172Y198                                                    r  ipbus/trans/sm/err_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y198       FDRE (Prop_fdre_C_Q)         0.118     4.407 f  ipbus/trans/sm/err_d_reg[2]/Q
                         net (fo=5, routed)           0.142     4.548    ipbus/trans/sm/n_0_err_d_reg[2]
    SLICE_X172Y200       LUT6 (Prop_lut6_I1_O)        0.028     4.576 r  ipbus/trans/sm/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.576    ipbus/trans/sm/n_0_FSM_onehot_state[3]_i_1__0
    SLICE_X172Y200       FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.846     5.185    ipbus/trans/sm/ipb_clk
    SLICE_X172Y200                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.752     4.433    
    SLICE_X172Y200       FDRE (Hold_fdre_C_D)         0.087     4.520    ipbus/trans/sm/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.520    
                         arrival time                           4.576    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/err_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.375%)  route 0.144ns (49.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.185ns
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.694     4.289    ipbus/trans/sm/ipb_clk
    SLICE_X172Y198                                                    r  ipbus/trans/sm/err_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y198       FDRE (Prop_fdre_C_Q)         0.118     4.407 r  ipbus/trans/sm/err_d_reg[2]/Q
                         net (fo=5, routed)           0.144     4.550    ipbus/trans/sm/n_0_err_d_reg[2]
    SLICE_X172Y200       LUT6 (Prop_lut6_I1_O)        0.028     4.578 r  ipbus/trans/sm/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.578    ipbus/trans/sm/n_0_FSM_onehot_state[1]_i_1__0
    SLICE_X172Y200       FDSE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.846     5.185    ipbus/trans/sm/ipb_clk
    SLICE_X172Y200                                                    r  ipbus/trans/sm/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.752     4.433    
    SLICE_X172Y200       FDSE (Hold_fdse_C_D)         0.087     4.520    ipbus/trans/sm/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.520    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.412%)  route 0.218ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.722     4.317    slaves/slave5/ipb_clk
    SLICE_X191Y192                                                    r  slaves/slave5/ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y192       FDRE (Prop_fdre_C_Q)         0.091     4.408 r  slaves/slave5/ptr_reg[7]/Q
                         net (fo=5, routed)           0.218     4.626    slaves/slave5/ptr_reg__0[7]
    RAMB36_X12Y38        RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.005     5.343    slaves/slave5/ipb_clk
    RAMB36_X12Y38                                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.932     4.411    
    RAMB36_X12Y38        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.145     4.556    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.556    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.758     4.353    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X207Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y195       FDCE (Prop_fdce_C_Q)         0.100     4.453 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[6]/Q
                         net (fo=1, routed)           0.055     4.507    ipbus/trans/sm/I158[6]
    SLICE_X206Y195       LUT5 (Prop_lut5_I4_O)        0.028     4.535 r  ipbus/trans/sm/io_rd_data_reg[6]_i_1__3/O
                         net (fo=1, routed)           0.000     4.535    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/I94[6]
    SLICE_X206Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.982     5.321    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/ipb_clk
    SLICE_X206Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]/C
                         clock pessimism             -0.957     4.364    
    SLICE_X206Y195       FDRE (Hold_fdre_C_D)         0.087     4.451    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.451    
                         arrival time                           4.535    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.118ns (36.909%)  route 0.202ns (63.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.665     4.260    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X174Y210                                                    r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y210       FDRE (Prop_fdre_C_Q)         0.118     4.378 r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/Q
                         net (fo=8, routed)           0.202     4.579    ipbus/udp_if/ipbus_rx_ram/rx_addrb[12]
    RAMB36_X11Y42        RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.899     5.237    ipbus/udp_if/ipbus_rx_ram/ipb_clk
    RAMB36_X11Y42                                                     r  ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
                         clock pessimism             -0.934     4.303    
    RAMB36_X11Y42        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     4.486    ipbus/udp_if/ipbus_rx_ram/ram3_reg_0
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                           4.579    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/hdr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.197ns (46.948%)  route 0.223ns (53.052%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.670     4.265    ipbus/trans/sm/ipb_clk
    SLICE_X178Y202                                                    r  ipbus/trans/sm/hdr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y202       FDRE (Prop_fdre_C_Q)         0.118     4.383 r  ipbus/trans/sm/hdr_reg[26]/Q
                         net (fo=1, routed)           0.053     4.435    ipbus/trans/sm/n_0_hdr_reg[26]
    SLICE_X179Y202       LUT6 (Prop_lut6_I0_O)        0.028     4.463 r  ipbus/trans/sm/ram_reg_6_i_8/O
                         net (fo=1, routed)           0.000     4.463    ipbus/trans/iface/tx_data[25]
    SLICE_X179Y202       MUXF7 (Prop_muxf7_I1_O)      0.051     4.514 r  ipbus/trans/iface/ram_reg_6_i_2/O
                         net (fo=1, routed)           0.170     4.684    ipbus/udp_if/ipbus_tx_ram/tx_dia[26]
    RAMB36_X11Y40        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.901     5.239    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X11Y40                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism             -0.912     4.327    
    RAMB36_X11Y40        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.256     4.583    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         -4.583    
                         arrival time                           4.684    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.833%)  route 0.211ns (64.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.750     4.345    slaves/slave5/ipb_clk
    SLICE_X192Y193                                                    r  slaves/slave5/ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y193       FDRE (Prop_fdre_C_Q)         0.118     4.463 r  slaves/slave5/ptr_reg[2]/Q
                         net (fo=7, routed)           0.211     4.674    slaves/slave5/ptr_reg__0[2]
    RAMB36_X12Y38        RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.005     5.343    slaves/slave5/ipb_clk
    RAMB36_X12Y38                                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.955     4.388    
    RAMB36_X12Y38        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     4.571    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.674    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 slaves/slave2/reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave2/ipbus_out_reg[ipb_rdata][9]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.958ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.751     4.346    slaves/slave2/ipb_clk
    SLICE_X193Y198                                                    r  slaves/slave2/reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y198       FDRE (Prop_fdre_C_Q)         0.100     4.446 r  slaves/slave2/reg_reg[0][9]/Q
                         net (fo=1, routed)           0.081     4.526    slaves/slave2/n_0_reg_reg[0][9]
    SLICE_X192Y198       LUT3 (Prop_lut3_I2_O)        0.030     4.556 r  slaves/slave2/ipbus_out[ipb_rdata][9]_i_1/O
                         net (fo=1, routed)           0.000     4.556    slaves/slave2/n_0_ipbus_out[ipb_rdata][9]_i_1
    SLICE_X192Y198       FDRE                                         r  slaves/slave2/ipbus_out_reg[ipb_rdata][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.976     5.315    slaves/slave2/ipb_clk
    SLICE_X192Y198                                                    r  slaves/slave2/ipbus_out_reg[ipb_rdata][9]/C
                         clock pessimism             -0.958     4.357    
    SLICE_X192Y198       FDRE (Hold_fdre_C_D)         0.096     4.453    slaves/slave2/ipbus_out_reg[ipb_rdata][9]
  -------------------------------------------------------------------
                         required time                         -4.453    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.660%)  route 0.213ns (64.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.665     4.260    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X174Y210                                                    r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y210       FDRE (Prop_fdre_C_Q)         0.118     4.378 r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[2]/Q
                         net (fo=8, routed)           0.213     4.590    ipbus/udp_if/ipbus_rx_ram/rx_addrb[11]
    RAMB36_X11Y42        RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.899     5.237    ipbus/udp_if/ipbus_rx_ram/ipb_clk
    RAMB36_X11Y42                                                     r  ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
                         clock pessimism             -0.934     4.303    
    RAMB36_X11Y42        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     4.486    ipbus/udp_if/ipbus_rx_ram/ram3_reg_0
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                           4.590    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 slaves/slave1/reg_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave1/ipbus_out_reg[ipb_rdata][14]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.393%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    4.318ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.723     4.318    slaves/slave1/ipb_clk
    SLICE_X185Y198                                                    r  slaves/slave1/reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y198       FDRE (Prop_fdre_C_Q)         0.100     4.418 r  slaves/slave1/reg_reg[0][14]/Q
                         net (fo=1, routed)           0.081     4.498    slaves/slave1/n_0_reg_reg[0][14]
    SLICE_X184Y198       FDRE                                         r  slaves/slave1/ipbus_out_reg[ipb_rdata][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.947     5.286    slaves/slave1/ipb_clk
    SLICE_X184Y198                                                    r  slaves/slave1/ipbus_out_reg[ipb_rdata][14]/C
                         clock pessimism             -0.957     4.329    
    SLICE_X184Y198       FDRE (Hold_fdre_C_D)         0.063     4.392    slaves/slave1/ipbus_out_reg[ipb_rdata][14]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.498    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform:           { 0 16 }
Period:             32.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                             
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y41    ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y37    ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y37    ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y40    ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y42    ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y43    ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y42    ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y43    ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y39    ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X10Y39    ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK   
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   32.000  181.360  MMCME2_ADV_X1Y9  clocks/mmcm/CLKOUT1                             
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X190Y199   slaves/slave2/ipbus_out_reg[ipb_rdata][21]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X190Y199   slaves/slave2/ipbus_out_reg[ipb_rdata][30]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X190Y197   slaves/slave2/ipbus_out_reg[ipb_rdata][3]/C     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X190Y197   slaves/slave2/ipbus_out_reg[ipb_rdata][5]/C     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X190Y197   slaves/slave2/ipbus_out_reg[ipb_rdata][7]/C     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X191Y199   slaves/slave2/ipbus_out_reg[ipb_rdata][8]/C     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X190Y198   slaves/slave2/reg_reg[0][30]/C                  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X191Y197   slaves/slave2/reg_reg[0][5]/C                   
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X191Y197   slaves/slave2/reg_reg[0][7]/C                   
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X190Y198   slaves/slave2/reg_reg[0][8]/C                   
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X178Y201   ipbus/trans/iface/hlen_reg[3]/C                 
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X178Y201   ipbus/trans/iface/hlen_reg[6]/C                 
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X178Y201   ipbus/trans/iface/hlen_reg[9]/C                 
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X179Y200   ipbus/trans/iface/rctr_reg[12]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X179Y200   ipbus/trans/iface/rctr_reg[13]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X179Y200   ipbus/trans/iface/rctr_reg[14]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X179Y200   ipbus/trans/iface/rctr_reg[15]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X179Y202   ipbus/trans/iface/rxf_reg[0]/C                  
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X182Y200   ipbus/trans/iface/rxf_reg[13]/C                 
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X182Y200   ipbus/trans/iface/rxf_reg[14]/C                 



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                   
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   8.000   92.000   MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  prog_clk
  To Clock:  prog_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prog_clk
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { prog_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin          
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     6.400   5.329   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   6.400   93.600  MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  clk125_ub

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_ub
Waveform:           { 0 4 }
Period:             8.000
Sources:            { mcmm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin           
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591    BUFGCTRL_X0Y5    BUFG_inst/I   
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y4  mcmm/CLKOUT0  
Min Period  n/a     ODDR/C              n/a            1.070     8.000   6.930    OLOGIC_X0Y224    ODDR_inst/C   
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y4  mcmm/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv_fb
  To Clock:  clkdiv_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv_fb
Waveform:           { 0 16 }
Period:             32.000
Sources:            { mcmm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin            
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   32.000  68.000   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   32.000  181.360  MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        9.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.586ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.448ns (15.288%)  route 2.482ns (84.712%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 16.293 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.944     6.539    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y198       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.523    16.293    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                         clock pessimism              0.160    16.453    
                         clock uncertainty           -0.035    16.418    
    SLICE_X207Y198       FDRE (Setup_fdre_C_CE)      -0.292    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         16.126    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  9.586    

Slack (MET) :             9.586ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.448ns (15.288%)  route 2.482ns (84.712%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 16.293 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.944     6.539    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y198       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.523    16.293    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
                         clock pessimism              0.160    16.453    
                         clock uncertainty           -0.035    16.418    
    SLICE_X207Y198       FDRE (Setup_fdre_C_CE)      -0.292    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         16.126    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  9.586    

Slack (MET) :             9.586ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.448ns (15.288%)  route 2.482ns (84.712%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 16.293 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.944     6.539    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y198       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.523    16.293    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                         clock pessimism              0.160    16.453    
                         clock uncertainty           -0.035    16.418    
    SLICE_X207Y198       FDRE (Setup_fdre_C_CE)      -0.292    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         16.126    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  9.586    

Slack (MET) :             9.586ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.448ns (15.288%)  route 2.482ns (84.712%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 16.293 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.944     6.539    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X207Y198       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.523    16.293    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/C
                         clock pessimism              0.160    16.453    
                         clock uncertainty           -0.035    16.418    
    SLICE_X207Y198       FDRE (Setup_fdre_C_CE)      -0.292    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         16.126    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  9.586    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.448ns (16.331%)  route 2.295ns (83.669%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 16.296 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.757     6.352    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X214Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.526    16.296    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X214Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                         clock pessimism              0.160    16.456    
                         clock uncertainty           -0.035    16.421    
    SLICE_X214Y199       FDRE (Setup_fdre_C_CE)      -0.292    16.129    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         16.129    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.448ns (16.331%)  route 2.295ns (83.669%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 16.296 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.757     6.352    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X214Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.526    16.296    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X214Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                         clock pessimism              0.160    16.456    
                         clock uncertainty           -0.035    16.421    
    SLICE_X214Y199       FDRE (Setup_fdre_C_CE)      -0.292    16.129    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         16.129    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.448ns (16.331%)  route 2.295ns (83.669%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 16.296 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.757     6.352    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X214Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.526    16.296    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X214Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
                         clock pessimism              0.160    16.456    
                         clock uncertainty           -0.035    16.421    
    SLICE_X214Y199       FDRE (Setup_fdre_C_CE)      -0.292    16.129    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         16.129    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.448ns (16.331%)  route 2.295ns (83.669%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 16.296 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.757     6.352    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X214Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.526    16.296    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X214Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
                         clock pessimism              0.160    16.456    
                         clock uncertainty           -0.035    16.421    
    SLICE_X214Y199       FDRE (Setup_fdre_C_CE)      -0.292    16.129    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]
  -------------------------------------------------------------------
                         required time                         16.129    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.448ns (16.331%)  route 2.295ns (83.669%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 16.296 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.757     6.352    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X214Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.526    16.296    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X214Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
                         clock pessimism              0.160    16.456    
                         clock uncertainty           -0.035    16.421    
    SLICE_X214Y199       FDRE (Setup_fdre_C_CE)      -0.292    16.129    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                         16.129    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.448ns (16.331%)  route 2.295ns (83.669%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 16.296 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y200       FDSE (Prop_fdse_C_Q)         0.259     3.868 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.993     4.861    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X209Y198       LUT1 (Prop_lut1_I0_O)        0.049     4.910 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.545     5.456    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y199       LUT4 (Prop_lut4_I3_O)        0.140     5.596 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.757     6.352    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X214Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.526    16.296    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X214Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                         clock pessimism              0.160    16.456    
                         clock uncertainty           -0.035    16.421    
    SLICE_X214Y199       FDRE (Setup_fdre_C_CE)      -0.292    16.129    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         16.129    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  9.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.163%)  route 0.176ns (57.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.760     1.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X219Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y198       FDRE (Prop_fdre_C_Q)         0.100     1.787 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[17]/Q
                         net (fo=6, routed)           0.176     1.963    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/O10[6]
    SLICE_X216Y200       LUT4 (Prop_lut4_I0_O)        0.028     1.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.991    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_rx_spa_r[4]_i_1
    SLICE_X216Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.913     1.931    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X216Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_reg[4]/C
                         clock pessimism             -0.099     1.832    
    SLICE_X216Y200       FDRE (Hold_fdre_C_D)         0.087     1.919    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.601%)  route 0.110ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.708     1.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X221Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y202       FDRE (Prop_fdre_C_Q)         0.100     1.735 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[6]/Q
                         net (fo=4, routed)           0.110     1.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/O12[1]
    SLICE_X216Y202       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.913     1.931    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[6]_srl3/CLK
                         clock pessimism             -0.259     1.672    
    SLICE_X216Y202       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[6]_srl3
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.605%)  route 0.159ns (55.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.760     1.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X218Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y199       FDRE (Prop_fdre_C_Q)         0.100     1.787 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[3]/Q
                         net (fo=4, routed)           0.159     1.946    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/O12[4]
    SLICE_X218Y202       LUT4 (Prop_lut4_I3_O)        0.028     1.974 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.974    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_rx_scp_d_r[0]_i_1
    SLICE_X218Y202       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.913     1.931    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X218Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_reg[0]/C
                         clock pessimism             -0.099     1.832    
    SLICE_X218Y202       FDRE (Hold_fdre_C_D)         0.061     1.893    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.146ns (34.494%)  route 0.277ns (65.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.708     1.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X220Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y200       FDRE (Prop_fdre_C_Q)         0.118     1.753 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]/Q
                         net (fo=37, routed)          0.277     2.030    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/O7
    SLICE_X218Y199       LUT6 (Prop_lut6_I4_O)        0.028     2.058 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.058    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_word_aligned_data_r[0]_i_1
    SLICE_X218Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.985     2.003    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X218Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[0]/C
                         clock pessimism             -0.099     1.904    
    SLICE_X218Y199       FDRE (Hold_fdre_C_D)         0.060     1.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.147ns (33.157%)  route 0.296ns (66.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X204Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y200       FDCE (Prop_fdce_C_Q)         0.118     1.746 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=5, routed)           0.296     2.042    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/n_0_Q_reg_reg[8]
    SLICE_X203Y198       LUT2 (Prop_lut2_I0_O)        0.029     2.071 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/wr_pntr_bin[8]_i_1/O
                         net (fo=1, routed)           0.000     2.071    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_0_in[8]
    SLICE_X203Y198       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.977     1.995    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X203Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/C
                         clock pessimism             -0.099     1.896    
    SLICE_X203Y198       FDCE (Hold_fdce_C_D)         0.075     1.971    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/lane_up_flop_i/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.873%)  route 0.187ns (65.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.760     1.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/user_clk
    SLICE_X219Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y197       FDRE (Prop_fdre_C_Q)         0.100     1.787 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ready_r_reg/Q
                         net (fo=9, routed)           0.187     1.974    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ready_r
    SLICE_X218Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/lane_up_flop_i/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.913     1.931    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/user_clk
    SLICE_X218Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/lane_up_flop_i/C
                         clock pessimism             -0.099     1.832    
    SLICE_X218Y200       FDRE (Hold_fdre_C_D)         0.040     1.872    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/lane_up_flop_i
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.700     1.627    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X201Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y206       FDCE (Prop_fdce_C_Q)         0.100     1.727 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=4, routed)           0.074     1.801    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/n_0_Q_reg_reg[7]
    SLICE_X200Y206       LUT6 (Prop_lut6_I2_O)        0.028     1.829 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/rd_pntr_bin[4]_i_1/O
                         net (fo=5, routed)           0.000     1.829    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/n_5_gsync_stage[2].wr_stg_inst
    SLICE_X200Y206       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X200Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[4]/C
                         clock pessimism             -0.283     1.638    
    SLICE_X200Y206       FDCE (Hold_fdce_C_D)         0.087     1.725    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.073%)  route 0.075ns (36.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.707     1.634    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/user_clk
    SLICE_X221Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y203       FDSE (Prop_fdse_C_Q)         0.100     1.734 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_reg[7]/Q
                         net (fo=7, routed)           0.075     1.809    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/n_0_counter1_r_reg[7]
    SLICE_X220Y203       LUT6 (Prop_lut6_I2_O)        0.028     1.837 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/n_0_counter1_r[2]_i_1
    SLICE_X220Y203       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.912     1.930    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/user_clk
    SLICE_X220Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_reg[2]/C
                         clock pessimism             -0.285     1.645    
    SLICE_X220Y203       FDRE (Hold_fdre_C_D)         0.087     1.732    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.157ns (50.630%)  route 0.153ns (49.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.760     1.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X221Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y199       FDRE (Prop_fdre_C_Q)         0.091     1.778 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_reg[5]/Q
                         net (fo=3, routed)           0.153     1.931    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/I5[5]
    SLICE_X221Y200       LUT6 (Prop_lut6_I1_O)        0.066     1.997 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/word_aligned_data_r[18]_i_1/O
                         net (fo=1, routed)           0.000     1.997    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I12[5]
    SLICE_X221Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.913     1.931    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X221Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[18]/C
                         clock pessimism             -0.099     1.832    
    SLICE_X221Y200       FDRE (Hold_fdre_C_D)         0.060     1.892    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.815%)  route 0.332ns (72.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.708     1.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X215Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y200       FDRE (Prop_fdre_C_Q)         0.100     1.735 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_reg[26]/Q
                         net (fo=1, routed)           0.332     2.067    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r[26]
    SLICE_X216Y195       LUT5 (Prop_lut5_I1_O)        0.028     2.095 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     2.095    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/n_0_TX_DATA[5]_i_1
    SLICE_X216Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.984     2.002    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X216Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[5]/C
                         clock pessimism             -0.099     1.903    
    SLICE_X216Y195       FDRE (Hold_fdre_C_D)         0.087     1.990    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                                                                                                                                                                                                                        
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     12.800  10.380  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB18_X13Y80        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y41        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB18_X13Y76        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y39        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     12.800  11.392  BUFGCTRL_X0Y1        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X196Y207       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/count_13d_srl_r_reg[9]_srl11___slaves_slave6_trigger_top_tracklet_processing_phi0_aurora_test_top_LinkProjPhiMinus_standard_cc_module_count_13d_srl_r_reg_r_111/CLK                                                                                                                 
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X196Y207       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/standard_cc_module/prepare_count_r_reg[7]_srl8___slaves_slave6_trigger_top_tracklet_processing_phi0_aurora_test_top_LinkProjPhiMinus_standard_cc_module_count_13d_srl_r_reg_r_108/CLK                                                                                                                  
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                 
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y196       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        9.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.874ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.309ns (11.693%)  route 2.334ns (88.307%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 16.286 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDRE (Prop_fdre_C_Q)         0.223     3.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          0.958     4.949    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X212Y182       LUT3 (Prop_lut3_I2_O)        0.043     4.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.762     5.754    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X213Y182       LUT6 (Prop_lut6_I2_O)        0.043     5.797 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.613     6.411    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X213Y180       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.516    16.286    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X213Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[20]/C
                         clock pessimism              0.235    16.521    
                         clock uncertainty           -0.035    16.486    
    SLICE_X213Y180       FDRE (Setup_fdre_C_CE)      -0.201    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  9.874    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.309ns (11.848%)  route 2.299ns (88.152%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 16.288 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDRE (Prop_fdre_C_Q)         0.223     3.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          0.958     4.949    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X212Y182       LUT3 (Prop_lut3_I2_O)        0.043     4.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.685     5.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X209Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.720 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1/O
                         net (fo=8, routed)           0.657     6.376    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_1
    SLICE_X208Y184       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.518    16.288    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X208Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[25]/C
                         clock pessimism              0.235    16.523    
                         clock uncertainty           -0.035    16.488    
    SLICE_X208Y184       FDRE (Setup_fdre_C_CE)      -0.178    16.310    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[25]
  -------------------------------------------------------------------
                         required time                         16.310    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.309ns (11.848%)  route 2.299ns (88.152%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 16.288 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDRE (Prop_fdre_C_Q)         0.223     3.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          0.958     4.949    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X212Y182       LUT3 (Prop_lut3_I2_O)        0.043     4.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.685     5.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X209Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.720 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1/O
                         net (fo=8, routed)           0.657     6.376    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_1
    SLICE_X208Y184       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.518    16.288    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X208Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[27]/C
                         clock pessimism              0.235    16.523    
                         clock uncertainty           -0.035    16.488    
    SLICE_X208Y184       FDRE (Setup_fdre_C_CE)      -0.178    16.310    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[27]
  -------------------------------------------------------------------
                         required time                         16.310    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.309ns (12.606%)  route 2.142ns (87.394%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 16.288 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDRE (Prop_fdre_C_Q)         0.223     3.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          0.958     4.949    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X212Y182       LUT3 (Prop_lut3_I2_O)        0.043     4.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.762     5.754    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X213Y182       LUT6 (Prop_lut6_I2_O)        0.043     5.797 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.422     6.219    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X214Y182       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.518    16.288    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X214Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]/C
                         clock pessimism              0.235    16.523    
                         clock uncertainty           -0.035    16.488    
    SLICE_X214Y182       FDRE (Setup_fdre_C_CE)      -0.201    16.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[21]
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.309ns (12.606%)  route 2.142ns (87.394%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 16.288 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDRE (Prop_fdre_C_Q)         0.223     3.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          0.958     4.949    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X212Y182       LUT3 (Prop_lut3_I2_O)        0.043     4.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.762     5.754    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X213Y182       LUT6 (Prop_lut6_I2_O)        0.043     5.797 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.422     6.219    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X214Y182       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.518    16.288    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X214Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]/C
                         clock pessimism              0.235    16.523    
                         clock uncertainty           -0.035    16.488    
    SLICE_X214Y182       FDRE (Setup_fdre_C_CE)      -0.201    16.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[22]
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.309ns (12.606%)  route 2.142ns (87.394%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 16.288 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDRE (Prop_fdre_C_Q)         0.223     3.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          0.958     4.949    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X212Y182       LUT3 (Prop_lut3_I2_O)        0.043     4.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.762     5.754    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X213Y182       LUT6 (Prop_lut6_I2_O)        0.043     5.797 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1/O
                         net (fo=8, routed)           0.422     6.219    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[23]_i_1
    SLICE_X214Y182       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.518    16.288    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X214Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]/C
                         clock pessimism              0.235    16.523    
                         clock uncertainty           -0.035    16.488    
    SLICE_X214Y182       FDRE (Setup_fdre_C_CE)      -0.201    16.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         16.287    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.147ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.800ns (70.300%)  route 0.760ns (29.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 16.280 - 12.800 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.676     3.793    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y35                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y35        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     5.593 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           0.760     6.353    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[25]
    SLICE_X210Y175       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.510    16.280    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X210Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                         clock pessimism              0.235    16.515    
                         clock uncertainty           -0.035    16.480    
    SLICE_X210Y175       FDRE (Setup_fdre_C_D)        0.020    16.500    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         16.500    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                 10.147    

Slack (MET) :             10.192ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.309ns (13.152%)  route 2.040ns (86.848%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 16.288 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDRE (Prop_fdre_C_Q)         0.223     3.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          0.958     4.949    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X212Y182       LUT3 (Prop_lut3_I2_O)        0.043     4.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.685     5.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X209Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.720 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1/O
                         net (fo=8, routed)           0.398     6.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_1
    SLICE_X210Y183       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.518    16.288    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X210Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[24]/C
                         clock pessimism              0.235    16.523    
                         clock uncertainty           -0.035    16.488    
    SLICE_X210Y183       FDRE (Setup_fdre_C_CE)      -0.178    16.310    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[24]
  -------------------------------------------------------------------
                         required time                         16.310    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                 10.192    

Slack (MET) :             10.192ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.309ns (13.152%)  route 2.040ns (86.848%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 16.288 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDRE (Prop_fdre_C_Q)         0.223     3.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          0.958     4.949    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X212Y182       LUT3 (Prop_lut3_I2_O)        0.043     4.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.685     5.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X209Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.720 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1/O
                         net (fo=8, routed)           0.398     6.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_1
    SLICE_X210Y183       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.518    16.288    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X210Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[26]/C
                         clock pessimism              0.235    16.523    
                         clock uncertainty           -0.035    16.488    
    SLICE_X210Y183       FDRE (Setup_fdre_C_CE)      -0.178    16.310    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[26]
  -------------------------------------------------------------------
                         required time                         16.310    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                 10.192    

Slack (MET) :             10.192ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.309ns (13.152%)  route 2.040ns (86.848%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 16.288 - 12.800 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.651     3.768    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDRE (Prop_fdre_C_Q)         0.223     3.991 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=31, routed)          0.958     4.949    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_cc_r
    SLICE_X212Y182       LUT3 (Prop_lut3_I2_O)        0.043     4.992 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_3/O
                         net (fo=6, routed)           0.685     5.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_3
    SLICE_X209Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.720 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1/O
                         net (fo=8, routed)           0.398     6.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/n_0_TX_DATA[31]_i_1
    SLICE_X210Y183       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.518    16.288    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X210Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[28]/C
                         clock pessimism              0.235    16.523    
                         clock uncertainty           -0.035    16.488    
    SLICE_X210Y183       FDRE (Setup_fdre_C_CE)      -0.178    16.310    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg[28]
  -------------------------------------------------------------------
                         required time                         16.310    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                 10.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.535%)  route 0.110ns (52.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.756     1.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X219Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y187       FDRE (Prop_fdre_C_Q)         0.100     1.783 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[1]/Q
                         net (fo=4, routed)           0.110     1.893    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O12[6]
    SLICE_X220Y187       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.980     1.998    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X220Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[1]_srl3/CLK
                         clock pessimism             -0.279     1.719    
    SLICE_X220Y187       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.817    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.751     1.678    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/user_clk
    SLICE_X213Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y181       FDRE (Prop_fdre_C_Q)         0.100     1.778 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.063     1.841    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r[2]
    SLICE_X212Y181       LUT3 (Prop_lut3_I0_O)        0.028     1.869 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_i_1/O
                         net (fo=1, routed)           0.000     1.869    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/n_0_rx_cc_extend_r2_i_1
    SLICE_X212Y181       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.973     1.991    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/user_clk
    SLICE_X212Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg/C
                         clock pessimism             -0.302     1.689    
    SLICE_X212Y181       FDRE (Hold_fdre_C_D)         0.087     1.776    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_v_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.744     1.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X205Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y180       FDRE (Prop_fdre_C_Q)         0.100     1.771 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=3, routed)           0.063     1.834    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tkeep[3]
    SLICE_X204Y180       LUT6 (Prop_lut6_I1_O)        0.028     1.862 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/storage_v_r_i_1/O
                         net (fo=1, routed)           0.000     1.862    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_v_r0
    SLICE_X204Y180       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_v_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X204Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_v_r_reg/C
                         clock pessimism             -0.302     1.682    
    SLICE_X204Y180       FDRE (Hold_fdre_C_D)         0.087     1.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_v_r_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.004%)  route 0.144ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X220Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y186       FDRE (Prop_fdre_C_Q)         0.118     1.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[7]/Q
                         net (fo=4, routed)           0.144     1.944    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O12[0]
    SLICE_X220Y187       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.980     1.998    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X220Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3/CLK
                         clock pessimism             -0.302     1.696    
    SLICE_X220Y187       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.850    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.888%)  route 0.114ns (49.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X220Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y185       FDRE (Prop_fdre_C_Q)         0.118     1.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[13]/Q
                         net (fo=9, routed)           0.114     1.914    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O11[2]
    SLICE_X216Y185       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.979     1.997    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3/CLK
                         clock pessimism             -0.279     1.718    
    SLICE_X216Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.817    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.559%)  route 0.115ns (53.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X219Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y185       FDRE (Prop_fdre_C_Q)         0.100     1.782 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[12]/Q
                         net (fo=9, routed)           0.115     1.897    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O11[3]
    SLICE_X216Y185       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.979     1.997    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3/CLK
                         clock pessimism             -0.302     1.695    
    SLICE_X216Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.797    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.859%)  route 0.113ns (53.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X219Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y185       FDRE (Prop_fdre_C_Q)         0.100     1.782 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[9]/Q
                         net (fo=8, routed)           0.113     1.895    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O11[6]
    SLICE_X216Y185       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.979     1.997    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3/CLK
                         clock pessimism             -0.302     1.695    
    SLICE_X216Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.793    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X219Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y186       FDRE (Prop_fdre_C_Q)         0.100     1.782 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[26]/Q
                         net (fo=6, routed)           0.101     1.883    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O9[5]
    SLICE_X216Y186       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.979     1.997    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3/CLK
                         clock pessimism             -0.302     1.695    
    SLICE_X216Y186       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.781    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.107ns (33.901%)  route 0.209ns (66.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.743     1.670    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X206Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y174       FDCE (Prop_fdce_C_Q)         0.107     1.777 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.209     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[6]
    RAMB36_X13Y35        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.995     2.013    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y35                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.279     1.734    
    RAMB36_X13Y35        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.147     1.881    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.749     1.676    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X217Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y178       FDRE (Prop_fdre_C_Q)         0.100     1.776 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/Q
                         net (fo=1, routed)           0.055     1.831    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/I9[1]
    SLICE_X217Y178       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.972     1.990    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X217Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]/C
                         clock pessimism             -0.314     1.676    
    SLICE_X217Y178       FDRE (Hold_fdre_C_D)         0.047     1.723    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     12.800  10.380  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB18_X14Y74        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB36_X14Y38        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB18_X13Y72        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y35        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     12.800  11.392  BUFGCTRL_X0Y2        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                          
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y179       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y180       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y180       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y179       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                 
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y181       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y179       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y179       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X208Y180       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  proc_clk_trigger_clock_synth

Setup :            0  Failing Endpoints,  Worst Slack       12.058ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.058ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.652ns  (logic 0.236ns (36.195%)  route 0.416ns (63.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y198                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X206Y198       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.416     0.652    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X202Y198       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X202Y198       FDCE (Setup_fdce_C_D)       -0.090    12.710    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                 12.058    

Slack (MET) :             12.073ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.717ns  (logic 0.259ns (36.110%)  route 0.458ns (63.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y198                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X206Y198       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.458     0.717    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X198Y198       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X198Y198       FDCE (Setup_fdce_C_D)       -0.010    12.790    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 12.073    

Slack (MET) :             12.081ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.626ns  (logic 0.236ns (37.717%)  route 0.390ns (62.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y200                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X204Y200       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.390     0.626    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[5]
    SLICE_X203Y199       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X203Y199       FDCE (Setup_fdce_C_D)       -0.093    12.707    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 12.081    

Slack (MET) :             12.081ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.642ns  (logic 0.204ns (31.793%)  route 0.438ns (68.207%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y205                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X205Y205       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.438     0.642    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X206Y206       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X206Y206       FDCE (Setup_fdce_C_D)       -0.077    12.723    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 12.081    

Slack (MET) :             12.129ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.583ns  (logic 0.204ns (34.963%)  route 0.379ns (65.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y198                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X203Y198       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.379     0.583    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[3]
    SLICE_X202Y198       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X202Y198       FDCE (Setup_fdce_C_D)       -0.088    12.712    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                 12.129    

Slack (MET) :             12.185ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.874%)  route 0.382ns (63.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y205                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X205Y205       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.382     0.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X205Y204       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X205Y204       FDCE (Setup_fdce_C_D)       -0.010    12.790    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 12.185    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.551%)  route 0.371ns (62.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y205                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X203Y205       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.371     0.594    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[8]
    SLICE_X202Y206       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X202Y206       FDCE (Setup_fdce_C_D)       -0.019    12.781    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.567%)  route 0.371ns (62.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y198                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X203Y198       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.371     0.594    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X202Y198       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X202Y198       FDCE (Setup_fdce_C_D)       -0.019    12.781    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.189ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.519ns  (logic 0.204ns (39.292%)  route 0.315ns (60.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y205                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X202Y205       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.315     0.519    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[7]
    SLICE_X202Y206       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X202Y206       FDCE (Setup_fdce_C_D)       -0.092    12.708    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 12.189    

Slack (MET) :             12.197ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.504ns  (logic 0.204ns (40.439%)  route 0.300ns (59.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y205                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X205Y205       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.300     0.504    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X205Y204       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X205Y204       FDCE (Setup_fdce_C_D)       -0.099    12.701    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                 12.197    





---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  proc_clk_trigger_clock_synth

Setup :            0  Failing Endpoints,  Worst Slack       12.091ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.091ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.619ns  (logic 0.236ns (38.130%)  route 0.383ns (61.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y172                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X204Y172       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.383     0.619    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X202Y172       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X202Y172       FDCE (Setup_fdce_C_D)       -0.090    12.710    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                 12.091    

Slack (MET) :             12.138ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.593ns  (logic 0.204ns (34.387%)  route 0.389ns (65.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y189                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X211Y189       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.389     0.593    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[9]
    SLICE_X210Y189       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X210Y189       FDCE (Setup_fdce_C_D)       -0.069    12.731    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                 12.138    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.421%)  route 0.308ns (56.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y172                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X204Y172       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.308     0.544    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[5]
    SLICE_X203Y172       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X203Y172       FDCE (Setup_fdce_C_D)       -0.089    12.711    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                 12.167    

Slack (MET) :             12.186ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.152%)  route 0.331ns (61.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y191                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X211Y191       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.331     0.535    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[5]
    SLICE_X210Y191       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X210Y191       FDCE (Setup_fdce_C_D)       -0.079    12.721    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                 12.186    

Slack (MET) :             12.186ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.717%)  route 0.310ns (60.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y173                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X203Y173       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.310     0.514    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[7]
    SLICE_X201Y172       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X201Y172       FDCE (Setup_fdce_C_D)       -0.100    12.700    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 12.186    

Slack (MET) :             12.227ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.429%)  route 0.301ns (59.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y189                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X211Y189       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.301     0.505    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[7]
    SLICE_X210Y189       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X210Y189       FDCE (Setup_fdce_C_D)       -0.068    12.732    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 12.227    

Slack (MET) :             12.243ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.538ns  (logic 0.259ns (48.177%)  route 0.279ns (51.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y172                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X204Y172       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.279     0.538    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X202Y172       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X202Y172       FDCE (Setup_fdce_C_D)       -0.019    12.781    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                 12.243    

Slack (MET) :             12.246ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.544ns  (logic 0.223ns (40.992%)  route 0.321ns (59.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y189                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X211Y189       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.321     0.544    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X209Y189       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X209Y189       FDCE (Setup_fdce_C_D)       -0.010    12.790    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                 12.246    

Slack (MET) :             12.247ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.390%)  route 0.277ns (57.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y189                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X211Y189       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.481    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X210Y188       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X210Y188       FDCE (Setup_fdce_C_D)       -0.072    12.728    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 12.247    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.543ns  (logic 0.259ns (47.672%)  route 0.284ns (52.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y172                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X204Y172       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.284     0.543    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[9]
    SLICE_X201Y172       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X201Y172       FDCE (Setup_fdce_C_D)       -0.008    12.792    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                 12.249    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 1.086ns (65.505%)  route 0.572ns (34.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.276 - 8.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[1])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[1]
                         net (fo=1, routed)           0.572     8.668    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[1]
    SLICE_X217Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.521    14.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/C
                         clock pessimism              0.307    14.583    
                         clock uncertainty           -0.205    14.378    
    SLICE_X217Y164       FDRE (Setup_fdre_C_D)       -0.022    14.356    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 1.086ns (71.187%)  route 0.440ns (28.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 14.280 - 8.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[0])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[0]
                         net (fo=1, routed)           0.440     8.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[0]
    SLICE_X221Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.525    14.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/C
                         clock pessimism              0.307    14.587    
                         clock uncertainty           -0.205    14.382    
    SLICE_X221Y159       FDRE (Setup_fdre_C_D)       -0.022    14.360    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.259ns (18.227%)  route 1.162ns (81.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.656     6.841    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y168       FDRE (Prop_fdre_C_Q)         0.259     7.100 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.162     8.262    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X219Y168       FDRE (Setup_fdre_C_D)       -0.019    14.355    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.223ns (15.985%)  route 1.172ns (84.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 14.279 - 8.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y158       FDRE (Prop_fdre_C_Q)         0.223     7.073 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.172     8.245    eth/phy/inst/pcs_pma_block_i/transceiver_inst/n_0_txbufstatus_reg_reg[1]
    SLICE_X219Y158       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.524    14.279    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.307    14.586    
                         clock uncertainty           -0.205    14.381    
    SLICE_X219Y158       FDRE (Setup_fdre_C_D)       -0.022    14.359    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.223ns (15.936%)  route 1.176ns (84.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.656     6.841    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y168       FDRE (Prop_fdre_C_Q)         0.223     7.064 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.176     8.240    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X219Y168       FDRE (Setup_fdre_C_D)       -0.010    14.364    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.259ns (18.668%)  route 1.128ns (81.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.656     6.841    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y168       FDRE (Prop_fdre_C_Q)         0.259     7.100 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.128     8.228    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X218Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X218Y168       FDRE (Setup_fdre_C_D)       -0.019    14.355    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.259ns (18.526%)  route 1.139ns (81.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.841ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.656     6.841    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y168       FDRE (Prop_fdre_C_Q)         0.259     7.100 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.139     8.239    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X219Y168       FDRE (Setup_fdre_C_D)       -0.008    14.366    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.259ns (18.617%)  route 1.132ns (81.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.837ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.652     6.837    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.259     7.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.132     8.228    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X220Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X220Y170       FDRE (Setup_fdre_C_D)       -0.010    14.364    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.236ns (18.396%)  route 1.047ns (81.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 14.273 - 8.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     6.840    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y169       FDRE (Prop_fdre_C_Q)         0.236     7.076 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.047     8.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X217Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.518    14.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.307    14.580    
                         clock uncertainty           -0.205    14.375    
    SLICE_X217Y167       FDRE (Setup_fdre_C_D)       -0.114    14.261    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.223ns (16.288%)  route 1.146ns (83.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.837ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.652     6.837    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y171       FDRE (Prop_fdre_C_Q)         0.223     7.060 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.146     8.206    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X219Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.516    14.271    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.307    14.578    
                         clock uncertainty           -0.205    14.373    
    SLICE_X219Y170       FDRE (Setup_fdre_C_D)       -0.019    14.354    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  6.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.118ns (17.708%)  route 0.548ns (82.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y169       FDRE (Prop_fdre_C_Q)         0.118     3.051 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.548     3.599    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism             -0.306     3.226    
                         clock uncertainty            0.205     3.431    
    SLICE_X219Y168       FDRE (Hold_fdre_C_D)         0.033     3.464    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.100ns (14.726%)  route 0.579ns (85.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y171       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.579     3.610    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X219Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X219Y170       FDRE (Hold_fdre_C_D)         0.044     3.473    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.118ns (17.668%)  route 0.550ns (82.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.118     3.049 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.550     3.599    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X219Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X219Y170       FDRE (Hold_fdre_C_D)         0.032     3.461    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.118ns (17.226%)  route 0.567ns (82.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.752     2.934    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y168       FDRE (Prop_fdre_C_Q)         0.118     3.052 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.567     3.619    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.306     3.226    
                         clock uncertainty            0.205     3.431    
    SLICE_X219Y168       FDRE (Hold_fdre_C_D)         0.049     3.480    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.118ns (17.392%)  route 0.560ns (82.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.752     2.934    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X216Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y168       FDRE (Prop_fdre_C_Q)         0.118     3.052 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.560     3.612    eth/phy/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X213Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X213Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X213Y167       FDRE (Hold_fdre_C_D)         0.040     3.470    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.107ns (16.843%)  route 0.528ns (83.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y169       FDRE (Prop_fdre_C_Q)         0.107     3.040 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.528     3.568    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X220Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X220Y170       FDRE (Hold_fdre_C_D)        -0.004     3.425    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.767%)  route 0.577ns (85.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.752     2.934    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y168       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.577     3.611    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.306     3.226    
                         clock uncertainty            0.205     3.431    
    SLICE_X219Y168       FDRE (Hold_fdre_C_D)         0.033     3.464    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.445%)  route 0.592ns (85.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y171       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           0.592     3.623    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X219Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X219Y170       FDRE (Hold_fdre_C_D)         0.047     3.476    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.118ns (17.333%)  route 0.563ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.118     3.049 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.563     3.612    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X219Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X219Y170       FDRE (Hold_fdre_C_D)         0.032     3.461    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.118ns (17.254%)  route 0.566ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y169       FDRE (Prop_fdre_C_Q)         0.118     3.051 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.566     3.617    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X220Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X220Y170       FDRE (Hold_fdre_C_D)         0.037     3.466    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.447ns  (logic 0.204ns (14.103%)  route 1.243ns (85.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.204    15.047 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.243    16.290    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X220Y167       FDRE (Setup_fdre_C_D)       -0.077    22.299    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                         -16.290    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.420ns  (logic 0.223ns (15.701%)  route 1.197ns (84.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.223    15.066 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           1.197    16.263    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X221Y166       FDRE (Setup_fdre_C_D)       -0.031    22.346    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                         -16.263    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.358ns  (logic 0.204ns (15.020%)  route 1.154ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.842ns = ( 14.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.657    14.842    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y167       FDRE (Prop_fdre_C_Q)         0.204    15.046 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.154    16.200    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X221Y167       FDRE (Setup_fdre_C_D)       -0.091    22.285    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         22.285    
                         arrival time                         -16.200    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.384ns  (logic 0.259ns (18.715%)  route 1.125ns (81.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 22.278 - 16.000 ) 
    Source Clock Delay      (SCD):    6.847ns = ( 14.847 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.662    14.847    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y163       FDRE (Prop_fdre_C_Q)         0.259    15.106 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           1.125    16.231    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X221Y163       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.523    22.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.307    22.585    
                         clock uncertainty           -0.205    22.380    
    SLICE_X221Y163       FDRE (Setup_fdre_C_D)       -0.022    22.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         22.358    
                         arrival time                         -16.231    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.375ns  (logic 0.223ns (16.219%)  route 1.152ns (83.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.223    15.066 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.152    16.218    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X221Y166       FDRE (Setup_fdre_C_D)       -0.022    22.355    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.355    
                         arrival time                         -16.218    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.279ns  (logic 0.236ns (18.451%)  route 1.043ns (81.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.236    15.080 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.043    16.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X221Y165       FDRE (Setup_fdre_C_D)       -0.099    22.279    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                         -16.123    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.358ns  (logic 0.223ns (16.416%)  route 1.135ns (83.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.223    15.066 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           1.135    16.201    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X221Y166       FDRE (Setup_fdre_C_D)       -0.019    22.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         22.358    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.294ns  (logic 0.204ns (15.766%)  route 1.090ns (84.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.204    15.047 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.090    16.137    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X220Y167       FDRE (Setup_fdre_C_D)       -0.080    22.296    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.296    
                         arrival time                         -16.137    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.258ns  (logic 0.204ns (16.218%)  route 1.054ns (83.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.204    15.047 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.054    16.101    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X221Y167       FDRE (Setup_fdre_C_D)       -0.114    22.262    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                         -16.101    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.359ns  (logic 0.259ns (19.054%)  route 1.100ns (80.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.259    15.103 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           1.100    16.203    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X221Y165       FDRE (Setup_fdre_C_D)       -0.010    22.368    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         22.368    
                         arrival time                         -16.203    
  -------------------------------------------------------------------
                         slack                                  6.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.091ns (14.146%)  route 0.552ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y167       FDRE (Prop_fdre_C_Q)         0.091     3.026 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.552     3.578    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X221Y167       FDRE (Hold_fdre_C_D)         0.007     3.439    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.901%)  route 0.571ns (85.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y164       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/Q
                         net (fo=1, routed)           0.571     3.608    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg__0
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X221Y165       FDRE (Hold_fdre_C_D)         0.032     3.466    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.698%)  route 0.580ns (85.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y167       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.580     3.615    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X220Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.306     3.226    
                         clock uncertainty            0.205     3.431    
    SLICE_X220Y168       FDRE (Hold_fdre_C_D)         0.042     3.473    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.091ns (14.118%)  route 0.554ns (85.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y167       FDRE (Prop_fdre_C_Q)         0.091     3.026 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.554     3.580    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X220Y167       FDRE (Hold_fdre_C_D)         0.004     3.436    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.580    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.666%)  route 0.582ns (85.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y167       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.582     3.617    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X221Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X221Y167       FDRE (Hold_fdre_C_D)         0.041     3.473    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.675%)  route 0.581ns (85.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y167       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.581     3.616    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X220Y167       FDRE (Hold_fdre_C_D)         0.040     3.472    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.107ns (16.338%)  route 0.548ns (83.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.107     3.044 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.548     3.592    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X221Y165       FDRE (Hold_fdre_C_D)         0.013     3.447    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.447    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.118ns (17.485%)  route 0.557ns (82.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.118     3.055 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.557     3.612    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X221Y165       FDRE (Hold_fdre_C_D)         0.032     3.466    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.118ns (17.369%)  route 0.561ns (82.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.118     3.055 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.561     3.616    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X221Y165       FDRE (Hold_fdre_C_D)         0.033     3.467    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.118ns (17.305%)  route 0.564ns (82.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.118     3.055 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.564     3.619    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X221Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X221Y165       FDRE (Hold_fdre_C_D)         0.033     3.467    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.270ns (62.713%)  route 0.161ns (37.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 12.619 - 8.000 ) 
    Source Clock Delay      (SCD):    10.249ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.368    10.249    clocks/ipb_clk
    SLICE_X165Y200                                                    r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y200       FDRE (Prop_fdre_C_Q)         0.223    10.472 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.161    10.632    clocks/clkdiv/nuke_i
    SLICE_X164Y200       LUT4 (Prop_lut4_I0_O)        0.047    10.679 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000    10.679    clocks/n_2_clkdiv
    SLICE_X164Y200       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    11.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.230    12.619    clocks/clk125_fr
    SLICE_X164Y200                                                    r  clocks/nuke_d_reg/C
                         clock pessimism              1.084    13.703    
                         clock uncertainty           -0.182    13.521    
    SLICE_X164Y200       FDRE (Setup_fdre_C_D)        0.086    13.607    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         13.607    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  2.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.628     4.223    clocks/ipb_clk
    SLICE_X165Y200                                                    r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y200       FDRE (Prop_fdre_C_Q)         0.100     4.323 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.081     4.403    clocks/clkdiv/nuke_i
    SLICE_X164Y200       LUT4 (Prop_lut4_I0_O)        0.030     4.433 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     4.433    clocks/n_2_clkdiv
    SLICE_X164Y200       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.829     2.580    clocks/clk125_fr
    SLICE_X164Y200                                                    r  clocks/nuke_d_reg/C
                         clock pessimism             -0.382     2.198    
                         clock uncertainty            0.182     2.379    
    SLICE_X164Y200       FDRE (Hold_fdre_C_D)         0.096     2.475    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  1.958    





---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - gt_clk rise@24.000ns)
  Data Path Delay:        4.223ns  (logic 0.147ns (3.481%)  route 4.076ns (96.519%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 36.275 - 32.000 ) 
    Source Clock Delay      (SCD):    2.580ns = ( 26.580 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)    24.000    24.000 r  
    AK8                                               0.000    24.000 r  gt_clkp
                         net (fo=0)                   0.000    24.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    24.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732    24.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988    25.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    25.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.829    26.580    clocks/clk125_fr
    SLICE_X164Y200                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y200       FDRE (Prop_fdre_C_Q)         0.147    26.727 r  clocks/rst_reg/Q
                         net (fo=4, routed)           4.076    30.802    clocks/n_0_rst_reg
    SLICE_X165Y199       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441    32.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901    33.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    33.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915    34.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    34.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235    35.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    35.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680    36.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism              0.382    36.657    
                         clock uncertainty           -0.182    36.475    
    SLICE_X165Y199       FDRE (Setup_fdre_C_D)        0.006    36.481    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                         -30.802    
  -------------------------------------------------------------------
                         slack                                  5.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.206ns (3.941%)  route 5.022ns (96.059%))
  Logic Levels:           0  
  Clock Path Skew:        4.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.421ns
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887     3.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     3.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.230     4.619    clocks/clk125_fr
    SLICE_X164Y200                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y200       FDRE (Prop_fdre_C_Q)         0.206     4.825 r  clocks/rst_reg/Q
                         net (fo=4, routed)           5.022     9.846    clocks/n_0_rst_reg
    SLICE_X165Y199       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism             -1.084     9.337    
                         clock uncertainty            0.182     9.518    
    SLICE_X165Y199       FDRE (Hold_fdre_C_D)         0.108     9.626    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -9.626    
                         arrival time                           9.846    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  proc_clk_trigger_clock_synth
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.995ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.572ns  (logic 0.204ns (35.682%)  route 0.368ns (64.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y197                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X203Y197       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.368     0.572    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[5]
    SLICE_X202Y197       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X202Y197       FDCE (Setup_fdce_C_D)       -0.100     6.567    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.509ns  (logic 0.204ns (40.116%)  route 0.305ns (59.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y204                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X203Y204       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.305     0.509    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[5]
    SLICE_X202Y205       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X202Y205       FDCE (Setup_fdce_C_D)       -0.090     6.577    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.577    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.504ns  (logic 0.204ns (40.476%)  route 0.300ns (59.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y197                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X203Y197       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.300     0.504    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[7]
    SLICE_X202Y197       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X202Y197       FDCE (Setup_fdce_C_D)       -0.090     6.577    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.577    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.492ns  (logic 0.204ns (41.502%)  route 0.288ns (58.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y206                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X202Y206       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.288     0.492    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[7]
    SLICE_X201Y206       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X201Y206       FDCE (Setup_fdce_C_D)       -0.100     6.567    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.648%)  route 0.286ns (58.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y197                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X203Y197       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.286     0.490    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X205Y196       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X205Y196       FDCE (Setup_fdce_C_D)       -0.090     6.577    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.577    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.560ns  (logic 0.259ns (46.231%)  route 0.301ns (53.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y205                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X204Y205       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.301     0.560    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X203Y205       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X203Y205       FDCE (Setup_fdce_C_D)       -0.019     6.648    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.558ns  (logic 0.223ns (39.990%)  route 0.335ns (60.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y197                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X203Y197       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.335     0.558    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[4]
    SLICE_X202Y197       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X202Y197       FDCE (Setup_fdce_C_D)       -0.010     6.657    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.557ns  (logic 0.259ns (46.480%)  route 0.298ns (53.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y205                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X204Y205       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.298     0.557    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X203Y205       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X203Y205       FDCE (Setup_fdce_C_D)       -0.010     6.657    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.543ns  (logic 0.259ns (47.672%)  route 0.284ns (52.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y207                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X204Y207       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.284     0.543    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[9]
    SLICE_X201Y206       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X201Y206       FDCE (Setup_fdce_C_D)       -0.008     6.659    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.438ns  (logic 0.236ns (53.863%)  route 0.202ns (46.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y194                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X204Y194       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.202     0.438    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X205Y196       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X205Y196       FDCE (Setup_fdce_C_D)       -0.099     6.568    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.568    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  6.130    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            1  Failing Endpoint ,  Worst Slack       -2.414ns,  Total Violation       -2.414ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.936ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@25.600ns - clkout0 rise@24.000ns)
  Data Path Delay:        0.457ns  (logic 0.259ns (56.683%)  route 0.198ns (43.317%))
  Logic Levels:           0  
  Clock Path Skew:        -3.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 28.921 - 25.600 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 30.674 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    24.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    26.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    26.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    27.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    29.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    29.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.489    30.674    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X208Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y210       FDRE (Prop_fdre_C_Q)         0.259    30.933 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.198    31.131    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/p_level_in_int
    SLICE_X209Y210       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     25.600    25.600 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    25.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    27.487    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    27.570 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.351    28.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X209Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/C
                         clock pessimism              0.000    28.921    
                         clock uncertainty           -0.194    28.727    
    SLICE_X209Y210       FDRE (Setup_fdre_C_D)       -0.010    28.717    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         28.717    
                         arrival time                         -31.131    
  -------------------------------------------------------------------
                         slack                                 -2.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.147%)  route 0.100ns (45.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.702     2.884    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X208Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y210       FDRE (Prop_fdre_C_Q)         0.118     3.002 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.100     3.102    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/p_level_in_int
    SLICE_X209Y210       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.907     1.925    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X209Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/C
                         clock pessimism              0.000     1.925    
                         clock uncertainty            0.194     2.119    
    SLICE_X209Y210       FDRE (Hold_fdre_C_D)         0.047     2.166    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.936    





---------------------------------------------------------------------------------------------------
From Clock:  proc_clk_trigger_clock_synth
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.963ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.611ns  (logic 0.204ns (33.398%)  route 0.407ns (66.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y175                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X203Y175       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.407     0.611    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X203Y174       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X203Y174       FDCE (Setup_fdce_C_D)       -0.093     6.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.537ns  (logic 0.236ns (43.960%)  route 0.301ns (56.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X208Y185       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.301     0.537    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[9]
    SLICE_X209Y185       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X209Y185       FDCE (Setup_fdce_C_D)       -0.089     6.578    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.578    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.604ns  (logic 0.223ns (36.917%)  route 0.381ns (63.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y175                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X203Y175       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.381     0.604    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[2]
    SLICE_X202Y175       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X202Y175       FDCE (Setup_fdce_C_D)       -0.019     6.648    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.580%)  route 0.311ns (60.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y175                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X203Y175       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.311     0.515    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X203Y174       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X203Y174       FDCE (Setup_fdce_C_D)       -0.099     6.568    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.568    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.511ns  (logic 0.236ns (46.228%)  route 0.275ns (53.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X208Y185       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.511    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[3]
    SLICE_X209Y184       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X209Y184       FDCE (Setup_fdce_C_D)       -0.093     6.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.591ns  (logic 0.259ns (43.854%)  route 0.332ns (56.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X208Y185       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.332     0.591    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[8]
    SLICE_X209Y185       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X209Y185       FDCE (Setup_fdce_C_D)       -0.008     6.659    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.589ns  (logic 0.223ns (37.883%)  route 0.366ns (62.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y176                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X205Y176       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.366     0.589    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[6]
    SLICE_X204Y176       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X204Y176       FDCE (Setup_fdce_C_D)        0.004     6.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.574ns  (logic 0.259ns (45.145%)  route 0.315ns (54.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X208Y185       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.315     0.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X207Y185       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X207Y185       FDCE (Setup_fdce_C_D)       -0.010     6.657    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.512ns  (logic 0.204ns (39.850%)  route 0.308ns (60.150%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y175                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X203Y175       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.308     0.512    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[5]
    SLICE_X204Y176       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X204Y176       FDCE (Setup_fdce_C_D)       -0.070     6.597    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth)
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK)
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.397%)  route 0.277ns (57.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y186                                    0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X209Y186       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.277     0.481    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[7]
    SLICE_X209Y185       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X209Y185       FDCE (Setup_fdce_C_D)       -0.099     6.568    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.568    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  6.087    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            1  Failing Endpoint ,  Worst Slack       -2.402ns,  Total Violation       -2.402ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.402ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@25.600ns - clkout0 rise@24.000ns)
  Data Path Delay:        0.468ns  (logic 0.259ns (55.328%)  route 0.209ns (44.672%))
  Logic Levels:           0  
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 29.079 - 25.600 ) 
    Source Clock Delay      (SCD):    6.830ns = ( 30.830 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    24.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    26.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    26.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    27.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    29.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    29.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645    30.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259    31.089 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.209    31.298    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/p_level_in_int
    SLICE_X208Y175       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     25.600    25.600 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    25.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    27.487    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    27.570 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.509    29.079    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X208Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/C
                         clock pessimism              0.000    29.079    
                         clock uncertainty           -0.194    28.885    
    SLICE_X208Y175       FDRE (Setup_fdre_C_D)        0.011    28.896    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         28.896    
                         arrival time                         -31.298    
  -------------------------------------------------------------------
                         slack                                 -2.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.056%)  route 0.113ns (48.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.743     2.925    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.118     3.043 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.113     3.156    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/p_level_in_int
    SLICE_X208Y175       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.965     1.983    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X208Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg/C
                         clock pessimism              0.000     1.983    
                         clock uncertainty            0.194     2.177    
    SLICE_X208Y175       FDRE (Hold_fdre_C_D)         0.042     2.219    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.937    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       27.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.061ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.223ns (4.674%)  route 4.548ns (95.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 40.848 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.548    15.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X208Y189       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.523    40.848    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X208Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]/C
                         clock pessimism              1.644    42.492    
                         clock uncertainty           -0.085    42.407    
    SLICE_X208Y189       FDCE (Recov_fdce_C_CLR)     -0.154    42.253    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]
  -------------------------------------------------------------------
                         required time                         42.253    
                         arrival time                         -15.192    
  -------------------------------------------------------------------
                         slack                                 27.061    

Slack (MET) :             27.061ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.223ns (4.674%)  route 4.548ns (95.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 40.848 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.548    15.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X208Y189       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.523    40.848    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X208Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]/C
                         clock pessimism              1.644    42.492    
                         clock uncertainty           -0.085    42.407    
    SLICE_X208Y189       FDCE (Recov_fdce_C_CLR)     -0.154    42.253    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.253    
                         arrival time                         -15.192    
  -------------------------------------------------------------------
                         slack                                 27.061    

Slack (MET) :             27.061ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.223ns (4.674%)  route 4.548ns (95.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 40.848 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.548    15.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X208Y189       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.523    40.848    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X208Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]/C
                         clock pessimism              1.644    42.492    
                         clock uncertainty           -0.085    42.407    
    SLICE_X208Y189       FDCE (Recov_fdce_C_CLR)     -0.154    42.253    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.253    
                         arrival time                         -15.192    
  -------------------------------------------------------------------
                         slack                                 27.061    

Slack (MET) :             27.097ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[18]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.223ns (4.767%)  route 4.455ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.849ns = ( 40.849 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.455    15.099    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X209Y191       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.524    40.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X209Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[18]/C
                         clock pessimism              1.644    42.493    
                         clock uncertainty           -0.085    42.408    
    SLICE_X209Y191       FDCE (Recov_fdce_C_CLR)     -0.212    42.196    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[18]
  -------------------------------------------------------------------
                         required time                         42.196    
                         arrival time                         -15.099    
  -------------------------------------------------------------------
                         slack                                 27.097    

Slack (MET) :             27.097ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.223ns (4.767%)  route 4.455ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.849ns = ( 40.849 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.455    15.099    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X209Y191       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.524    40.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X209Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[3]/C
                         clock pessimism              1.644    42.493    
                         clock uncertainty           -0.085    42.408    
    SLICE_X209Y191       FDCE (Recov_fdce_C_CLR)     -0.212    42.196    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.196    
                         arrival time                         -15.099    
  -------------------------------------------------------------------
                         slack                                 27.097    

Slack (MET) :             27.097ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[4]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.223ns (4.767%)  route 4.455ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.849ns = ( 40.849 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.455    15.099    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X209Y191       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.524    40.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X209Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[4]/C
                         clock pessimism              1.644    42.493    
                         clock uncertainty           -0.085    42.408    
    SLICE_X209Y191       FDCE (Recov_fdce_C_CLR)     -0.212    42.196    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[4]
  -------------------------------------------------------------------
                         required time                         42.196    
                         arrival time                         -15.099    
  -------------------------------------------------------------------
                         slack                                 27.097    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[24]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.223ns (4.783%)  route 4.439ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.850ns = ( 40.850 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.439    15.083    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X207Y197       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.525    40.850    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X207Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[24]/C
                         clock pessimism              1.644    42.494    
                         clock uncertainty           -0.085    42.409    
    SLICE_X207Y197       FDCE (Recov_fdce_C_CLR)     -0.212    42.197    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[24]
  -------------------------------------------------------------------
                         required time                         42.197    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[31]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.223ns (4.783%)  route 4.439ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.850ns = ( 40.850 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.439    15.083    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X207Y197       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.525    40.850    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X207Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[31]/C
                         clock pessimism              1.644    42.494    
                         clock uncertainty           -0.085    42.409    
    SLICE_X207Y197       FDCE (Recov_fdce_C_CLR)     -0.212    42.197    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[31]
  -------------------------------------------------------------------
                         required time                         42.197    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[6]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.223ns (4.783%)  route 4.439ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.850ns = ( 40.850 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.439    15.083    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X207Y197       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.525    40.850    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X207Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[6]/C
                         clock pessimism              1.644    42.494    
                         clock uncertainty           -0.085    42.409    
    SLICE_X207Y197       FDCE (Recov_fdce_C_CLR)     -0.212    42.197    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[6]
  -------------------------------------------------------------------
                         required time                         42.197    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.171ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[0]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.223ns (4.842%)  route 4.383ns (95.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.851ns = ( 40.851 - 32.000 ) 
    Source Clock Delay      (SCD):    10.421ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           2.024     4.380    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=69, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.540    10.421    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.223    10.644 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         4.383    15.026    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X209Y194       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           1.887    35.306    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1269, routed)        1.526    40.851    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X209Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[0]/C
                         clock pessimism              1.644    42.495    
                         clock uncertainty           -0.085    42.410    
    SLICE_X209Y194       FDCE (Recov_fdce_C_CLR)     -0.212    42.198    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         42.198    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 27.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.095ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[17]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.100ns (4.646%)  route 2.052ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.052     6.427    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X196Y190       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.975     5.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X196Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[17]/C
                         clock pessimism             -0.932     4.382    
    SLICE_X196Y190       FDCE (Remov_fdce_C_CLR)     -0.050     4.332    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           6.427    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.095ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[20]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.100ns (4.646%)  route 2.052ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.052     6.427    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X196Y190       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.975     5.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X196Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[20]/C
                         clock pessimism             -0.932     4.382    
    SLICE_X196Y190       FDCE (Remov_fdce_C_CLR)     -0.050     4.332    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           6.427    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.095ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[9]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.100ns (4.646%)  route 2.052ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.314ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.052     6.427    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X196Y190       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.975     5.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X196Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[9]/C
                         clock pessimism             -0.932     4.382    
    SLICE_X196Y190       FDCE (Remov_fdce_C_CLR)     -0.050     4.332    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           6.427    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[12]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.100ns (4.552%)  route 2.097ns (95.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.097     6.472    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y189       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.974     5.313    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[12]/C
                         clock pessimism             -0.932     4.381    
    SLICE_X197Y189       FDCE (Remov_fdce_C_CLR)     -0.069     4.312    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.312    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[23]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.100ns (4.552%)  route 2.097ns (95.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.097     6.472    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y189       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.974     5.313    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[23]/C
                         clock pessimism             -0.932     4.381    
    SLICE_X197Y189       FDCE (Remov_fdce_C_CLR)     -0.069     4.312    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.312    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.193ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.100ns (4.443%)  route 2.151ns (95.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.151     6.525    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X196Y194       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X196Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]/C
                         clock pessimism             -0.932     4.383    
    SLICE_X196Y194       FDCE (Remov_fdce_C_CLR)     -0.050     4.333    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           6.525    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.253ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[10]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.100ns (4.363%)  route 2.192ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.192     6.567    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X199Y191       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X199Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[10]/C
                         clock pessimism             -0.932     4.383    
    SLICE_X199Y191       FDCE (Remov_fdce_C_CLR)     -0.069     4.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           6.567    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[13]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.100ns (4.363%)  route 2.192ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.192     6.567    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X199Y191       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X199Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[13]/C
                         clock pessimism             -0.932     4.383    
    SLICE_X199Y191       FDCE (Remov_fdce_C_CLR)     -0.069     4.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           6.567    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[15]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.100ns (4.363%)  route 2.192ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.192     6.567    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X199Y191       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X199Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[15]/C
                         clock pessimism             -0.932     4.383    
    SLICE_X199Y191       FDCE (Remov_fdce_C_CLR)     -0.069     4.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           6.567    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[22]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.100ns (4.363%)  route 2.192ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.901     1.343    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=69, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.680     4.275    clocks/ipb_clk
    SLICE_X165Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y199       FDRE (Prop_fdre_C_Q)         0.100     4.375 f  clocks/rst_ipb_reg/Q
                         net (fo=258, routed)         2.192     6.567    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X199Y191       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.988     1.721    eth/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=69, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1269, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X199Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[22]/C
                         clock pessimism             -0.932     4.383    
    SLICE_X199Y191       FDCE (Remov_fdce_C_CLR)     -0.069     4.314    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           6.567    
  -------------------------------------------------------------------
                         slack                                  2.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.259ns (12.142%)  route 1.874ns (87.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 9.688 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.874     7.334    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y153       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.961     9.688    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.177     9.865    
                         clock uncertainty           -0.035     9.830    
    SLICE_X216Y153       FDCE (Recov_fdce_C_CLR)     -0.187     9.643    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.259ns (12.142%)  route 1.874ns (87.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 9.688 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.874     7.334    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y153       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.961     9.688    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.177     9.865    
                         clock uncertainty           -0.035     9.830    
    SLICE_X216Y153       FDCE (Recov_fdce_C_CLR)     -0.154     9.676    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.259ns (12.142%)  route 1.874ns (87.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 9.688 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.874     7.334    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y153       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.961     9.688    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.177     9.865    
                         clock uncertainty           -0.035     9.830    
    SLICE_X216Y153       FDCE (Recov_fdce_C_CLR)     -0.154     9.676    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.259ns (12.142%)  route 1.874ns (87.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 9.688 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.874     7.334    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y153       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.961     9.688    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.177     9.865    
                         clock uncertainty           -0.035     9.830    
    SLICE_X216Y153       FDCE (Recov_fdce_C_CLR)     -0.154     9.676    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.259ns (13.250%)  route 1.696ns (86.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 9.678 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.696     7.155    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X217Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.951     9.678    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.177     9.855    
                         clock uncertainty           -0.035     9.819    
    SLICE_X217Y154       FDCE (Recov_fdce_C_CLR)     -0.212     9.607    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.259ns (13.250%)  route 1.696ns (86.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 9.678 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.696     7.155    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.951     9.678    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.177     9.855    
                         clock uncertainty           -0.035     9.819    
    SLICE_X216Y154       FDCE (Recov_fdce_C_CLR)     -0.187     9.632    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.259ns (13.250%)  route 1.696ns (86.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 9.678 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.696     7.155    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.951     9.678    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.177     9.855    
                         clock uncertainty           -0.035     9.819    
    SLICE_X216Y154       FDCE (Recov_fdce_C_CLR)     -0.187     9.632    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.259ns (13.250%)  route 1.696ns (86.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 9.678 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.696     7.155    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.951     9.678    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.177     9.855    
                         clock uncertainty           -0.035     9.819    
    SLICE_X216Y154       FDCE (Recov_fdce_C_CLR)     -0.154     9.665    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.259ns (13.250%)  route 1.696ns (86.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 9.678 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.696     7.155    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.951     9.678    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.177     9.855    
                         clock uncertainty           -0.035     9.819    
    SLICE_X216Y154       FDCE (Recov_fdce_C_CLR)     -0.154     9.665    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.259ns (15.426%)  route 1.420ns (84.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.572ns = ( 9.572 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.377     5.201    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.259     5.460 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.420     6.880    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.845     9.572    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.177     9.749    
                         clock uncertainty           -0.035     9.714    
    SLICE_X210Y156       FDCE (Recov_fdce_C_CLR)     -0.187     9.527    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  2.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.118ns (14.569%)  route 0.692ns (85.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.692     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X212Y159       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.007     3.445    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.123     3.322    
    SLICE_X212Y159       FDCE (Remov_fdce_C_CLR)     -0.050     3.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.118ns (13.785%)  route 0.738ns (86.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.738     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.977     3.415    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.123     3.291    
    SLICE_X210Y157       FDCE (Remov_fdce_C_CLR)     -0.050     3.241    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.118ns (13.785%)  route 0.738ns (86.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.738     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.977     3.415    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.123     3.291    
    SLICE_X210Y157       FDCE (Remov_fdce_C_CLR)     -0.050     3.241    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.118ns (13.785%)  route 0.738ns (86.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.738     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.977     3.415    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.123     3.291    
    SLICE_X210Y157       FDCE (Remov_fdce_C_CLR)     -0.050     3.241    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.118ns (13.785%)  route 0.738ns (86.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.738     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.977     3.415    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.123     3.291    
    SLICE_X210Y157       FDCE (Remov_fdce_C_CLR)     -0.050     3.241    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.118ns (13.785%)  route 0.738ns (86.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.738     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.977     3.415    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.123     3.291    
    SLICE_X210Y157       FDCE (Remov_fdce_C_CLR)     -0.050     3.241    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.118ns (13.785%)  route 0.738ns (86.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.738     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.977     3.415    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.123     3.291    
    SLICE_X210Y157       FDCE (Remov_fdce_C_CLR)     -0.050     3.241    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.118ns (13.097%)  route 0.783ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.783     3.626    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.981     3.418    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.123     3.295    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     3.245    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.118ns (13.097%)  route 0.783ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.783     3.626    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.981     3.418    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.123     3.295    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     3.245    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.118ns (10.939%)  route 0.961ns (89.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.366     2.726    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X200Y169                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y169       FDPE (Prop_fdpe_C_Q)         0.118     2.844 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.961     3.804    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y154       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.090     3.527    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.123     3.404    
    SLICE_X216Y154       FDCE (Remov_fdce_C_CLR)     -0.050     3.354    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.259ns (19.750%)  route 1.052ns (80.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645     6.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259     7.089 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.052     8.141    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X211Y167       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.517    14.272    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X211Y167                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.518    14.790    
                         clock uncertainty           -0.077    14.713    
    SLICE_X211Y167       FDCE (Recov_fdce_C_CLR)     -0.212    14.501    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.259ns (19.771%)  route 1.051ns (80.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645     6.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259     7.089 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.051     8.140    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X211Y168       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.516    14.271    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X211Y168                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.518    14.789    
                         clock uncertainty           -0.077    14.712    
    SLICE_X211Y168       FDCE (Recov_fdce_C_CLR)     -0.212    14.500    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.259ns (19.771%)  route 1.051ns (80.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645     6.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259     7.089 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.051     8.140    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X211Y168       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.516    14.271    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X211Y168                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.518    14.789    
                         clock uncertainty           -0.077    14.712    
    SLICE_X211Y168       FDCE (Recov_fdce_C_CLR)     -0.212    14.500    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.259ns (19.771%)  route 1.051ns (80.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645     6.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259     7.089 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.051     8.140    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X211Y168       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.516    14.271    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X211Y168                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.518    14.789    
                         clock uncertainty           -0.077    14.712    
    SLICE_X211Y168       FDCE (Recov_fdce_C_CLR)     -0.212    14.500    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.259ns (19.771%)  route 1.051ns (80.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645     6.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259     7.089 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.051     8.140    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X211Y168       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.516    14.271    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X211Y168                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.518    14.789    
                         clock uncertainty           -0.077    14.712    
    SLICE_X211Y168       FDCE (Recov_fdce_C_CLR)     -0.212    14.500    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.259ns (21.133%)  route 0.967ns (78.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645     6.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259     7.089 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.967     8.056    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X211Y169       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.516    14.271    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X211Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.518    14.789    
                         clock uncertainty           -0.077    14.712    
    SLICE_X211Y169       FDCE (Recov_fdce_C_CLR)     -0.212    14.500    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.259ns (21.133%)  route 0.967ns (78.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645     6.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259     7.089 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.967     8.056    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X211Y169       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.516    14.271    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X211Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.518    14.789    
                         clock uncertainty           -0.077    14.712    
    SLICE_X211Y169       FDCE (Recov_fdce_C_CLR)     -0.212    14.500    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.259ns (21.133%)  route 0.967ns (78.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645     6.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259     7.089 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.967     8.056    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X211Y169       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.516    14.271    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X211Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.518    14.789    
                         clock uncertainty           -0.077    14.712    
    SLICE_X211Y169       FDCE (Recov_fdce_C_CLR)     -0.212    14.500    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.259ns (21.133%)  route 0.967ns (78.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.645     6.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y174       FDRE (Prop_fdre_C_Q)         0.259     7.089 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.967     8.056    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X211Y169       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.516    14.271    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X211Y169                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.518    14.789    
                         clock uncertainty           -0.077    14.712    
    SLICE_X211Y169       FDCE (Recov_fdce_C_CLR)     -0.212    14.500    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.259ns (22.544%)  route 0.890ns (77.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.489     6.674    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X208Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y210       FDRE (Prop_fdre_C_Q)         0.259     6.933 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.890     7.823    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X219Y207       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        1.355    14.110    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X219Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.516    14.626    
                         clock uncertainty           -0.077    14.549    
    SLICE_X219Y207       FDCE (Recov_fdce_C_CLR)     -0.212    14.337    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  6.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.560%)  route 0.158ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X215Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y159       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.158     3.189    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X217Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism             -0.563     2.976    
    SLICE_X217Y161       FDCE (Remov_fdce_C_CLR)     -0.107     2.869    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.560%)  route 0.158ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X215Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y159       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.158     3.189    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X217Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X217Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                         clock pessimism             -0.563     2.976    
    SLICE_X217Y161       FDCE (Remov_fdce_C_CLR)     -0.107     2.869    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.237%)  route 0.200ns (68.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X215Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y159       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.200     3.231    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y160       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.563     2.976    
    SLICE_X221Y160       FDCE (Remov_fdce_C_CLR)     -0.107     2.869    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.237%)  route 0.200ns (68.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X215Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y159       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.200     3.231    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y160       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism             -0.563     2.976    
    SLICE_X221Y160       FDCE (Remov_fdce_C_CLR)     -0.107     2.869    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.097%)  route 0.192ns (61.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.705     2.887    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/init_clk_in
    SLICE_X212Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y209       FDRE (Prop_fdre_C_Q)         0.118     3.005 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.192     3.197    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X213Y213       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.905     3.462    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X213Y213                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.565     2.897    
    SLICE_X213Y213       FDCE (Remov_fdce_C_CLR)     -0.069     2.828    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.462%)  route 0.246ns (67.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.744     2.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X208Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y176       FDRE (Prop_fdre_C_Q)         0.118     3.044 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.246     3.290    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X212Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.966     3.523    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X212Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.563     2.960    
    SLICE_X212Y174       FDCE (Remov_fdce_C_CLR)     -0.050     2.910    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.462%)  route 0.246ns (67.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.744     2.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X208Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y176       FDRE (Prop_fdre_C_Q)         0.118     3.044 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.246     3.290    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X212Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.966     3.523    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X212Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.563     2.960    
    SLICE_X212Y174       FDCE (Remov_fdce_C_CLR)     -0.050     2.910    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.462%)  route 0.246ns (67.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.744     2.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X208Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y176       FDRE (Prop_fdre_C_Q)         0.118     3.044 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.246     3.290    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X212Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.966     3.523    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X212Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.563     2.960    
    SLICE_X212Y174       FDCE (Remov_fdce_C_CLR)     -0.050     2.910    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.462%)  route 0.246ns (67.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.744     2.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X208Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y176       FDRE (Prop_fdre_C_Q)         0.118     3.044 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.246     3.290    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X212Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.966     3.523    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X212Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.563     2.960    
    SLICE_X212Y174       FDCE (Remov_fdce_C_CLR)     -0.050     2.910    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.091ns (31.069%)  route 0.202ns (68.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.748     2.930    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X217Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y177       FDRE (Prop_fdre_C_Q)         0.091     3.021 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.202     3.223    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_f
    SLICE_X218Y177       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4151, routed)        0.971     3.528    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/drpclk_in
    SLICE_X218Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.586     2.942    
    SLICE_X218Y177       FDCE (Remov_fdce_C_CLR)     -0.105     2.837    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  proc_clk_trigger_clock_synth
  To Clock:  proc_clk_trigger_clock_synth

Setup :            0  Failing Endpoints,  Worst Slack        5.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.433%)  route 0.861ns (70.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.186ns = ( 14.853 - 6.667 ) 
    Source Clock Delay      (SCD):    9.079ns
    Clock Pessimism Removal (CPR):    0.842ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.486     9.079    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y208       FDPE (Prop_fdpe_C_Q)         0.236     9.315 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     9.787    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y208       LUT2 (Prop_lut2_I0_O)        0.123     9.910 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.389    10.299    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.349    14.853    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.842    15.695    
                         clock uncertainty           -0.062    15.633    
    SLICE_X202Y208       FDPE (Recov_fdpe_C_PRE)     -0.178    15.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.433%)  route 0.861ns (70.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.186ns = ( 14.853 - 6.667 ) 
    Source Clock Delay      (SCD):    9.079ns
    Clock Pessimism Removal (CPR):    0.842ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.486     9.079    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y208       FDPE (Prop_fdpe_C_Q)         0.236     9.315 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     9.787    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y208       LUT2 (Prop_lut2_I0_O)        0.123     9.910 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.389    10.299    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.349    14.853    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.842    15.695    
                         clock uncertainty           -0.062    15.633    
    SLICE_X202Y208       FDPE (Recov_fdpe_C_PRE)     -0.178    15.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.433%)  route 0.861ns (70.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.186ns = ( 14.853 - 6.667 ) 
    Source Clock Delay      (SCD):    9.079ns
    Clock Pessimism Removal (CPR):    0.842ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.486     9.079    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y208       FDPE (Prop_fdpe_C_Q)         0.236     9.315 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     9.787    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y208       LUT2 (Prop_lut2_I0_O)        0.123     9.910 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.389    10.299    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.349    14.853    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.842    15.695    
                         clock uncertainty           -0.062    15.633    
    SLICE_X202Y208       FDPE (Recov_fdpe_C_PRE)     -0.178    15.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.330ns (25.624%)  route 0.958ns (74.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.024 - 6.667 ) 
    Source Clock Delay      (SCD):    9.081ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.488     9.081    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y200       FDPE (Prop_fdpe_C_Q)         0.204     9.285 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.656     9.941    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X199Y200       LUT2 (Prop_lut2_I0_O)        0.126    10.067 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.302    10.369    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X200Y198       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.520    15.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.769    15.793    
                         clock uncertainty           -0.062    15.731    
    SLICE_X200Y198       FDPE (Recov_fdpe_C_PRE)     -0.187    15.544    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.330ns (25.624%)  route 0.958ns (74.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.024 - 6.667 ) 
    Source Clock Delay      (SCD):    9.081ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.488     9.081    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y200       FDPE (Prop_fdpe_C_Q)         0.204     9.285 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.656     9.941    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X199Y200       LUT2 (Prop_lut2_I0_O)        0.126    10.067 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.302    10.369    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X200Y198       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.520    15.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.769    15.793    
                         clock uncertainty           -0.062    15.731    
    SLICE_X200Y198       FDPE (Recov_fdpe_C_PRE)     -0.187    15.544    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.330ns (27.707%)  route 0.861ns (72.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.358ns = ( 15.025 - 6.667 ) 
    Source Clock Delay      (SCD):    9.250ns
    Clock Pessimism Removal (CPR):    0.844ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.657     9.250    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y186       FDPE (Prop_fdpe_C_Q)         0.204     9.454 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     9.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X203Y187       LUT2 (Prop_lut2_I0_O)        0.126     9.899 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.543    10.441    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X207Y188       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.521    15.025    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.844    15.869    
                         clock uncertainty           -0.062    15.807    
    SLICE_X207Y188       FDPE (Recov_fdpe_C_PRE)     -0.178    15.629    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.330ns (27.707%)  route 0.861ns (72.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.358ns = ( 15.025 - 6.667 ) 
    Source Clock Delay      (SCD):    9.250ns
    Clock Pessimism Removal (CPR):    0.844ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.657     9.250    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y186       FDPE (Prop_fdpe_C_Q)         0.204     9.454 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     9.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X203Y187       LUT2 (Prop_lut2_I0_O)        0.126     9.899 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.543    10.441    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X207Y188       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.521    15.025    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X207Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.844    15.869    
                         clock uncertainty           -0.062    15.807    
    SLICE_X207Y188       FDPE (Recov_fdpe_C_PRE)     -0.178    15.629    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.359ns (32.023%)  route 0.762ns (67.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 15.009 - 6.667 ) 
    Source Clock Delay      (SCD):    9.235ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.642     9.235    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y176       FDPE (Prop_fdpe_C_Q)         0.236     9.471 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     9.943    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X201Y176       LUT2 (Prop_lut2_I0_O)        0.123    10.066 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.291    10.356    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X199Y175       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.505    15.009    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.871    15.880    
                         clock uncertainty           -0.062    15.818    
    SLICE_X199Y175       FDPE (Recov_fdpe_C_PRE)     -0.178    15.640    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.359ns (32.023%)  route 0.762ns (67.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 15.009 - 6.667 ) 
    Source Clock Delay      (SCD):    9.235ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.642     9.235    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y176       FDPE (Prop_fdpe_C_Q)         0.236     9.471 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     9.943    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X201Y176       LUT2 (Prop_lut2_I0_O)        0.123    10.066 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.291    10.356    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X199Y175       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.505    15.009    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.871    15.880    
                         clock uncertainty           -0.062    15.818    
    SLICE_X199Y175       FDPE (Recov_fdpe_C_PRE)     -0.178    15.640    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.640    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (proc_clk_trigger_clock_synth rise@6.667ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.330ns (32.128%)  route 0.697ns (67.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.354ns = ( 15.021 - 6.667 ) 
    Source Clock Delay      (SCD):    9.250ns
    Clock Pessimism Removal (CPR):    0.872ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.657     9.250    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y186       FDPE (Prop_fdpe_C_Q)         0.204     9.454 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     9.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X203Y187       LUT2 (Prop_lut2_I0_O)        0.126     9.899 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.379    10.277    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X203Y188       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      6.667     6.667 r  
    H19                                               0.000     6.667 r  clk200_p
                         net (fo=0)                   0.000     6.667    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.394 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950     9.344    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.427 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    11.173    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.246 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    13.421    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.504 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        1.517    15.021    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.872    15.893    
                         clock uncertainty           -0.062    15.831    
    SLICE_X203Y188       FDPE (Recov_fdpe_C_PRE)     -0.178    15.653    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.653    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  5.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.420%)  route 0.152ns (62.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.703     4.578    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y200       FDPE (Prop_fdpe_C_Q)         0.091     4.669 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.152     4.821    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X201Y199       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.978     5.374    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X201Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.529     4.845    
    SLICE_X201Y199       FDPE (Remov_fdpe_C_PRE)     -0.108     4.737    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.737    
                         arrival time                           4.821    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.173%)  route 0.258ns (66.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.703     4.578    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y201       FDRE (Prop_fdre_C_Q)         0.100     4.678 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.120     4.798    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X199Y200       LUT2 (Prop_lut2_I1_O)        0.028     4.826 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.138     4.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X200Y198       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.978     5.374    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.529     4.845    
    SLICE_X200Y198       FDPE (Remov_fdpe_C_PRE)     -0.052     4.793    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.793    
                         arrival time                           4.964    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.173%)  route 0.258ns (66.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.703     4.578    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y201       FDRE (Prop_fdre_C_Q)         0.100     4.678 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.120     4.798    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X199Y200       LUT2 (Prop_lut2_I1_O)        0.028     4.826 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.138     4.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X200Y198       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.978     5.374    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.529     4.845    
    SLICE_X200Y198       FDPE (Remov_fdpe_C_PRE)     -0.052     4.793    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.793    
                         arrival time                           4.964    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.805%)  route 0.151ns (60.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.742     4.617    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X203Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y176       FDPE (Prop_fdpe_C_Q)         0.100     4.717 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.151     4.868    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X202Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.963     5.359    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X202Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.731     4.628    
    SLICE_X202Y176       FDPE (Remov_fdpe_C_PRE)     -0.072     4.556    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.556    
                         arrival time                           4.868    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.671%)  route 0.303ns (70.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.372ns
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.751     4.626    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y187       FDRE (Prop_fdre_C_Q)         0.100     4.726 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.129     4.855    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X203Y187       LUT2 (Prop_lut2_I1_O)        0.028     4.883 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.175     5.058    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X203Y188       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.976     5.372    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.731     4.641    
    SLICE_X203Y188       FDPE (Remov_fdpe_C_PRE)     -0.072     4.569    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           5.058    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.146ns (32.632%)  route 0.301ns (67.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.743     4.618    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y177       FDRE (Prop_fdre_C_Q)         0.118     4.736 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.171     4.907    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X201Y176       LUT2 (Prop_lut2_I1_O)        0.028     4.935 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.131     5.066    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X199Y175       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.961     5.357    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.730     4.627    
    SLICE_X199Y175       FDPE (Remov_fdpe_C_PRE)     -0.072     4.555    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.555    
                         arrival time                           5.066    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.146ns (32.632%)  route 0.301ns (67.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.743     4.618    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y177       FDRE (Prop_fdre_C_Q)         0.118     4.736 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.171     4.907    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X201Y176       LUT2 (Prop_lut2_I1_O)        0.028     4.935 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.131     5.066    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X199Y175       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.961     5.357    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.730     4.627    
    SLICE_X199Y175       FDPE (Remov_fdpe_C_PRE)     -0.072     4.555    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.555    
                         arrival time                           5.066    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.146ns (29.137%)  route 0.355ns (70.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.701     4.576    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y209       FDRE (Prop_fdre_C_Q)         0.118     4.694 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.169     4.863    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y208       LUT2 (Prop_lut2_I1_O)        0.028     4.891 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.186     5.077    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.905     5.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.689     4.612    
    SLICE_X202Y208       FDPE (Remov_fdpe_C_PRE)     -0.072     4.540    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.540    
                         arrival time                           5.077    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.146ns (29.137%)  route 0.355ns (70.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.701     4.576    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y209       FDRE (Prop_fdre_C_Q)         0.118     4.694 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.169     4.863    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y208       LUT2 (Prop_lut2_I1_O)        0.028     4.891 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.186     5.077    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.905     5.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.689     4.612    
    SLICE_X202Y208       FDPE (Remov_fdpe_C_PRE)     -0.072     4.540    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.540    
                         arrival time                           5.077    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock proc_clk_trigger_clock_synth  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.146ns (29.137%)  route 0.355ns (70.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.701     4.576    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y209       FDRE (Prop_fdre_C_Q)         0.118     4.694 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.169     4.863    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y208       LUT2 (Prop_lut2_I1_O)        0.028     4.891 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.186     5.077    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1706, routed)        0.905     5.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.689     4.612    
    SLICE_X202Y208       FDPE (Remov_fdpe_C_PRE)     -0.072     4.540    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.540    
                         arrival time                           5.077    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.515ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.266ns (26.257%)  route 0.747ns (73.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 16.123 - 12.800 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.491     3.608    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X209Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y206       FDRE (Prop_fdre_C_Q)         0.223     3.831 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.350     4.181    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X209Y207       LUT1 (Prop_lut1_I0_O)        0.043     4.224 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.397     4.621    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X209Y207       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.353    16.123    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X209Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.260    16.383    
                         clock uncertainty           -0.035    16.348    
    SLICE_X209Y207       FDCE (Recov_fdce_C_CLR)     -0.212    16.136    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.136    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                 11.515    

Slack (MET) :             11.515ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.266ns (26.257%)  route 0.747ns (73.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 16.123 - 12.800 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.491     3.608    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X209Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y206       FDRE (Prop_fdre_C_Q)         0.223     3.831 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.350     4.181    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X209Y207       LUT1 (Prop_lut1_I0_O)        0.043     4.224 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.397     4.621    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X209Y207       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.353    16.123    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X209Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.260    16.383    
                         clock uncertainty           -0.035    16.348    
    SLICE_X209Y207       FDCE (Recov_fdce_C_CLR)     -0.212    16.136    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.136    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                 11.515    

Slack (MET) :             11.522ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.359ns (35.405%)  route 0.655ns (64.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 16.119 - 12.800 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.486     3.603    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y200       FDPE (Prop_fdpe_C_Q)         0.236     3.839 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.157    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y201       LUT2 (Prop_lut2_I0_O)        0.123     4.280 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.337     4.617    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y201       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.349    16.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.233    16.352    
                         clock uncertainty           -0.035    16.317    
    SLICE_X202Y201       FDPE (Recov_fdpe_C_PRE)     -0.178    16.139    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.139    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                 11.522    

Slack (MET) :             11.524ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.359ns (35.479%)  route 0.653ns (64.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 16.119 - 12.800 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.486     3.603    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y200       FDPE (Prop_fdpe_C_Q)         0.236     3.839 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.157    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y201       LUT2 (Prop_lut2_I0_O)        0.123     4.280 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.335     4.615    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X203Y201       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.349    16.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.233    16.352    
                         clock uncertainty           -0.035    16.317    
    SLICE_X203Y201       FDPE (Recov_fdpe_C_PRE)     -0.178    16.139    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.139    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                 11.524    

Slack (MET) :             11.524ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.359ns (35.479%)  route 0.653ns (64.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 16.119 - 12.800 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.486     3.603    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y200       FDPE (Prop_fdpe_C_Q)         0.236     3.839 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.157    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y201       LUT2 (Prop_lut2_I0_O)        0.123     4.280 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.335     4.615    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X203Y201       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.349    16.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.233    16.352    
                         clock uncertainty           -0.035    16.317    
    SLICE_X203Y201       FDPE (Recov_fdpe_C_PRE)     -0.178    16.139    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.139    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                 11.524    

Slack (MET) :             11.550ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.330ns (32.620%)  route 0.682ns (67.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 16.117 - 12.800 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.485     3.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y207       FDPE (Prop_fdpe_C_Q)         0.204     3.806 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.473     4.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X199Y207       LUT2 (Prop_lut2_I0_O)        0.126     4.405 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.209     4.614    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X201Y207       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.347    16.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X201Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.260    16.377    
                         clock uncertainty           -0.035    16.342    
    SLICE_X201Y207       FDPE (Recov_fdpe_C_PRE)     -0.178    16.164    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.164    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                 11.550    

Slack (MET) :             11.550ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.330ns (32.620%)  route 0.682ns (67.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 16.117 - 12.800 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.485     3.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y207       FDPE (Prop_fdpe_C_Q)         0.204     3.806 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.473     4.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X199Y207       LUT2 (Prop_lut2_I0_O)        0.126     4.405 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.209     4.614    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X201Y207       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.347    16.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X201Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.260    16.377    
                         clock uncertainty           -0.035    16.342    
    SLICE_X201Y207       FDPE (Recov_fdpe_C_PRE)     -0.178    16.164    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.164    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                 11.550    

Slack (MET) :             11.738ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.362ns (42.833%)  route 0.483ns (57.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 16.121 - 12.800 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.491     3.608    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X210Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y209       FDRE (Prop_fdre_C_Q)         0.236     3.844 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.187     4.031    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X210Y210       LUT1 (Prop_lut1_I0_O)        0.126     4.157 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.296     4.453    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X210Y211       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.351    16.121    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X210Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.260    16.381    
                         clock uncertainty           -0.035    16.346    
    SLICE_X210Y211       FDCE (Recov_fdce_C_CLR)     -0.154    16.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 11.738    

Slack (MET) :             11.738ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.362ns (42.833%)  route 0.483ns (57.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 16.121 - 12.800 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.491     3.608    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X210Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y209       FDRE (Prop_fdre_C_Q)         0.236     3.844 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.187     4.031    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X210Y210       LUT1 (Prop_lut1_I0_O)        0.126     4.157 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.296     4.453    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X210Y211       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.351    16.121    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X210Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.260    16.381    
                         clock uncertainty           -0.035    16.346    
    SLICE_X210Y211       FDCE (Recov_fdce_C_CLR)     -0.154    16.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 11.738    

Slack (MET) :             11.976ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.038%)  route 0.293ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 16.122 - 12.800 ) 
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.489     3.606    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X209Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y210       FDRE (Prop_fdre_C_Q)         0.204     3.810 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.293     4.103    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X208Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.352    16.122    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X208Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism              0.260    16.382    
                         clock uncertainty           -0.035    16.347    
    SLICE_X208Y208       FDPE (Recov_fdpe_C_PRE)     -0.268    16.079    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 11.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.248%)  route 0.148ns (59.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.699     1.626    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y208       FDPE (Prop_fdpe_C_Q)         0.100     1.726 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.148     1.874    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X200Y207       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.902     1.920    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X200Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.280     1.640    
    SLICE_X200Y207       FDPE (Remov_fdpe_C_PRE)     -0.052     1.588    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.607%)  route 0.133ns (59.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.702     1.629    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X209Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y210       FDRE (Prop_fdre_C_Q)         0.091     1.720 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.133     1.853    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X208Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X208Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.282     1.644    
    SLICE_X208Y208       FDPE (Remov_fdpe_C_PRE)     -0.088     1.556    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.607%)  route 0.133ns (59.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.702     1.629    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X209Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y210       FDRE (Prop_fdre_C_Q)         0.091     1.720 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.133     1.853    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X208Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X208Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.282     1.644    
    SLICE_X208Y208       FDPE (Remov_fdpe_C_PRE)     -0.088     1.556    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.607%)  route 0.133ns (59.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.702     1.629    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X209Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y210       FDRE (Prop_fdre_C_Q)         0.091     1.720 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.133     1.853    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X208Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X208Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.282     1.644    
    SLICE_X208Y208       FDPE (Remov_fdpe_C_PRE)     -0.088     1.556    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.607%)  route 0.133ns (59.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.702     1.629    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X209Y210                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y210       FDRE (Prop_fdre_C_Q)         0.091     1.720 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.133     1.853    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X208Y208       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X208Y208                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.282     1.644    
    SLICE_X208Y208       FDPE (Remov_fdpe_C_PRE)     -0.088     1.556    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.146ns (38.438%)  route 0.234ns (61.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y201       FDRE (Prop_fdre_C_Q)         0.118     1.746 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.077     1.823    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y201       LUT2 (Prop_lut2_I1_O)        0.028     1.851 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.157     2.008    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X203Y201       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.905     1.923    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.259     1.664    
    SLICE_X203Y201       FDPE (Remov_fdpe_C_PRE)     -0.072     1.592    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.146ns (38.438%)  route 0.234ns (61.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y201       FDRE (Prop_fdre_C_Q)         0.118     1.746 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.077     1.823    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y201       LUT2 (Prop_lut2_I1_O)        0.028     1.851 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.157     2.008    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X203Y201       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.905     1.923    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.259     1.664    
    SLICE_X203Y201       FDPE (Remov_fdpe_C_PRE)     -0.072     1.592    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.146ns (38.226%)  route 0.236ns (61.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y201       FDRE (Prop_fdre_C_Q)         0.118     1.746 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.077     1.823    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y201       LUT2 (Prop_lut2_I1_O)        0.028     1.851 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.159     2.010    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y201       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.905     1.923    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.259     1.664    
    SLICE_X202Y201       FDPE (Remov_fdpe_C_PRE)     -0.072     1.592    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.173ns (43.342%)  route 0.226ns (56.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.705     1.632    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X210Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y209       FDRE (Prop_fdre_C_Q)         0.107     1.739 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.095     1.834    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X210Y210       LUT1 (Prop_lut1_I0_O)        0.066     1.900 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.131     2.031    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X210Y211       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X210Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism             -0.281     1.645    
    SLICE_X210Y211       FDCE (Remov_fdce_C_CLR)     -0.050     1.595    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.173ns (43.342%)  route 0.226ns (56.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.705     1.632    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X210Y209                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y209       FDRE (Prop_fdre_C_Q)         0.107     1.739 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.095     1.834    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X210Y210       LUT1 (Prop_lut1_I0_O)        0.066     1.900 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.131     2.031    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X210Y211       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X210Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism             -0.281     1.645    
    SLICE_X210Y211       FDCE (Remov_fdce_C_CLR)     -0.050     1.595    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.259ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.327ns (26.259%)  route 0.918ns (73.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 16.279 - 12.800 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.645     3.762    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X209Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y174       FDRE (Prop_fdre_C_Q)         0.204     3.966 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.441     4.407    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X209Y175       LUT1 (Prop_lut1_I0_O)        0.123     4.530 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.477     5.007    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X209Y175       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.509    16.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X209Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.235    16.514    
                         clock uncertainty           -0.035    16.479    
    SLICE_X209Y175       FDCE (Recov_fdce_C_CLR)     -0.212    16.267    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.267    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                 11.259    

Slack (MET) :             11.259ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.327ns (26.259%)  route 0.918ns (73.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 16.279 - 12.800 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.645     3.762    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X209Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y174       FDRE (Prop_fdre_C_Q)         0.204     3.966 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.441     4.407    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X209Y175       LUT1 (Prop_lut1_I0_O)        0.123     4.530 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.477     5.007    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X209Y175       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.509    16.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X209Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.235    16.514    
                         clock uncertainty           -0.035    16.479    
    SLICE_X209Y175       FDCE (Recov_fdce_C_CLR)     -0.212    16.267    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.267    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                 11.259    

Slack (MET) :             11.276ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.330ns (26.076%)  route 0.936ns (73.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 16.290 - 12.800 ) 
    Source Clock Delay      (SCD):    3.770ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.653     3.770    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X202Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y185       FDPE (Prop_fdpe_C_Q)         0.204     3.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.473     4.447    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X203Y185       LUT2 (Prop_lut2_I0_O)        0.126     4.573 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.463     5.036    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X211Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.520    16.290    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X211Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.235    16.525    
                         clock uncertainty           -0.035    16.490    
    SLICE_X211Y185       FDPE (Recov_fdpe_C_PRE)     -0.178    16.312    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.312    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 11.276    

Slack (MET) :             11.276ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.330ns (26.076%)  route 0.936ns (73.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 16.290 - 12.800 ) 
    Source Clock Delay      (SCD):    3.770ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.653     3.770    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X202Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y185       FDPE (Prop_fdpe_C_Q)         0.204     3.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.473     4.447    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X203Y185       LUT2 (Prop_lut2_I0_O)        0.126     4.573 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.463     5.036    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X211Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.520    16.290    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X211Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.235    16.525    
                         clock uncertainty           -0.035    16.490    
    SLICE_X211Y185       FDPE (Recov_fdpe_C_PRE)     -0.178    16.312    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.312    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 11.276    

Slack (MET) :             11.412ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.266ns (23.620%)  route 0.860ns (76.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 16.276 - 12.800 ) 
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.642     3.759    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y177       FDRE (Prop_fdre_C_Q)         0.223     3.982 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.433     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y176       LUT2 (Prop_lut2_I1_O)        0.043     4.458 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.428     4.885    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.506    16.276    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.235    16.511    
                         clock uncertainty           -0.035    16.476    
    SLICE_X202Y177       FDPE (Recov_fdpe_C_PRE)     -0.178    16.298    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.298    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 11.412    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.327ns (29.529%)  route 0.780ns (70.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 16.282 - 12.800 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X214Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y178       FDRE (Prop_fdre_C_Q)         0.204     3.973 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.462     4.435    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X214Y176       LUT1 (Prop_lut1_I0_O)        0.123     4.558 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.319     4.876    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X214Y176       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.512    16.282    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X214Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.263    16.545    
                         clock uncertainty           -0.035    16.510    
    SLICE_X214Y176       FDCE (Recov_fdce_C_CLR)     -0.212    16.298    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.298    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.327ns (29.529%)  route 0.780ns (70.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 16.282 - 12.800 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X214Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y178       FDRE (Prop_fdre_C_Q)         0.204     3.973 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.462     4.435    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X214Y176       LUT1 (Prop_lut1_I0_O)        0.123     4.558 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.319     4.876    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X214Y176       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.512    16.282    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X214Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.263    16.545    
                         clock uncertainty           -0.035    16.510    
    SLICE_X214Y176       FDCE (Recov_fdce_C_CLR)     -0.212    16.298    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.298    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.540ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.266ns (25.980%)  route 0.758ns (74.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 16.274 - 12.800 ) 
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.642     3.759    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y177       FDRE (Prop_fdre_C_Q)         0.223     3.982 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.433     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y176       LUT2 (Prop_lut2_I1_O)        0.043     4.458 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.325     4.783    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.504    16.274    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.262    16.536    
                         clock uncertainty           -0.035    16.501    
    SLICE_X199Y176       FDPE (Recov_fdpe_C_PRE)     -0.178    16.323    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                 11.540    

Slack (MET) :             11.540ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.266ns (25.980%)  route 0.758ns (74.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 16.274 - 12.800 ) 
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.642     3.759    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y177       FDRE (Prop_fdre_C_Q)         0.223     3.982 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.433     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X201Y176       LUT2 (Prop_lut2_I1_O)        0.043     4.458 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.325     4.783    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.504    16.274    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.262    16.536    
                         clock uncertainty           -0.035    16.501    
    SLICE_X199Y176       FDPE (Recov_fdpe_C_PRE)     -0.178    16.323    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                 11.540    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.223ns (26.568%)  route 0.616ns (73.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 16.293 - 12.800 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.661     3.778    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X211Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y188       FDPE (Prop_fdpe_C_Q)         0.223     4.001 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.616     4.617    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X211Y190       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.523    16.293    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X211Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.262    16.555    
                         clock uncertainty           -0.035    16.520    
    SLICE_X211Y190       FDPE (Recov_fdpe_C_PRE)     -0.178    16.342    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         16.342    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                 11.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.107ns (38.525%)  route 0.171ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.743     1.670    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X208Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y175       FDRE (Prop_fdre_C_Q)         0.107     1.777 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.171     1.948    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X209Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X209Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X209Y176       FDPE (Remov_fdpe_C_PRE)     -0.108     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.107ns (38.525%)  route 0.171ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.743     1.670    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X208Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y175       FDRE (Prop_fdre_C_Q)         0.107     1.777 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.171     1.948    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X209Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X209Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X209Y176       FDPE (Remov_fdpe_C_PRE)     -0.108     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.107ns (38.525%)  route 0.171ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.743     1.670    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X208Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y175       FDRE (Prop_fdre_C_Q)         0.107     1.777 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.171     1.948    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X209Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X209Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X209Y176       FDPE (Remov_fdpe_C_PRE)     -0.108     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.107ns (38.525%)  route 0.171ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.743     1.670    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X208Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y175       FDRE (Prop_fdre_C_Q)         0.107     1.777 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.171     1.948    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X209Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X209Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X209Y176       FDPE (Remov_fdpe_C_PRE)     -0.108     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.157ns (43.279%)  route 0.206ns (56.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.740     1.667    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y176       FDPE (Prop_fdpe_C_Q)         0.091     1.758 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     1.817    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y176       LUT2 (Prop_lut2_I0_O)        0.066     1.883 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.147     2.030    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.960     1.978    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.300     1.678    
    SLICE_X199Y176       FDPE (Remov_fdpe_C_PRE)     -0.072     1.606    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.157ns (43.279%)  route 0.206ns (56.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.740     1.667    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y176       FDPE (Prop_fdpe_C_Q)         0.091     1.758 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     1.817    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y176       LUT2 (Prop_lut2_I0_O)        0.066     1.883 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.147     2.030    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.960     1.978    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.300     1.678    
    SLICE_X199Y176       FDPE (Remov_fdpe_C_PRE)     -0.072     1.606    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.157ns (37.373%)  route 0.263ns (62.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.740     1.667    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y176       FDPE (Prop_fdpe_C_Q)         0.091     1.758 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     1.817    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y176       LUT2 (Prop_lut2_I0_O)        0.066     1.883 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.205     2.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.963     1.981    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.279     1.702    
    SLICE_X202Y177       FDPE (Remov_fdpe_C_PRE)     -0.072     1.630    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.793%)  route 0.303ns (75.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.756     1.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X211Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y188       FDPE (Prop_fdpe_C_Q)         0.100     1.783 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.303     2.086    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X211Y190       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.981     1.999    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X211Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.301     1.698    
    SLICE_X211Y190       FDPE (Remov_fdpe_C_PRE)     -0.072     1.626    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.422%)  route 0.418ns (76.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X202Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y186       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.171     1.946    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X203Y185       LUT2 (Prop_lut2_I1_O)        0.028     1.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.248     2.221    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X211Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.977     1.995    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X211Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.279     1.716    
    SLICE_X211Y185       FDPE (Remov_fdpe_C_PRE)     -0.072     1.644    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.422%)  route 0.418ns (76.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X202Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y186       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.171     1.946    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X203Y185       LUT2 (Prop_lut2_I1_O)        0.028     1.974 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.248     2.221    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X211Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.977     1.995    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X211Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.279     1.716    
    SLICE_X211Y185       FDPE (Remov_fdpe_C_PRE)     -0.072     1.644    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.577    





