/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [5:0] _05_;
  wire [9:0] _06_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [15:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [25:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_1_16z = ~(celloutsig_1_13z & celloutsig_1_2z);
  assign celloutsig_0_23z = ~(celloutsig_0_2z & celloutsig_0_21z);
  assign celloutsig_0_49z = !(celloutsig_0_2z ? celloutsig_0_26z : celloutsig_0_3z);
  assign celloutsig_0_16z = !(in_data[54] ? celloutsig_0_3z : celloutsig_0_4z[4]);
  assign celloutsig_0_11z = ~(celloutsig_0_8z | celloutsig_0_3z);
  assign celloutsig_1_18z = ~celloutsig_1_1z[4];
  assign celloutsig_0_8z = ~celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[131] ^ in_data[177];
  assign celloutsig_0_14z = in_data[10] ^ celloutsig_0_8z;
  assign celloutsig_0_3z = ~(_02_ ^ celloutsig_0_2z);
  assign celloutsig_0_51z = ~(celloutsig_0_36z ^ _03_);
  assign celloutsig_1_13z = ~(celloutsig_1_0z ^ celloutsig_1_10z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z ^ celloutsig_0_5z[17]);
  assign celloutsig_0_12z = ~(celloutsig_0_9z[3] ^ celloutsig_0_10z);
  assign celloutsig_0_15z = ~(_00_ ^ celloutsig_0_10z);
  assign celloutsig_0_1z = ~(_02_ ^ in_data[3]);
  assign celloutsig_0_19z = ~(celloutsig_0_8z ^ _04_);
  assign celloutsig_0_24z = ~(celloutsig_0_19z ^ celloutsig_0_10z);
  assign celloutsig_0_26z = ~(celloutsig_0_23z ^ celloutsig_0_25z[1]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z ^ _01_);
  assign celloutsig_1_5z = { celloutsig_1_1z[3:2], celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_4z[2], celloutsig_1_4z[3], celloutsig_1_4z[0], celloutsig_1_3z };
  assign celloutsig_0_13z = { in_data[28:25], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_8z } + { in_data[34], celloutsig_0_10z, celloutsig_0_4z };
  reg [5:0] _30_;
  always_ff @(negedge clkin_data[0], posedge out_data[96])
    if (out_data[96]) _30_ <= 6'h00;
    else _30_ <= in_data[88:83];
  assign { _05_[5:4], _03_, _02_, _00_, _01_ } = _30_;
  reg [9:0] _31_;
  always_ff @(posedge clkin_data[0], negedge out_data[96])
    if (!out_data[96]) _31_ <= 10'h000;
    else _31_ <= { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_11z };
  assign { _06_[9:1], _04_ } = _31_;
  assign celloutsig_1_2z = celloutsig_1_1z[8:1] >= { in_data[108:102], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_5z[16:15], celloutsig_0_1z } > { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_52z = ! { celloutsig_0_29z[8:0], celloutsig_0_49z };
  assign celloutsig_1_10z = ! in_data[165:161];
  assign celloutsig_1_17z = ! { celloutsig_1_11z[25:21], celloutsig_1_6z };
  assign celloutsig_0_4z = in_data[94:88] * { in_data[24], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_5z = ~ in_data[76:58];
  assign celloutsig_1_6z = ~ celloutsig_1_1z[6:4];
  assign celloutsig_0_25z = ~ { celloutsig_0_4z[5:4], celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_1_1z = in_data[183:174] | in_data[113:104];
  assign celloutsig_1_11z = { in_data[188:175], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } | { in_data[188:164], celloutsig_1_2z };
  assign celloutsig_0_36z = celloutsig_0_11z & celloutsig_0_4z[2];
  assign celloutsig_0_21z = in_data[65] & celloutsig_0_13z[3];
  assign celloutsig_0_22z = celloutsig_0_1z & celloutsig_0_4z[5];
  assign celloutsig_0_9z = { _05_[4], _03_, _02_, _00_, celloutsig_0_2z } ~^ celloutsig_0_5z[4:0];
  assign celloutsig_0_29z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_21z } ~^ { _01_, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_24z };
  assign { celloutsig_1_4z[2], celloutsig_1_4z[0], celloutsig_1_4z[3], celloutsig_1_4z[11:4] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, in_data[123:116] };
  assign { out_data[96], out_data[98], out_data[99], out_data[100], out_data[97] } = { celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } ~^ { celloutsig_1_16z, celloutsig_1_5z[1], celloutsig_1_5z[2], celloutsig_1_5z[3], celloutsig_1_5z[0] };
  assign _05_[3:0] = { _03_, _02_, _00_, _01_ };
  assign _06_[0] = _04_;
  assign celloutsig_1_4z[1] = celloutsig_1_4z[3];
  assign { out_data[128], out_data[102:101], out_data[32], out_data[0] } = { celloutsig_1_18z, 2'h3, celloutsig_0_51z, celloutsig_0_52z };
endmodule
