****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 22:58:48 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2212     1.2212
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_RVT)
                                                     0.1055                     0.0000     1.2212 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_RVT)
                                                     0.1278   1.0000            0.6411 &   1.8623 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   2.7182 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X2_LVT)
                                            0.0250   0.1278   1.0000   0.0170   0.0170 &   1.8793 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X2_LVT)       0.1384   1.0000            0.2033 &   2.0826 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  13.1996 
  sd_DQ_out[30] (out)                       0.0081   0.1384   1.0000   0.0056   0.0060 &   2.0886 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        2.0886

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6358     2.6858
  clock reconvergence pessimism                                                 0.0347     2.7205
  clock uncertainty                                                            -0.1000     2.6205
  output external delay                                                        -0.7500     1.8705
  data required time                                                                       1.8705
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8705
  data arrival time                                                                       -2.0886
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2181


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2268     1.2268
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_RVT)
                                                     0.1145                     0.0000     1.2268 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_RVT)
                                                     0.1319   1.0000            0.6498 &   1.8767 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.9107 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X2_LVT)
                                            0.0107   0.1319   1.0000   0.0074   0.0074 &   1.8841 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X2_LVT)       0.1310   1.0000            0.2004 &   2.0845 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1  12.3063 
  sd_DQ_out[3] (out)                        0.0000   0.1310   1.0000   0.0000   0.0003 &   2.0849 r
  sd_DQ_out[3] (net)           1 
  data arrival time                                                                        2.0849

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6358     2.6858
  clock reconvergence pessimism                                                 0.0347     2.7205
  clock uncertainty                                                            -0.1000     2.6205
  output external delay                                                        -0.7500     1.8705
  data required time                                                                       1.8705
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8705
  data arrival time                                                                       -2.0849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2144


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2268     1.2268
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_RVT)
                                                     0.1145                     0.0000     1.2268 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_RVT)
                                                     0.1162   1.0000            0.6386 &   1.8655 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.1751 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X2_LVT)
                                            0.0000   0.1162   1.0000   0.0000   0.0000 &   1.8655 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X2_LVT)       0.1318   1.0000            0.1955 &   2.0610 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1  12.4485 
  sd_DQ_out[19] (out)                       0.0063   0.1318   1.0000   0.0044   0.0047 &   2.0657 r
  sd_DQ_out[19] (net)          1 
  data arrival time                                                                        2.0657

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6358     2.6858
  clock reconvergence pessimism                                                 0.0347     2.7205
  clock uncertainty                                                            -0.1000     2.6205
  output external delay                                                        -0.7500     1.8705
  data required time                                                                       1.8705
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8705
  data arrival time                                                                       -2.0657
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1953


  Startpoint: occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
               (internal path startpoint clocked by SYS_2x_CLK)
  Endpoint: occ_int2/fast_clk_0_clkgt/u_icg
               (falling clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cto_buf_58700/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.3475     1.3475
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                     0.0713                     0.0000     1.3475 r
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/Q (DFFARX1_LVT)
                                                     0.0424   1.0000            0.2518 &   1.5992 f
  occ_int2/U_clk_control_i_0/fast_clk_enable (net)
                               1   1.3822 
  occ_int2/U_gf_mux_0/ctmTdsLR_1_82108/A2 (AO21X1_LVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0000 &   1.5993 f
  occ_int2/U_gf_mux_0/ctmTdsLR_1_82108/Y (AO21X1_LVT)
                                                     0.0405   1.0000            0.1261 &   1.7254 f
  occ_int2/U_gf_mux_0/fast_gate (net)
                               1   0.5865 
  occ_int2/fast_clk_0_clkgt/u_icg/EN (CGLNPRX2_LVT)
                                            0.0000   0.0405   1.0000   0.0000   0.0000 &   1.7254 f
  data arrival time                                                                        1.7254

  clock SYS_2x_CLK (fall edge)                                                  1.2000     1.2000
  clock network delay (propagated)                                              0.5973     1.7973
  clock reconvergence pessimism                                                 0.0297     1.8270
  clock uncertainty                                                            -0.1000     1.7270
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)                                       1.7270 f
  clock gating setup time                                     1.0000           -0.1850     1.5420
  data required time                                                                       1.5420
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5420
  data arrival time                                                                       -1.7254
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1834


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2269     1.2269
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_RVT)
                                                     0.1145                     0.0000     1.2269 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_RVT)
                                                     0.1052   1.0000            0.6299 &   1.8568 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.6594 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X2_LVT)
                                            0.0000   0.1052   1.0000   0.0000   0.0000 &   1.8568 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X2_LVT)       0.1317   1.0000            0.1906 &   2.0474 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  12.2832 
  sd_DQ_out[23] (out)                       0.0000   0.1317   1.0000   0.0000   0.0004 &   2.0478 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                        2.0478

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6358     2.6858
  clock reconvergence pessimism                                                 0.0347     2.7205
  clock uncertainty                                                            -0.1000     2.6205
  output external delay                                                        -0.7500     1.8705
  data required time                                                                       1.8705
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8705
  data arrival time                                                                       -2.0478
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773


1
