read -sv run_verilog_mid/adder_32b_8_60_ae91ff81064fcc4ed415845a42f57b8c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_60_ae91ff81064fcc4ed415845a42f57b8c_yosys.v
