-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (127 downto 0);
    res_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_0_ap_vld : OUT STD_LOGIC;
    res_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_1_ap_vld : OUT STD_LOGIC;
    res_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_2_ap_vld : OUT STD_LOGIC;
    res_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_3_ap_vld : OUT STD_LOGIC;
    res_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_4_ap_vld : OUT STD_LOGIC;
    res_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_5_ap_vld : OUT STD_LOGIC;
    res_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_6_ap_vld : OUT STD_LOGIC;
    res_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_7_ap_vld : OUT STD_LOGIC;
    res_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_8_ap_vld : OUT STD_LOGIC;
    res_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_9_ap_vld : OUT STD_LOGIC;
    res_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_10_ap_vld : OUT STD_LOGIC;
    res_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_11_ap_vld : OUT STD_LOGIC;
    res_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_12_ap_vld : OUT STD_LOGIC;
    res_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_13_ap_vld : OUT STD_LOGIC;
    res_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_14_ap_vld : OUT STD_LOGIC;
    res_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_15_ap_vld : OUT STD_LOGIC;
    res_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_16_ap_vld : OUT STD_LOGIC;
    res_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_17_ap_vld : OUT STD_LOGIC;
    res_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_18_ap_vld : OUT STD_LOGIC;
    res_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_19_ap_vld : OUT STD_LOGIC;
    res_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_20_ap_vld : OUT STD_LOGIC;
    res_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_21_ap_vld : OUT STD_LOGIC;
    res_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_22_ap_vld : OUT STD_LOGIC;
    res_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_23_ap_vld : OUT STD_LOGIC;
    res_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_24_ap_vld : OUT STD_LOGIC;
    res_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_25_ap_vld : OUT STD_LOGIC;
    res_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_26_ap_vld : OUT STD_LOGIC;
    res_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_27_ap_vld : OUT STD_LOGIC;
    res_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_28_ap_vld : OUT STD_LOGIC;
    res_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_29_ap_vld : OUT STD_LOGIC;
    res_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_30_ap_vld : OUT STD_LOGIC;
    res_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_31_ap_vld : OUT STD_LOGIC;
    res_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_32_ap_vld : OUT STD_LOGIC;
    res_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_33_ap_vld : OUT STD_LOGIC;
    res_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_34_ap_vld : OUT STD_LOGIC;
    res_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_35_ap_vld : OUT STD_LOGIC;
    res_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_36_ap_vld : OUT STD_LOGIC;
    res_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_37_ap_vld : OUT STD_LOGIC;
    res_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_38_ap_vld : OUT STD_LOGIC;
    res_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_39_ap_vld : OUT STD_LOGIC;
    res_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_40_ap_vld : OUT STD_LOGIC;
    res_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_41_ap_vld : OUT STD_LOGIC;
    res_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_42_ap_vld : OUT STD_LOGIC;
    res_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_43_ap_vld : OUT STD_LOGIC;
    res_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_44_ap_vld : OUT STD_LOGIC;
    res_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_45_ap_vld : OUT STD_LOGIC;
    res_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_46_ap_vld : OUT STD_LOGIC;
    res_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_47_ap_vld : OUT STD_LOGIC;
    res_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_48_ap_vld : OUT STD_LOGIC;
    res_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_49_ap_vld : OUT STD_LOGIC;
    res_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_50_ap_vld : OUT STD_LOGIC;
    res_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_51_ap_vld : OUT STD_LOGIC;
    res_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_52_ap_vld : OUT STD_LOGIC;
    res_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_53_ap_vld : OUT STD_LOGIC;
    res_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_54_ap_vld : OUT STD_LOGIC;
    res_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_55_ap_vld : OUT STD_LOGIC;
    res_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_56_ap_vld : OUT STD_LOGIC;
    res_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_57_ap_vld : OUT STD_LOGIC;
    res_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_58_ap_vld : OUT STD_LOGIC;
    res_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_59_ap_vld : OUT STD_LOGIC;
    res_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_60_ap_vld : OUT STD_LOGIC;
    res_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_61_ap_vld : OUT STD_LOGIC;
    res_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_62_ap_vld : OUT STD_LOGIC;
    res_63 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_63_ap_vld : OUT STD_LOGIC );
end;


architecture behav of alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv16_FC00 : STD_LOGIC_VECTOR (15 downto 0) := "1111110000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln34_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal do_init_reg_678 : STD_LOGIC_VECTOR (0 downto 0);
    signal partition_reg_706 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_read3_phi_reg_720 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_phi_mux_partition_phi_fu_709_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_part_fu_931_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_part_reg_1155 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_buf_V_72_fu_937_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_V_69_fu_941_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_V_67_fu_945_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_V_fu_959_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln34_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_do_init_phi_fu_681_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_p_read3_phi_phi_fu_724_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read3_phi_reg_720 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_95_reg_733 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_94_reg_754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_93_reg_777 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_92_reg_801 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_66_fu_1083_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_969_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_108_fu_977_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1273_s_fu_993_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_110_fu_1001_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1273_41_fu_1017_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_112_fu_1025_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1273_42_fu_1041_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_114_fu_1049_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln818_s_fu_1007_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_71_fu_1031_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_983_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_64_fu_1071_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_72_fu_1055_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_65_fu_1077_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_fu_1065_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_196 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_flow_control_loop_pipe_no_ap_cont IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_no_ap_cont_U : component alveo_hls4ml_flow_control_loop_pipe_no_ap_cont
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if (((ap_loop_exit_ready = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_2)))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_3))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801 <= data_buf_V_72_fu_937_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_4))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(31 downto 16);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_5))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(47 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_6))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_7))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(79 downto 64);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801 <= ap_phi_reg_pp0_iter0_data_buf_V_92_reg_801;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_1)))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_2))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 <= data_buf_V_69_fu_941_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_3))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(31 downto 16);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_4))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(47 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_5))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_6))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(79 downto 64);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_7))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(95 downto 80);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 <= ap_phi_reg_pp0_iter0_data_buf_V_93_reg_777;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_196)) then
                if ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_0)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 <= ap_const_lv16_0;
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 <= data_buf_V_67_fu_945_p1;
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(31 downto 16);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(47 downto 32);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(63 downto 48);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(79 downto 64);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(95 downto 80);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(111 downto 96);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 <= ap_phi_reg_pp0_iter0_data_buf_V_94_reg_754;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_196)) then
                if ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_0)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 <= data_buf_V_fu_959_p1;
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(31 downto 16);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(47 downto 32);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(63 downto 48);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(79 downto 64);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(95 downto 80);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(111 downto 96);
                elsif ((ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(127 downto 112);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 <= ap_phi_reg_pp0_iter0_data_buf_V_95_reg_733;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_1185 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_678 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_1185 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                do_init_reg_678 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    p_read3_phi_reg_720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_196)) then
                if ((ap_phi_mux_do_init_phi_fu_681_p6 = ap_const_lv1_0)) then 
                    p_read3_phi_reg_720 <= p_read3_phi_reg_720;
                elsif ((ap_phi_mux_do_init_phi_fu_681_p6 = ap_const_lv1_1)) then 
                    p_read3_phi_reg_720 <= p_read;
                elsif (not((icmp_ln34_fu_963_p2 = ap_const_lv1_1))) then 
                    p_read3_phi_reg_720 <= ap_phi_reg_pp0_iter0_p_read3_phi_reg_720;
                end if;
            end if; 
        end if;
    end process;

    partition_reg_706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_1185 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partition_reg_706 <= i_part_reg_1155;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_1185 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                partition_reg_706 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_part_reg_1155 <= i_part_fu_931_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln34_reg_1185 <= icmp_ln34_fu_963_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln813_64_fu_1071_p2 <= std_logic_vector(unsigned(trunc_ln_fu_983_p4) + unsigned(ap_const_lv16_FC00));
    add_ln813_65_fu_1077_p2 <= std_logic_vector(unsigned(add_ln813_64_fu_1071_p2) + unsigned(trunc_ln818_72_fu_1055_p4));
    add_ln813_66_fu_1083_p2 <= std_logic_vector(unsigned(add_ln813_65_fu_1077_p2) + unsigned(add_ln813_fu_1065_p2));
    add_ln813_fu_1065_p2 <= std_logic_vector(unsigned(trunc_ln818_s_fu_1007_p4) + unsigned(trunc_ln818_71_fu_1031_p4));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_196_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_196 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln34_fu_963_p2)
    begin
        if (((icmp_ln34_fu_963_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_do_init_phi_fu_681_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, do_init_reg_678, icmp_ln34_reg_1185, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln34_reg_1185 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_do_init_phi_fu_681_p6 <= ap_const_lv1_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln34_reg_1185 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_do_init_phi_fu_681_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_do_init_phi_fu_681_p6 <= do_init_reg_678;
        end if; 
    end process;


    ap_phi_mux_p_read3_phi_phi_fu_724_p4_assign_proc : process(p_read, p_read3_phi_reg_720, ap_phi_mux_do_init_phi_fu_681_p6, ap_phi_reg_pp0_iter0_p_read3_phi_reg_720)
    begin
        if ((ap_phi_mux_do_init_phi_fu_681_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read3_phi_phi_fu_724_p4 <= p_read3_phi_reg_720;
        elsif ((ap_phi_mux_do_init_phi_fu_681_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read3_phi_phi_fu_724_p4 <= p_read;
        else 
            ap_phi_mux_p_read3_phi_phi_fu_724_p4 <= ap_phi_reg_pp0_iter0_p_read3_phi_reg_720;
        end if; 
    end process;


    ap_phi_mux_partition_phi_fu_709_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, i_part_reg_1155, icmp_ln34_reg_1185, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln34_reg_1185 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_partition_phi_fu_709_p6 <= i_part_reg_1155;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln34_reg_1185 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_partition_phi_fu_709_p6 <= ap_const_lv3_0;
        else 
            ap_phi_mux_partition_phi_fu_709_p6 <= partition_reg_706;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_data_buf_V_92_reg_801 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_93_reg_777 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_94_reg_754 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_95_reg_733 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read3_phi_reg_720 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_idle_pp0_0to0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    data_buf_V_67_fu_945_p1 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(16 - 1 downto 0);
    data_buf_V_69_fu_941_p1 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(16 - 1 downto 0);
    data_buf_V_72_fu_937_p1 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(16 - 1 downto 0);
    data_buf_V_fu_959_p1 <= ap_phi_mux_p_read3_phi_phi_fu_724_p4(16 - 1 downto 0);
    i_part_fu_931_p2 <= std_logic_vector(unsigned(ap_phi_mux_partition_phi_fu_709_p6) + unsigned(ap_const_lv3_1));
    icmp_ln34_fu_963_p2 <= "1" when (ap_phi_mux_partition_phi_fu_709_p6 = ap_const_lv3_7) else "0";
    r_V_108_fu_977_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(shl_ln_fu_969_p3));
    r_V_110_fu_1001_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(shl_ln1273_s_fu_993_p3));
    r_V_112_fu_1025_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(shl_ln1273_41_fu_1017_p3));
    r_V_114_fu_1049_p2 <= std_logic_vector(unsigned(ap_const_lv21_0) - unsigned(shl_ln1273_42_fu_1041_p3));
    res_0 <= add_ln813_66_fu_1083_p2;

    res_0_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_0))) then 
            res_0_ap_vld <= ap_const_logic_1;
        else 
            res_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_1 <= add_ln813_66_fu_1083_p2;
    res_10 <= add_ln813_66_fu_1083_p2;

    res_10_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_1))) then 
            res_10_ap_vld <= ap_const_logic_1;
        else 
            res_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_11 <= add_ln813_66_fu_1083_p2;

    res_11_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_1))) then 
            res_11_ap_vld <= ap_const_logic_1;
        else 
            res_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_12 <= add_ln813_66_fu_1083_p2;

    res_12_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_1))) then 
            res_12_ap_vld <= ap_const_logic_1;
        else 
            res_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_13 <= add_ln813_66_fu_1083_p2;

    res_13_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_1))) then 
            res_13_ap_vld <= ap_const_logic_1;
        else 
            res_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_14 <= add_ln813_66_fu_1083_p2;

    res_14_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_1))) then 
            res_14_ap_vld <= ap_const_logic_1;
        else 
            res_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_15 <= add_ln813_66_fu_1083_p2;

    res_15_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_1))) then 
            res_15_ap_vld <= ap_const_logic_1;
        else 
            res_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_16 <= add_ln813_66_fu_1083_p2;

    res_16_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_2))) then 
            res_16_ap_vld <= ap_const_logic_1;
        else 
            res_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_17 <= add_ln813_66_fu_1083_p2;

    res_17_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_2))) then 
            res_17_ap_vld <= ap_const_logic_1;
        else 
            res_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_18 <= add_ln813_66_fu_1083_p2;

    res_18_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_2))) then 
            res_18_ap_vld <= ap_const_logic_1;
        else 
            res_18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_19 <= add_ln813_66_fu_1083_p2;

    res_19_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_2))) then 
            res_19_ap_vld <= ap_const_logic_1;
        else 
            res_19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    res_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_0))) then 
            res_1_ap_vld <= ap_const_logic_1;
        else 
            res_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_2 <= add_ln813_66_fu_1083_p2;
    res_20 <= add_ln813_66_fu_1083_p2;

    res_20_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_2))) then 
            res_20_ap_vld <= ap_const_logic_1;
        else 
            res_20_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_21 <= add_ln813_66_fu_1083_p2;

    res_21_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_2))) then 
            res_21_ap_vld <= ap_const_logic_1;
        else 
            res_21_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_22 <= add_ln813_66_fu_1083_p2;

    res_22_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_2))) then 
            res_22_ap_vld <= ap_const_logic_1;
        else 
            res_22_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_23 <= add_ln813_66_fu_1083_p2;

    res_23_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_2))) then 
            res_23_ap_vld <= ap_const_logic_1;
        else 
            res_23_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_24 <= add_ln813_66_fu_1083_p2;

    res_24_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_3))) then 
            res_24_ap_vld <= ap_const_logic_1;
        else 
            res_24_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_25 <= add_ln813_66_fu_1083_p2;

    res_25_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_3))) then 
            res_25_ap_vld <= ap_const_logic_1;
        else 
            res_25_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_26 <= add_ln813_66_fu_1083_p2;

    res_26_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_3))) then 
            res_26_ap_vld <= ap_const_logic_1;
        else 
            res_26_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_27 <= add_ln813_66_fu_1083_p2;

    res_27_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_3))) then 
            res_27_ap_vld <= ap_const_logic_1;
        else 
            res_27_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_28 <= add_ln813_66_fu_1083_p2;

    res_28_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_3))) then 
            res_28_ap_vld <= ap_const_logic_1;
        else 
            res_28_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_29 <= add_ln813_66_fu_1083_p2;

    res_29_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_3))) then 
            res_29_ap_vld <= ap_const_logic_1;
        else 
            res_29_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    res_2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_0))) then 
            res_2_ap_vld <= ap_const_logic_1;
        else 
            res_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_3 <= add_ln813_66_fu_1083_p2;
    res_30 <= add_ln813_66_fu_1083_p2;

    res_30_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_3))) then 
            res_30_ap_vld <= ap_const_logic_1;
        else 
            res_30_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_31 <= add_ln813_66_fu_1083_p2;

    res_31_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_3))) then 
            res_31_ap_vld <= ap_const_logic_1;
        else 
            res_31_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_32 <= add_ln813_66_fu_1083_p2;

    res_32_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_4))) then 
            res_32_ap_vld <= ap_const_logic_1;
        else 
            res_32_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_33 <= add_ln813_66_fu_1083_p2;

    res_33_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_4))) then 
            res_33_ap_vld <= ap_const_logic_1;
        else 
            res_33_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_34 <= add_ln813_66_fu_1083_p2;

    res_34_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_4))) then 
            res_34_ap_vld <= ap_const_logic_1;
        else 
            res_34_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_35 <= add_ln813_66_fu_1083_p2;

    res_35_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_4))) then 
            res_35_ap_vld <= ap_const_logic_1;
        else 
            res_35_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_36 <= add_ln813_66_fu_1083_p2;

    res_36_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_4))) then 
            res_36_ap_vld <= ap_const_logic_1;
        else 
            res_36_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_37 <= add_ln813_66_fu_1083_p2;

    res_37_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_4))) then 
            res_37_ap_vld <= ap_const_logic_1;
        else 
            res_37_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_38 <= add_ln813_66_fu_1083_p2;

    res_38_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_4))) then 
            res_38_ap_vld <= ap_const_logic_1;
        else 
            res_38_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_39 <= add_ln813_66_fu_1083_p2;

    res_39_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_4))) then 
            res_39_ap_vld <= ap_const_logic_1;
        else 
            res_39_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    res_3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_0))) then 
            res_3_ap_vld <= ap_const_logic_1;
        else 
            res_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_4 <= add_ln813_66_fu_1083_p2;
    res_40 <= add_ln813_66_fu_1083_p2;

    res_40_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_5))) then 
            res_40_ap_vld <= ap_const_logic_1;
        else 
            res_40_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_41 <= add_ln813_66_fu_1083_p2;

    res_41_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_5))) then 
            res_41_ap_vld <= ap_const_logic_1;
        else 
            res_41_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_42 <= add_ln813_66_fu_1083_p2;

    res_42_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_5))) then 
            res_42_ap_vld <= ap_const_logic_1;
        else 
            res_42_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_43 <= add_ln813_66_fu_1083_p2;

    res_43_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_5))) then 
            res_43_ap_vld <= ap_const_logic_1;
        else 
            res_43_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_44 <= add_ln813_66_fu_1083_p2;

    res_44_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_5))) then 
            res_44_ap_vld <= ap_const_logic_1;
        else 
            res_44_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_45 <= add_ln813_66_fu_1083_p2;

    res_45_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_5))) then 
            res_45_ap_vld <= ap_const_logic_1;
        else 
            res_45_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_46 <= add_ln813_66_fu_1083_p2;

    res_46_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_5))) then 
            res_46_ap_vld <= ap_const_logic_1;
        else 
            res_46_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_47 <= add_ln813_66_fu_1083_p2;

    res_47_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_5))) then 
            res_47_ap_vld <= ap_const_logic_1;
        else 
            res_47_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_48 <= add_ln813_66_fu_1083_p2;

    res_48_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_6))) then 
            res_48_ap_vld <= ap_const_logic_1;
        else 
            res_48_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_49 <= add_ln813_66_fu_1083_p2;

    res_49_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_6))) then 
            res_49_ap_vld <= ap_const_logic_1;
        else 
            res_49_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    res_4_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_0))) then 
            res_4_ap_vld <= ap_const_logic_1;
        else 
            res_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_5 <= add_ln813_66_fu_1083_p2;
    res_50 <= add_ln813_66_fu_1083_p2;

    res_50_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_6))) then 
            res_50_ap_vld <= ap_const_logic_1;
        else 
            res_50_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_51 <= add_ln813_66_fu_1083_p2;

    res_51_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_6))) then 
            res_51_ap_vld <= ap_const_logic_1;
        else 
            res_51_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_52 <= add_ln813_66_fu_1083_p2;

    res_52_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_6))) then 
            res_52_ap_vld <= ap_const_logic_1;
        else 
            res_52_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_53 <= add_ln813_66_fu_1083_p2;

    res_53_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_6))) then 
            res_53_ap_vld <= ap_const_logic_1;
        else 
            res_53_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_54 <= add_ln813_66_fu_1083_p2;

    res_54_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_6))) then 
            res_54_ap_vld <= ap_const_logic_1;
        else 
            res_54_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_55 <= add_ln813_66_fu_1083_p2;

    res_55_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_6))) then 
            res_55_ap_vld <= ap_const_logic_1;
        else 
            res_55_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_56 <= add_ln813_66_fu_1083_p2;

    res_56_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_7))) then 
            res_56_ap_vld <= ap_const_logic_1;
        else 
            res_56_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_57 <= add_ln813_66_fu_1083_p2;

    res_57_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_7))) then 
            res_57_ap_vld <= ap_const_logic_1;
        else 
            res_57_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_58 <= add_ln813_66_fu_1083_p2;

    res_58_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_7))) then 
            res_58_ap_vld <= ap_const_logic_1;
        else 
            res_58_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_59 <= add_ln813_66_fu_1083_p2;

    res_59_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_7))) then 
            res_59_ap_vld <= ap_const_logic_1;
        else 
            res_59_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    res_5_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_0))) then 
            res_5_ap_vld <= ap_const_logic_1;
        else 
            res_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_6 <= add_ln813_66_fu_1083_p2;
    res_60 <= add_ln813_66_fu_1083_p2;

    res_60_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_7))) then 
            res_60_ap_vld <= ap_const_logic_1;
        else 
            res_60_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_61 <= add_ln813_66_fu_1083_p2;

    res_61_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_7))) then 
            res_61_ap_vld <= ap_const_logic_1;
        else 
            res_61_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_62 <= add_ln813_66_fu_1083_p2;

    res_62_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_7))) then 
            res_62_ap_vld <= ap_const_logic_1;
        else 
            res_62_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_63 <= add_ln813_66_fu_1083_p2;

    res_63_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_7))) then 
            res_63_ap_vld <= ap_const_logic_1;
        else 
            res_63_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    res_6_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_0))) then 
            res_6_ap_vld <= ap_const_logic_1;
        else 
            res_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_7 <= add_ln813_66_fu_1083_p2;

    res_7_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_0))) then 
            res_7_ap_vld <= ap_const_logic_1;
        else 
            res_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_8 <= add_ln813_66_fu_1083_p2;

    res_8_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_1))) then 
            res_8_ap_vld <= ap_const_logic_1;
        else 
            res_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_9 <= add_ln813_66_fu_1083_p2;

    res_9_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, partition_reg_706, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (partition_reg_706 = ap_const_lv3_1))) then 
            res_9_ap_vld <= ap_const_logic_1;
        else 
            res_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln1273_41_fu_1017_p3 <= (ap_phi_reg_pp0_iter1_data_buf_V_94_reg_754 & ap_const_lv5_0);
    shl_ln1273_42_fu_1041_p3 <= (ap_phi_reg_pp0_iter1_data_buf_V_95_reg_733 & ap_const_lv5_0);
    shl_ln1273_s_fu_993_p3 <= (ap_phi_reg_pp0_iter1_data_buf_V_93_reg_777 & ap_const_lv5_0);
    shl_ln_fu_969_p3 <= (ap_phi_reg_pp0_iter1_data_buf_V_92_reg_801 & ap_const_lv5_0);
    trunc_ln818_71_fu_1031_p4 <= r_V_112_fu_1025_p2(20 downto 5);
    trunc_ln818_72_fu_1055_p4 <= r_V_114_fu_1049_p2(20 downto 5);
    trunc_ln818_s_fu_1007_p4 <= r_V_110_fu_1001_p2(20 downto 5);
    trunc_ln_fu_983_p4 <= r_V_108_fu_977_p2(20 downto 5);
end behav;
