<!DOCTYPE html>
<html lang="en">
  
<!-- Mirrored from www.allindianpatents.com/patents/232383-a-vertical-mos-structure by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 13:07:39 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=Edge,chrome=1">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Indian Patents. 232383:&quot;A VERTICAL MOS STRUCTURE&quot;</title>
    <meta content="authenticity_token" name="csrf-param" />
<meta content="cYcP52B8zyTWKbLwby2YPh9z/gvY/RLjWOwY4YXkiXg=" name="csrf-token" />

    <!-- Le HTML5 shim, for IE6-8 support of HTML elements -->
    <!--[if lt IE 9]>
      <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.6.1/html5shiv.js" type="text/javascript"></script>
    <![endif]-->

    <link href="../assets/application-e80cf34975c5b1730c80b2f7170e7d26.css" media="all" rel="stylesheet" type="text/css" />

  </head>
  <body>

    <div class="navbar navbar-fluid-top">
      <div class="navbar-inner">
        <div class="container-fluid">
          <a class="btn btn-navbar" data-target=".nav-collapse" data-toggle="collapse">
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </a>
          <a class="brand" href="../index.html">Indian Patents</a>
          <div class="container-fluid nav-collapse">
            <ul class="nav">
              <li><a href="../recently-granted.html">Recently Granted Patents</a></li>
              <li><a href="../recently-published.html">Recently Published Patents</a></li>
            </ul>
            <form id="gform" class="navbar-search pull-right" action="https://www.google.com/search" method="get" target="_blank" onsubmit="document.getElementById('gform').q.value='site:http://www.allindianpatents.com '+document.getElementById('gform').q.value">
                <input type="text" name="q" id="q" class="search-query" placeholder="Search" onclick="this.value=''" autocomplete="off">
            </form>
          </div><!--/.nav-collapse -->
        </div>
      </div>
    </div>

    <div class="container-fluid">
      <div class="row-fluid">
        <div class="span12">

          <style>
          .allindianpatents-top { width: 320px; height: 50px; }
          @media(min-width: 500px) { .allindianpatents-top { width: 468px; height: 60px; } }
          @media(min-width: 800px) { .allindianpatents-top { width: 728px; height: 90px; } }
          </style>
          <center>
          </center>
          
          <div class="row-fluid">
	<div class="span8">

		<table class="table">
			<tr>
				<th>Title of Invention</th>
				<td><h1 style="font-size:large;">&quot;A VERTICAL MOS STRUCTURE&quot;</h1></td>
			</tr>
			<tr>
				<th>Abstract</th>
				<td>This invention relates to a vertical MOS structure. The MOS structure has field oxide structures having a Z shape gate oxide structure secured therebetween. A source/drain is provided on the lower surface of the upper and lower arm of said Z-shaped gate structure. A poly structure is provided on the vertical component of said Z-shape gated oxide.</td>
			</tr>
		</table>

					<style>
					.allindianpatents-post-abstract { width: 320px; height: 50px; }
					@media(min-width: 880px) { .allindianpatents-post-abstract { width: 468px; height: 60px; } }
					@media(min-width: 1267px) { .allindianpatents-post-abstract { width: 728px; height: 90px; } }
					</style>
					<center>
					<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
					<!-- AllIndianPatents-post-abstract -->
					<ins class="adsbygoogle allindianpatents-post-abstract"
					     style="display:inline-block"
					     data-ad-client="ca-pub-7914358224572760"
					     data-ad-slot="9152759240"></ins>
					<script>
					(adsbygoogle = window.adsbygoogle || []).push({});
					</script>					
					</center>

		<table class="table">
			<tr>
				<th>Full Text</th>
				<td>This  invention  relates to  a  vertical  MOS structure.<br>
Silicon  MOS technology has  made  tremendous<br>
progress in last few years. MOS is one of the most fascinating devices ever known. Reduction of feature<br>
size to get more packing density and better performance is one of the focus areas for the research and<br>
development in this field. Although interconnection layers are successfully being stacked in the vertical<br>
direction, the attempts to develop vertical MOS structures are not yet successful. About a decade ago,<br>
vertical MOS structure using poly silicon had been tried. However, this could not find any practical use<br>
as the mobility of poly silicon is very low as compared to single crystal silicon.<br>
The reduction of channel length always impose<br>
challenges as per scaling rules. Problems due to drain induced barrier lowering (DIBL), channel length<br>
modulation, lowering of threshold voltage (VT), hot electron degradation, parasitic bipolar switch on (snap<br>
back) etc. have to be taken care during design and fabrication of the smaller channel length MOS devices.<br>
Several parameters have to be optimized to get best<br>
results.   For example to obtain low value of leakage,<br>
higher V_ ^s to be targeted. Smaller junctiondepth (X .), lightly doped drain (LDD) structure, control of line width of gate (Poly), etc. are becoming complicated, as the channel length is going below 0.5 um, and generally being tackled by high cost equipments<br>
An  object of this invention is to propose  a new  vertical  MOS  structure  having  several  distinct advantages compared to conventional MOS structures.<br>
Another  object  of  this  invention  is   to propose  a  new vertical MOS structure  having  improved packing density and better performance.<br>
Yet  another object of this invention  is  to propose a new vertical MOS structure which can be easily integrated with standard MOS technologies.<br>
According to this invention there is provided a vertical MOS structure characterised in that field oxide structures (1) having a Z shape gate oxide structure (3) secured therebetween, a source/drain (2) being provided on the lower surface of the upper 3(a) and lower arm 3(b) of said Z-shaped gate structure, a poly structure (4) being provided on the vertical component 3(c) of said Z-shaped gate oxide (3).<br>
In accordance with this invention field oxide structures are secured at the end of a gate oxide structure provided in the Z shape. A source/drain structure is provided on the lower surface of the upper and lower arms of the Z shape gate oxide structure. A poly structure provided on the vertical portion of the Z shape gate oxide structure and is extended on the upper surface of said gate oxide structure.<br>
riKSCRIPTlOHOr THE ACCOMPANYING DRAWINGS.<br>
A mask structure according to a preferred embodiment is herein described and illustrated in the accompanying drawings wherein:<br>
Fig. i shows the NMOS structure known in the art. Fig. 2 shows vertical NMOS structure and Fig. 3 shows sectional view of NMOS vertical structure.<br>
Referring to the drawings particularly fig. 1 the  NMOS  structure comprises field oxide  structure  1<br>
having source/drain structure 2.  provided at the ends of the field oxide structure, which are facing towards each<br>
other.  A gate oxide structure 3 is provided between the! source/drain  structure 2 to connect, said  structures  1<br>
with  each other. A poly structure 4 is provided on  the| upper surface of the gate oxide structure 3.  A spacer 5<br>
is  provided on both the sides of the poly  and/or  gate oxide  3.  These features are as such known in  the  art<br>
and  do  not constitute the inventive features  of  this invention.<br>
Specifically according to this invention  the<br>
NMOS   structure  comprises  field  oxide  structure   1 provided  on  either  ends of a  Z  shaped  gate  oxides<br>
structure 3. Source/drain structure 2 are provided  on, the  lower surface of the upper arm 3(a) and  lower  arm<br>
3(b) of the gate oxide structure.  A poly structure 4 is provided  on one side of the vertical arm 3(c) of the  Z<br>
shape gate oxide structure 3. The ends of the poly structure 4 being extended on the upper surface of the<br>
upper arm 3(a) and 3(b) of the gate oxide structure 3 near the vertical arm 3(c) of the structure 3.<br>
Reference  is now made to fig. 3 wherein  the<br>
topological diagram of mask layout is shown. A plurality of  metal  structures  6  having  contacts  7   provided<br>
therewith are disposed in an active structure 8 which is disposed in a PMOS structure 9.  The  PMOS structure  is<br>
disposed  in  an  N  tub  10  required  only  for   PMOS structure.  The gate structures 11 provided on both  the<br>
sides  of a etch mask 12 are disposed into  said  active structure 8 having a metal structure 6 provided  between<br>
the gate structures 11.<br>
Although  only a MOS structure/transistor  is<br>
shown     in     the    drawings.      However,     PMOS structure/transistor can  also be realized.  The process<br>
for   the  fabrication/manufacture  is  shown   in   the following table 1.<br>
Table-1:	A Typical Process Flow lor Fabrication of Vertical NMOS structure.<br>
(Table Removed)<br>
Standard CMOS process parameter (except at serial # 11 &amp; 16) can be used. In case, definition of<br>
N+of the vertical transistor is done during N+source/drain of the conventional transistor then only<br>
step at serial no. 11 will be different.<br>
After  17, conventional process flow  can  be used.   However,  as explained later LDD  process  which<br>
generally requries two masking steps will not be required. It is clear from Table i that this structure<br>
can easily be integrated with conventional CMOS process. The effective channel length will be decided by step<br>
height on silicon and junction depths of N+-. Therefore deep submicron channel length can be fabricated even<br>
without high precision state of the art lithography and etching tools. However, it must be noted that it is not<br>
possible to vary channel length of these structures once the process is defined. Transistor width of this<br>
structure can be defined by mask and can be varied. Therefore in some applications, which require larger<br>
channel lengths (more than the minimum), the vertical transistors have to be integrated with conventional ones<br>
and will need three extra masks, 1 for creating vertical step  and  2  for N+- and  P+  source  drains.   However,<br>
separate  masks for N+ and P+ will not be   required  if<br>
these  are  done  along  with  source—drain  implant  of conventional   transistors.    This   may   have    some<br>
performance  penalty.   However, it must  be  noted that since  LDD  structures  are  not   required  for  higher<br>
channel lengths, steps which generally includes 2 masks, can be* eliminated from the process.<br>
The  topological  diagrams  giving  the  mask layout  for  a NMOS and PWOS  vertical  transistors  are<br>
shown in fig. 2.<br>
The  structure of the present  invention  has<br>
several advantages as given below:<br>
a)	Improvement of the packing density as the  channel<br>
length is denied in the vertical direction.<br>
b)	Enhance DIBL and snapback resistance and therefore<br>
can   have  better  performance  as  compared   to<br>
conventional MOS structure, c)     Deep submicron Left can be obtained  without  any<br>
limitation  being imposed by the  capabilities  of<br>
lithography and etching tools, d)     Elimination of some of the most critical  process<br>
modules.<br><br><br>
WE CLAIM;<br>
1.	A   vertical   MOS   structure   characterised   in   that   field   oxide<br>
structures (1) having a Z shape gate oxide structure (3) secured<br>
therebetween, a source/drain (2)  being provided on the lower<br>
surface of the upper 3(a) and lower arm 3(b) of said Z-shaped gate<br>
structure,  a poly structure (4)  being provided on the vertical<br>
component 3(c) of said Z-shaped gate oxide (3).<br>
2.	A vertical MOS Structure as claimed in claim 1 wherein the ends of<br>
said poly structure (4) are extended on the upper surface of said<br>
upper 3(a)  and lower arms  (3b)  of the Z shaped gate  oxide<br>
structure (3).<br><br></td>
			</tr>
		</table>	
		<br>
		<h3>Documents:</h3>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1hYnN0cmFjdC5wZGY=" target="_blank" style="word-wrap:break-word;">2625-del-1997-abstract.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1jbGFpbXMucGRm" target="_blank" style="word-wrap:break-word;">2625-del-1997-claims.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1jb3JyZXNwb25kZW5jZS1vdGhlcnMucGRm" target="_blank" style="word-wrap:break-word;">2625-del-1997-correspondence-others.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1jb3JyZXNwb25kZW5jZS1wby5wZGY=" target="_blank" style="word-wrap:break-word;">2625-del-1997-correspondence-po.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1kZXNjcmlwdGlvbiAoY29tcGxldGUpLnBkZg==" target="_blank" style="word-wrap:break-word;">2625-del-1997-description (complete).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1kcmF3aW5ncy5wZGY=" target="_blank" style="word-wrap:break-word;">2625-del-1997-drawings.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1mb3JtLTEucGRm" target="_blank" style="word-wrap:break-word;">2625-del-1997-form-1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1mb3JtLTE5LnBkZg==" target="_blank" style="word-wrap:break-word;">2625-del-1997-form-19.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1mb3JtLTIucGRm" target="_blank" style="word-wrap:break-word;">2625-del-1997-form-2.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1mb3JtLTMucGRm" target="_blank" style="word-wrap:break-word;">2625-del-1997-form-3.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1mb3JtLTUucGRm" target="_blank" style="word-wrap:break-word;">2625-del-1997-form-5.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1mb3JtLTYucGRm" target="_blank" style="word-wrap:break-word;">2625-del-1997-form-6.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MjYyNS1kZWwtMTk5Ny1ncGEucGRm" target="_blank" style="word-wrap:break-word;">2625-del-1997-gpa.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=YWJzdHJhY3QuanBn" target="_blank" style="word-wrap:break-word;">abstract.jpg</a></p>
		<br>
		<div class="pull-left">
			<a href="232382-fault-tolerant-power-supply-circuit.html">&laquo; Previous Patent</a>
		</div>
		<div class="pull-right">
			<a href="232384-a-process-for-preparation-of-creep-resistant-polypropylene.html">Next Patent &raquo;</a>
		</div>			
	</div><!-- /span8 -->
	<div class="span4">
		<div class="well infobox">
			<table class="table table-condensed">
				<tr>
					<th>Patent Number</th>
					<td>232383</td>
				</tr>
				<tr>
					<th>Indian Patent Application Number</th>
					<td>2625/DEL/1997</td>
				</tr>
				<tr>
					<th>PG Journal Number</th>
					<td>13/2009</td>
				</tr>
				<tr>
					<th>Publication Date</th>
					<td>27-Mar-2009</td>
				</tr>
				<tr>
					<th>Grant Date</th>
					<td>16-Mar-2009</td>
				</tr>
				<tr>
					<th>Date of Filing</th>
					<td>15-Sep-1997</td>
				</tr>
				<tr>
					<th>Name of Patentee</th>
					<td>SEMICONDUCTER COMPLEX LIMITED</td>
				</tr>
				<tr>
					<th>Applicant Address</th>
					<td>PHASE-VIII, SAS NAGAR (NEAR CHANDIGARH), PUNJAB-160 059, INDIA.</td>
				</tr>
				<tr>
					<td colspan=2>
								<h5>Inventors:</h5>
								<table class="table">
									<tr>
										<th>#</th>
										<th>Inventor's Name</th>
										<th>Inventor's Address</th>
									</tr>

										<tr>
											<td>1</td>
											<td>DR. JATINDRA NATH ROY</td>
											<td>S.C.L. PHASE-VIII, S.A.S NAGAR (NEAR CHANDIGARH), PUNJAB-160059, INDIA.</td>
										</tr>
										<tr>
											<td>2</td>
											<td>MR. GOUTAM KUMAR BHAUMIK</td>
											<td>S.C.L. PHASE-VIII, S.A.S NAGAR (NEAR CHANDIGARH), PUNJAB-160059, INDIA.</td>
										</tr>
								</table>
					</td>
				</tr>
				<tr>
					<th>PCT International Classification Number</th>
					<td>NA</td>
				</tr>
				<tr>
					<th>PCT International Application Number</th>
					<td>N/A</td>
				</tr>
				<tr>
					<th>PCT International Filing date</th>
					<td></td>
				</tr>
				<tr>
					<td colspan=2>
						<h5>PCT Conventions:</h5>
						<table class="table">
							<tr>
								<th>#</th>
								<th>PCT Application Number</th>
								<th>Date of Convention</th>
								<th>Priority Country</th>
							</tr>

								<tr>
									<td>1</td>
									<td></td>
									<td></td>
								    <td>NA</td>
								</tr>

						</table>
					</td>
				</tr>
			</table>
		</div><!-- /well -->
	</div><!-- /span4 -->
</div><!-- /row-fluid -->

        </div>

      </div><!--/row-->

      <footer class="footer">

        <style>
        .allindianpatents-footer { width: 320px; height: 50px; }
        @media(min-width: 500px) { .allindianpatents-footer { width: 468px; height: 60px; } }
        @media(min-width: 800px) { .allindianpatents-footer { width: 728px; height: 90px; } }
        </style>
        <center>
        </center>

        <p>&copy; All Indian Patents, 2013-2021.</p>
        <p>Patent data available in the public domain from Indian Patents Office, Department of Industrial Policy and Promotions, Ministry of Commerce and Industry, Government of India.</p>
      </footer>

    </div> <!-- /container -->

    <!-- Javascripts
    ================================================== -->
    <!-- Placed at the end of the document so the pages load faster -->
    <script src="../assets/application-95f297ff0d8d2015987f04b30593c800.js" type="text/javascript"></script>

    <!-- Start of StatCounter Code for Default Guide -->
    <script type="text/javascript">
    var sc_project=8902313; 
    var sc_invisible=1; 
    var sc_security="3c1f8147"; 
    var scJsHost = (("https:" == document.location.protocol) ?
    "https://secure." : "http://www.");
    document.write("<sc"+"ript type='text/javascript' src='" +
    scJsHost+
    "statcounter.com/counter/counter.js'></"+"script>");
    </script>
    <noscript><div class="statcounter"><a title="web stats"
    href="http://statcounter.com/free-web-stats/"
    target="_blank"><img class="statcounter"
    src="http://c.statcounter.com/8902313/0/3c1f8147/1/"
    alt="web stats"></a></div></noscript>
    <!-- End of StatCounter Code for Default Guide -->

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','http://www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-244143-31', 'allindianpatents.com');
      ga('send', 'pageview');

    </script>

  </body>

<!-- Mirrored from www.allindianpatents.com/patents/232383-a-vertical-mos-structure by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 13:07:40 GMT -->
</html>
