<stg><name>atan2_cordic<double></name>


<trans_list>

<trans id="138" from="1" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
</and_exp><and_exp><literal name="and_ln18_1" val="1"/>
</and_exp><and_exp><literal name="and_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="1" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="1" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="1" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="icmp_ln824_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="1" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="icmp_ln824_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="1" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="1"/>
<literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="1" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="1" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="1"/>
<literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="1" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln746_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln746_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="21" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="22" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="23" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="24" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="25" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %x_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x_in

]]></Node>
<StgValue><ssdm name="x_in_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %y_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %y_in

]]></Node>
<StgValue><ssdm name="y_in_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V = bitcast i64 %x_in_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="52" op_0_bw="64">
<![CDATA[
:5 %tmp_51 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
:6 %data_V_2 = bitcast i64 %y_in_read

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7 %p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="52" op_0_bw="64">
<![CDATA[
:9 %tmp_53 = trunc i64 %data_V_2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:10 %icmp_ln824 = icmp_eq  i11 %tmp_52, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln824"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:11 %icmp_ln828 = icmp_eq  i52 %tmp_53, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln828"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %xor_ln828 = xor i1 %icmp_ln828, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln828"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %and_ln18 = and i1 %icmp_ln824, i1 %xor_ln828

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln18 = br i1 %and_ln18, void %.critedge378, void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge378:0 %icmp_ln824_2 = icmp_eq  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln824_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.critedge378:1 %icmp_ln828_1 = icmp_eq  i52 %tmp_51, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln828_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge378:2 %xor_ln828_1 = xor i1 %icmp_ln828_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln828_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge378:3 %and_ln18_1 = and i1 %icmp_ln824_2, i1 %xor_ln828_1

]]></Node>
<StgValue><ssdm name="and_ln18_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge378:4 %br_ln18 = br i1 %and_ln18_1, void %.critedge379, void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge379:0 %icmp_ln824_3 = icmp_eq  i11 %tmp_52, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln824_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge379:1 %and_ln762 = and i1 %icmp_ln824_3, i1 %icmp_ln828

]]></Node>
<StgValue><ssdm name="and_ln762"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge379:2 %br_ln762 = br i1 %and_ln762, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln762"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge:0 %icmp_ln824_4 = icmp_eq  i11 %tmp, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln824_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:1 %and_ln766 = and i1 %icmp_ln824_4, i1 %icmp_ln828_1

]]></Node>
<StgValue><ssdm name="and_ln766"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln766 = br i1 %and_ln766, void, void

]]></Node>
<StgValue><ssdm name="br_ln766"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln771 = br i1 %icmp_ln824_3, void %.critedge265, void

]]></Node>
<StgValue><ssdm name="br_ln771"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge265:0 %br_ln776 = br i1 %icmp_ln824_4, void, void

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %tmp_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %p_Result_s, i1 %p_Result_32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln18_2 = and i1 %icmp_ln824_2, i1 %icmp_ln828_1

]]></Node>
<StgValue><ssdm name="and_ln18_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln18_3 = and i1 %icmp_ln824, i1 %icmp_ln828

]]></Node>
<StgValue><ssdm name="and_ln18_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln794 = br i1 %and_ln18_2, void %.critedge267, void

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge267:0 %br_ln808 = br i1 %and_ln18_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="63" op_0_bw="64">
<![CDATA[
:0 %p_Result_39 = trunc i64 %data_V_2

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="63">
<![CDATA[
:1 %zext_ln368 = zext i63 %p_Result_39

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
:2 %a = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_40 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_1 = zext i63 %p_Result_40

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
:5 %b = bitcast i64 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:6 %p_Result_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %p_Result_40

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:7 %p_Result_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %p_Result_39

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %icmp_ln824_5 = icmp_eq  i64 %p_Result_41, i64 %p_Result_42

]]></Node>
<StgValue><ssdm name="icmp_ln824_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln744 = br i1 %icmp_ln824_5, void, void %atan2_cordic_Q1<double>.exit

]]></Node>
<StgValue><ssdm name="br_ln744"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="icmp_ln824_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0 %icmp_ln746 = icmp_ne  i11 %tmp_52, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln746"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="icmp_ln824_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %icmp_ln746_1 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln746_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="icmp_ln824_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %tmp_9 = fcmp_ogt  i64 %a, i64 %b

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln794 = br i1 %and_ln18_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0 %switch_ln802 = switch i2 %tmp_s, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln802"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln805 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln804 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln804"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln806 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln806"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0 %switch_ln795 = switch i2 %tmp_s, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln795"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="1"/>
<literal name="tmp_s" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln798 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln798"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln797 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln797"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="1"/>
<literal name="tmp_s" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln799 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln799"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln772 = br i1 %p_Result_s, void %.critedge264, void

]]></Node>
<StgValue><ssdm name="br_ln772"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln762 = br i1 %p_Result_s, void, void

]]></Node>
<StgValue><ssdm name="br_ln762"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %or_ln746 = or i1 %icmp_ln828, i1 %icmp_ln746

]]></Node>
<StgValue><ssdm name="or_ln746"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %or_ln746_1 = or i1 %icmp_ln828_1, i1 %icmp_ln746_1

]]></Node>
<StgValue><ssdm name="or_ln746_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %and_ln746 = and i1 %or_ln746, i1 %or_ln746_1

]]></Node>
<StgValue><ssdm name="and_ln746"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %tmp_9 = fcmp_ogt  i64 %a, i64 %b

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln746_1 = and i1 %and_ln746, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln746_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln746 = br i1 %and_ln746_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln746"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="126">
<![CDATA[
:0 %tmp_i_64 = call i64 @atan2_generic<double>, i64 %a, i64 %b, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="tmp_i_64"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="126">
<![CDATA[
:0 %tmp_i_64 = call i64 @atan2_generic<double>, i64 %a, i64 %b, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="tmp_i_64"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln749 = br void %atan2_cordic_Q1<double>.exit

]]></Node>
<StgValue><ssdm name="br_ln749"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="126">
<![CDATA[
:0 %tmp_i = call i64 @atan2_generic<double>, i64 %b, i64 %a, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="126">
<![CDATA[
:0 %tmp_i = call i64 @atan2_generic<double>, i64 %b, i64 %a, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %sub_i = dsub i64 1.5708, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %sub_i = dsub i64 1.5708, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %sub_i = dsub i64 1.5708, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %sub_i = dsub i64 1.5708, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %sub_i = dsub i64 1.5708, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln747 = br void %atan2_cordic_Q1<double>.exit

]]></Node>
<StgValue><ssdm name="br_ln747"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
atan2_cordic_Q1<double>.exit:0 %c = phi i64 %sub_i, void, i64 %tmp_i_64, void, i64 0.785398, void

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
atan2_cordic_Q1<double>.exit:1 %d = dsub i64 3.14159, i64 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
atan2_cordic_Q1<double>.exit:1 %d = dsub i64 3.14159, i64 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="103" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
atan2_cordic_Q1<double>.exit:1 %d = dsub i64 3.14159, i64 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
atan2_cordic_Q1<double>.exit:1 %d = dsub i64 3.14159, i64 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
atan2_cordic_Q1<double>.exit:1 %d = dsub i64 3.14159, i64 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
atan2_cordic_Q1<double>.exit:2 %switch_ln818 = switch i2 %tmp_s, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln818"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
:0 %bitcast_ln822 = bitcast i64 %c

]]></Node>
<StgValue><ssdm name="bitcast_ln822"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %xor_ln822 = xor i64 %bitcast_ln822, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln822"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
:2 %bitcast_ln822_1 = bitcast i64 %xor_ln822

]]></Node>
<StgValue><ssdm name="bitcast_ln822_1"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln822 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln822"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln824 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln824"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
:0 %bitcast_ln826 = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="bitcast_ln826"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %xor_ln826 = xor i64 %bitcast_ln826, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln826"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
:2 %bitcast_ln826_1 = bitcast i64 %xor_ln826

]]></Node>
<StgValue><ssdm name="bitcast_ln826_1"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln826 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln826"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i64 %select_ln809, void, i64 %bitcast_ln521, void, i64 %bitcast_ln521_1, void, i64 %bitcast_ln521_2, void, i64 %bitcast_ln521_3, void, i64 %bitcast_ln521_4, void %.critedge264, i64 %bitcast_ln521_5, void, i64 -2.35619, void, i64 2.35619, void, i64 -0.785398, void, i64 -3.14159, void, i64 3.14159, void, i64 -0, void, i64 %bitcast_ln826_1, void, i64 %d, void, i64 %bitcast_ln822_1, void, i64 nan, void, i64 nan, void %.critedge378, i64 %c, void %atan2_cordic_Q1<double>.exit, i64 0.785398, void, i64 0, void

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln830 = ret i64 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln830"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="118" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %select_ln809 = select i1 %p_Result_32, i64 -1.5708, i64 1.5708

]]></Node>
<StgValue><ssdm name="select_ln809"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln830 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:0 %p_Result_38 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 4609753056924675352

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
:1 %bitcast_ln521_5 = bitcast i64 %p_Result_38

]]></Node>
<StgValue><ssdm name="bitcast_ln521_5"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln777 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln777"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="123" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.critedge264:0 %p_Result_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 0

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
.critedge264:1 %bitcast_ln521_4 = bitcast i64 %p_Result_37

]]></Node>
<StgValue><ssdm name="bitcast_ln521_4"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.critedge264:2 %br_ln775 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln775"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="126" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:0 %p_Result_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 4614256656552045848

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="127" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
:1 %bitcast_ln521_3 = bitcast i64 %p_Result_36

]]></Node>
<StgValue><ssdm name="bitcast_ln521_3"/></StgValue>
</operation>

<operation id="128" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln773 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln773"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:0 %p_Result_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 4609753056924675352

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
:1 %bitcast_ln521_2 = bitcast i64 %p_Result_35

]]></Node>
<StgValue><ssdm name="bitcast_ln521_2"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln767 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln767"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="132" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:0 %p_Result_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 0

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64">
<![CDATA[
:1 %bitcast_ln521_1 = bitcast i64 %p_Result_34

]]></Node>
<StgValue><ssdm name="bitcast_ln521_1"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln765 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln765"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="135" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:0 %p_Result_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_32, i63 4614256656552045848

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="136" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
:1 %bitcast_ln521 = bitcast i64 %p_Result_33

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="137" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln763 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="183" name="y_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="y_in"/></StgValue>
</port>
<port id="184" name="x_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x_in"/></StgValue>
</port>
<port id="185" name="cordic_ctab_table_128_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="cordic_ctab_table_128_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="187" from="_ssdm_op_Read.ap_auto.double" to="x_in_read" fromId="186" toId="26">
</dataflow>
<dataflow id="188" from="x_in" to="x_in_read" fromId="184" toId="26">
</dataflow>
<dataflow id="189" from="_ssdm_op_Read.ap_auto.double" to="y_in_read" fromId="186" toId="27">
</dataflow>
<dataflow id="190" from="y_in" to="y_in_read" fromId="183" toId="27">
</dataflow>
<dataflow id="191" from="x_in_read" to="data_V" fromId="26" toId="28">
</dataflow>
<dataflow id="193" from="_ssdm_op_BitSelect.i1.i64.i32" to="p_Result_s" fromId="192" toId="29">
</dataflow>
<dataflow id="194" from="data_V" to="p_Result_s" fromId="28" toId="29">
</dataflow>
<dataflow id="196" from="StgValue_195" to="p_Result_s" fromId="195" toId="29">
</dataflow>
<dataflow id="198" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp" fromId="197" toId="30">
</dataflow>
<dataflow id="199" from="data_V" to="tmp" fromId="28" toId="30">
</dataflow>
<dataflow id="201" from="StgValue_200" to="tmp" fromId="200" toId="30">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp" fromId="202" toId="30">
</dataflow>
<dataflow id="204" from="data_V" to="tmp_51" fromId="28" toId="31">
</dataflow>
<dataflow id="205" from="y_in_read" to="data_V_2" fromId="27" toId="32">
</dataflow>
<dataflow id="206" from="_ssdm_op_BitSelect.i1.i64.i32" to="p_Result_32" fromId="192" toId="33">
</dataflow>
<dataflow id="207" from="data_V_2" to="p_Result_32" fromId="32" toId="33">
</dataflow>
<dataflow id="208" from="StgValue_195" to="p_Result_32" fromId="195" toId="33">
</dataflow>
<dataflow id="209" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_52" fromId="197" toId="34">
</dataflow>
<dataflow id="210" from="data_V_2" to="tmp_52" fromId="32" toId="34">
</dataflow>
<dataflow id="211" from="StgValue_200" to="tmp_52" fromId="200" toId="34">
</dataflow>
<dataflow id="212" from="StgValue_202" to="tmp_52" fromId="202" toId="34">
</dataflow>
<dataflow id="213" from="data_V_2" to="tmp_53" fromId="32" toId="35">
</dataflow>
<dataflow id="214" from="tmp_52" to="icmp_ln824" fromId="34" toId="36">
</dataflow>
<dataflow id="216" from="StgValue_215" to="icmp_ln824" fromId="215" toId="36">
</dataflow>
<dataflow id="217" from="tmp_53" to="icmp_ln828" fromId="35" toId="37">
</dataflow>
<dataflow id="219" from="StgValue_218" to="icmp_ln828" fromId="218" toId="37">
</dataflow>
<dataflow id="220" from="icmp_ln828" to="xor_ln828" fromId="37" toId="38">
</dataflow>
<dataflow id="222" from="StgValue_221" to="xor_ln828" fromId="221" toId="38">
</dataflow>
<dataflow id="223" from="icmp_ln824" to="and_ln18" fromId="36" toId="39">
</dataflow>
<dataflow id="224" from="xor_ln828" to="and_ln18" fromId="38" toId="39">
</dataflow>
<dataflow id="225" from="and_ln18" to="br_ln18" fromId="39" toId="40">
</dataflow>
<dataflow id="226" from="tmp" to="icmp_ln824_2" fromId="30" toId="41">
</dataflow>
<dataflow id="227" from="StgValue_215" to="icmp_ln824_2" fromId="215" toId="41">
</dataflow>
<dataflow id="228" from="tmp_51" to="icmp_ln828_1" fromId="31" toId="42">
</dataflow>
<dataflow id="229" from="StgValue_218" to="icmp_ln828_1" fromId="218" toId="42">
</dataflow>
<dataflow id="230" from="icmp_ln828_1" to="xor_ln828_1" fromId="42" toId="43">
</dataflow>
<dataflow id="231" from="StgValue_221" to="xor_ln828_1" fromId="221" toId="43">
</dataflow>
<dataflow id="232" from="icmp_ln824_2" to="and_ln18_1" fromId="41" toId="44">
</dataflow>
<dataflow id="233" from="xor_ln828_1" to="and_ln18_1" fromId="43" toId="44">
</dataflow>
<dataflow id="234" from="and_ln18_1" to="br_ln18" fromId="44" toId="45">
</dataflow>
<dataflow id="235" from="tmp_52" to="icmp_ln824_3" fromId="34" toId="46">
</dataflow>
<dataflow id="237" from="StgValue_236" to="icmp_ln824_3" fromId="236" toId="46">
</dataflow>
<dataflow id="238" from="icmp_ln824_3" to="and_ln762" fromId="46" toId="47">
</dataflow>
<dataflow id="239" from="icmp_ln828" to="and_ln762" fromId="37" toId="47">
</dataflow>
<dataflow id="240" from="and_ln762" to="br_ln762" fromId="47" toId="48">
</dataflow>
<dataflow id="241" from="tmp" to="icmp_ln824_4" fromId="30" toId="49">
</dataflow>
<dataflow id="242" from="StgValue_236" to="icmp_ln824_4" fromId="236" toId="49">
</dataflow>
<dataflow id="243" from="icmp_ln824_4" to="and_ln766" fromId="49" toId="50">
</dataflow>
<dataflow id="244" from="icmp_ln828_1" to="and_ln766" fromId="42" toId="50">
</dataflow>
<dataflow id="245" from="and_ln766" to="br_ln766" fromId="50" toId="51">
</dataflow>
<dataflow id="246" from="icmp_ln824_3" to="br_ln771" fromId="46" toId="52">
</dataflow>
<dataflow id="247" from="icmp_ln824_4" to="br_ln776" fromId="49" toId="53">
</dataflow>
<dataflow id="249" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="tmp_s" fromId="248" toId="54">
</dataflow>
<dataflow id="250" from="p_Result_s" to="tmp_s" fromId="29" toId="54">
</dataflow>
<dataflow id="251" from="p_Result_32" to="tmp_s" fromId="33" toId="54">
</dataflow>
<dataflow id="252" from="icmp_ln824_2" to="and_ln18_2" fromId="41" toId="55">
</dataflow>
<dataflow id="253" from="icmp_ln828_1" to="and_ln18_2" fromId="42" toId="55">
</dataflow>
<dataflow id="254" from="icmp_ln824" to="and_ln18_3" fromId="36" toId="56">
</dataflow>
<dataflow id="255" from="icmp_ln828" to="and_ln18_3" fromId="37" toId="56">
</dataflow>
<dataflow id="256" from="and_ln18_2" to="br_ln794" fromId="55" toId="57">
</dataflow>
<dataflow id="257" from="and_ln18_3" to="br_ln808" fromId="56" toId="58">
</dataflow>
<dataflow id="258" from="data_V_2" to="p_Result_39" fromId="32" toId="59">
</dataflow>
<dataflow id="259" from="p_Result_39" to="zext_ln368" fromId="59" toId="60">
</dataflow>
<dataflow id="260" from="zext_ln368" to="a" fromId="60" toId="61">
</dataflow>
<dataflow id="261" from="data_V" to="p_Result_40" fromId="28" toId="62">
</dataflow>
<dataflow id="262" from="p_Result_40" to="zext_ln368_1" fromId="62" toId="63">
</dataflow>
<dataflow id="263" from="zext_ln368_1" to="b" fromId="63" toId="64">
</dataflow>
<dataflow id="265" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="p_Result_41" fromId="264" toId="65">
</dataflow>
<dataflow id="267" from="StgValue_266" to="p_Result_41" fromId="266" toId="65">
</dataflow>
<dataflow id="268" from="p_Result_40" to="p_Result_41" fromId="62" toId="65">
</dataflow>
<dataflow id="269" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="p_Result_42" fromId="264" toId="66">
</dataflow>
<dataflow id="270" from="StgValue_266" to="p_Result_42" fromId="266" toId="66">
</dataflow>
<dataflow id="271" from="p_Result_39" to="p_Result_42" fromId="59" toId="66">
</dataflow>
<dataflow id="272" from="p_Result_41" to="icmp_ln824_5" fromId="65" toId="67">
</dataflow>
<dataflow id="273" from="p_Result_42" to="icmp_ln824_5" fromId="66" toId="67">
</dataflow>
<dataflow id="274" from="icmp_ln824_5" to="br_ln744" fromId="67" toId="68">
</dataflow>
<dataflow id="275" from="tmp_52" to="icmp_ln746" fromId="34" toId="69">
</dataflow>
<dataflow id="276" from="StgValue_215" to="icmp_ln746" fromId="215" toId="69">
</dataflow>
<dataflow id="277" from="tmp" to="icmp_ln746_1" fromId="30" toId="70">
</dataflow>
<dataflow id="278" from="StgValue_215" to="icmp_ln746_1" fromId="215" toId="70">
</dataflow>
<dataflow id="279" from="a" to="tmp_9" fromId="61" toId="71">
</dataflow>
<dataflow id="280" from="b" to="tmp_9" fromId="64" toId="71">
</dataflow>
<dataflow id="281" from="and_ln18_3" to="br_ln794" fromId="56" toId="72">
</dataflow>
<dataflow id="282" from="tmp_s" to="switch_ln802" fromId="54" toId="73">
</dataflow>
<dataflow id="284" from="StgValue_283" to="switch_ln802" fromId="283" toId="73">
</dataflow>
<dataflow id="286" from="StgValue_285" to="switch_ln802" fromId="285" toId="73">
</dataflow>
<dataflow id="288" from="StgValue_287" to="switch_ln802" fromId="287" toId="73">
</dataflow>
<dataflow id="289" from="tmp_s" to="switch_ln795" fromId="54" toId="77">
</dataflow>
<dataflow id="290" from="StgValue_283" to="switch_ln795" fromId="283" toId="77">
</dataflow>
<dataflow id="291" from="StgValue_285" to="switch_ln795" fromId="285" toId="77">
</dataflow>
<dataflow id="292" from="StgValue_287" to="switch_ln795" fromId="287" toId="77">
</dataflow>
<dataflow id="293" from="p_Result_s" to="br_ln772" fromId="29" toId="81">
</dataflow>
<dataflow id="294" from="p_Result_s" to="br_ln762" fromId="29" toId="82">
</dataflow>
<dataflow id="295" from="icmp_ln828" to="or_ln746" fromId="37" toId="83">
</dataflow>
<dataflow id="296" from="icmp_ln746" to="or_ln746" fromId="69" toId="83">
</dataflow>
<dataflow id="297" from="icmp_ln828_1" to="or_ln746_1" fromId="42" toId="84">
</dataflow>
<dataflow id="298" from="icmp_ln746_1" to="or_ln746_1" fromId="70" toId="84">
</dataflow>
<dataflow id="299" from="or_ln746" to="and_ln746" fromId="83" toId="85">
</dataflow>
<dataflow id="300" from="or_ln746_1" to="and_ln746" fromId="84" toId="85">
</dataflow>
<dataflow id="301" from="a" to="tmp_9" fromId="61" toId="86">
</dataflow>
<dataflow id="302" from="b" to="tmp_9" fromId="64" toId="86">
</dataflow>
<dataflow id="303" from="and_ln746" to="and_ln746_1" fromId="85" toId="87">
</dataflow>
<dataflow id="304" from="tmp_9" to="and_ln746_1" fromId="86" toId="87">
</dataflow>
<dataflow id="305" from="and_ln746_1" to="br_ln746" fromId="87" toId="88">
</dataflow>
<dataflow id="307" from="atan2_generic<double>" to="tmp_i_64" fromId="306" toId="89">
</dataflow>
<dataflow id="308" from="a" to="tmp_i_64" fromId="61" toId="89">
</dataflow>
<dataflow id="309" from="b" to="tmp_i_64" fromId="64" toId="89">
</dataflow>
<dataflow id="310" from="cordic_ctab_table_128_V" to="tmp_i_64" fromId="185" toId="89">
</dataflow>
<dataflow id="311" from="atan2_generic<double>" to="tmp_i_64" fromId="306" toId="90">
</dataflow>
<dataflow id="312" from="a" to="tmp_i_64" fromId="61" toId="90">
</dataflow>
<dataflow id="313" from="b" to="tmp_i_64" fromId="64" toId="90">
</dataflow>
<dataflow id="314" from="cordic_ctab_table_128_V" to="tmp_i_64" fromId="185" toId="90">
</dataflow>
<dataflow id="315" from="atan2_generic<double>" to="tmp_i" fromId="306" toId="92">
</dataflow>
<dataflow id="316" from="b" to="tmp_i" fromId="64" toId="92">
</dataflow>
<dataflow id="317" from="a" to="tmp_i" fromId="61" toId="92">
</dataflow>
<dataflow id="318" from="cordic_ctab_table_128_V" to="tmp_i" fromId="185" toId="92">
</dataflow>
<dataflow id="319" from="atan2_generic<double>" to="tmp_i" fromId="306" toId="93">
</dataflow>
<dataflow id="320" from="b" to="tmp_i" fromId="64" toId="93">
</dataflow>
<dataflow id="321" from="a" to="tmp_i" fromId="61" toId="93">
</dataflow>
<dataflow id="322" from="cordic_ctab_table_128_V" to="tmp_i" fromId="185" toId="93">
</dataflow>
<dataflow id="324" from="StgValue_323" to="sub_i" fromId="323" toId="94">
</dataflow>
<dataflow id="325" from="tmp_i" to="sub_i" fromId="93" toId="94">
</dataflow>
<dataflow id="326" from="StgValue_323" to="sub_i" fromId="323" toId="95">
</dataflow>
<dataflow id="327" from="tmp_i" to="sub_i" fromId="93" toId="95">
</dataflow>
<dataflow id="328" from="StgValue_323" to="sub_i" fromId="323" toId="96">
</dataflow>
<dataflow id="329" from="tmp_i" to="sub_i" fromId="93" toId="96">
</dataflow>
<dataflow id="330" from="StgValue_323" to="sub_i" fromId="323" toId="97">
</dataflow>
<dataflow id="331" from="tmp_i" to="sub_i" fromId="93" toId="97">
</dataflow>
<dataflow id="332" from="StgValue_323" to="sub_i" fromId="323" toId="98">
</dataflow>
<dataflow id="333" from="tmp_i" to="sub_i" fromId="93" toId="98">
</dataflow>
<dataflow id="334" from="sub_i" to="c" fromId="98" toId="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="335" from="br_ln747" to="c" fromId="99" toId="100">
</dataflow>
<dataflow id="336" from="tmp_i_64" to="c" fromId="90" toId="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="337" from="br_ln749" to="c" fromId="91" toId="100">
</dataflow>
<dataflow id="339" from="StgValue_338" to="c" fromId="338" toId="100">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="icmp_ln824_5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="340" from="br_ln744" to="c" fromId="68" toId="100">
</dataflow>
<dataflow id="342" from="StgValue_341" to="d" fromId="341" toId="101">
</dataflow>
<dataflow id="343" from="c" to="d" fromId="100" toId="101">
</dataflow>
<dataflow id="344" from="StgValue_341" to="d" fromId="341" toId="102">
</dataflow>
<dataflow id="345" from="c" to="d" fromId="100" toId="102">
</dataflow>
<dataflow id="346" from="StgValue_341" to="d" fromId="341" toId="103">
</dataflow>
<dataflow id="347" from="c" to="d" fromId="100" toId="103">
</dataflow>
<dataflow id="348" from="StgValue_341" to="d" fromId="341" toId="104">
</dataflow>
<dataflow id="349" from="c" to="d" fromId="100" toId="104">
</dataflow>
<dataflow id="350" from="StgValue_341" to="d" fromId="341" toId="105">
</dataflow>
<dataflow id="351" from="c" to="d" fromId="100" toId="105">
</dataflow>
<dataflow id="352" from="tmp_s" to="switch_ln818" fromId="54" toId="106">
</dataflow>
<dataflow id="353" from="StgValue_283" to="switch_ln818" fromId="283" toId="106">
</dataflow>
<dataflow id="354" from="StgValue_285" to="switch_ln818" fromId="285" toId="106">
</dataflow>
<dataflow id="355" from="StgValue_287" to="switch_ln818" fromId="287" toId="106">
</dataflow>
<dataflow id="356" from="c" to="bitcast_ln822" fromId="100" toId="107">
</dataflow>
<dataflow id="357" from="bitcast_ln822" to="xor_ln822" fromId="107" toId="108">
</dataflow>
<dataflow id="359" from="StgValue_358" to="xor_ln822" fromId="358" toId="108">
</dataflow>
<dataflow id="360" from="xor_ln822" to="bitcast_ln822_1" fromId="108" toId="109">
</dataflow>
<dataflow id="361" from="d" to="bitcast_ln826" fromId="105" toId="112">
</dataflow>
<dataflow id="362" from="bitcast_ln826" to="xor_ln826" fromId="112" toId="113">
</dataflow>
<dataflow id="363" from="StgValue_358" to="xor_ln826" fromId="358" toId="113">
</dataflow>
<dataflow id="364" from="xor_ln826" to="bitcast_ln826_1" fromId="113" toId="114">
</dataflow>
<dataflow id="365" from="select_ln809" to="UnifiedRetVal" fromId="118" toId="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="366" from="br_ln830" to="UnifiedRetVal" fromId="119" toId="116">
</dataflow>
<dataflow id="367" from="bitcast_ln521" to="UnifiedRetVal" fromId="136" toId="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="368" from="br_ln763" to="UnifiedRetVal" fromId="137" toId="116">
</dataflow>
<dataflow id="369" from="bitcast_ln521_1" to="UnifiedRetVal" fromId="133" toId="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="370" from="br_ln765" to="UnifiedRetVal" fromId="134" toId="116">
</dataflow>
<dataflow id="371" from="bitcast_ln521_2" to="UnifiedRetVal" fromId="130" toId="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="372" from="br_ln767" to="UnifiedRetVal" fromId="131" toId="116">
</dataflow>
<dataflow id="373" from="bitcast_ln521_3" to="UnifiedRetVal" fromId="127" toId="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="374" from="br_ln773" to="UnifiedRetVal" fromId="128" toId="116">
</dataflow>
<dataflow id="375" from="bitcast_ln521_4" to="UnifiedRetVal" fromId="124" toId="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="376" from="br_ln775" to="UnifiedRetVal" fromId="125" toId="116">
</dataflow>
<dataflow id="377" from="bitcast_ln521_5" to="UnifiedRetVal" fromId="121" toId="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="378" from="br_ln777" to="UnifiedRetVal" fromId="122" toId="116">
</dataflow>
<dataflow id="380" from="StgValue_379" to="UnifiedRetVal" fromId="379" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="1"/>
<literal name="tmp_s" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="381" from="br_ln799" to="UnifiedRetVal" fromId="80" toId="116">
</dataflow>
<dataflow id="383" from="StgValue_382" to="UnifiedRetVal" fromId="382" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="1"/>
<literal name="tmp_s" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="384" from="br_ln798" to="UnifiedRetVal" fromId="78" toId="116">
</dataflow>
<dataflow id="386" from="StgValue_385" to="UnifiedRetVal" fromId="385" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="387" from="br_ln797" to="UnifiedRetVal" fromId="79" toId="116">
</dataflow>
<dataflow id="389" from="StgValue_388" to="UnifiedRetVal" fromId="388" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="390" from="br_ln806" to="UnifiedRetVal" fromId="76" toId="116">
</dataflow>
<dataflow id="391" from="StgValue_341" to="UnifiedRetVal" fromId="341" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="392" from="br_ln805" to="UnifiedRetVal" fromId="74" toId="116">
</dataflow>
<dataflow id="394" from="StgValue_393" to="UnifiedRetVal" fromId="393" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="395" from="br_ln804" to="UnifiedRetVal" fromId="75" toId="116">
</dataflow>
<dataflow id="396" from="bitcast_ln826_1" to="UnifiedRetVal" fromId="114" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="397" from="br_ln826" to="UnifiedRetVal" fromId="115" toId="116">
</dataflow>
<dataflow id="398" from="d" to="UnifiedRetVal" fromId="105" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="0"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="399" from="br_ln824" to="UnifiedRetVal" fromId="111" toId="116">
</dataflow>
<dataflow id="400" from="bitcast_ln822_1" to="UnifiedRetVal" fromId="109" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="401" from="br_ln822" to="UnifiedRetVal" fromId="110" toId="116">
</dataflow>
<dataflow id="403" from="StgValue_402" to="UnifiedRetVal" fromId="402" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="404" from="br_ln18" to="UnifiedRetVal" fromId="40" toId="116">
</dataflow>
<dataflow id="405" from="StgValue_402" to="UnifiedRetVal" fromId="402" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="406" from="br_ln18" to="UnifiedRetVal" fromId="45" toId="116">
</dataflow>
<dataflow id="407" from="c" to="UnifiedRetVal" fromId="100" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="408" from="switch_ln818" to="UnifiedRetVal" fromId="106" toId="116">
</dataflow>
<dataflow id="409" from="StgValue_338" to="UnifiedRetVal" fromId="338" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="410" from="switch_ln795" to="UnifiedRetVal" fromId="77" toId="116">
</dataflow>
<dataflow id="412" from="StgValue_411" to="UnifiedRetVal" fromId="411" toId="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="and_ln762" val="0"/>
<literal name="and_ln766" val="0"/>
<literal name="icmp_ln824_3" val="0"/>
<literal name="icmp_ln824_4" val="0"/>
<literal name="and_ln18_2" val="1"/>
<literal name="and_ln18_3" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="413" from="switch_ln802" to="UnifiedRetVal" fromId="73" toId="116">
</dataflow>
<dataflow id="414" from="UnifiedRetVal" to="ret_ln830" fromId="116" toId="117">
</dataflow>
<dataflow id="415" from="p_Result_32" to="select_ln809" fromId="33" toId="118">
</dataflow>
<dataflow id="417" from="StgValue_416" to="select_ln809" fromId="416" toId="118">
</dataflow>
<dataflow id="418" from="StgValue_323" to="select_ln809" fromId="323" toId="118">
</dataflow>
<dataflow id="419" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="p_Result_38" fromId="264" toId="120">
</dataflow>
<dataflow id="420" from="p_Result_32" to="p_Result_38" fromId="33" toId="120">
</dataflow>
<dataflow id="422" from="StgValue_421" to="p_Result_38" fromId="421" toId="120">
</dataflow>
<dataflow id="423" from="p_Result_38" to="bitcast_ln521_5" fromId="120" toId="121">
</dataflow>
<dataflow id="424" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="p_Result_37" fromId="264" toId="123">
</dataflow>
<dataflow id="425" from="p_Result_32" to="p_Result_37" fromId="33" toId="123">
</dataflow>
<dataflow id="427" from="StgValue_426" to="p_Result_37" fromId="426" toId="123">
</dataflow>
<dataflow id="428" from="p_Result_37" to="bitcast_ln521_4" fromId="123" toId="124">
</dataflow>
<dataflow id="429" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="p_Result_36" fromId="264" toId="126">
</dataflow>
<dataflow id="430" from="p_Result_32" to="p_Result_36" fromId="33" toId="126">
</dataflow>
<dataflow id="432" from="StgValue_431" to="p_Result_36" fromId="431" toId="126">
</dataflow>
<dataflow id="433" from="p_Result_36" to="bitcast_ln521_3" fromId="126" toId="127">
</dataflow>
<dataflow id="434" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="p_Result_35" fromId="264" toId="129">
</dataflow>
<dataflow id="435" from="p_Result_32" to="p_Result_35" fromId="33" toId="129">
</dataflow>
<dataflow id="436" from="StgValue_421" to="p_Result_35" fromId="421" toId="129">
</dataflow>
<dataflow id="437" from="p_Result_35" to="bitcast_ln521_2" fromId="129" toId="130">
</dataflow>
<dataflow id="438" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="p_Result_34" fromId="264" toId="132">
</dataflow>
<dataflow id="439" from="p_Result_32" to="p_Result_34" fromId="33" toId="132">
</dataflow>
<dataflow id="440" from="StgValue_426" to="p_Result_34" fromId="426" toId="132">
</dataflow>
<dataflow id="441" from="p_Result_34" to="bitcast_ln521_1" fromId="132" toId="133">
</dataflow>
<dataflow id="442" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="p_Result_33" fromId="264" toId="135">
</dataflow>
<dataflow id="443" from="p_Result_32" to="p_Result_33" fromId="33" toId="135">
</dataflow>
<dataflow id="444" from="StgValue_431" to="p_Result_33" fromId="431" toId="135">
</dataflow>
<dataflow id="445" from="p_Result_33" to="bitcast_ln521" fromId="135" toId="136">
</dataflow>
<dataflow id="446" from="and_ln18" to="StgValue_1" fromId="39" toId="1">
</dataflow>
<dataflow id="447" from="and_ln18_1" to="StgValue_1" fromId="44" toId="1">
</dataflow>
<dataflow id="448" from="and_ln762" to="StgValue_1" fromId="47" toId="1">
</dataflow>
<dataflow id="449" from="and_ln766" to="StgValue_1" fromId="50" toId="1">
</dataflow>
<dataflow id="450" from="icmp_ln824_3" to="StgValue_1" fromId="46" toId="1">
</dataflow>
<dataflow id="451" from="icmp_ln824_4" to="StgValue_1" fromId="49" toId="1">
</dataflow>
<dataflow id="452" from="and_ln18_2" to="StgValue_1" fromId="55" toId="1">
</dataflow>
<dataflow id="453" from="and_ln18_3" to="StgValue_1" fromId="56" toId="1">
</dataflow>
<dataflow id="454" from="icmp_ln824_5" to="StgValue_1" fromId="67" toId="1">
</dataflow>
<dataflow id="455" from="tmp_s" to="StgValue_1" fromId="54" toId="1">
</dataflow>
<dataflow id="456" from="tmp_s" to="StgValue_17" fromId="54" toId="17">
</dataflow>
<dataflow id="457" from="and_ln18" to="StgValue_18" fromId="39" toId="18">
</dataflow>
<dataflow id="458" from="and_ln18_1" to="StgValue_18" fromId="44" toId="18">
</dataflow>
<dataflow id="459" from="and_ln762" to="StgValue_18" fromId="47" toId="18">
</dataflow>
<dataflow id="460" from="and_ln766" to="StgValue_18" fromId="50" toId="18">
</dataflow>
<dataflow id="461" from="icmp_ln824_3" to="StgValue_18" fromId="46" toId="18">
</dataflow>
<dataflow id="462" from="icmp_ln824_4" to="StgValue_18" fromId="49" toId="18">
</dataflow>
<dataflow id="463" from="and_ln18_2" to="StgValue_18" fromId="55" toId="18">
</dataflow>
<dataflow id="464" from="and_ln18_3" to="StgValue_18" fromId="56" toId="18">
</dataflow>
<dataflow id="465" from="tmp_s" to="StgValue_18" fromId="54" toId="18">
</dataflow>
<dataflow id="466" from="and_ln746_1" to="StgValue_2" fromId="87" toId="2">
</dataflow>
<dataflow id="467" from="p_Result_s" to="StgValue_1" fromId="29" toId="1">
</dataflow>
</dataflows>


</stg>
