AuthorID,Author,Date,Content,Attachments,Reactions
"384390069412429834","polyfractal","2025-12-01T23:58:05.4350000+00:00","Think it would be possible to do a ""seamless"" tiling if you didn't need to dice the final wafer (and designed features large enough to overlap on the edges to account for overlay error)? or will foundries always enforce a certain border of dead space width around the die?

I guess you could just do a bunch of wirebonds between neighbors","",""
"756011607603019777","anfroholic","2025-12-02T00:26:46.4380000+00:00","These guys are trying that. Effectively the only thing between would be the metal layers for interconnect. 
https://www.cerebras.ai/chip","general_media/image-3DDF7.png",""
"384390069412429834","polyfractal","2025-12-02T00:28:13.9480000+00:00","oh right, I forgot about them! will do some closer reading and see if I can glean any details

 I was noodling over some future projects that could be meshed with 1000 chips, and was like ""why don't I just leave them all on the wafer?"" üòá   I'm sure there are tons of weird issues like power distribution and timing and such, but could be a fun way to abuse an older node like 180nm","","waferspace (1)"
"805909190333038612","trev5514","2025-12-02T01:18:46.7370000+00:00","125 petaflops! WOW! My chip deisgn is an AI accelerator and I'm hoping to hit GOPS! That is unbelievable!","","üëç (1)"
