{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761853000549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761853000549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 16:36:40 2025 " "Processing started: Thu Oct 30 16:36:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761853000549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853000549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Versao1 -c Versao1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Versao1 -c Versao1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853000550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761853000969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761853000969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp8bits " "Found entity 1: SomComp8bits" {  } { { "SomComp8bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp1bit " "Found entity 1: SomComp1bit" {  } { { "SomComp1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or8Bits " "Found entity 1: Or8Bits" {  } { { "Or8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Or8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 And8Bits " "Found entity 1: And8Bits" {  } { { "And8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/And8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file xor8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor8Bits " "Found entity 1: Xor8Bits" {  } { { "Xor8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Xor8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file not8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not8Bits " "Found entity 1: Not8Bits" {  } { { "Not8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Not8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador8Bits " "Found entity 1: Registrador8Bits" {  } { { "Registrador8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Registrador8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Soma soma Multiplicador.v(19) " "Verilog HDL Declaration information at Multiplicador.v(19): object \"Soma\" differs only in case from object \"soma\" in the same scope" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761853011044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcomp1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file subcomp1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubComp1bit " "Found entity 1: SubComp1bit" {  } { { "SubComp1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcomp8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file subcomp8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubComp8bits " "Found entity 1: SubComp8bits" {  } { { "SubComp8bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8por1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mult8por1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult8por1bit " "Found entity 1: Mult8por1bit" {  } { { "Mult8por1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mult8por1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1por1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1por1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1por1 " "Found entity 1: Mux1por1" {  } { { "Mux1por1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mux1por1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/FlipFlopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleffd.v 1 1 " "Found 1 design units, including 1 entities, in source file controleffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleFFD " "Found entity 1: ControleFFD" {  } { { "ControleFFD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleFFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp2Bits " "Found entity 1: SomComp2Bits" {  } { { "SomComp2Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp2Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador8Bits " "Found entity 1: Contador8Bits" {  } { { "Contador8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpninput.v 1 1 " "Found 1 design units, including 1 entities, in source file rpninput.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPNInput " "Found entity 1: RPNInput" {  } { { "RPNInput.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/RPNInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp16Bits " "Found entity 1: SomComp16Bits" {  } { { "SomComp16Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp16Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1por8.v 1 1 " "Found 1 design units, including 1 entities, in source file mult1por8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult1Por8 " "Found entity 1: Mult1Por8" {  } { { "Mult1Por8.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mult1Por8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp3Bits " "Found entity 1: SomComp3Bits" {  } { { "SomComp3Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp3Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemultiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file controlemultiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleMultiplicacao " "Found entity 1: ControleMultiplicacao" {  } { { "ControleMultiplicacao.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleMultiplicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlereg8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file controlereg8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleReg8Bits " "Found entity 1: ControleReg8Bits" {  } { { "ControleReg8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleReg8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761853011098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011098 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InpReg0 Multiplicador.v(105) " "Verilog HDL Implicit Net warning at Multiplicador.v(105): created implicit net for \"InpReg0\"" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853011098 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InpReg1 Multiplicador.v(111) " "Verilog HDL Implicit Net warning at Multiplicador.v(111): created implicit net for \"InpReg1\"" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853011098 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 ControleFFD.v(14) " "Verilog HDL Implicit Net warning at ControleFFD.v(14): created implicit net for \"T1\"" {  } { { "ControleFFD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleFFD.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761853011098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplicador " "Elaborating entity \"Multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761853011185 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "Cout Multiplicador.v(96) " "Verilog HDL Port Connection error at Multiplicador.v(96): output or inout port \"Cout\" must be connected to a structural net expression" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 96 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1761853011189 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761853011190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudos/UEFS/PBLs/CD - Problema 2/output_files/Versao1.map.smsg " "Generated suppressed messages file D:/Estudos/UEFS/PBLs/CD - Problema 2/output_files/Versao1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011287 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761853011383 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 30 16:36:51 2025 " "Processing ended: Thu Oct 30 16:36:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761853011383 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761853011383 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761853011383 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853011383 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761853012088 ""}
