// Seed: 3089405638
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 #(
    parameter id_20 = 32'd72,
    parameter id_22 = 32'd59,
    parameter id_28 = 32'd9,
    parameter id_44 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    _id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    _id_44,
    id_45
);
  output wire id_45;
  module_0 modCall_1 ();
  inout wire _id_44;
  output wire id_43;
  input wire id_42;
  input wire id_41;
  inout wire id_40;
  output wire id_39;
  output wire id_38;
  output wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  output wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire _id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire _id_22;
  inout wire id_21;
  input wire _id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout tri1 id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout uwire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  if (-1) wire id_46;
  else begin : LABEL_0
    assign id_10 = -1;
  end
  wire id_47;
  ;
  assign id_13 = id_34;
  struct packed {
    logic [id_20 : id_44] id_48;
    logic [-  id_22 : 1  +  id_28] id_49;
    logic id_50;
  } id_51;
  assign id_14 = id_5 * 1;
endmodule
