{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 17:01:02 2024 " "Info: Processing started: Sun May 19 17:01:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MDR -c MDR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MDR -c MDR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 32 -152 16 48 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MAR-8:inst9\|inst2 D5 CP 6.306 ns register " "Info: tsu for register \"MAR-8:inst9\|inst2\" (data pin = \"D5\", clock pin = \"CP\") is 6.306 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.227 ns + Longest pin register " "Info: + Longest pin to register delay is 9.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D5 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'D5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 152 -152 16 168 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.505 ns) + CELL(0.650 ns) 9.119 ns select-2:inst\|inst18~10 2 COMB LCCOMB_X13_Y14_N12 1 " "Info: 2: + IC(7.505 ns) + CELL(0.650 ns) = 9.119 ns; Loc. = LCCOMB_X13_Y14_N12; Fanout = 1; COMB Node = 'select-2:inst\|inst18~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.155 ns" { D5 select-2:inst|inst18~10 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.227 ns MAR-8:inst9\|inst2 3 REG LCFF_X13_Y14_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 9.227 ns; Loc. = LCFF_X13_Y14_N13; Fanout = 2; REG Node = 'MAR-8:inst9\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { select-2:inst|inst18~10 MAR-8:inst9|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.722 ns ( 18.66 % ) " "Info: Total cell delay = 1.722 ns ( 18.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.505 ns ( 81.34 % ) " "Info: Total interconnect delay = 7.505 ns ( 81.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.227 ns" { D5 select-2:inst|inst18~10 MAR-8:inst9|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.227 ns" { D5 {} D5~combout {} select-2:inst|inst18~10 {} MAR-8:inst9|inst2 {} } { 0.000ns 0.000ns 7.505ns 0.000ns } { 0.000ns 0.964ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.881 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 32 -152 16 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 32 -152 16 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.881 ns MAR-8:inst9\|inst2 3 REG LCFF_X13_Y14_N13 2 " "Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.881 ns; Loc. = LCFF_X13_Y14_N13; Fanout = 2; REG Node = 'MAR-8:inst9\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { CP~clkctrl MAR-8:inst9|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.03 % ) " "Info: Total cell delay = 1.816 ns ( 63.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 36.97 % ) " "Info: Total interconnect delay = 1.065 ns ( 36.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { CP CP~clkctrl MAR-8:inst9|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { CP {} CP~combout {} CP~clkctrl {} MAR-8:inst9|inst2 {} } { 0.000ns 0.000ns 0.139ns 0.926ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.227 ns" { D5 select-2:inst|inst18~10 MAR-8:inst9|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.227 ns" { D5 {} D5~combout {} select-2:inst|inst18~10 {} MAR-8:inst9|inst2 {} } { 0.000ns 0.000ns 7.505ns 0.000ns } { 0.000ns 0.964ns 0.650ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { CP CP~clkctrl MAR-8:inst9|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { CP {} CP~combout {} CP~clkctrl {} MAR-8:inst9|inst2 {} } { 0.000ns 0.000ns 0.139ns 0.926ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q7 MAR-8:inst9\|inst 9.642 ns register " "Info: tco from clock \"CP\" to destination pin \"Q7\" through register \"MAR-8:inst9\|inst\" is 9.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.881 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 32 -152 16 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 32 -152 16 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.881 ns MAR-8:inst9\|inst 3 REG LCFF_X13_Y14_N1 2 " "Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.881 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 2; REG Node = 'MAR-8:inst9\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { CP~clkctrl MAR-8:inst9|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.03 % ) " "Info: Total cell delay = 1.816 ns ( 63.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 36.97 % ) " "Info: Total interconnect delay = 1.065 ns ( 36.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { CP CP~clkctrl MAR-8:inst9|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { CP {} CP~combout {} CP~clkctrl {} MAR-8:inst9|inst {} } { 0.000ns 0.000ns 0.139ns 0.926ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.457 ns + Longest register pin " "Info: + Longest register to pin delay is 6.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:inst9\|inst 1 REG LCFF_X13_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 2; REG Node = 'MAR-8:inst9\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:inst9|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(3.106 ns) 6.457 ns Q7 2 PIN PIN_150 0 " "Info: 2: + IC(3.351 ns) + CELL(3.106 ns) = 6.457 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'Q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { MAR-8:inst9|inst Q7 } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 72 1160 1336 88 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 48.10 % ) " "Info: Total cell delay = 3.106 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.351 ns ( 51.90 % ) " "Info: Total interconnect delay = 3.351 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { MAR-8:inst9|inst Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.457 ns" { MAR-8:inst9|inst {} Q7 {} } { 0.000ns 3.351ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { CP CP~clkctrl MAR-8:inst9|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { CP {} CP~combout {} CP~clkctrl {} MAR-8:inst9|inst {} } { 0.000ns 0.000ns 0.139ns 0.926ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { MAR-8:inst9|inst Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.457 ns" { MAR-8:inst9|inst {} Q7 {} } { 0.000ns 3.351ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "1BUS2MDR M7 11.582 ns Longest " "Info: Longest tpd from source pin \"1BUS2MDR\" to destination pin \"M7\" is 11.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns 1BUS2MDR 1 PIN PIN_67 16 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 16; PIN Node = '1BUS2MDR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1BUS2MDR } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 344 -152 16 360 "1BUS2MDR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.220 ns) + CELL(3.368 ns) 11.582 ns M7 2 PIN PIN_201 0 " "Info: 2: + IC(7.220 ns) + CELL(3.368 ns) = 11.582 ns; Loc. = PIN_201; Fanout = 0; PIN Node = 'M7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.588 ns" { 1BUS2MDR M7 } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 56 1160 1336 72 "M7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.362 ns ( 37.66 % ) " "Info: Total cell delay = 4.362 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.220 ns ( 62.34 % ) " "Info: Total interconnect delay = 7.220 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.582 ns" { 1BUS2MDR M7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.582 ns" { 1BUS2MDR {} 1BUS2MDR~combout {} M7 {} } { 0.000ns 0.000ns 7.220ns } { 0.000ns 0.994ns 3.368ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MAR-8:inst9\|inst 1BUS2MDR CP -4.612 ns register " "Info: th for register \"MAR-8:inst9\|inst\" (data pin = \"1BUS2MDR\", clock pin = \"CP\") is -4.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.881 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 32 -152 16 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 32 -152 16 48 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.881 ns MAR-8:inst9\|inst 3 REG LCFF_X13_Y14_N1 2 " "Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.881 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 2; REG Node = 'MAR-8:inst9\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { CP~clkctrl MAR-8:inst9|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.03 % ) " "Info: Total cell delay = 1.816 ns ( 63.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 36.97 % ) " "Info: Total interconnect delay = 1.065 ns ( 36.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { CP CP~clkctrl MAR-8:inst9|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { CP {} CP~combout {} CP~clkctrl {} MAR-8:inst9|inst {} } { 0.000ns 0.000ns 0.139ns 0.926ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.799 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns 1BUS2MDR 1 PIN PIN_67 16 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 16; PIN Node = '1BUS2MDR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1BUS2MDR } "NODE_NAME" } } { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MDR.bdf" { { 344 -152 16 360 "1BUS2MDR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.491 ns) + CELL(0.206 ns) 7.691 ns select-2:inst\|inst16~10 2 COMB LCCOMB_X13_Y14_N0 1 " "Info: 2: + IC(6.491 ns) + CELL(0.206 ns) = 7.691 ns; Loc. = LCCOMB_X13_Y14_N0; Fanout = 1; COMB Node = 'select-2:inst\|inst16~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { 1BUS2MDR select-2:inst|inst16~10 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.799 ns MAR-8:inst9\|inst 3 REG LCFF_X13_Y14_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.799 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 2; REG Node = 'MAR-8:inst9\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { select-2:inst|inst16~10 MAR-8:inst9|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MDR/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.308 ns ( 16.77 % ) " "Info: Total cell delay = 1.308 ns ( 16.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.491 ns ( 83.23 % ) " "Info: Total interconnect delay = 6.491 ns ( 83.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.799 ns" { 1BUS2MDR select-2:inst|inst16~10 MAR-8:inst9|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.799 ns" { 1BUS2MDR {} 1BUS2MDR~combout {} select-2:inst|inst16~10 {} MAR-8:inst9|inst {} } { 0.000ns 0.000ns 6.491ns 0.000ns } { 0.000ns 0.994ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { CP CP~clkctrl MAR-8:inst9|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { CP {} CP~combout {} CP~clkctrl {} MAR-8:inst9|inst {} } { 0.000ns 0.000ns 0.139ns 0.926ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.799 ns" { 1BUS2MDR select-2:inst|inst16~10 MAR-8:inst9|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.799 ns" { 1BUS2MDR {} 1BUS2MDR~combout {} select-2:inst|inst16~10 {} MAR-8:inst9|inst {} } { 0.000ns 0.000ns 6.491ns 0.000ns } { 0.000ns 0.994ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 17:01:03 2024 " "Info: Processing ended: Sun May 19 17:01:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
