processing file asmFiles/branchforward.asm (1 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:54:46 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (5) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:54:48 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:54:50 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:54:53 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:54:43 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/control_unit.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling module control_unit

Top level modules:
	control_unit
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/alu.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module alu

Top level modules:
	alu
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/reg_dest_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module reg_dest_mux

Top level modules:
	reg_dest_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/branch_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module branch_mux

Top level modules:
	branch_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/mem_to_reg_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module mem_to_reg_mux

Top level modules:
	mem_to_reg_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/npc_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module npc_mux

Top level modules:
	npc_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/mem_wb_latch.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module mem_wb_latch

Top level modules:
	mem_wb_latch
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/hazard_unit.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module hazard_unit

Top level modules:
	hazard_unit
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/if_id_latch.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module if_id_latch

Top level modules:
	if_id_latch
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/program_count.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module program_count
-- Importing package cpu_types_pkg

Top level modules:
	program_count
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/ex_mem_latch.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module ex_mem_latch

Top level modules:
	ex_mem_latch
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/id_ex_latch.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module id_ex_latch

Top level modules:
	id_ex_latch
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/alu_source_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module alu_source_mux

Top level modules:
	alu_source_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/alu_a_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module alu_a_mux

Top level modules:
	alu_a_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/register_file.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module register_file

Top level modules:
	register_file
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/alu_b_mux.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module alu_b_mux

Top level modules:
	alu_b_mux
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/extender.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module extender
-- Importing package cpu_types_pkg

Top level modules:
	extender
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/forward.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling module forward

Top level modules:
	forward
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/caches.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface cache_control_if
-- Compiling module caches

Top level modules:
	caches
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/datapath.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface register_file_if
-- Compiling module datapath

Top level modules:
	datapath
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/memory_control.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface cache_control_if
-- Importing package cpu_types_pkg
-- Compiling module memory_control

Top level modules:
	memory_control
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/ram.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface cpu_ram_if
-- Importing package cpu_types_pkg
-- Compiling module ram

Top level modules:
	ram
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED source/pipeline.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module pipeline

Top level modules:
	pipeline
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 920 time and ran for         45 cycles.
# Starting memory dump.
# Finished memory dump.
4 instructions
processing file asmFiles/branchLost.asm (2 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:55:22 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:55:24 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:55:27 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:55:30 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:55:18 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1240 time and ran for         61 cycles.
# Starting memory dump.
# Finished memory dump.
5 instructions
processing file asmFiles/count_days.asm (3 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:55:53 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (53) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:55:55 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:55:57 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:56:00 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:55:51 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 20240 time and ran for       1011 cycles.
# Starting memory dump.
# Finished memory dump.
116 instructions
processing file asmFiles/count_days.asm~ (4 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:56:23 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (53) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:56:25 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:56:27 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:56:30 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:56:21 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 20240 time and ran for       1011 cycles.
# Starting memory dump.
# Finished memory dump.
116 instructions
processing file asmFiles/fib.asm (5 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:56:53 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:56:55 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:56:57 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:57:00 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:56:51 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 35240 time and ran for       1761 cycles.
# Starting memory dump.
# Finished memory dump.
160 instructions
processing file asmFiles/forwarding_test.asm (6 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:57:25 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (23) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:57:27 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:57:29 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:57:32 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:57:22 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 4880 time and ran for        243 cycles.
# Starting memory dump.
# Finished memory dump.
23 instructions
processing file asmFiles/forwarding_test.asm~ (7 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:57:54 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (23) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:57:56 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:57:58 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:58:01 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:57:52 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 4880 time and ran for        243 cycles.
# Starting memory dump.
# Finished memory dump.
23 instructions
processing file asmFiles/Hanye_count_days.asm (8 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:58:24 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (526) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:58:25 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:58:27 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:58:30 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:58:21 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 15520 time and ran for        775 cycles.
# Starting memory dump.
# Finished memory dump.
89 instructions
processing file asmFiles/Hanye_mult.asm (9 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:58:54 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (4095) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:58:56 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:58:58 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:59:01 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:58:52 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 4880 time and ran for        243 cycles.
# Starting memory dump.
# Finished memory dump.
28 instructions
processing file asmFiles/Hanye_mult_procedure.asm (10 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:59:24 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (526) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:59:26 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:59:28 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 11:59:31 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:59:22 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 18200 time and ran for        909 cycles.
# Starting memory dump.
# Finished memory dump.
107 instructions
processing file asmFiles/hanye_test1.asm (11 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:59:54 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (17) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 11:59:56 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 11:59:58 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:00:00 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 11:59:51 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 4560 time and ran for        227 cycles.
# Starting memory dump.
# Finished memory dump.
26 instructions
processing file asmFiles/hanye_test1.asm~ (12 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:00:23 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (17) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:00:25 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:00:27 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:00:29 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:00:20 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 4560 time and ran for        227 cycles.
# Starting memory dump.
# Finished memory dump.
26 instructions
processing file asmFiles/hanye_test2.asm (13 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:00:52 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (12) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:00:54 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:00:56 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:00:59 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:00:50 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3400 time and ran for        169 cycles.
# Starting memory dump.
# Finished memory dump.
14 instructions
processing file asmFiles/hanye_test2.asm~ (14 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:01:22 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (12) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:01:24 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:01:26 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:01:29 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:01:20 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3400 time and ran for        169 cycles.
# Starting memory dump.
# Finished memory dump.
14 instructions
processing file asmFiles/jumpbranch.asm (15 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:01:52 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (24) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:01:54 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:01:56 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:01:59 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:01:49 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3040 time and ran for        151 cycles.
# Starting memory dump.
# Finished memory dump.
17 instructions
processing file asmFiles/kevinforward.asm (16 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:02:22 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (12) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:02:23 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:02:25 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:02:28 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:02:19 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 2160 time and ran for        107 cycles.
# Starting memory dump.
# Finished memory dump.
12 instructions
processing file asmFiles/lui.asm (17 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:02:51 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (12) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:02:53 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:02:55 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:02:58 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:02:48 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3920 time and ran for        195 cycles.
# Starting memory dump.
# Finished memory dump.
24 instructions
processing file asmFiles/lwbranchcycletest.asm (18 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:03:20 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (4) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:03:22 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:03:24 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:03:27 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:03:18 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 800 time and ran for         39 cycles.
# Starting memory dump.
# Finished memory dump.
3 instructions
processing file asmFiles/lwsw.asm (19 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:03:50 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:03:52 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:03:54 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:03:56 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:03:47 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1000 time and ran for         49 cycles.
# Starting memory dump.
# Finished memory dump.
4 instructions
processing file asmFiles/lwuse.asm (20 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:04:19 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (61) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:04:21 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:04:23 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:04:26 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:04:16 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1120 time and ran for         55 cycles.
# Starting memory dump.
# Finished memory dump.
5 instructions
processing file asmFiles/mult.asm (21 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:04:49 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (20) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:04:51 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:04:52 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:04:55 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:04:46 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 10480 time and ran for        523 cycles.
# Starting memory dump.
# Finished memory dump.
65 instructions
processing file asmFiles/mult.asm~ (22 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:05:19 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (20) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:05:21 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:05:23 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:05:26 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:05:16 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 10480 time and ran for        523 cycles.
# Starting memory dump.
# Finished memory dump.
65 instructions
processing file asmFiles/mult_procedure2.asm (23 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:05:49 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (35) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:05:51 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:05:53 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:05:55 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:05:46 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 11440 time and ran for        571 cycles.
# Starting memory dump.
# Finished memory dump.
67 instructions
processing file asmFiles/mult_procedure.asm (24 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:06:18 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (33) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:06:20 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:06:22 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:06:25 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:06:16 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 28720 time and ran for       1435 cycles.
# Starting memory dump.
# Finished memory dump.
169 instructions
processing file asmFiles/mult_procedure.asm~ (25 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:06:49 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (33) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:06:51 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:06:53 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:06:56 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:06:47 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 28720 time and ran for       1435 cycles.
# Starting memory dump.
# Finished memory dump.
169 instructions
processing file asmFiles/search.asm (26 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:07:21 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (135) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:07:23 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:07:25 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:07:28 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:07:18 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 46760 time and ran for       2337 cycles.
# Starting memory dump.
# Finished memory dump.
278 instructions
processing file asmFiles/test.branch.asm (27 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:07:53 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (24) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:07:55 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:07:56 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:07:59 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:07:50 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 5600 time and ran for        279 cycles.
# Starting memory dump.
# Finished memory dump.
31 instructions
processing file asmFiles/test.branchjump1.asm (28 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:08:22 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:08:24 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:08:26 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:08:29 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:08:20 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 2320 time and ran for        115 cycles.
# Starting memory dump.
# Finished memory dump.
11 instructions
processing file asmFiles/test.jr.asm (29 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:08:52 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (22) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:08:54 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:08:56 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:08:59 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:08:49 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3040 time and ran for        151 cycles.
# Starting memory dump.
# Finished memory dump.
20 instructions
processing file asmFiles/test.jump.asm (30 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:09:21 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (23) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:09:23 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:09:25 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:09:28 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03

	Status: done on Thu Mar 6 12:09:19 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 2800 time and ran for        139 cycles.
# Starting memory dump.
# Finished memory dump.
17 instructions
processing file asmFiles/test.ldst1.asm (31 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:09:54 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:09:56 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:09:58 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:10:01 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:09:51 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3000 time and ran for        149 cycles.
# Starting memory dump.
# Finished memory dump.
14 instructions
processing file asmFiles/test.ldst1.asm~ (32 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:10:24 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:10:26 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:10:28 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:10:31 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:10:21 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3720 time and ran for        185 cycles.
# Starting memory dump.
# Finished memory dump.
20 instructions
processing file asmFiles/test.ldst2.asm (33 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:10:54 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (963) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:10:56 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:10:58 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:11:01 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:10:51 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3320 time and ran for        165 cycles.
# Starting memory dump.
# Finished memory dump.
15 instructions
processing file asmFiles/test.ldst2.asm~ (34 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:11:25 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (963) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:11:27 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:11:29 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:11:32 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:11:22 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 3440 time and ran for        171 cycles.
# Starting memory dump.
# Finished memory dump.
16 instructions
processing file asmFiles/test.ldst3.asm (35 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:11:55 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:11:58 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:12:00 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:12:02 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:11:53 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 2840 time and ran for        141 cycles.
# Starting memory dump.
# Finished memory dump.
16 instructions
processing file asmFiles/test.loadstore.asm (36 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:12:25 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:12:27 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:12:29 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:12:32 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:12:23 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 2960 time and ran for        147 cycles.
# Starting memory dump.
# Finished memory dump.
12 instructions
processing file asmFiles/test.rtype2.asm (37 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:12:55 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (45) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:12:57 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:12:59 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:13:02 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:12:53 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 9320 time and ran for        465 cycles.
# Starting memory dump.
# Finished memory dump.
45 instructions
processing file asmFiles/test.rtype3(j).asm (38 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:13:25 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (50) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:13:27 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:13:29 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:13:31 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:13:22 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 12680 time and ran for        633 cycles.
# Starting memory dump.
# Finished memory dump.
71 instructions
processing file asmFiles/test.rtype.asm (39 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:13:55 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (27) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:13:57 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:13:59 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:14:02 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:13:53 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 5560 time and ran for        277 cycles.
# Starting memory dump.
# Finished memory dump.
27 instructions
processing file asmFiles/test.simplebranch.asm (40 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:14:25 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (9) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:14:27 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:14:29 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:14:32 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:14:22 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 1040 time and ran for         51 cycles.
# Starting memory dump.
# Finished memory dump.
5 instructions
processing file asmFiles/test.slt.asm (41 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:14:54 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:14:56 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:14:58 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:15:01 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:14:52 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 2720 time and ran for        135 cycles.
# Starting memory dump.
# Finished memory dump.
15 instructions
processing file asmFiles/y.test.ldst3.asm (42 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:15:24 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:15:26 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:15:29 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:15:31 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:15:22 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 5000 time and ran for        249 cycles.
# Starting memory dump.
# Finished memory dump.
34 instructions
processing file asmFiles/z.fib.asm (43 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:15:54 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15361) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:15:57 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:15:59 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:16:01 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:15:51 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 37880 time and ran for       1893 cycles.
# Starting memory dump.
# Finished memory dump.
182 instructions
processing file asmFiles/z.search.asm (44 of 44)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 32-bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:16:26 2014
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15463) in the Memory Initialization File "/home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg201/ece437/pipelined/._system/meminit.hex
Info: Quartus II 32-bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Mar  6 12:16:29 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar  6 12:16:30 2014
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg201/ece437/pipelined/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Thu Mar  6 12:16:33 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Thu Mar 6 12:16:23 2014

	Options: 

	Update Ram File: 1

	Module: system

	Files: control_unit.sv alu.sv reg_dest_mux.sv branch_mux.sv mem_to_reg_mux.sv npc_mux.sv mem_wb_latch.sv hazard_unit.sv if_id_latch.sv program_count.sv ex_mem_latch.sv id_ex_latch.sv alu_source_mux.sv alu_a_mux.sv register_file.sv alu_b_mux.sv extender.sv forward.sv caches.sv datapath.sv memory_control.sv ram.sv pipeline.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu
-- Compiling module alu_a_mux
-- Compiling module alu_b_mux
-- Compiling module alu_source_mux
-- Compiling module control_unit
-- Compiling module ex_mem_latch
-- Compiling module extender
-- Compiling module forward
-- Compiling module hazard_unit
-- Compiling module id_ex_latch
-- Compiling module if_id_latch
-- Compiling module mem_to_reg_mux
-- Compiling module mem_wb_latch
-- Compiling module npc_mux
-- Compiling module program_count
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
Reading /mtitcl/vsim/pref.tcl 

# 10.2b

# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {run -all; exit;} -c -wlf system_tb.wlf work.system_tb 
# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.alu_b_mux
# Loading work.alu_a_mux
# Loading work.mem_to_reg_mux
# Loading work.alu_source_mux
# Loading work.extender
# Loading work.npc_mux
# Loading work.mem_wb_latch
# Loading work.ex_mem_latch
# Loading work.id_ex_latch
# Loading work.if_id_latch
# Loading work.forward
# Loading work.hazard_unit
# Loading work.alu
# Loading work.control_unit
# Loading work.program_count
# Loading work.register_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all 
# Starting Processor.
# Halted at 51440 time and ran for       2571 cycles.
# Starting memory dump.
# Finished memory dump.
317 instructions
