{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 02:27:17 2019 " "Info: Processing started: Sat Oct 26 02:27:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t18_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t18_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T18_Timer-rtl " "Info: Found design unit 1: T18_Timer-rtl" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T18_Timer " "Info: Found entity 1: T18_Timer" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t18_timertb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t18_timertb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T18_TimerTb-sim " "Info: Found design unit 1: T18_TimerTb-sim" {  } { { "T18_TimerTb.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_TimerTb.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T18_TimerTb " "Info: Found entity 1: T18_TimerTb" {  } { { "T18_TimerTb.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_TimerTb.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "T18_Timer " "Info: Elaborating entity \"T18_Timer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[0\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[1\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[2\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[3\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[4\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[5\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[6\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[7\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[8\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[8\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[9\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[9\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[10\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[10\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[11\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[11\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[12\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[12\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[13\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[13\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[14\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[14\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[15\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[15\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[16\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[16\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[17\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[17\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[18\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[18\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[19\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[19\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[20\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[20\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[21\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[21\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[22\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[22\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[23\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[23\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[24\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[24\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[25\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[25\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[26\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[26\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[27\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[27\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[28\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[28\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[29\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[29\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[30\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[30\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[31\] " "Warning: Inserted always-enabled tri-state buffer between \"Seconds\[31\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[0\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[1\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[2\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[3\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[4\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[5\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[6\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[7\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[8\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[8\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[9\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[9\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[10\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[10\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[11\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[11\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[12\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[12\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[13\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[13\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[14\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[14\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[15\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[15\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[16\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[16\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[17\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[17\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[18\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[18\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[19\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[19\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[20\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[20\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[21\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[21\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[22\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[22\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[23\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[23\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[24\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[24\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[25\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[25\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[26\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[26\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[27\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[27\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[28\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[28\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[29\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[29\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[30\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[30\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o_Ticks\[31\] " "Warning: Inserted always-enabled tri-state buffer between \"o_Ticks\[31\]\" and its non-tri-state driver." {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[0\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[0\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[1\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[1\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[2\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[2\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[3\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[3\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[4\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[4\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[5\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[5\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[6\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[6\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[7\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[7\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[8\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[8\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[9\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[9\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[10\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[10\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[11\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[11\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[12\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[12\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[13\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[13\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[14\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[14\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[15\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[15\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[16\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[16\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[17\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[17\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[18\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[18\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[19\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[19\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[20\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[20\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[21\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[21\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[22\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[22\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[23\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[23\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[24\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[24\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[25\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[25\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[26\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[26\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[27\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[27\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[28\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[28\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[29\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[29\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[30\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[30\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[31\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[31\]\" is moved to its source" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[0\]~synth " "Warning: Node \"Seconds\[0\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[1\]~synth " "Warning: Node \"Seconds\[1\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[2\]~synth " "Warning: Node \"Seconds\[2\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[3\]~synth " "Warning: Node \"Seconds\[3\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[4\]~synth " "Warning: Node \"Seconds\[4\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[5\]~synth " "Warning: Node \"Seconds\[5\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[6\]~synth " "Warning: Node \"Seconds\[6\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[7\]~synth " "Warning: Node \"Seconds\[7\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[8\]~synth " "Warning: Node \"Seconds\[8\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[9\]~synth " "Warning: Node \"Seconds\[9\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[10\]~synth " "Warning: Node \"Seconds\[10\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[11\]~synth " "Warning: Node \"Seconds\[11\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[12\]~synth " "Warning: Node \"Seconds\[12\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[13\]~synth " "Warning: Node \"Seconds\[13\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[14\]~synth " "Warning: Node \"Seconds\[14\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[15\]~synth " "Warning: Node \"Seconds\[15\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[16\]~synth " "Warning: Node \"Seconds\[16\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[17\]~synth " "Warning: Node \"Seconds\[17\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[18\]~synth " "Warning: Node \"Seconds\[18\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[19\]~synth " "Warning: Node \"Seconds\[19\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[20\]~synth " "Warning: Node \"Seconds\[20\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[21\]~synth " "Warning: Node \"Seconds\[21\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[22\]~synth " "Warning: Node \"Seconds\[22\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[23\]~synth " "Warning: Node \"Seconds\[23\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[24\]~synth " "Warning: Node \"Seconds\[24\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[25\]~synth " "Warning: Node \"Seconds\[25\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[26\]~synth " "Warning: Node \"Seconds\[26\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[27\]~synth " "Warning: Node \"Seconds\[27\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[28\]~synth " "Warning: Node \"Seconds\[28\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[29\]~synth " "Warning: Node \"Seconds\[29\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[30\]~synth " "Warning: Node \"Seconds\[30\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Seconds\[31\]~synth " "Warning: Node \"Seconds\[31\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[0\]~synth " "Warning: Node \"o_Ticks\[0\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[1\]~synth " "Warning: Node \"o_Ticks\[1\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[2\]~synth " "Warning: Node \"o_Ticks\[2\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[3\]~synth " "Warning: Node \"o_Ticks\[3\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[4\]~synth " "Warning: Node \"o_Ticks\[4\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[5\]~synth " "Warning: Node \"o_Ticks\[5\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[6\]~synth " "Warning: Node \"o_Ticks\[6\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[7\]~synth " "Warning: Node \"o_Ticks\[7\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[8\]~synth " "Warning: Node \"o_Ticks\[8\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[9\]~synth " "Warning: Node \"o_Ticks\[9\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[10\]~synth " "Warning: Node \"o_Ticks\[10\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[11\]~synth " "Warning: Node \"o_Ticks\[11\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[12\]~synth " "Warning: Node \"o_Ticks\[12\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[13\]~synth " "Warning: Node \"o_Ticks\[13\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[14\]~synth " "Warning: Node \"o_Ticks\[14\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[15\]~synth " "Warning: Node \"o_Ticks\[15\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[16\]~synth " "Warning: Node \"o_Ticks\[16\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[17\]~synth " "Warning: Node \"o_Ticks\[17\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[18\]~synth " "Warning: Node \"o_Ticks\[18\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[19\]~synth " "Warning: Node \"o_Ticks\[19\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[20\]~synth " "Warning: Node \"o_Ticks\[20\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[21\]~synth " "Warning: Node \"o_Ticks\[21\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[22\]~synth " "Warning: Node \"o_Ticks\[22\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[23\]~synth " "Warning: Node \"o_Ticks\[23\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[24\]~synth " "Warning: Node \"o_Ticks\[24\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[25\]~synth " "Warning: Node \"o_Ticks\[25\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[26\]~synth " "Warning: Node \"o_Ticks\[26\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[27\]~synth " "Warning: Node \"o_Ticks\[27\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[28\]~synth " "Warning: Node \"o_Ticks\[28\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[29\]~synth " "Warning: Node \"o_Ticks\[29\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[30\]~synth " "Warning: Node \"o_Ticks\[30\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "o_Ticks\[31\]~synth " "Warning: Node \"o_Ticks\[31\]~synth\"" {  } { { "T18_Timer.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/TimersLab/T18_Timer.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Timer " "Warning: Ignored assignments for entity \"Timer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Timer -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Timer -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Timer -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Timer -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Info: Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Info: Implemented 64 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 02:27:18 2019 " "Info: Processing ended: Sat Oct 26 02:27:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
