
*** Running vivado
    with args -log brightening.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source brightening.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source brightening.tcl -notrace
Command: synth_design -top brightening -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 632280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 1273.727 ; gain = 85.945 ; free physical = 3817 ; free virtual = 13870
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'brightening' [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:22]
	Parameter brightness_factor bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'brightening' (1#1) [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.352 ; gain = 130.570 ; free physical = 3819 ; free virtual = 13872
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.352 ; gain = 130.570 ; free physical = 3820 ; free virtual = 13873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.352 ; gain = 130.570 ; free physical = 3820 ; free virtual = 13873
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1668.227 ; gain = 0.000 ; free physical = 3597 ; free virtual = 13626
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3664 ; free virtual = 13692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3664 ; free virtual = 13692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3666 ; free virtual = 13694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3660 ; free virtual = 13689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module brightening 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element temp_1_reg was removed.  [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:49]
WARNING: [Synth 8-6014] Unused sequential element temp_3_reg was removed.  [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:51]
WARNING: [Synth 8-6014] Unused sequential element temp_2_reg was removed.  [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:50]
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_23) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_25) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_37) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_39) is unused and will be removed from module brightening.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3646 ; free virtual = 13677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    10|
|4     |LUT2   |    43|
|5     |FDRE   |    29|
|6     |IBUF   |    29|
|7     |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   148|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3523 ; free virtual = 13553
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1668.227 ; gain = 130.570 ; free physical = 3575 ; free virtual = 13605
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1668.227 ; gain = 480.445 ; free physical = 3575 ; free virtual = 13605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1673.227 ; gain = 497.953 ; free physical = 3573 ; free virtual = 13604
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.runs/synth_2/brightening.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file brightening_utilization_synth.rpt -pb brightening_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1697.238 ; gain = 0.000 ; free physical = 3573 ; free virtual = 13604
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 22:59:06 2024...
