<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include_b/instance/adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_77906d78eadec3b490d272609fc2ad07.html">include_b</a></li><li class="navelem"><a class="el" href="dir_cb6526d79f0e6269a49150cf8e575202.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_ADC_INSTANCE_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_ADC_INSTANCE_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========== Register definition for ADC peripheral ========== */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define REG_ADC_CTRLA              (0x43000C00U) </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define REG_ADC_CTRLB              (0x43000C01U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define REG_ADC_REFCTRL            (0x43000C02U) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_ADC_EVCTRL             (0x43000C03U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_ADC_INTENCLR           (0x43000C04U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_ADC_INTENSET           (0x43000C05U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_ADC_INTFLAG            (0x43000C06U) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_ADC_SEQSTATUS          (0x43000C07U) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_ADC_INPUTCTRL          (0x43000C08U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_ADC_CTRLC              (0x43000C0AU) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_ADC_AVGCTRL            (0x43000C0CU) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_ADC_SAMPCTRL           (0x43000C0DU) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_ADC_WINLT              (0x43000C0EU) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_ADC_WINUT              (0x43000C10U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_ADC_GAINCORR           (0x43000C12U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_ADC_OFFSETCORR         (0x43000C14U) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_ADC_SWTRIG             (0x43000C18U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_ADC_DBGCTRL            (0x43000C1CU) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_ADC_SYNCBUSY           (0x43000C20U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_ADC_RESULT             (0x43000C24U) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_ADC_SEQCTRL            (0x43000C28U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_ADC_CALIB              (0x43000C2CU) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#ae374228e288bcb628a49f328bb54d424">   72</a></span>&#160;<span class="preprocessor">#define REG_ADC_CTRLA              (*(RwReg8 *)0x43000C00U) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#ac55dec5fc972e3f8bc0f5213b971fc8c">   73</a></span>&#160;<span class="preprocessor">#define REG_ADC_CTRLB              (*(RwReg8 *)0x43000C01U) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a14955a2fd34b7ea2f03882afcf22613d">   74</a></span>&#160;<span class="preprocessor">#define REG_ADC_REFCTRL            (*(RwReg8 *)0x43000C02U) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#ab81b23f24ee5cce71266eb989d138060">   75</a></span>&#160;<span class="preprocessor">#define REG_ADC_EVCTRL             (*(RwReg8 *)0x43000C03U) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a38e57de6f807ec4070617175f0226898">   76</a></span>&#160;<span class="preprocessor">#define REG_ADC_INTENCLR           (*(RwReg8 *)0x43000C04U) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a0002744331f258e0b6316f95e7637118">   77</a></span>&#160;<span class="preprocessor">#define REG_ADC_INTENSET           (*(RwReg8 *)0x43000C05U) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a6db94ffb32d46486d286f107930b7aab">   78</a></span>&#160;<span class="preprocessor">#define REG_ADC_INTFLAG            (*(RwReg8 *)0x43000C06U) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a32085140ed69f7c2114f98395a123887">   79</a></span>&#160;<span class="preprocessor">#define REG_ADC_SEQSTATUS          (*(RoReg8 *)0x43000C07U) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a5ddaaa03579be757701b13be4c393bcc">   80</a></span>&#160;<span class="preprocessor">#define REG_ADC_INPUTCTRL          (*(RwReg16*)0x43000C08U) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a012f60d510f15848547184f644ee4a41">   81</a></span>&#160;<span class="preprocessor">#define REG_ADC_CTRLC              (*(RwReg16*)0x43000C0AU) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a346b4a0918b3ef4e18f40f419310b6d2">   82</a></span>&#160;<span class="preprocessor">#define REG_ADC_AVGCTRL            (*(RwReg8 *)0x43000C0CU) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a026930ddf50dcab597b579aa5e4a9ef4">   83</a></span>&#160;<span class="preprocessor">#define REG_ADC_SAMPCTRL           (*(RwReg8 *)0x43000C0DU) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a18b09a495a2bbb47928dedb7c7d5092b">   84</a></span>&#160;<span class="preprocessor">#define REG_ADC_WINLT              (*(RwReg16*)0x43000C0EU) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#af152de9a17a3dc43ba25c10b3af9c0cc">   85</a></span>&#160;<span class="preprocessor">#define REG_ADC_WINUT              (*(RwReg16*)0x43000C10U) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a521f46321a7cb1fdcb72c85589be1c72">   86</a></span>&#160;<span class="preprocessor">#define REG_ADC_GAINCORR           (*(RwReg16*)0x43000C12U) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a48d921252dab494655b547018ce0a56e">   87</a></span>&#160;<span class="preprocessor">#define REG_ADC_OFFSETCORR         (*(RwReg16*)0x43000C14U) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aa398b381df068a85f5ceb86870afef65">   88</a></span>&#160;<span class="preprocessor">#define REG_ADC_SWTRIG             (*(RwReg8 *)0x43000C18U) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a175c74d9270d2a742e20a76697e987c3">   89</a></span>&#160;<span class="preprocessor">#define REG_ADC_DBGCTRL            (*(RwReg8 *)0x43000C1CU) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#adbbe20eff538866b0c32dfb77480dca4">   90</a></span>&#160;<span class="preprocessor">#define REG_ADC_SYNCBUSY           (*(RoReg16*)0x43000C20U) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aafb560c3d0dc02d2b2f0a6f92895fc51">   91</a></span>&#160;<span class="preprocessor">#define REG_ADC_RESULT             (*(RoReg16*)0x43000C24U) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aa493886784c70eea3229b560e28dd689">   92</a></span>&#160;<span class="preprocessor">#define REG_ADC_SEQCTRL            (*(RwReg  *)0x43000C28U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a592e901c2fc8bb1ed32d8742aff525bf">   93</a></span>&#160;<span class="preprocessor">#define REG_ADC_CALIB              (*(RwReg16*)0x43000C2CU) </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* ========== Instance parameters for ADC peripheral ========== */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#abbf8fa357c5ffba1fa690c90cc7106b3">   97</a></span>&#160;<span class="preprocessor">#define ADC_DMAC_ID_RESRDY          37       // index of DMA RESRDY trigger</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aacf536a2afbf9d0fb9ff3cdf644dd014">   98</a></span>&#160;<span class="preprocessor">#define ADC_EXTCHANNEL_MSB          19       // Number of external channels</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aca10b3c347649f130784e167e09ce7fe">   99</a></span>&#160;<span class="preprocessor">#define ADC_GCLK_ID                 30       // index of Generic Clock</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a6196ea0f100db3fcb3e6bd0c9c3f54f2">  100</a></span>&#160;<span class="preprocessor">#define ADC_RESULT_BITS             16       // Size of RESULT.RESULT bitfield</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a79ca5bb1a3a8ef297e242e13e8684e14">  101</a></span>&#160;<span class="preprocessor">#define ADC_RESULT_MSB              15       // Size of Result</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_ADC_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:01 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
