Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul  2 23:28:52 2024
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.919        0.000                      0                  112        0.120        0.000                      0                  112        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.919        0.000                      0                  112        0.120        0.000                      0                  112        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 2.282ns (44.816%)  route 2.810ns (55.184%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.618     5.139    disp/ck2/CLK
    SLICE_X62Y25         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.970     6.565    disp/ck2/cnt_reg[4]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.689 r  disp/ck2/sr[23]_i_9/O
                         net (fo=1, routed)           0.404     7.093    disp/ck2/sr[23]_i_9_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.217 r  disp/ck2/sr[23]_i_5/O
                         net (fo=19, routed)          1.427     8.644    disp/ck2/sr[23]_i_5_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.768 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.768    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.318 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.327    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.555    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.669 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  disp/ck2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.897    disp/ck2/cnt_reg[20]_i_1__0_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.231 r  disp/ck2/cnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.231    disp/ck2/cnt_reg[24]_i_1__0_n_6
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.508    14.849    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.062    15.150    disp/ck2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.261ns (44.588%)  route 2.810ns (55.412%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.618     5.139    disp/ck2/CLK
    SLICE_X62Y25         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.970     6.565    disp/ck2/cnt_reg[4]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.689 r  disp/ck2/sr[23]_i_9/O
                         net (fo=1, routed)           0.404     7.093    disp/ck2/sr[23]_i_9_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.217 r  disp/ck2/sr[23]_i_5/O
                         net (fo=19, routed)          1.427     8.644    disp/ck2/sr[23]_i_5_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.768 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.768    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.318 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.327    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.555    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.669 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  disp/ck2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.897    disp/ck2/cnt_reg[20]_i_1__0_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.210 r  disp/ck2/cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.210    disp/ck2/cnt_reg[24]_i_1__0_n_4
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.508    14.849    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.062    15.150    disp/ck2/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 2.187ns (43.767%)  route 2.810ns (56.233%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.618     5.139    disp/ck2/CLK
    SLICE_X62Y25         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.970     6.565    disp/ck2/cnt_reg[4]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.689 r  disp/ck2/sr[23]_i_9/O
                         net (fo=1, routed)           0.404     7.093    disp/ck2/sr[23]_i_9_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.217 r  disp/ck2/sr[23]_i_5/O
                         net (fo=19, routed)          1.427     8.644    disp/ck2/sr[23]_i_5_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.768 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.768    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.318 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.327    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.555    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.669 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  disp/ck2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.897    disp/ck2/cnt_reg[20]_i_1__0_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.136 r  disp/ck2/cnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.136    disp/ck2/cnt_reg[24]_i_1__0_n_5
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.508    14.849    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.062    15.150    disp/ck2/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 2.150ns (43.225%)  route 2.824ns (56.775%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.626     5.147    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  disp/ck2/cnt_reg[24]/Q
                         net (fo=2, routed)           1.146     6.749    disp/ck2/cnt_reg[24]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  disp/ck2/sr[23]_i_8/O
                         net (fo=1, routed)           0.406     7.280    disp/ck2/sr[23]_i_8_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.404 r  disp/ck2/sr[23]_i_4/O
                         net (fo=19, routed)          1.263     8.666    disp/ck2/sr[23]_i_4_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.790 r  disp/ck2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.790    disp/ck2/cnt[0]_i_6__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.322 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.331    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.445    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.673    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.787    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.121 r  disp/ck2/cnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.121    disp/ck2/cnt_reg[20]_i_1__0_n_6
    SLICE_X62Y29         FDCE                                         r  disp/ck2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.508    14.849    disp/ck2/CLK
    SLICE_X62Y29         FDCE                                         r  disp/ck2/cnt_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)        0.062    15.150    disp/ck2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 2.171ns (43.587%)  route 2.810ns (56.413%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.618     5.139    disp/ck2/CLK
    SLICE_X62Y25         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.970     6.565    disp/ck2/cnt_reg[4]
    SLICE_X63Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.689 r  disp/ck2/sr[23]_i_9/O
                         net (fo=1, routed)           0.404     7.093    disp/ck2/sr[23]_i_9_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.217 r  disp/ck2/sr[23]_i_5/O
                         net (fo=19, routed)          1.427     8.644    disp/ck2/sr[23]_i_5_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.768 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.768    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.318 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.327    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.555 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.555    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.669 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  disp/ck2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.897    disp/ck2/cnt_reg[20]_i_1__0_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.120 r  disp/ck2/cnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.120    disp/ck2/cnt_reg[24]_i_1__0_n_7
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.508    14.849    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.062    15.150    disp/ck2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.129ns (42.985%)  route 2.824ns (57.015%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.626     5.147    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  disp/ck2/cnt_reg[24]/Q
                         net (fo=2, routed)           1.146     6.749    disp/ck2/cnt_reg[24]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  disp/ck2/sr[23]_i_8/O
                         net (fo=1, routed)           0.406     7.280    disp/ck2/sr[23]_i_8_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.404 r  disp/ck2/sr[23]_i_4/O
                         net (fo=19, routed)          1.263     8.666    disp/ck2/sr[23]_i_4_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.790 r  disp/ck2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.790    disp/ck2/cnt[0]_i_6__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.322 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.331    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.445    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.673    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.787    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.100 r  disp/ck2/cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.100    disp/ck2/cnt_reg[20]_i_1__0_n_4
    SLICE_X62Y29         FDCE                                         r  disp/ck2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.508    14.849    disp/ck2/CLK
    SLICE_X62Y29         FDCE                                         r  disp/ck2/cnt_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)        0.062    15.150    disp/ck2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 2.055ns (42.120%)  route 2.824ns (57.880%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.626     5.147    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  disp/ck2/cnt_reg[24]/Q
                         net (fo=2, routed)           1.146     6.749    disp/ck2/cnt_reg[24]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  disp/ck2/sr[23]_i_8/O
                         net (fo=1, routed)           0.406     7.280    disp/ck2/sr[23]_i_8_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.404 r  disp/ck2/sr[23]_i_4/O
                         net (fo=19, routed)          1.263     8.666    disp/ck2/sr[23]_i_4_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.790 r  disp/ck2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.790    disp/ck2/cnt[0]_i_6__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.322 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.331    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.445    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.673    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.787    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.026 r  disp/ck2/cnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.026    disp/ck2/cnt_reg[20]_i_1__0_n_5
    SLICE_X62Y29         FDCE                                         r  disp/ck2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.508    14.849    disp/ck2/CLK
    SLICE_X62Y29         FDCE                                         r  disp/ck2/cnt_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)        0.062    15.150    disp/ck2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 2.039ns (41.929%)  route 2.824ns (58.071%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.626     5.147    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  disp/ck2/cnt_reg[24]/Q
                         net (fo=2, routed)           1.146     6.749    disp/ck2/cnt_reg[24]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  disp/ck2/sr[23]_i_8/O
                         net (fo=1, routed)           0.406     7.280    disp/ck2/sr[23]_i_8_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.404 r  disp/ck2/sr[23]_i_4/O
                         net (fo=19, routed)          1.263     8.666    disp/ck2/sr[23]_i_4_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.790 r  disp/ck2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.790    disp/ck2/cnt[0]_i_6__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.322 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.331    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.445    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.673    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.787    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.010 r  disp/ck2/cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.010    disp/ck2/cnt_reg[20]_i_1__0_n_7
    SLICE_X62Y29         FDCE                                         r  disp/ck2/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.508    14.849    disp/ck2/CLK
    SLICE_X62Y29         FDCE                                         r  disp/ck2/cnt_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)        0.062    15.150    disp/ck2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 2.036ns (41.894%)  route 2.824ns (58.106%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.626     5.147    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  disp/ck2/cnt_reg[24]/Q
                         net (fo=2, routed)           1.146     6.749    disp/ck2/cnt_reg[24]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  disp/ck2/sr[23]_i_8/O
                         net (fo=1, routed)           0.406     7.280    disp/ck2/sr[23]_i_8_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.404 r  disp/ck2/sr[23]_i_4/O
                         net (fo=19, routed)          1.263     8.666    disp/ck2/sr[23]_i_4_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.790 r  disp/ck2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.790    disp/ck2/cnt[0]_i_6__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.322 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.331    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.445    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.673    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.007 r  disp/ck2/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.007    disp/ck2/cnt_reg[16]_i_1__0_n_6
    SLICE_X62Y28         FDCE                                         r  disp/ck2/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.507    14.848    disp/ck2/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck2/cnt_reg[17]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.062    15.149    disp/ck2/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.015ns (41.641%)  route 2.824ns (58.359%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.626     5.147    disp/ck2/CLK
    SLICE_X62Y30         FDCE                                         r  disp/ck2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  disp/ck2/cnt_reg[24]/Q
                         net (fo=2, routed)           1.146     6.749    disp/ck2/cnt_reg[24]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.873 r  disp/ck2/sr[23]_i_8/O
                         net (fo=1, routed)           0.406     7.280    disp/ck2/sr[23]_i_8_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.404 r  disp/ck2/sr[23]_i_4/O
                         net (fo=19, routed)          1.263     8.666    disp/ck2/sr[23]_i_4_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.790 r  disp/ck2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.790    disp/ck2/cnt[0]_i_6__0_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.322 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.331    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.445    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.673    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.986 r  disp/ck2/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.986    disp/ck2/cnt_reg[16]_i_1__0_n_4
    SLICE_X62Y28         FDCE                                         r  disp/ck2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.507    14.848    disp/ck2/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck2/cnt_reg[19]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.062    15.149    disp/ck2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  5.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/sr/CLK
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  disp/sr/sr_reg[22]/Q
                         net (fo=2, routed)           0.067     1.676    disp/sr/sr_reg_n_0_[22]
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.721 r  disp/sr/sr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.721    disp/sr/n_sr[2]
    SLICE_X64Y27         FDCE                                         r  disp/sr/sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.853     1.980    disp/sr/CLK
    SLICE_X64Y27         FDCE                                         r  disp/sr/sr_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.120     1.601    disp/sr/sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.215%)  route 0.128ns (40.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.128     1.737    disp/sr/disp[0]
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  disp/sr/sr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.782    disp/sr/n_sr[4]
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.855     1.982    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.121     1.604    disp/sr/sr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.130     1.739    disp/sr/disp[0]
    SLICE_X64Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.784 r  disp/sr/sr[20]_i_1/O
                         net (fo=1, routed)           0.000     1.784    disp/sr/n_sr[20]
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.855     1.982    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[20]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.121     1.604    disp/sr/sr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.043%)  route 0.128ns (37.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.467    disp/sr/CLK
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  disp/sr/sr_reg[23]/Q
                         net (fo=2, routed)           0.128     1.759    disp/sr/sr_reg_n_0_[23]
    SLICE_X60Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.804 r  disp/sr/sr[19]_i_1/O
                         net (fo=1, routed)           0.000     1.804    disp/sr/n_sr[19]
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.978    disp/sr/CLK
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[19]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.120     1.587    disp/sr/sr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/sr/CLK
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  disp/sr/sr_reg[18]/Q
                         net (fo=2, routed)           0.123     1.732    disp/sr/sr_reg_n_0_[18]
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.777 r  disp/sr/sr[14]_i_1/O
                         net (fo=1, routed)           0.000     1.777    disp/sr/n_sr[14]
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.853     1.980    disp/sr/CLK
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.091     1.559    disp/sr/sr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.492%)  route 0.115ns (35.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.586     1.469    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  disp/sr/sr_reg[20]/Q
                         net (fo=2, routed)           0.115     1.748    disp/sr/sr_reg_n_0_[20]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  disp/sr/sr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    disp/sr/n_sr[0]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.854     1.981    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.092     1.574    disp/sr/sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/sr/CLK
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  disp/sr/sr_reg[14]/Q
                         net (fo=3, routed)           0.156     1.765    disp/sr/disp[14]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.810 r  disp/sr/sr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.810    disp/sr/n_sr[10]
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.853     1.980    disp/sr/CLK
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.092     1.560    disp/sr/sr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/sr/CLK
    SLICE_X63Y27         FDCE                                         r  disp/sr/sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  disp/sr/sr_reg[15]/Q
                         net (fo=3, routed)           0.157     1.766    disp/sr/disp[15]
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  disp/sr/sr[11]_i_1/O
                         net (fo=1, routed)           0.000     1.811    disp/sr/n_sr[11]
    SLICE_X63Y27         FDCE                                         r  disp/sr/sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.853     1.980    disp/sr/CLK
    SLICE_X63Y27         FDCE                                         r  disp/sr/sr_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDCE (Hold_fdce_C_D)         0.092     1.560    disp/sr/sr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/sr/sr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.310%)  route 0.207ns (52.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.467    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  disp/sr/sr_reg[13]/Q
                         net (fo=3, routed)           0.207     1.815    disp/sr/disp[13]
    SLICE_X60Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.860 r  disp/sr/sr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.860    disp/sr/n_sr[9]
    SLICE_X60Y28         FDCE                                         r  disp/sr/sr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     1.979    disp/sr/CLK
    SLICE_X60Y28         FDCE                                         r  disp/sr/sr_reg[9]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.120     1.601    disp/sr/sr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/ck1/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck1/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.471    disp/ck1/CLK
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  disp/ck1/cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.729    disp/ck1/cnt_reg[23]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  disp/ck1/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    disp/ck1/cnt_reg[20]_i_1_n_4
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     1.983    disp/ck1/CLK
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[23]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.105     1.576    disp/ck1/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   disp/an_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   disp/an_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   disp/an_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   disp/an_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   disp/ck1/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   disp/ck1/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   disp/ck1/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   disp/ck1/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   disp/ck1/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   disp/an_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   disp/an_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   disp/ck1/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   disp/ck1/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   disp/an_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   disp/an_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   disp/ck1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   disp/ck1/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.961ns  (logic 5.467ns (45.704%)  route 6.495ns (54.296%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           2.904     4.362    disp/sr/sw_IBUF[6]
    SLICE_X34Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.486 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.670     5.156    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.152     5.308 r  disp/sr/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.921     8.228    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.733    11.961 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.961    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.756ns  (logic 5.214ns (44.357%)  route 6.541ns (55.643%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           2.904     4.362    disp/sr/sw_IBUF[6]
    SLICE_X34Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.486 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.670     5.156    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.124     5.280 r  disp/sr/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.968     8.247    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.756 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.756    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.227ns  (logic 5.308ns (47.277%)  route 5.919ns (52.723%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           2.756     4.209    disp/sr/sw_IBUF[0]
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.146     4.355 r  disp/sr/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.163     7.518    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709    11.227 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.227    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.928ns  (logic 5.115ns (46.805%)  route 5.813ns (53.195%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.796     4.257    disp/sr/sw_IBUF[1]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.381 r  disp/sr/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.018     7.399    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.928 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.928    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.834ns  (logic 5.321ns (49.111%)  route 5.513ns (50.889%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          3.565     5.021    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.153     5.174 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           1.949     7.122    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    10.834 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.834    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.648ns  (logic 5.083ns (47.735%)  route 5.565ns (52.265%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           2.887     4.345    disp/sr/sw_IBUF[6]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.469 r  disp/sr/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.679     7.147    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.648 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.648    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.644ns  (logic 5.368ns (50.429%)  route 5.276ns (49.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          3.379     4.835    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.152     4.987 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           1.898     6.885    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    10.644 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.644    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.567ns  (logic 5.100ns (48.266%)  route 5.466ns (51.734%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          3.565     5.021    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.145 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           1.902     7.047    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.567 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.567    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.368ns  (logic 5.287ns (50.990%)  route 5.082ns (49.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          3.374     4.830    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.116     4.946 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           1.707     6.654    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    10.368 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.368    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.352ns  (logic 5.112ns (49.378%)  route 5.240ns (50.622%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          2.995     4.451    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           2.245     6.821    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.352 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.352    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.505ns (45.651%)  route 1.792ns (54.349%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          1.397     1.621    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.666 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           0.395     2.061    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.297 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.297    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.300ns  (logic 1.550ns (46.977%)  route 1.750ns (53.023%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          1.392     1.616    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.048     1.664 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           0.357     2.022    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.300 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.300    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.314ns  (logic 1.499ns (45.242%)  route 1.815ns (54.758%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          1.392     1.616    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.661 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           0.423     2.084    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.314 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.314    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.327ns  (logic 1.502ns (45.134%)  route 1.825ns (54.866%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          1.253     1.477    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.522 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           0.572     2.095    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.327 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.327    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.391ns  (logic 1.490ns (43.949%)  route 1.900ns (56.051%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          1.466     1.690    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.735 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           0.435     2.170    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.391 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.391    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.414ns  (logic 1.467ns (42.979%)  route 1.947ns (57.021%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=3, routed)           1.067     1.288    disp/sr/sw_IBUF[5]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  disp/sr/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.880     2.212    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.414 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.414    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.428ns  (logic 1.579ns (46.051%)  route 1.849ns (53.949%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          1.397     1.621    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.666 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           0.453     2.119    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.428 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.428    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.543ns (44.269%)  route 1.942ns (55.731%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          1.466     1.690    disp/sr/sw_IBUF[11]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.735 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           0.477     2.212    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     3.485 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.485    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.567ns  (logic 1.498ns (42.000%)  route 2.069ns (58.000%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           1.034     1.257    disp/sr/sw_IBUF[4]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.045     1.302 r  disp/sr/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.035     2.337    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.567 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.567    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.626ns  (logic 1.471ns (40.578%)  route 2.155ns (59.422%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           1.150     1.367    disp/sr/sw_IBUF[3]
    SLICE_X34Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.412 r  disp/sr/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.005     2.416    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.626 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.626    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/sr/sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.103ns  (logic 4.558ns (50.077%)  route 4.544ns (49.923%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.625     5.146    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.478     5.624 r  disp/sr/sr_reg[8]/Q
                         net (fo=3, routed)           0.845     6.469    disp/sr/disp[8]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.301     6.770 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.452     7.222    disp/sr/g0_b0_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           1.002     8.348    disp/sr/enc[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.472 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           2.245    10.718    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.249 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.249    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sr/sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 4.767ns (52.995%)  route 4.229ns (47.005%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.625     5.146    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.478     5.624 r  disp/sr/sr_reg[8]/Q
                         net (fo=3, routed)           0.845     6.469    disp/sr/disp[8]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.301     6.770 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.452     7.222    disp/sr/g0_b0_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.983     8.329    disp/sr/enc[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.153     8.482 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           1.949    10.431    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.142 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.142    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.947ns  (logic 4.678ns (52.279%)  route 4.270ns (47.721%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.624     5.145    disp/CLK
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     5.663 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.843     6.507    disp/sr/Q[2]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.631 r  disp/sr/g0_b0_i_6/O
                         net (fo=1, routed)           0.433     7.064    disp/sr/g0_b0_i_6_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.188 r  disp/sr/g0_b0_i_2/O
                         net (fo=7, routed)           1.096     8.284    disp/sr/enc[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.152     8.436 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           1.898    10.333    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    14.093 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.093    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sr/sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 4.764ns (54.492%)  route 3.978ns (45.508%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.625     5.146    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.478     5.624 r  disp/sr/sr_reg[8]/Q
                         net (fo=3, routed)           0.845     6.469    disp/sr/disp[8]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.301     6.770 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.452     7.222    disp/sr/g0_b0_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.974     8.320    disp/sr/enc[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.146     8.466 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           1.707    10.174    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.888 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.888    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sr/sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.729ns  (logic 4.547ns (52.092%)  route 4.182ns (47.908%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.625     5.146    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.478     5.624 r  disp/sr/sr_reg[8]/Q
                         net (fo=3, routed)           0.845     6.469    disp/sr/disp[8]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.301     6.770 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.452     7.222    disp/sr/g0_b0_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.983     8.329    disp/sr/enc[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.453 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           1.902    10.355    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.875 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.875    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sr/sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 4.556ns (52.571%)  route 4.110ns (47.429%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.625     5.146    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.478     5.624 r  disp/sr/sr_reg[8]/Q
                         net (fo=3, routed)           0.845     6.469    disp/sr/disp[8]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.301     6.770 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.452     7.222    disp/sr/g0_b0_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.346 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.974     8.320    disp/sr/enc[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.444 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           1.840    10.284    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.813 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.813    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.549ns  (logic 4.425ns (51.765%)  route 4.123ns (48.235%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.624     5.145    disp/CLK
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     5.663 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.843     6.507    disp/sr/Q[2]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.631 r  disp/sr/g0_b0_i_6/O
                         net (fo=1, routed)           0.433     7.064    disp/sr/g0_b0_i_6_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.188 r  disp/sr/g0_b0_i_2/O
                         net (fo=7, routed)           1.096     8.284    disp/sr/enc[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.408 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           1.751    10.159    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.694 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.694    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 3.966ns (62.729%)  route 2.357ns (37.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.624     5.145    disp/CLK
    SLICE_X63Y28         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDPE (Prop_fdpe_C_Q)         0.456     5.601 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          2.357     7.958    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.468 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.468    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 4.041ns (65.633%)  route 2.116ns (34.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.624     5.145    disp/CLK
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     5.663 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          2.116     7.779    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.302 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.302    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.929ns  (logic 4.021ns (67.821%)  route 1.908ns (32.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.624     5.145    disp/CLK
    SLICE_X64Y28         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           1.908     7.571    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.074 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.074    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.364ns (80.665%)  route 0.327ns (19.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.327     1.959    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.159 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.159    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.368ns (74.721%)  route 0.463ns (25.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y28         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.463     2.095    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.299 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.299    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.388ns (72.938%)  route 0.515ns (27.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.515     2.147    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.371 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.371    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.352ns (65.049%)  route 0.727ns (34.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/CLK
    SLICE_X63Y28         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          0.727     2.336    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.547 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.547    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sr/sr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.452ns (64.809%)  route 0.788ns (35.191%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.467    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  disp/sr/sr_reg[1]/Q
                         net (fo=3, routed)           0.133     1.741    disp/sr/disp[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.786 f  disp/sr/g0_b0_i_2/O
                         net (fo=7, routed)           0.221     2.007    disp/sr/enc[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.045     2.052 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           0.435     2.486    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.707 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.707    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.490ns (66.123%)  route 0.763ns (33.877%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.141     1.774    disp/sr/Q[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  disp/sr/g0_b0_i_3/O
                         net (fo=7, routed)           0.227     2.045    disp/sr/enc[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.090 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           0.395     2.486    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.721 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.721    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.533ns (67.840%)  route 0.727ns (32.160%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.141     1.774    disp/sr/Q[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  disp/sr/g0_b0_i_3/O
                         net (fo=7, routed)           0.228     2.046    disp/sr/enc[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.046     2.092 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           0.357     2.450    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.728 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.728    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.484ns (65.210%)  route 0.792ns (34.790%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.141     1.774    disp/sr/Q[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  disp/sr/g0_b0_i_3/O
                         net (fo=7, routed)           0.228     2.046    disp/sr/enc[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.091 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           0.423     2.514    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.744 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.744    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sr/sr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.509ns (64.503%)  route 0.830ns (35.497%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.467    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  disp/sr/sr_reg[1]/Q
                         net (fo=3, routed)           0.133     1.741    disp/sr/disp[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.786 r  disp/sr/g0_b0_i_2/O
                         net (fo=7, routed)           0.221     2.007    disp/sr/enc[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.049     2.056 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           0.477     2.532    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     3.806 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.806    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.486ns (63.518%)  route 0.854ns (36.482%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.468    disp/CLK
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.141     1.774    disp/sr/Q[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  disp/sr/g0_b0_i_3/O
                         net (fo=7, routed)           0.140     1.958    disp/sr/enc[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.003 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           0.572     2.576    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.808 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.808    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           192 Endpoints
Min Delay           192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.188ns  (logic 1.830ns (25.458%)  route 5.358ns (74.542%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           2.904     4.362    disp/sr/sw_IBUF[6]
    SLICE_X34Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.486 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.670     5.156    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.124     5.280 r  disp/sr/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.784     7.064    disp/sr/led_OBUF[4]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.188 r  disp/sr/sr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.188    disp/sr/n_sr[4]
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.508     4.849    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[4]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            disp/sr/sr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.002ns  (logic 2.082ns (29.733%)  route 4.920ns (70.267%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           2.904     4.362    disp/sr/sw_IBUF[6]
    SLICE_X34Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.486 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.670     5.156    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.152     5.308 r  disp/sr/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.346     6.654    disp/sr/led_OBUF[3]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.348     7.002 r  disp/sr/sr[3]_i_1/O
                         net (fo=1, routed)           0.000     7.002    disp/sr/n_sr[3]
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.504     4.845    disp/sr/CLK
    SLICE_X60Y27         FDCE                                         r  disp/sr/sr_reg[3]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            disp/sr/sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 1.706ns (25.278%)  route 5.043ns (74.722%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           2.887     4.345    disp/sr/sw_IBUF[6]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.469 r  disp/sr/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.156     6.625    disp/sr/led_OBUF[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.749 r  disp/sr/sr[2]_i_1/O
                         net (fo=1, routed)           0.000     6.749    disp/sr/n_sr[2]
    SLICE_X64Y27         FDCE                                         r  disp/sr/sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.505     4.846    disp/sr/CLK
    SLICE_X64Y27         FDCE                                         r  disp/sr/sr_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            disp/sr/sr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.313ns  (logic 1.927ns (30.520%)  route 4.387ns (69.480%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           2.756     4.209    disp/sr/sw_IBUF[0]
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.146     4.355 r  disp/sr/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.631     5.985    disp/sr/led_OBUF[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.328     6.313 r  disp/sr/sr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.313    disp/sr/n_sr[0]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.507     4.848    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck1/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.236ns  (logic 1.441ns (23.112%)  route 4.795ns (76.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=84, routed)          4.795     6.236    disp/ck1/btnC_IBUF
    SLICE_X61Y33         FDCE                                         f  disp/ck1/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511     4.852    disp/ck1/CLK
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck1/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.236ns  (logic 1.441ns (23.112%)  route 4.795ns (76.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=84, routed)          4.795     6.236    disp/ck1/btnC_IBUF
    SLICE_X61Y33         FDCE                                         f  disp/ck1/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511     4.852    disp/ck1/CLK
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck1/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.236ns  (logic 1.441ns (23.112%)  route 4.795ns (76.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=84, routed)          4.795     6.236    disp/ck1/btnC_IBUF
    SLICE_X61Y33         FDCE                                         f  disp/ck1/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511     4.852    disp/ck1/CLK
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck1/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.236ns  (logic 1.441ns (23.112%)  route 4.795ns (76.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=84, routed)          4.795     6.236    disp/ck1/btnC_IBUF
    SLICE_X61Y33         FDCE                                         f  disp/ck1/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511     4.852    disp/ck1/CLK
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[27]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            disp/sr/sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.198ns  (logic 1.709ns (27.580%)  route 4.488ns (72.420%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.796     4.257    disp/sr/sw_IBUF[1]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.124     4.381 r  disp/sr/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.693     6.074    disp/sr/led_OBUF[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.198 r  disp/sr/sr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.198    disp/sr/n_sr[1]
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.506     4.847    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck1/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.161ns  (logic 1.441ns (23.394%)  route 4.720ns (76.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=84, routed)          4.720     6.161    disp/ck1/btnC_IBUF
    SLICE_X61Y28         FDCE                                         f  disp/ck1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.506     4.847    disp/ck1/CLK
    SLICE_X61Y28         FDCE                                         r  disp/ck1/cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck1/cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.224ns (28.859%)  route 0.553ns (71.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          0.553     0.777    disp/ck1/sw_IBUF[0]
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     1.984    disp/ck1/CLK
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[24]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck1/cnt_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.224ns (28.859%)  route 0.553ns (71.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          0.553     0.777    disp/ck1/sw_IBUF[0]
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     1.984    disp/ck1/CLK
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[25]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck1/cnt_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.224ns (28.859%)  route 0.553ns (71.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          0.553     0.777    disp/ck1/sw_IBUF[0]
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     1.984    disp/ck1/CLK
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[26]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck1/cnt_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.224ns (28.859%)  route 0.553ns (71.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          0.553     0.777    disp/ck1/sw_IBUF[0]
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     1.984    disp/ck1/CLK
    SLICE_X61Y33         FDCE                                         r  disp/ck1/cnt_reg[27]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.282ns (34.202%)  route 0.542ns (65.798%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.542     0.778    disp/sr/sw_IBUF[8]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.823 r  disp/sr/sr[20]_i_1/O
                         net (fo=1, routed)           0.000     0.823    disp/sr/n_sr[20]
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.855     1.982    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[20]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck1/cnt_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.224ns (26.671%)  route 0.617ns (73.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          0.617     0.841    disp/ck1/sw_IBUF[0]
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     1.983    disp/ck1/CLK
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[20]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck1/cnt_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.224ns (26.671%)  route 0.617ns (73.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          0.617     0.841    disp/ck1/sw_IBUF[0]
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     1.983    disp/ck1/CLK
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[21]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck1/cnt_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.224ns (26.671%)  route 0.617ns (73.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          0.617     0.841    disp/ck1/sw_IBUF[0]
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     1.983    disp/ck1/CLK
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[22]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck1/cnt_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.224ns (26.671%)  route 0.617ns (73.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=65, routed)          0.617     0.841    disp/ck1/sw_IBUF[0]
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     1.983    disp/ck1/CLK
    SLICE_X61Y32         FDCE                                         r  disp/ck1/cnt_reg[23]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            disp/sr/sr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.266ns (30.950%)  route 0.593ns (69.050%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=24, routed)          0.593     0.814    disp/sr/sw_IBUF[9]
    SLICE_X63Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.859 r  disp/sr/sr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.859    disp/sr/n_sr[5]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.855     1.982    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[5]/C





