0.6
2016.4
Jan 23 2017
19:37:30
C:/ECE_440/project10/factorial_coprocessor/factorial_coprocessor.sim/sim_1/synth/func/tb_func_synth.v,1587076737,verilog,,,,factorial;glbl;handshake_wrapper;multiplier,,,,,,,,
C:/ECE_440/project10/factorial_coprocessor/factorial_coprocessor.srcs/sim_1/new/tb.sv,1586983349,systemVerilog,,,,tb,,,,,,,,
