#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x138e049b0 .scope module, "fsm_full_tb" "fsm_full_tb" 2 3;
 .timescale 0 0;
v0x600003ba46c0_0 .var "clock", 0 0;
v0x600003ba4750_0 .var/i "f", 31 0;
v0x600003ba47e0_0 .net "gnt_0", 0 0, v0x600003ba4090_0;  1 drivers
v0x600003ba4870_0 .net "gnt_1", 0 0, v0x600003ba4120_0;  1 drivers
v0x600003ba4900_0 .net "gnt_2", 0 0, v0x600003ba41b0_0;  1 drivers
v0x600003ba4990_0 .net "gnt_3", 0 0, v0x600003ba4240_0;  1 drivers
v0x600003ba4a20_0 .var "instrument_clock", 0 0;
v0x600003ba4ab0_0 .var "req_0", 0 0;
v0x600003ba4b40_0 .var "req_1", 0 0;
v0x600003ba4bd0_0 .var "req_2", 0 0;
v0x600003ba4c60_0 .var "req_3", 0 0;
v0x600003ba4cf0_0 .var "reset", 0 0;
S_0x138e04b20 .scope module, "U_fsm_full" "fsm_full" 2 54, 3 1 0, S_0x138e049b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "req_0";
    .port_info 3 /INPUT 1 "req_1";
    .port_info 4 /INPUT 1 "req_2";
    .port_info 5 /INPUT 1 "req_3";
    .port_info 6 /OUTPUT 1 "gnt_0";
    .port_info 7 /OUTPUT 1 "gnt_1";
    .port_info 8 /OUTPUT 1 "gnt_2";
    .port_info 9 /OUTPUT 1 "gnt_3";
P_0x138e05290 .param/l "GNT0" 0 3 32, C4<001>;
P_0x138e052d0 .param/l "GNT1" 0 3 33, C4<010>;
P_0x138e05310 .param/l "GNT2" 0 3 34, C4<011>;
P_0x138e05350 .param/l "GNT3" 0 3 35, C4<100>;
P_0x138e05390 .param/l "IDLE" 0 3 31, C4<000>;
v0x600003ba4000_0 .net "clock", 0 0, v0x600003ba46c0_0;  1 drivers
v0x600003ba4090_0 .var "gnt_0", 0 0;
v0x600003ba4120_0 .var "gnt_1", 0 0;
v0x600003ba41b0_0 .var "gnt_2", 0 0;
v0x600003ba4240_0 .var "gnt_3", 0 0;
v0x600003ba42d0_0 .var "next_state", 2 0;
v0x600003ba4360_0 .net "req_0", 0 0, v0x600003ba4ab0_0;  1 drivers
v0x600003ba43f0_0 .net "req_1", 0 0, v0x600003ba4b40_0;  1 drivers
v0x600003ba4480_0 .net "req_2", 0 0, v0x600003ba4bd0_0;  1 drivers
v0x600003ba4510_0 .net "req_3", 0 0, v0x600003ba4c60_0;  1 drivers
v0x600003ba45a0_0 .net "reset", 0 0, v0x600003ba4cf0_0;  1 drivers
v0x600003ba4630_0 .var "state", 2 0;
E_0x600001ca0640 .event posedge, v0x600003ba4000_0;
E_0x600001ca0680/0 .event anyedge, v0x600003ba4510_0, v0x600003ba4480_0, v0x600003ba43f0_0, v0x600003ba4360_0;
E_0x600001ca0680/1 .event anyedge, v0x600003ba4630_0;
E_0x600001ca0680 .event/or E_0x600001ca0680/0, E_0x600001ca0680/1;
S_0x138e053d0 .scope begin, "OUTPUT_LOGIC" "OUTPUT_LOGIC" 3 79, 3 79 0, S_0x138e04b20;
 .timescale 0 0;
    .scope S_0x138e04b20;
T_0 ;
    %wait E_0x600001ca0680;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %load/vec4 v0x600003ba4630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x600003ba4360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x600003ba43f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x600003ba4480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x600003ba4510_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
T_0.14 ;
T_0.12 ;
T_0.10 ;
T_0.8 ;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x600003ba4360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
T_0.16 ;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x600003ba43f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
T_0.18 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x600003ba4480_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
T_0.20 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x600003ba4510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003ba42d0_0, 0, 3;
T_0.22 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x138e04b20;
T_1 ;
    %wait E_0x600001ca0640;
    %fork t_1, S_0x138e053d0;
    %jmp t_0;
    .scope S_0x138e053d0;
t_1 ;
    %load/vec4 v0x600003ba45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ba4090_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ba4120_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ba41b0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ba4240_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003ba4630_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003ba42d0_0;
    %assign/vec4 v0x600003ba4630_0, 1;
    %load/vec4 v0x600003ba4630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003ba4630_0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ba4090_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ba4120_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ba41b0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ba4240_0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ba4090_0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ba4120_0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ba41b0_0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %end;
    .scope S_0x138e04b20;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x138e049b0;
T_2 ;
    %vpi_func 2 12 "$fopen" 32, "output_fsm_full_tb_t1.txt" {0 0 0};
    %store/vec4 v0x600003ba4750_0, 0, 32;
    %vpi_call 2 13 "$display", "time\011    req_0 req_1 req_2 req_3 gnt_0 gnt_1 gnt_2 gnt_3" {0 0 0};
    %vpi_call 2 14 "$fwrite", v0x600003ba4750_0, "time,gnt_0,gnt_1,gnt_2,gnt_3\012" {0 0 0};
    %vpi_call 2 15 "$monitor", "%g\011    %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x600003ba4ab0_0, v0x600003ba4b40_0, v0x600003ba4bd0_0, v0x600003ba4c60_0, v0x600003ba47e0_0, v0x600003ba4870_0, v0x600003ba4900_0, v0x600003ba4990_0 {0 0 0};
T_2.0 ;
    %wait E_0x600001ca0640;
    %vpi_call 2 19 "$fwrite", v0x600003ba4750_0, "%g,%b,%b,%b,%b\012", $time, v0x600003ba47e0_0, v0x600003ba4870_0, v0x600003ba4900_0, v0x600003ba4990_0 {0 0 0};
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x138e049b0;
T_3 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba46c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4c60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003ba4cf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4cf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003ba4ab0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003ba4b40_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4b40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003ba4bd0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4bd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003ba4c60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003ba4c60_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 44 "$fclose", v0x600003ba4750_0 {0 0 0};
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x138e049b0;
T_4 ;
    %delay 2, 0;
    %load/vec4 v0x600003ba46c0_0;
    %inv;
    %store/vec4 v0x600003ba46c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x138e049b0;
T_5 ;
    %delay 8, 0;
    %load/vec4 v0x600003ba4a20_0;
    %inv;
    %store/vec4 v0x600003ba4a20_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/Users/aysim/code/verilog_webapp/verilog_repair/benchmarks/fsm_full/fsm_full_tb_t1.v";
    "/Users/aysim/code/verilog_webapp/backend/data/1/fsm_full_1708454332.v";
