INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/apb_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/fifo_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ipshared/a0ef/top_core_i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_core_i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ip/design_1_top_core_i2c_0_0/sim/design_1_top_core_i2c_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_core_i2c_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sim_1/new/i2c_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_slave_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/test_core_apb_i2c/test_core_apb_i2c.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
