read_verilog tests/all-gates-gates-load/code.v
techmap
cgploss -wire_test -representation=gates
write_verilog test_out.v