
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004099                       # Number of seconds simulated
sim_ticks                                  4099369000                       # Number of ticks simulated
final_tick                                 4099369000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83085                       # Simulator instruction rate (inst/s)
host_op_rate                                   128757                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61061472                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670452                       # Number of bytes of host memory used
host_seconds                                    67.14                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2193152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2244480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         5312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           83                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 83                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12520951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         534997459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547518411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12520951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12520951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1295809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1295809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1295809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12520951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        534997459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            548814220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000961292250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65109                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 62                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         83                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       83                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2244224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2244480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4099257000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   83                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     71.461509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.509144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    54.116534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29537     93.96%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1684      5.36%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           67      0.21%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      0.10%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      0.07%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      0.07%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.02%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.02%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31436                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8670.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2081.579786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15442.504385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2192896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12520951.395202528685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 534935010.729700088501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1030402.483894472476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           83                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27428500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1853841000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8934263500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34200.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54098.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 107641728.92                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1223782000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1881269500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175330000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34899.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53649.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       547.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3630                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     116611.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    10.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                112569240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 59805405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125506920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 344520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            322988790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2615520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       350593320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         6311520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        624304740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1723050855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            420.320995                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3384274250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1054250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2598969000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     16428250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     664056250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    768941250                       # Time in different power states
system.mem_ctrls_1.actEnergy                111955200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59494215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124864320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            319983750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4015200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       348520230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9180000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        624309840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1720333635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            419.658156                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3386964500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4424000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2598990000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     23899500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     657677000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    764458500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530174                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530174                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2670                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527473                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1352                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                343                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527473                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508033                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19440                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1777                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      831400                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13305                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439188                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            88                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17043                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4099370                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              37363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5656013                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530174                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509385                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4023819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5428                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        111                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           303                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17000                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1036                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4064356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.162573                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.179591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2519810     62.00%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   153307      3.77%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   119074      2.93%     68.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   118687      2.92%     71.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   118605      2.92%     74.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   117197      2.88%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   119485      2.94%     80.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   120893      2.97%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   677298     16.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4064356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129331                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.379727                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   495519                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2465611                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    103364                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                997148                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2714                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8767146                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2714                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   577008                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1073746                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2012                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1003062                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1405814                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8756260                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 82131                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1224951                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    302                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16532                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16307649                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20153748                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13388849                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11648                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   130178                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 85                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3006875                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               533920                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16160                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1000                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              250                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8736370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9006533                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               717                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           92344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       135690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4064356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.215980                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.440779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              822811     20.24%     20.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              340085      8.37%     28.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              894179     22.00%     50.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1285056     31.62%     82.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              640454     15.76%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               47864      1.18%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20553      0.51%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8364      0.21%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4990      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4064356                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3403      7.96%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.03%      7.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.02%      8.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      8.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  38862     90.87%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   432      1.01%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                13      0.03%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               34      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2203      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8153524     90.53%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1164      0.01%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 156      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  383      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  792      0.01%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  952      0.01%     90.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 598      0.01%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                201      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               831279      9.23%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13420      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1419      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            412      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9006533                       # Type of FU issued
system.cpu.iq.rate                           2.197053                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       42766                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004748                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22110777                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8818881                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8690577                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10128                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9942                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4520                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9042044                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5052                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2264                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        13648                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6405                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        302585                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2714                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   43363                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4010                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8736444                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               137                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                533920                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16160                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    642                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3137                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            681                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2729                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3410                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9000970                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                831379                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5563                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       844680                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518334                       # Number of branches executed
system.cpu.iew.exec_stores                      13301                       # Number of stores executed
system.cpu.iew.exec_rate                     2.195696                       # Inst execution rate
system.cpu.iew.wb_sent                        8696506                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8695097                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7946983                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14550324                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.121081                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.546172                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           92439                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2688                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4050491                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.134087                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.405439                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2530388     62.47%     62.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       486762     12.02%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7378      0.18%     74.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7979      0.20%     74.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3504      0.09%     74.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2659      0.07%     75.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1107      0.03%     75.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1021      0.03%     75.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009693     24.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4050491                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009693                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11777336                       # The number of ROB reads
system.cpu.rob.rob_writes                    17487110                       # The number of ROB writes
system.cpu.timesIdled                             462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.734931                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.734931                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.360673                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.360673                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13890287                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8161534                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7134                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3746                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5100628                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068115                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1885965                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.035420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            500650                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.062267                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.035420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          896                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4787842                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4787842                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        21849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21849                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9325                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9325                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        31174                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31174                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        31174                       # number of overall hits
system.cpu.dcache.overall_hits::total           31174                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       504295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        504295                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          430                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       504725                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         504725                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       504725                       # number of overall misses
system.cpu.dcache.overall_misses::total        504725                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16894084000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16894084000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     44756000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44756000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16938840000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16938840000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16938840000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16938840000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       535899                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       535899                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       535899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       535899                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.958473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.958473                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044080                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.941829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.941829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.941829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.941829                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33500.399568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33500.399568                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104083.720930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104083.720930                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33560.532963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33560.532963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33560.532963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33560.532963                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3745420                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            494582                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.572900                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          104                       # number of writebacks
system.cpu.dcache.writebacks::total               104                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4070                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4070                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4075                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4075                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       500225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       500225                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          425                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       500650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       500650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       500650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       500650                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15564899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15564899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     43491000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43491000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15608390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15608390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15608390000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15608390000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.950738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.950738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.934225                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.934225                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.934225                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.934225                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31115.795892                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31115.795892                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102331.764706                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102331.764706                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31176.250874                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31176.250874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31176.250874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31176.250874                       # average overall mshr miss latency
system.cpu.dcache.replacements                 499626                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           692.039285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16713                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.506748                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   692.039285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.675820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.675820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          726                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34815                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        15898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15898                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        15898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15898                       # number of overall hits
system.cpu.icache.overall_hits::total           15898                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1102                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1102                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1102                       # number of overall misses
system.cpu.icache.overall_misses::total          1102                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109474999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109474999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    109474999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109474999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109474999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109474999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17000                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17000                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064824                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064824                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064824                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064824                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064824                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99342.104356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99342.104356                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99342.104356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99342.104356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99342.104356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99342.104356                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          437                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           89                       # number of writebacks
system.cpu.icache.writebacks::total                89                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          287                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          287                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          287                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          815                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          815                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87353999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87353999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87353999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87353999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87353999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87353999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047941                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047941                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047941                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047941                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047941                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047941                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107182.820859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107182.820859                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107182.820859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107182.820859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107182.820859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107182.820859                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27344.065528                       # Cycle average of tags in use
system.l2.tags.total_refs                     1001173                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35096                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.526698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.014099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       207.041897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27137.009532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.828156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.834475                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32665                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8044480                       # Number of tag accesses
system.l2.tags.data_accesses                  8044480                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          104                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              104                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           88                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               88                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        466370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            466370                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               466382                       # number of demand (read+write) hits
system.l2.demand_hits::total                   466395                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data              466382                       # number of overall hits
system.l2.overall_hits::total                  466395                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 413                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33855                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34268                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35070                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data             34268                       # number of overall misses
system.l2.overall_misses::total                 35070                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     41944000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41944000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84621000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84621000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4266299000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4266299000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     84621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4308243000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4392864000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84621000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4308243000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4392864000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           88                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           88                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       500225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        500225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           500650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               501465                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          500650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              501465                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.971765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971765                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984049                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067680                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.068447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069935                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.068447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069935                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101559.322034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101559.322034                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105512.468828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105512.468828                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126016.806971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126016.806971                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105512.468828                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125722.043889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125259.880240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105512.468828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125722.043889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125259.880240                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  83                       # number of writebacks
system.l2.writebacks::total                        83                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            413                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33855                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35070                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33684000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33684000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68581000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68581000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3589199000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3589199000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     68581000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3622883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3691464000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68581000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3622883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3691464000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067680                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.068447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069935                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.068447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069935                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81559.322034                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81559.322034                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85512.468828                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85512.468828                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106016.806971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106016.806971                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85512.468828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105722.043889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105259.880240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85512.468828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105722.043889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105259.880240                       # average overall mshr miss latency
system.l2.replacements                           2328                       # number of replacements
system.membus.snoop_filter.tot_requests         35802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34657                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           83                       # Transaction distribution
system.membus.trans_dist::CleanEvict              649                       # Transaction distribution
system.membus.trans_dist::ReadExReq               413                       # Transaction distribution
system.membus.trans_dist::ReadExResp              413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34657                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        70872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        70872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2249792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2249792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2249792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35070                       # Request fanout histogram
system.membus.reqLayer2.occupancy            36134000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          196570000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1001180                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       499717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1595                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1593                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4099369000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            501040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          187                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           89                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          501767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             425                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       500225                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1500926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1502645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32048256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               32106112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2328                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           503793                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003188                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056441                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 502189     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1602      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             503793                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1001566000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2445000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1501950000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            36.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
