
---------- Begin Simulation Statistics ----------
host_inst_rate                                 255589                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403468                       # Number of bytes of host memory used
host_seconds                                    78.25                       # Real time elapsed on the host
host_tick_rate                              311113250                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.024345                       # Number of seconds simulated
sim_ticks                                 24344866000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2852072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 46217.573279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30982.842114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2344119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    23476355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.178100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               507953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            194276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9718543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 50803.719786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 38619.361300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1223661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   22686451874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.267362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              446551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           237614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8069013492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52902.646634                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.826824                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           48021                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2540437994                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4522284                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 48363.136115                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 34035.874591                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3567780                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     46162806874                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.211067                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                954504                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             431890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17787556492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115564                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997813                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.760732                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4522284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 48363.136115                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 34035.874591                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3567780                       # number of overall hits
system.cpu.dcache.overall_miss_latency    46162806874                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.211067                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               954504                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            431890                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17787556492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115564                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.760732                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3567780                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500268371000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11604199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 59830.357143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 58398.148148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11604143                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3350500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3153500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               210984.418182                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11604199                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 59830.357143                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 58398.148148                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11604143                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3350500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3153500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105751                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.144619                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11604199                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 59830.357143                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 58398.148148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11604143                       # number of overall hits
system.cpu.icache.overall_miss_latency        3350500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3153500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.144619                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11604143                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 80570.818721                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     21079743302                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                261630                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     101484.703342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 93667.397152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       146407                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           6345838500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.299277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62530                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    9369                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      4979452500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.254436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 53161                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       112112.103388                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  104195.267581                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         253377                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6766526000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.192378                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        60355                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      8349                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5418466500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.165756                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   52003                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.078269                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        106704.353664                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   98873.369214                       # average overall mshr miss latency
system.l2.demand_hits                          399784                       # number of demand (read+write) hits
system.l2.demand_miss_latency             13112364500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.235111                       # miss rate for demand accesses
system.l2.demand_misses                        122885                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      17718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        10397919000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.201206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   105164                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.308534                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.346854                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5055.028338                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5682.848922                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       106704.353664                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  85818.367536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         399784                       # number of overall hits
system.l2.overall_miss_latency            13112364500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.235111                       # miss rate for overall accesses
system.l2.overall_misses                       122885                       # number of overall misses
system.l2.overall_mshr_hits                     17718                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       31477662302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.701771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  366794                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.403952                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        105686                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       114684                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       430360                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           284630                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        31028                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         354979                       # number of replacements
system.l2.sampled_refs                         365942                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10737.877261                       # Cycle average of tags in use
system.l2.total_refs                           394584                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202704                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 34749624                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          55194                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56601                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          543                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56414                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56728                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       995698                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11078867                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.902648                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.404604                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9492359     85.68%     85.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       133713      1.21%     86.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       109324      0.99%     87.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        76462      0.69%     88.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        76607      0.69%     89.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        74398      0.67%     89.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        67570      0.61%     90.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        52736      0.48%     91.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       995698      8.99%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11078867                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          542                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2359617                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.394010                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.394010                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5454434                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          311                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16220837                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3396846                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2167971                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       457509                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        59615                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3196016                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3191227                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4789                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2276161                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2274096                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2065                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        919855                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            917131                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2724                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56728                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1602736                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3835033                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         5352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16252908                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        401313                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004069                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1602736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        55194                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.165910                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11536376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.408840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.971571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9304081     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          36931      0.32%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          67432      0.58%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          36169      0.31%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         114646      0.99%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          26869      0.23%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          73574      0.64%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          75159      0.65%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1801515     15.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11536376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2403731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54634                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 326                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.864950                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3898056                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1190066                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6913270                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11216361                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.836202                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5780887                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.804611                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11221291                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          546                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1140102                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2743247                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       578350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1194669                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12377204                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2707990                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       224573                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12057494                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        19739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           97                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       457509                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        43815                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       865616                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1019925                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       151065                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          474                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.717355                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.717355                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3039883     24.75%     24.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          288      0.00%     24.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     24.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2749579     22.39%     47.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2343439     19.08%     66.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       238458      1.94%     68.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2719200     22.14%     90.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1191223      9.70%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12282070                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1074739                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.087505                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            5      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1959      0.18%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       772264     71.86%     72.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       287665     26.77%     98.80% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        12134      1.13%     99.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          712      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11536376                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.064638                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.560656                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6423358     55.68%     55.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1779395     15.42%     71.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1421989     12.33%     83.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       905662      7.85%     91.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       511440      4.43%     95.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       232684      2.02%     97.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       115781      1.00%     98.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       130691      1.13%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        15376      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11536376                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.881060                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12376878                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12282070                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2376649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        28453                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1011872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1602738                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1602736                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2743247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1194669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13940107                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3719506                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       208194                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3873123                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1694007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        15193                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22332085                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14207172                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12293239                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1694030                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       457509                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1792207                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      3702599                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5848700                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 21897                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
