Trace_Name,FPGA_Ball_Names_A,FPGA_Ball_Names_B
IL07_31.TB.G13.D6,AH32,B8
IL07_31.TB.G13.D5_P,AM31,D8
IL07_31.TB.G13.D5_N,AL32,C8
IL07_31.TB.G13.D4_P,AK31,F8
IL07_31.TB.G13.D4_N,AJ31,E8
IL07_31.TB.G13.D3_P,AK32,B7
IL07_31.TB.G13.D3_N,AJ32,A7
IL07_31.TB.G13.D2_P,AM30,D7
IL07_31.TB.G13.D2_N,AL30,C7
IL07_31.TB.G13.D1_P,AM28,A4
IL07_31.TB.G13.D1_N,AM29,A5
IL07_31.TB.G13.D0_P,AL28,A2
IL07_31.TB.G13.D0_N,AK28,A3
IL07_31.TB.G13.C_P,AD32,B3
IL07_31.TB.G13.C_N,AE32,B4
IL07_31.TB.G8.D3_P,AK29,D10
IL07_31.TB.G8.D3_N,AK30,C10
IL07_31.TB.G8.D2_P,AH30,D11
IL07_31.TB.G8.D2_N,AG30,C11
IL07_31.TB.G8.D1_P,AJ28,C9
IL07_31.TB.G8.D1_N,AH28,A9
IL07_31.TB.G8.D0_P,AG28,F9
IL07_31.TB.G8.D0_N,AG29,D9
IL07_31.LR.G3.S_P,AC30,C17
IL07_31.LR.G3.S_N,AB31,D17
IL07_31.LR.G3.D4_P,AC31,H6
IL07_31.LR.G3.D4_N,AE31,H5
IL07_31.LR.G3.D3_P,AB30,J4
IL07_31.LR.G3.D3_N,AB29,K4
IL07_31.LR.G3.D2_P,AC28,L2
IL07_31.LR.G3.D2_N,AD29,L3
IL07_31.LR.G3.D1_P,W31,C1
IL07_31.LR.G3.D1_N,Y32,D1
IL07_31.LR.G3.D0_P,AD30,F3
IL07_31.LR.G3.D0_N,AE30,E3
IL07_31.LR.G2.S_P,AB28,N3
IL07_31.LR.G2.S_N,AB27,N4
IL07_31.LR.G2.D4_P,AC26,L7
IL07_31.LR.G2.D4_N,AD26,L6
IL07_31.LR.G2.D3_P,AB26,P6
IL07_31.LR.G2.D3_N,AC27,P7
IL07_31.LR.G2.D2_P,Y29,N6
IL07_31.LR.G2.D2_N,W29,N7
IL07_31.LR.G2.D1_P,Y28,K5
IL07_31.LR.G2.D1_N,W28,L4
IL07_31.LR.G2.D0_P,Y26,K6
IL07_31.LR.G2.D0_N,Y27,K7
IL07_31.LR.G1.S_P,R32,K2
IL07_31.LR.G1.S_N,T31,J1
IL07_31.LR.G1.D4_P,U31,K1
IL07_31.LR.G1.D4_N,U30,L1
IL07_31.LR.G1.D3_P,W30,J3
IL07_31.LR.G1.D3_N,Y30,K3
IL07_31.LR.G1.D2_P,N32,H2
IL07_31.LR.G1.D2_N,P32,H3
IL07_31.LR.G1.D1_P,R30,F1
IL07_31.LR.G1.D1_N,T30,H1
IL07_31.LR.G1.D0_P,P31,F2
IL07_31.LR.G1.D0_N,P30,E1
IL07_31.LR.G0.S_P,R29,B1
IL07_31.LR.G0.S_N,T28,C2
IL07_31.LR.G0.D4_P,T29,D3
IL07_31.LR.G0.D4_N,U28,D2
IL07_31.LR.G0.D3_P,P28,F4
IL07_31.LR.G0.D3_N,P29,F5
IL07_31.LR.G0.D2_P,R26,D4
IL07_31.LR.G0.D2_N,T26,E4
IL07_31.LR.G0.D1_P,R27,C4
IL07_31.LR.G0.D1_N,T27,C3
IL07_31.LR.G0.D0_P,U27,C5
IL07_31.LR.G0.D0_N,U26,D5
