/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [4:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_30z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  reg [22:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_10z;
  reg [10:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [20:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [33:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = !(celloutsig_0_24z[6] ? celloutsig_0_13z[0] : celloutsig_0_14z);
  assign celloutsig_1_3z = !(in_data[146] ? in_data[191] : celloutsig_1_0z);
  assign celloutsig_1_8z = !(celloutsig_1_0z ? in_data[144] : celloutsig_1_4z[17]);
  assign celloutsig_0_19z = !(celloutsig_0_11z[3] ? celloutsig_0_6z : celloutsig_0_12z[1]);
  assign celloutsig_1_14z = ~celloutsig_1_9z;
  assign celloutsig_1_2z = celloutsig_1_1z[0] | celloutsig_1_1z[4];
  assign celloutsig_1_6z = celloutsig_1_4z[21] | celloutsig_1_2z;
  assign celloutsig_0_8z = celloutsig_0_5z[1] | celloutsig_0_0z[3];
  assign celloutsig_0_6z = ~(celloutsig_0_3z[4] ^ celloutsig_0_5z[2]);
  assign celloutsig_0_0z = in_data[46:43] / { 1'h1, in_data[22:20] };
  assign celloutsig_0_16z = in_data[48:42] / { 1'h1, celloutsig_0_4z[16:13], celloutsig_0_0z[0], celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[106:99] / { 1'h1, in_data[168:162] };
  assign celloutsig_0_9z = in_data[62:46] / { 1'h1, in_data[62:48], celloutsig_0_0z[0] };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_3z } / { 1'h1, celloutsig_0_9z[8:5], celloutsig_0_10z };
  assign celloutsig_0_12z = celloutsig_0_4z[14:8] / { 1'h1, celloutsig_0_9z[8:7], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_4z[21:10], celloutsig_0_3z } / { 1'h1, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_0_38z = celloutsig_0_30z[14:12] <= celloutsig_0_24z[7:5];
  assign celloutsig_1_9z = ! in_data[106:103];
  assign celloutsig_1_13z = ! { celloutsig_1_12z[2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_1_10z = { celloutsig_1_1z[7:2], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z } % { 1'h1, in_data[174:157], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_12z = in_data[166:163] % { 1'h1, celloutsig_1_1z[2:0] };
  assign celloutsig_1_16z = { celloutsig_1_10z[11:7], celloutsig_1_5z } % { 1'h1, in_data[114:108], celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_16z[9:1], celloutsig_1_1z, celloutsig_1_15z } % { 1'h1, celloutsig_1_4z[22:10], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_13z = in_data[6:3] % { 1'h1, celloutsig_0_4z[6], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_19z, celloutsig_0_0z } % { 1'h1, celloutsig_0_11z[1:0], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_5z = celloutsig_0_0z[3] ? in_data[50:48] : { celloutsig_0_1z[4], celloutsig_0_1z[4], celloutsig_0_0z[0] };
  assign celloutsig_1_15z = in_data[185] ? celloutsig_1_5z[3:0] : { celloutsig_1_1z[5:4], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_18z[1] ? in_data[180:172] : { celloutsig_1_1z[6:0], celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_0_20z = celloutsig_0_19z ? { celloutsig_0_13z[2:0], celloutsig_0_14z, 1'h1 } : celloutsig_0_16z[6:2];
  assign celloutsig_0_24z = celloutsig_0_4z[3] ? { celloutsig_0_15z[4:3], celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_22z } : { celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_0_7z = { celloutsig_0_4z[20:9], celloutsig_0_6z } != { in_data[29:22], celloutsig_0_1z[4], celloutsig_0_1z[4], celloutsig_0_1z[2:0] };
  assign celloutsig_1_0z = & in_data[129:122];
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_5z[4:3], celloutsig_1_3z };
  assign celloutsig_0_10z = & { celloutsig_0_5z, in_data[80:79] };
  assign celloutsig_0_14z = & { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z[4], celloutsig_0_1z[4], celloutsig_0_1z[2:0] };
  assign celloutsig_0_3z = { celloutsig_0_1z[4], celloutsig_0_1z[4], celloutsig_0_1z[2:0] } <<< { in_data[16], celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_4z[15:11] ^ celloutsig_1_4z[20:16];
  assign celloutsig_0_17z = celloutsig_0_16z[6:4] ^ celloutsig_0_9z[9:7];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_4z = 23'h000000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[58:40], celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 34'h000000000;
    else if (!clkin_data[32]) celloutsig_1_4z = { in_data[128:103], celloutsig_1_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_11z = 11'h000;
    else if (!clkin_data[64]) celloutsig_1_11z = { celloutsig_1_10z[13:11], celloutsig_1_1z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_15z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_15z = celloutsig_0_11z[4:0];
  assign { celloutsig_0_1z[4], celloutsig_0_1z[2:0] } = ~ celloutsig_0_0z;
  assign celloutsig_0_1z[3] = celloutsig_0_1z[4];
  assign { out_data[148:128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
