#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 23 22:44:47 2023
# Process ID: 9456
# Current directory: D:/sine/Desktop/IC/Preliminary/Cortex_M3_SoC/Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16980 D:\sine\Desktop\IC\Preliminary\Cortex_M3_SoC\Project\cm3_Soc.xpr
# Log file: D:/sine/Desktop/IC/Preliminary/Cortex_M3_SoC/Project/vivado.log
# Journal file: D:/sine/Desktop/IC/Preliminary/Cortex_M3_SoC/Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/sine/Desktop/IC/Preliminary/Cortex_M3_SoC/Project/cm3_Soc.xpr
update_compile_order -fileset sources_1
create_project axi_interconnect D:/Projects/Vivado/axi_interconnect -part xc7z010clg400-1
create_bd_design "axi_interconnect"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
current_project cm3_Soc
open_bd_design {D:/sine/Desktop/IC/Preliminary/Cortex_M3_SoC/Project/cm3_Soc.srcs/sources_1/bd/cm3_core/cm3_core.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {0.5 5 -76} [get_bd_cells proc_sys_reset_0]
set_property location {1 114 -75} [get_bd_cells proc_sys_reset_0]
undo
set_property location {1 137 -30} [get_bd_cells proc_sys_reset_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {0.5 -356 -141} [get_bd_cells proc_sys_reset_0]
set_property location {2.5 152 -52} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
set_property location {1 -221 -10} [get_bd_cells proc_sys_reset_0]
set_property screensize {188 50} [get_bd_cells util_vector_logic_0]
set_property screensize {125 54} [get_bd_cells util_vector_logic_0]
set_property screensize {124 38} [get_bd_cells util_vector_logic_0]
set_property screensize {158 96} [get_bd_cells util_vector_logic_0]
set_property location {1.5 -154 -1} [get_bd_cells proc_sys_reset_0]
set_property location {2 233 -42} [get_bd_cells util_vector_logic_0]
set_property location {1 -239 7} [get_bd_cells proc_sys_reset_0]
set_property location {2 144 -50} [get_bd_cells util_vector_logic_0]
set_property location {1 -161 -14} [get_bd_cells proc_sys_reset_0]
startgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/mb_reset] [get_bd_pins util_vector_logic_0/Op1]
endgroup
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins CORTEXM3_AXI_0/SYSRESETn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {4.5 977 20} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
current_project axi_interconnect
current_project cm3_Soc
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins CORTEXM3_AXI_0/CM3_SYS_AXI3]
connect_bd_net [get_bd_pins CORTEXM3_AXI_0/HCLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
set_property location {1 -38 -64} [get_bd_cells proc_sys_reset_0]
undo
undo
set_property location {1 -42 -33} [get_bd_cells proc_sys_reset_0]
set_property location {1 -51 -3} [get_bd_cells proc_sys_reset_0]
set_property location {1 -51 -7} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins CORTEXM3_AXI_0/HCLK]
set_property location {1 -47 23} [get_bd_cells proc_sys_reset_0]
set_property location {2 227 -25} [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins CORTEXM3_AXI_0/HCLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
delete_bd_objs [get_bd_nets Net]
startgroup
create_bd_port -dir I -type clk CLK
connect_bd_net [get_bd_pins /proc_sys_reset_0/slowest_sync_clk] [get_bd_ports CLK]
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports CLK]
endgroup
set_property location {-342 -18} [get_bd_ports CLK]
set_property location {-227 -18} [get_bd_ports CLK]
connect_bd_net [get_bd_ports CLK] [get_bd_pins CORTEXM3_AXI_0/HCLK]
delete_bd_objs [get_bd_nets proc_sys_reset_0_mb_reset] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_nets CLK_1]
undo
undo
undo
set_property location {1 -57 19} [get_bd_cells proc_sys_reset_0]
set_property location {1 -54 36} [get_bd_cells proc_sys_reset_0]
set_property location {2 227 5} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_ports CLK] [get_bd_pins CORTEXM3_AXI_0/HCLK]
delete_bd_objs [get_bd_nets CLK_1]
delete_bd_objs [get_bd_nets proc_sys_reset_0_mb_reset] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_ports CLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
undo
undo
undo
undo
set_property location {-601 -1} [get_bd_ports CLK]
set_property location {1.5 -81 36} [get_bd_cells proc_sys_reset_0]
set_property location {-332 9} [get_bd_ports CLK]
undo
undo
set_property location {-584 -76} [get_bd_ports CLK]
set_property location {-567 -67} [get_bd_ports CLK]
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
undo
startgroup
create_bd_port -dir I -type rst RST
connect_bd_net [get_bd_pins /proc_sys_reset_0/ext_reset_in] [get_bd_ports RST]
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports RST]
endgroup
set_property location {-580 19} [get_bd_ports RST]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 -426 50} [get_bd_cells xlconstant_0]
set_property location {0.5 -518 113} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/mb_debug_sys_rst] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_ports RST] [get_bd_pins proc_sys_reset_0/aux_reset_in]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins proc_sys_reset_0/dcm_locked] [get_bd_pins xlconstant_0/dout]
set_property location {1 -482 136} [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {2 -365 60} [get_bd_cells xlconstant_1]
set_property location {1 -368 214} [get_bd_cells xlconstant_0]
set_property location {1 -343 103} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins proc_sys_reset_0/mb_debug_sys_rst] [get_bd_pins xlconstant_1/dout]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {4 194 107} [get_bd_cells xlconstant_2]
set_property -dict [list CONFIG.CONST_WIDTH {2}] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins CORTEXM3_AXI_0/CFGITCMEN] [get_bd_pins xlconstant_2/dout]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins proc_sys_reset_0/mb_debug_sys_rst] [get_bd_pins proc_sys_reset_0/mb_reset]
connect_bd_net [get_bd_pins CORTEXM3_AXI_0/DBGRESETn] [get_bd_pins util_vector_logic_0/Res]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {3 263 195} [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.CONST_WIDTH {16} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins CORTEXM3_AXI_0/IRQ] [get_bd_pins xlconstant_1/dout]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {17}] [get_bd_cells xlconstant_1]
endgroup
connect_bd_net [get_bd_pins CORTEXM3_AXI_0/NMI] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_ports CLK] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_ports CLK] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports CLK] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports CLK] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins util_vector_logic_0/Res]
undo
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
set_property location {2 -86 16} [get_bd_cells proc_sys_reset_0]
set_property location {1 -337 76} [get_bd_cells xlconstant_0]
set_property location {-623 -1} [get_bd_ports RST]
set_property location {1 -344 48} [get_bd_cells xlconstant_0]
set_property location {1 -353 64} [get_bd_cells xlconstant_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/CLK (50 MHz)" }  [get_bd_pins CORTEXM3_AXI_0/SWCLKTCK]
undo
save_bd_design
close_project
save_bd_design
