
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[RFC,v6] x86,mm,sched: make lazy TLB mode even lazier - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [RFC,v6] x86,mm,sched: make lazy TLB mode even lazier</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=181">Rik van Riel</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Aug. 31, 2016, 4:27 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20160831122710.5285c4ca@annuminas.surriel.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9307541/mbox/"
   >mbox</a>
|
   <a href="/patch/9307541/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9307541/">/patch/9307541/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	3EC7760487 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 31 Aug 2016 16:31:29 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 2CDB428FB9
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 31 Aug 2016 16:31:29 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 1E1E228FBF; Wed, 31 Aug 2016 16:31:29 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 4971C28FB9
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 31 Aug 2016 16:31:28 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S965114AbcHaQ2J (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 31 Aug 2016 12:28:09 -0400
Received: from mx1.redhat.com ([209.132.183.28]:44694 &quot;EHLO mx1.redhat.com&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S964999AbcHaQ1P (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 31 Aug 2016 12:27:15 -0400
Received: from int-mx14.intmail.prod.int.phx2.redhat.com
	(int-mx14.intmail.prod.int.phx2.redhat.com [10.5.11.27])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256
	bits)) (No client certificate requested)
	by mx1.redhat.com (Postfix) with ESMTPS id 3211B13D03;
	Wed, 31 Aug 2016 16:27:15 +0000 (UTC)
Received: from annuminas.surriel.com (ovpn-116-59.rdu2.redhat.com
	[10.10.116.59])
	by int-mx14.intmail.prod.int.phx2.redhat.com (8.14.4/8.14.4) with
	ESMTP id u7VGRCkY017813; Wed, 31 Aug 2016 12:27:13 -0400
Date: Wed, 31 Aug 2016 12:27:10 -0400
From: Rik van Riel &lt;riel@redhat.com&gt;
To: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
Cc: Ingo Molnar &lt;mingo@kernel.org&gt;, &quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;,
	serebrin@google.com, Peter Zijlstra &lt;peterz@infradead.org&gt;,
	Linux Kernel Mailing List &lt;linux-kernel@vger.kernel.org&gt;,
	Andrew Lutomirski &lt;luto@kernel.org&gt;,
	Borislav Petkov &lt;bp@suse.de&gt;, Mel Gorman &lt;mgorman@suse.de&gt;,
	Thomas Gleixner &lt;tglx@linutronix.de&gt;
Subject: [PATCH RFC v6] x86,mm,sched: make lazy TLB mode even lazier
Message-ID: &lt;20160831122710.5285c4ca@annuminas.surriel.com&gt;
In-Reply-To: &lt;CA+55aFxfaBNRP_H__JjdEr75r2oWpah=vu7560a_aXn=Ay6r0A@mail.gmail.com&gt;
References: &lt;20160825150515.02c2d8ea@riellap.home.surriel.com&gt;
	&lt;7E7CF02F-F0B1-493A-98B3-B078174811DA@zytor.com&gt;
	&lt;20160825170133.0a783ae8@riellap.home.surriel.com&gt;
	&lt;20160827080316.GA11325@gmail.com&gt;
	&lt;CA+55aFxfaBNRP_H__JjdEr75r2oWpah=vu7560a_aXn=Ay6r0A@mail.gmail.com&gt;
Organization: Red Hat, Inc.
MIME-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: 7bit
X-Scanned-By: MIMEDefang 2.68 on 10.5.11.27
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
	(mx1.redhat.com [10.5.110.30]);
	Wed, 31 Aug 2016 16:27:15 +0000 (UTC)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=181">Rik van Riel</a> - Aug. 31, 2016, 4:27 p.m.</div>
<pre class="content">
On Sat, 27 Aug 2016 16:02:25 -0700
Linus Torvalds &lt;torvalds@linux-foundation.org&gt; wrote:
<span class="quote">
&gt; Yeah, with those small fixes from Ingo, I definitely don&#39;t think this</span>
<span class="quote">&gt; looks hacky at all. This all seems to be exactly what we should always</span>
<span class="quote">&gt; have done.</span>

OK, so I was too tired yesterday to do kernel hacking, and
missed yet another bit (xen_flush_tlb_others). Sigh.

Otherwise, the patch is identical.

Looking forward to Ben&#39;s test results.

---8&lt;---

Subject: x86,mm,sched: make lazy TLB mode even lazier

Lazy TLB mode can result in an idle CPU being woken up for a TLB
flush, when all it really needed to do was flush %CR3 before the
next context switch.

This is mostly fine on bare metal, though sub-optimal from a power
saving point of view, and deeper C-states could make TLB flushes
take a little longer than desired.

On virtual machines, the pain can be much worse, especially if a
currently non-running VCPU is woken up for a TLB invalidation
IPI, on a CPU that is busy running another task. It could take
a while before that IPI is handled, leading to performance issues.

This patch deals with the issue by introducing a third TLB state,
TLBSTATE_FLUSH, which causes %CR3 to be flushed at the next
context switch.

A CPU that transitions from TLBSTATE_LAZY to TLBSTATE_OK during
the attempted transition to TLBSTATE_FLUSH will get a TLB flush
IPI, just like a CPU that was in TLBSTATE_OK to begin with.

Nothing is done for a CPU that is already in TLBSTATE_FLUSH mode.
<span class="signed-off-by">
Signed-off-by: Rik van Riel &lt;riel@redhat.com&gt;</span>
Reported-by: Benjamin Serebrin &lt;serebrin@google.com&gt;
---
 arch/x86/include/asm/paravirt_types.h |  2 +-
 arch/x86/include/asm/tlbflush.h       |  3 +-
 arch/x86/include/asm/uv/uv.h          |  6 ++--
 arch/x86/mm/tlb.c                     | 64 ++++++++++++++++++++++++++++++++---
 arch/x86/platform/uv/tlb_uv.c         |  2 +-
 arch/x86/xen/mmu.c                    |  2 +-
 6 files changed, 68 insertions(+), 11 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=35552">Ingo Molnar</a> - Sept. 8, 2016, 6:56 a.m.</div>
<pre class="content">
* Rik van Riel &lt;riel@redhat.com&gt; wrote:
<span class="quote">
&gt; On Sat, 27 Aug 2016 16:02:25 -0700</span>
<span class="quote">&gt; Linus Torvalds &lt;torvalds@linux-foundation.org&gt; wrote:</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; &gt; Yeah, with those small fixes from Ingo, I definitely don&#39;t think this</span>
<span class="quote">&gt; &gt; looks hacky at all. This all seems to be exactly what we should always</span>
<span class="quote">&gt; &gt; have done.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; OK, so I was too tired yesterday to do kernel hacking, and</span>
<span class="quote">&gt; missed yet another bit (xen_flush_tlb_others). Sigh.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Otherwise, the patch is identical.</span>
<span class="quote">&gt; </span>
<span class="quote">&gt; Looking forward to Ben&#39;s test results.</span>

Gentle ping to Ben.

I can also apply this without waiting for the test result, the patch looks sane 
enough to me.

Thanks,

	Ingo
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=129091">Benjamin Serebrin</a> - Sept. 9, 2016, 12:09 a.m.</div>
<pre class="content">
Sorry for the delay, I was eaten by a grue.

I found that my initial study did not actually measure the number of
TLB shootdown IPIs sent per TLB shootdown.  I think the intuition was
correct but I didn&#39;t actually observe what I thought I had; my
original use of probe points was incorrect.  However, after fixing my
methodology, I&#39;m having trouble proving that the existing Lazy TLB
mode is working properly.



I&#39;ve spent some time trying to reproduce this in a microbenchmark.
One thread does mmap, touch page, munmap, while other threads in the
same process are configured to either busy-spin or busy-spin and
yield.  All threads set their own affinity to a unique cpu, and the
system is otherwise idle.  I look at the per-cpu delta of the TLB and
CAL lines of /proc/interrupts over the run of the microbenchmark.

Let&#39;s say I have 4 spin threads that never yield.  The mmap thread
does N unmaps.  I observe each spin-thread core receives N (+/-  small
noise) TLB shootdown interrupts, and the total TLB interrupt count is
4N (+/- small noise).  This is expected behavior.

Then I add some synchronization:  the unmap thread rendezvouses with
all the spinners, and when they are all ready, the spinners busy-spin
for D milliseconds and then yield (pthread_yield, sched_yield produce
identical results, though I&#39;m not confident here that this is the
right yield).  Meanwhile, the unmap thread busy-spins for D+E
milliseconds and then does M map/touch/unmaps.  (D, E are single-digit
milliseconds).  The idea here is that the unmap happens a little while
after the spinners yielded; the kernel should be in the user process&#39;
mm but lazy TLB mode should defer TLB flushes.  It seems that lazy
mode on each CPU should take 1 interrupt and then suppress subsequent
interrupts.

I expect lazy TLB invalidation to take 1 interrupt on each spinner
CPU, per rendezvous sequence, and I expect Rik&#39;s extra-lazy version to
take 0.  I see M in all cases.  This leads me to wonder if I&#39;m failing
to trigger lazy TLB invalidation, or if lazy TLB invalidation is not
working as intended.

I get similar results using perf record on probe points: I filter by
CPU number and count the number of IPIs sent per each pair of probe
points in the tlb flush routines.  I put probe points on
flush_tlb_mm_range and  flush_tlb_mm_range%return.  Counting number of
IPIs sent: In a VM that uses x2_physical mode, probing
native_x2apic_icr_write or __x2apic_send_IPI_dest is usually
convenient if it doesn&#39;t get inlined away (which sometimes happens),
since that function is called once per CPU target in the cpu_mask of
__x2apic_send_IPI_mask (in x2 physical mode).  I filter perf script to
look at the distribution of cpus targeted per TLB shootdown.


Rik&#39;s patch definitely looks correct, but I can&#39;t yet cite the gains.

Thanks!
Ben





On Wed, Sep 7, 2016 at 11:56 PM, Ingo Molnar &lt;mingo@kernel.org&gt; wrote:
<span class="quote">&gt;</span>
<span class="quote">&gt; * Rik van Riel &lt;riel@redhat.com&gt; wrote:</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;&gt; On Sat, 27 Aug 2016 16:02:25 -0700</span>
<span class="quote">&gt;&gt; Linus Torvalds &lt;torvalds@linux-foundation.org&gt; wrote:</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; &gt; Yeah, with those small fixes from Ingo, I definitely don&#39;t think this</span>
<span class="quote">&gt;&gt; &gt; looks hacky at all. This all seems to be exactly what we should always</span>
<span class="quote">&gt;&gt; &gt; have done.</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; OK, so I was too tired yesterday to do kernel hacking, and</span>
<span class="quote">&gt;&gt; missed yet another bit (xen_flush_tlb_others). Sigh.</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; Otherwise, the patch is identical.</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; Looking forward to Ben&#39;s test results.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Gentle ping to Ben.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; I can also apply this without waiting for the test result, the patch looks sane</span>
<span class="quote">&gt; enough to me.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Thanks,</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;         Ingo</span>
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=41531">Andy Lutomirski</a> - Sept. 9, 2016, 4:39 a.m.</div>
<pre class="content">
On Thu, Sep 8, 2016 at 5:09 PM, Benjamin Serebrin &lt;serebrin@google.com&gt; wrote:
<span class="quote">&gt; Sorry for the delay, I was eaten by a grue.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; I found that my initial study did not actually measure the number of</span>
<span class="quote">&gt; TLB shootdown IPIs sent per TLB shootdown.  I think the intuition was</span>
<span class="quote">&gt; correct but I didn&#39;t actually observe what I thought I had; my</span>
<span class="quote">&gt; original use of probe points was incorrect.  However, after fixing my</span>
<span class="quote">&gt; methodology, I&#39;m having trouble proving that the existing Lazy TLB</span>
<span class="quote">&gt; mode is working properly.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; I&#39;ve spent some time trying to reproduce this in a microbenchmark.</span>
<span class="quote">&gt; One thread does mmap, touch page, munmap, while other threads in the</span>
<span class="quote">&gt; same process are configured to either busy-spin or busy-spin and</span>
<span class="quote">&gt; yield.  All threads set their own affinity to a unique cpu, and the</span>
<span class="quote">&gt; system is otherwise idle.  I look at the per-cpu delta of the TLB and</span>
<span class="quote">&gt; CAL lines of /proc/interrupts over the run of the microbenchmark.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Let&#39;s say I have 4 spin threads that never yield.  The mmap thread</span>
<span class="quote">&gt; does N unmaps.  I observe each spin-thread core receives N (+/-  small</span>
<span class="quote">&gt; noise) TLB shootdown interrupts, and the total TLB interrupt count is</span>
<span class="quote">&gt; 4N (+/- small noise).  This is expected behavior.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Then I add some synchronization:  the unmap thread rendezvouses with</span>
<span class="quote">&gt; all the spinners, and when they are all ready, the spinners busy-spin</span>
<span class="quote">&gt; for D milliseconds and then yield (pthread_yield, sched_yield produce</span>
<span class="quote">&gt; identical results, though I&#39;m not confident here that this is the</span>
<span class="quote">&gt; right yield).  Meanwhile, the unmap thread busy-spins for D+E</span>
<span class="quote">&gt; milliseconds and then does M map/touch/unmaps.  (D, E are single-digit</span>
<span class="quote">&gt; milliseconds).  The idea here is that the unmap happens a little while</span>
<span class="quote">&gt; after the spinners yielded; the kernel should be in the user process&#39;</span>
<span class="quote">&gt; mm but lazy TLB mode should defer TLB flushes.  It seems that lazy</span>
<span class="quote">&gt; mode on each CPU should take 1 interrupt and then suppress subsequent</span>
<span class="quote">&gt; interrupts.</span>

If they&#39;re busy threads, shouldn&#39;t the yield return immediately
because the threads are still ready to run?  Lazy TLB won&#39;t do much
unless you get the kernel in some state where it&#39;s running in the
context of a different kernel thread and hasn&#39;t switched to
swapper_pg_dir.  IIRC idle works like that, but you&#39;d need to actually
sleep to go idle.

--Andy
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=137">Peter Zijlstra</a> - Sept. 9, 2016, 7:44 a.m.</div>
<pre class="content">
On Thu, Sep 08, 2016 at 09:39:45PM -0700, Andy Lutomirski wrote:
<span class="quote">&gt; If they&#39;re busy threads, shouldn&#39;t the yield return immediately</span>
<span class="quote">&gt; because the threads are still ready to run?  Lazy TLB won&#39;t do much</span>
<span class="quote">&gt; unless you get the kernel in some state where it&#39;s running in the</span>
<span class="quote">&gt; context of a different kernel thread and hasn&#39;t switched to</span>
<span class="quote">&gt; swapper_pg_dir.  IIRC idle works like that, but you&#39;d need to actually</span>
<span class="quote">&gt; sleep to go idle.</span>

Right, a task doing:

	for (;;) sched_yield();

esp. when its the only runnable thread on the CPU, is a busy thread. It
will not enter switch_mm(), which was where the invalidate hook was
placed IIRC.
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=125831">Andrew Lutomirski</a> - April 25, 2017, 3:30 a.m.</div>
<pre class="content">
On Fri, Sep 9, 2016 at 12:44 AM, Peter Zijlstra &lt;peterz@infradead.org&gt; wrote:
<span class="quote">&gt; On Thu, Sep 08, 2016 at 09:39:45PM -0700, Andy Lutomirski wrote:</span>
<span class="quote">&gt;&gt; If they&#39;re busy threads, shouldn&#39;t the yield return immediately</span>
<span class="quote">&gt;&gt; because the threads are still ready to run?  Lazy TLB won&#39;t do much</span>
<span class="quote">&gt;&gt; unless you get the kernel in some state where it&#39;s running in the</span>
<span class="quote">&gt;&gt; context of a different kernel thread and hasn&#39;t switched to</span>
<span class="quote">&gt;&gt; swapper_pg_dir.  IIRC idle works like that, but you&#39;d need to actually</span>
<span class="quote">&gt;&gt; sleep to go idle.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Right, a task doing:</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;         for (;;) sched_yield();</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; esp. when its the only runnable thread on the CPU, is a busy thread. It</span>
<span class="quote">&gt; will not enter switch_mm(), which was where the invalidate hook was</span>
<span class="quote">&gt; placed IIRC.</span>

Hi all-

I&#39;m guessing that this patch got abandoned, at least temporarily.  I&#39;m
currently polishing up my PCID series, and I think it might be worth
revisiting this on top of my PCID rework.  The relevant major
infrastructure change I&#39;m making with my PCID code is that I&#39;m adding
an atomic64_t to each mm_context_t that gets incremented every time a
flush on that mm is requested.  With that change, we might be able to
get away with simply removing a cpu from mm_cpumask immediately when
it enters lazy mode and adding a hook to the scheduler to revalidate
the TLB state when switching mms when we were previously lazy.
Revalidation would just check that the counter hasn&#39;t changed.

--Andy
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/paravirt_types.h b/arch/x86/include/asm/paravirt_types.h</span>
<span class="p_header">index 7fa9e7740ba3..b7e695c90c43 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/paravirt_types.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/paravirt_types.h</span>
<span class="p_chunk">@@ -225,7 +225,7 @@</span> <span class="p_context"> struct pv_mmu_ops {</span>
 	void (*flush_tlb_user)(void);
 	void (*flush_tlb_kernel)(void);
 	void (*flush_tlb_single)(unsigned long addr);
<span class="p_del">-	void (*flush_tlb_others)(const struct cpumask *cpus,</span>
<span class="p_add">+	void (*flush_tlb_others)(struct cpumask *cpus,</span>
 				 struct mm_struct *mm,
 				 unsigned long start,
 				 unsigned long end);
<span class="p_header">diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">index 4e5be94e079a..c3dbacbc49be 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_chunk">@@ -304,12 +304,13 @@</span> <span class="p_context"> extern void flush_tlb_kernel_range(unsigned long start, unsigned long end);</span>
 
 #define flush_tlb()	flush_tlb_current_task()
 
<span class="p_del">-void native_flush_tlb_others(const struct cpumask *cpumask,</span>
<span class="p_add">+void native_flush_tlb_others(struct cpumask *cpumask,</span>
 				struct mm_struct *mm,
 				unsigned long start, unsigned long end);
 
 #define TLBSTATE_OK	1
 #define TLBSTATE_LAZY	2
<span class="p_add">+#define TLBSTATE_FLUSH	3</span>
 
 static inline void reset_lazy_tlbstate(void)
 {
<span class="p_header">diff --git a/arch/x86/include/asm/uv/uv.h b/arch/x86/include/asm/uv/uv.h</span>
<span class="p_header">index 062921ef34e9..7e83cc633ba1 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/uv/uv.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/uv/uv.h</span>
<span class="p_chunk">@@ -13,7 +13,7 @@</span> <span class="p_context"> extern int is_uv_system(void);</span>
 extern void uv_cpu_init(void);
 extern void uv_nmi_init(void);
 extern void uv_system_init(void);
<span class="p_del">-extern const struct cpumask *uv_flush_tlb_others(const struct cpumask *cpumask,</span>
<span class="p_add">+extern struct cpumask *uv_flush_tlb_others(struct cpumask *cpumask,</span>
 						 struct mm_struct *mm,
 						 unsigned long start,
 						 unsigned long end,
<span class="p_chunk">@@ -25,8 +25,8 @@</span> <span class="p_context"> static inline enum uv_system_type get_uv_system_type(void) { return UV_NONE; }</span>
 static inline int is_uv_system(void)	{ return 0; }
 static inline void uv_cpu_init(void)	{ }
 static inline void uv_system_init(void)	{ }
<span class="p_del">-static inline const struct cpumask *</span>
<span class="p_del">-uv_flush_tlb_others(const struct cpumask *cpumask, struct mm_struct *mm,</span>
<span class="p_add">+static inline struct cpumask *</span>
<span class="p_add">+uv_flush_tlb_others(struct cpumask *cpumask, struct mm_struct *mm,</span>
 		    unsigned long start, unsigned long end, unsigned int cpu)
 { return cpumask; }
 
<span class="p_header">diff --git a/arch/x86/mm/tlb.c b/arch/x86/mm/tlb.c</span>
<span class="p_header">index 5643fd0b1a7d..634248b38db9 100644</span>
<span class="p_header">--- a/arch/x86/mm/tlb.c</span>
<span class="p_header">+++ b/arch/x86/mm/tlb.c</span>
<span class="p_chunk">@@ -140,10 +140,24 @@</span> <span class="p_context"> void switch_mm_irqs_off(struct mm_struct *prev, struct mm_struct *next,</span>
 	}
 #ifdef CONFIG_SMP
 	  else {
<span class="p_add">+		int *tlbstate = this_cpu_ptr(&amp;cpu_tlbstate.state);</span>
<span class="p_add">+		int oldstate = *tlbstate;</span>
<span class="p_add">+</span>
<span class="p_add">+		if (unlikely(oldstate == TLBSTATE_LAZY)) {</span>
<span class="p_add">+			/*</span>
<span class="p_add">+			 * The TLB flush code (lazy_tlb_can_skip_flush) can</span>
<span class="p_add">+			 * move the TLB state to TLBSTATE_FLUSH concurrently</span>
<span class="p_add">+			 * with a context switch. Using cmpxchg here will catch</span>
<span class="p_add">+			 * that transition, causing a TLB flush below.</span>
<span class="p_add">+			 */</span>
<span class="p_add">+			oldstate = cmpxchg(tlbstate, oldstate, TLBSTATE_OK);</span>
<span class="p_add">+		}</span>
 		this_cpu_write(cpu_tlbstate.state, TLBSTATE_OK);
<span class="p_add">+</span>
 		BUG_ON(this_cpu_read(cpu_tlbstate.active_mm) != next);
 
<span class="p_del">-		if (!cpumask_test_cpu(cpu, mm_cpumask(next))) {</span>
<span class="p_add">+		if (oldstate == TLBSTATE_FLUSH ||</span>
<span class="p_add">+				!cpumask_test_cpu(cpu, mm_cpumask(next))) {</span>
 			/*
 			 * On established mms, the mm_cpumask is only changed
 			 * from irq context, from ptep_clear_flush() while in
<span class="p_chunk">@@ -242,11 +256,44 @@</span> <span class="p_context"> static void flush_tlb_func(void *info)</span>
 
 }
 
<span class="p_del">-void native_flush_tlb_others(const struct cpumask *cpumask,</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * Determine whether a CPU&#39;s TLB needs to be flushed now, or whether the</span>
<span class="p_add">+ * flush can be delayed until the next context switch, by changing the</span>
<span class="p_add">+ * tlbstate from TLBSTATE_LAZY to TLBSTATE_FLUSH.</span>
<span class="p_add">+ */</span>
<span class="p_add">+static bool lazy_tlb_can_skip_flush(int cpu)</span>
<span class="p_add">+{</span>
<span class="p_add">+	int *tlbstate = &amp;per_cpu(cpu_tlbstate.state, cpu);</span>
<span class="p_add">+	int old;</span>
<span class="p_add">+</span>
<span class="p_add">+	switch (*tlbstate) {</span>
<span class="p_add">+	case TLBSTATE_FLUSH:</span>
<span class="p_add">+		/* The TLB will be flushed on the next context switch. */</span>
<span class="p_add">+		return true;</span>
<span class="p_add">+	case TLBSTATE_LAZY:</span>
<span class="p_add">+		/*</span>
<span class="p_add">+		 * The CPU is in TLBSTATE_LAZY, which could context switch back</span>
<span class="p_add">+		 * to TLBSTATE_OK, re-using the old TLB state without a flush.</span>
<span class="p_add">+		 * If that happened, send a TLB flush IPI.</span>
<span class="p_add">+		 *</span>
<span class="p_add">+		 * Otherwise, the state is now TLBSTATE_FLUSH, and TLB will</span>
<span class="p_add">+		 * be flushed at the next context switch. Skip the IPI.</span>
<span class="p_add">+		 */</span>
<span class="p_add">+		old = cmpxchg(tlbstate, TLBSTATE_LAZY, TLBSTATE_FLUSH);</span>
<span class="p_add">+		return old != TLBSTATE_OK;</span>
<span class="p_add">+	case TLBSTATE_OK:</span>
<span class="p_add">+	default:</span>
<span class="p_add">+		/* A task on the CPU is actively using the mm. Flush the TLB. */</span>
<span class="p_add">+		return false;</span>
<span class="p_add">+	}</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+void native_flush_tlb_others(struct cpumask *cpumask,</span>
 				 struct mm_struct *mm, unsigned long start,
 				 unsigned long end)
 {
 	struct flush_tlb_info info;
<span class="p_add">+	unsigned int cpu;</span>
 
 	if (end == 0)
 		end = start + PAGE_SIZE;
<span class="p_chunk">@@ -262,8 +309,6 @@</span> <span class="p_context"> void native_flush_tlb_others(const struct cpumask *cpumask,</span>
 				(end - start) &gt;&gt; PAGE_SHIFT);
 
 	if (is_uv_system()) {
<span class="p_del">-		unsigned int cpu;</span>
<span class="p_del">-</span>
 		cpu = smp_processor_id();
 		cpumask = uv_flush_tlb_others(cpumask, mm, start, end, cpu);
 		if (cpumask)
<span class="p_chunk">@@ -271,6 +316,17 @@</span> <span class="p_context"> void native_flush_tlb_others(const struct cpumask *cpumask,</span>
 								&amp;info, 1);
 		return;
 	}
<span class="p_add">+</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * Instead of sending IPIs to CPUs in lazy TLB mode, move that</span>
<span class="p_add">+	 * CPU&#39;s TLB state to TLBSTATE_FLUSH, causing the TLB to be flushed</span>
<span class="p_add">+	 * at the next context switch.</span>
<span class="p_add">+	 */</span>
<span class="p_add">+	for_each_cpu(cpu, cpumask) {</span>
<span class="p_add">+		if (lazy_tlb_can_skip_flush(cpu))</span>
<span class="p_add">+			cpumask_clear_cpu(cpu, cpumask);</span>
<span class="p_add">+	}</span>
<span class="p_add">+</span>
 	smp_call_function_many(cpumask, flush_tlb_func, &amp;info, 1);
 }
 
<span class="p_header">diff --git a/arch/x86/platform/uv/tlb_uv.c b/arch/x86/platform/uv/tlb_uv.c</span>
<span class="p_header">index fdb4d42b4ce5..7a2221a81e77 100644</span>
<span class="p_header">--- a/arch/x86/platform/uv/tlb_uv.c</span>
<span class="p_header">+++ b/arch/x86/platform/uv/tlb_uv.c</span>
<span class="p_chunk">@@ -1090,7 +1090,7 @@</span> <span class="p_context"> static int set_distrib_bits(struct cpumask *flush_mask, struct bau_control *bcp,</span>
  * Returns pointer to cpumask if some remote flushing remains to be
  * done.  The returned pointer is valid till preemption is re-enabled.
  */
<span class="p_del">-const struct cpumask *uv_flush_tlb_others(const struct cpumask *cpumask,</span>
<span class="p_add">+struct cpumask *uv_flush_tlb_others(struct cpumask *cpumask,</span>
 						struct mm_struct *mm,
 						unsigned long start,
 						unsigned long end,
<span class="p_header">diff --git a/arch/x86/xen/mmu.c b/arch/x86/xen/mmu.c</span>
<span class="p_header">index 67433714b791..0e3e5969527f 100644</span>
<span class="p_header">--- a/arch/x86/xen/mmu.c</span>
<span class="p_header">+++ b/arch/x86/xen/mmu.c</span>
<span class="p_chunk">@@ -1370,7 +1370,7 @@</span> <span class="p_context"> static void xen_flush_tlb_single(unsigned long addr)</span>
 	preempt_enable();
 }
 
<span class="p_del">-static void xen_flush_tlb_others(const struct cpumask *cpus,</span>
<span class="p_add">+static void xen_flush_tlb_others(struct cpumask *cpus,</span>
 				 struct mm_struct *mm, unsigned long start,
 				 unsigned long end)
 {

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



