{"Jay Vleeschhouwer": [0, ["Differentiate and deliver: leveraging your partners", ["Jay Vleeschhouwer", "Warren East", "Michael J. Fister", "Aart J. de Geus", "Walden C. Rhines", "Jackson Hu", "Rick Cassidy"], "https://doi.org/10.1145/1065579.1065583", 0, "dac", 2005]], "Warren East": [0, ["Differentiate and deliver: leveraging your partners", ["Jay Vleeschhouwer", "Warren East", "Michael J. Fister", "Aart J. de Geus", "Walden C. Rhines", "Jackson Hu", "Rick Cassidy"], "https://doi.org/10.1145/1065579.1065583", 0, "dac", 2005]], "Michael J. Fister": [0, ["Differentiate and deliver: leveraging your partners", ["Jay Vleeschhouwer", "Warren East", "Michael J. Fister", "Aart J. de Geus", "Walden C. Rhines", "Jackson Hu", "Rick Cassidy"], "https://doi.org/10.1145/1065579.1065583", 0, "dac", 2005]], "Aart J. de Geus": [0, ["Differentiate and deliver: leveraging your partners", ["Jay Vleeschhouwer", "Warren East", "Michael J. Fister", "Aart J. de Geus", "Walden C. Rhines", "Jackson Hu", "Rick Cassidy"], "https://doi.org/10.1145/1065579.1065583", 0, "dac", 2005]], "Walden C. Rhines": [0, ["Differentiate and deliver: leveraging your partners", ["Jay Vleeschhouwer", "Warren East", "Michael J. Fister", "Aart J. de Geus", "Walden C. Rhines", "Jackson Hu", "Rick Cassidy"], "https://doi.org/10.1145/1065579.1065583", 0, "dac", 2005]], "Jackson Hu": [0, ["Differentiate and deliver: leveraging your partners", ["Jay Vleeschhouwer", "Warren East", "Michael J. Fister", "Aart J. de Geus", "Walden C. Rhines", "Jackson Hu", "Rick Cassidy"], "https://doi.org/10.1145/1065579.1065583", 0, "dac", 2005]], "Rick Cassidy": [0, ["Differentiate and deliver: leveraging your partners", ["Jay Vleeschhouwer", "Warren East", "Michael J. Fister", "Aart J. de Geus", "Walden C. Rhines", "Jackson Hu", "Rick Cassidy"], "https://doi.org/10.1145/1065579.1065583", 0, "dac", 2005]], "Subhasish Mitra": [0, ["Logic soft errors in sub-65nm technologies design and CAD challenges", ["Subhasish Mitra", "Tanay Karnik", "Norbert Seifert", "Ming Zhang"], "https://doi.org/10.1145/1065579.1065585", 3, "dac", 2005], ["Response compaction with any number of unknowns using a new LFSR architecture", ["Erik H. Volkerink", "Subhasish Mitra"], "https://doi.org/10.1145/1065579.1065614", 6, "dac", 2005]], "Tanay Karnik": [0, ["Logic soft errors in sub-65nm technologies design and CAD challenges", ["Subhasish Mitra", "Tanay Karnik", "Norbert Seifert", "Ming Zhang"], "https://doi.org/10.1145/1065579.1065585", 3, "dac", 2005]], "Norbert Seifert": [0, ["Logic soft errors in sub-65nm technologies design and CAD challenges", ["Subhasish Mitra", "Tanay Karnik", "Norbert Seifert", "Ming Zhang"], "https://doi.org/10.1145/1065579.1065585", 3, "dac", 2005]], "Ming Zhang": [0, ["Logic soft errors in sub-65nm technologies design and CAD challenges", ["Subhasish Mitra", "Tanay Karnik", "Norbert Seifert", "Ming Zhang"], "https://doi.org/10.1145/1065579.1065585", 3, "dac", 2005]], "William Heidergott": [0, ["SEU tolerant device, circuit and processor design", ["William Heidergott"], "https://doi.org/10.1145/1065579.1065586", 6, "dac", 2005]], "Diana Marculescu": [0, ["Variability and energy awareness: a microarchitecture-level perspective", ["Diana Marculescu", "Emil Talpes"], "https://doi.org/10.1145/1065579.1065588", 6, "dac", 2005]], "Emil Talpes": [0, ["Variability and energy awareness: a microarchitecture-level perspective", ["Diana Marculescu", "Emil Talpes"], "https://doi.org/10.1145/1065579.1065588", 6, "dac", 2005]], "Peter Petrov": [0, ["Energy-effcient physically tagged caches for embedded processors with virtual memory", ["Peter Petrov", "Daniel Tracy", "Alex Orailoglu"], "https://doi.org/10.1145/1065579.1065589", 6, "dac", 2005]], "Daniel Tracy": [0, ["Energy-effcient physically tagged caches for embedded processors with virtual memory", ["Peter Petrov", "Daniel Tracy", "Alex Orailoglu"], "https://doi.org/10.1145/1065579.1065589", 6, "dac", 2005]], "Alex Orailoglu": [0, ["Energy-effcient physically tagged caches for embedded processors with virtual memory", ["Peter Petrov", "Daniel Tracy", "Alex Orailoglu"], "https://doi.org/10.1145/1065579.1065589", 6, "dac", 2005], ["A DFT approach for diagnosis and process variation-aware structural test of thermometer coded current steering DACs", ["Rasit Onur Topaloglu", "Alex Orailoglu"], "https://doi.org/10.1145/1065579.1065803", 6, "dac", 2005]], "Anish Muttreja": [0, ["Hybrid simulation for embedded software energy estimation", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065590", 4, "dac", 2005]], "Anand Raghunathan": [0, ["Hybrid simulation for embedded software energy estimation", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065590", 4, "dac", 2005], ["Efficient fingerprint-based user authentication for embedded systems", ["Pallav Gupta", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065643", 4, "dac", 2005], ["FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology", ["Krishna Sekar", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1065579.1065728", 4, "dac", 2005], ["Power emulation: a new paradigm for power estimation", ["Joel Coburn", "Srivaths Ravi", "Anand Raghunathan"], "https://doi.org/10.1145/1065579.1065764", 6, "dac", 2005]], "Srivaths Ravi": [0, ["Hybrid simulation for embedded software energy estimation", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065590", 4, "dac", 2005], ["Efficient fingerprint-based user authentication for embedded systems", ["Pallav Gupta", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065643", 4, "dac", 2005], ["Power emulation: a new paradigm for power estimation", ["Joel Coburn", "Srivaths Ravi", "Anand Raghunathan"], "https://doi.org/10.1145/1065579.1065764", 6, "dac", 2005]], "Niraj K. Jha": [0, ["Hybrid simulation for embedded software energy estimation", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065590", 4, "dac", 2005], ["Efficient fingerprint-based user authentication for embedded systems", ["Pallav Gupta", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065643", 4, "dac", 2005], ["User-perceived latency driven voltage scaling for interactive applications", ["Le Yan", "Lin Zhong", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065743", 4, "dac", 2005]], "Patrick Schaumont": [0, ["Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design", ["Patrick Schaumont", "Bo-Cheng Charles Lai", "Wei Qin", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065591", 4, "dac", 2005], ["A side-channel leakage free coprocessor IC in 0.18\u00b5m CMOS for embedded AES-based cryptographic and biometric processing", ["Kris Tiri", "David D. Hwang", "Alireza Hodjat", "Bo-Cheng Lai", "Shenglin Yang", "Patrick Schaumont", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065639", 6, "dac", 2005]], "Bo-Cheng Charles Lai": [0, ["Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design", ["Patrick Schaumont", "Bo-Cheng Charles Lai", "Wei Qin", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065591", 4, "dac", 2005]], "Wei Qin": [0, ["Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design", ["Patrick Schaumont", "Bo-Cheng Charles Lai", "Wei Qin", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065591", 4, "dac", 2005]], "Ingrid Verbauwhede": [0, ["Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design", ["Patrick Schaumont", "Bo-Cheng Charles Lai", "Wei Qin", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065591", 4, "dac", 2005], ["A side-channel leakage free coprocessor IC in 0.18\u00b5m CMOS for embedded AES-based cryptographic and biometric processing", ["Kris Tiri", "David D. Hwang", "Alireza Hodjat", "Bo-Cheng Lai", "Shenglin Yang", "Patrick Schaumont", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065639", 6, "dac", 2005], ["Simulation models for side-channel information leaks", ["Kris Tiri", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065640", 6, "dac", 2005]], "Feng Gao": [0, ["Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages", ["Feng Gao", "John P. Hayes"], "https://doi.org/10.1145/1065579.1065593", 6, "dac", 2005]], "John P. Hayes": [0, ["Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages", ["Feng Gao", "John P. Hayes"], "https://doi.org/10.1145/1065579.1065593", 6, "dac", 2005]], "Afshin Abdollahi": [0, ["An effective power mode transition technique in MTCMOS circuits", ["Afshin Abdollahi", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065594", 6, "dac", 2005], ["A new canonical form for fast boolean matching in logic synthesis and verification", ["Afshin Abdollahi", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065681", 6, "dac", 2005]], "Farzan Fallah": [0, ["An effective power mode transition technique in MTCMOS circuits", ["Afshin Abdollahi", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065594", 6, "dac", 2005]], "Massoud Pedram": [0, ["An effective power mode transition technique in MTCMOS circuits", ["Afshin Abdollahi", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065594", 6, "dac", 2005], ["A new canonical form for fast boolean matching in logic synthesis and verification", ["Afshin Abdollahi", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065681", 6, "dac", 2005], ["DTM: dynamic tone mapping for backlight scaling", ["Ali Iranli", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065741", 6, "dac", 2005]], "Nikhil Jayakumar": [0, ["A self-adjusting scheme to determine the optimum RBB by monitoring leakage currents", ["Nikhil Jayakumar", "Sandeep Dhar", "Sunil P. Khatri"], "https://doi.org/10.1145/1065579.1065595", 4, "dac", 2005], ["A variation tolerant subthreshold design approach", ["Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1145/1065579.1065767", 4, "dac", 2005]], "Sandeep Dhar": [0, ["A self-adjusting scheme to determine the optimum RBB by monitoring leakage currents", ["Nikhil Jayakumar", "Sandeep Dhar", "Sunil P. Khatri"], "https://doi.org/10.1145/1065579.1065595", 4, "dac", 2005]], "Sunil P. Khatri": [0, ["A self-adjusting scheme to determine the optimum RBB by monitoring leakage currents", ["Nikhil Jayakumar", "Sandeep Dhar", "Sunil P. Khatri"], "https://doi.org/10.1145/1065579.1065595", 4, "dac", 2005], ["A variation tolerant subthreshold design approach", ["Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1145/1065579.1065767", 4, "dac", 2005]], "Lin Yuan": [0, ["Enhanced leakage reduction Technique by gate replacement", ["Lin Yuan", "Gang Qu"], "https://doi.org/10.1145/1065579.1065596", 4, "dac", 2005]], "Gang Qu": [0, ["Enhanced leakage reduction Technique by gate replacement", ["Lin Yuan", "Gang Qu"], "https://doi.org/10.1145/1065579.1065596", 4, "dac", 2005]], "Ning Dong": [0.010027834447100759, ["Automated nonlinear Macromodelling of output buffers for high-speed digital applications", ["Ning Dong", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1065579.1065598", 6, "dac", 2005]], "Jaijeet S. Roychowdhury": [0, ["Automated nonlinear Macromodelling of output buffers for high-speed digital applications", ["Ning Dong", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1065579.1065598", 6, "dac", 2005], ["Operator-based model-order reduction of linear periodically time-varying systems", ["Yayun Wan", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1065579.1065684", 6, "dac", 2005]], "Ying Wei": [0, ["Systematic development of analog circuit structural macromodels through behavioral model decoupling", ["Ying Wei", "Alex Doboli"], "https://doi.org/10.1145/1065579.1065599", 6, "dac", 2005]], "Alex Doboli": [0, ["Systematic development of analog circuit structural macromodels through behavioral model decoupling", ["Ying Wei", "Alex Doboli"], "https://doi.org/10.1145/1065579.1065599", 6, "dac", 2005]], "Mengmeng Ding": [0, ["A combined feasibility and performance macromodel for analog circuits", ["Mengmeng Ding", "Ranga Vemuri"], "https://doi.org/10.1145/1065579.1065600", 6, "dac", 2005]], "Ranga Vemuri": [0, ["A combined feasibility and performance macromodel for analog circuits", ["Mengmeng Ding", "Ranga Vemuri"], "https://doi.org/10.1145/1065579.1065600", 6, "dac", 2005]], "Francine Bacchini": [0, ["ESL: building the bridge between systems to silicon", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2, "dac", 2005], ["Wireless platforms: GOPS for cents and MilliWatts", ["Francine Bacchini", "Jan M. Rabaey", "Allan Cox", "Frank Lane", "Rudy Lauwereins", "Ulrich Ramacher", "David Witt"], "https://doi.org/10.1145/1065579.1065673", 2, "dac", 2005], ["Is methodology the highway out of verification hell?", ["Francine Bacchini", "Gabe Moretti", "Harry Foster", "Janick Bergeron", "Masayuki Nakamura", "Shrenik Mehta", "Laurent Ducousso"], "https://doi.org/10.1145/1065579.1065714", 2, "dac", 2005]], "David Maliniak": [0, ["ESL: building the bridge between systems to silicon", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2, "dac", 2005]], "Terry Doherty": [0, ["ESL: building the bridge between systems to silicon", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2, "dac", 2005]], "Peter McShane": [0, ["ESL: building the bridge between systems to silicon", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2, "dac", 2005]], "Suhas A. Pai": [4.94018731842516e-05, ["ESL: building the bridge between systems to silicon", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2, "dac", 2005]], "Sriram Sundararajan": [0, ["ESL: building the bridge between systems to silicon", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2, "dac", 2005]], "Soo-Kwan Eo": [0.9888117909431458, ["ESL: building the bridge between systems to silicon", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2, "dac", 2005]], "Pascal Urard": [0, ["ESL: building the bridge between systems to silicon", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2, "dac", 2005], ["A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3)", ["Pascal Urard", "L. Paumier", "P. Georgelin", "T. Michel", "V. Lebars", "E. Yeo", "B. Gupta"], "https://doi.org/10.1145/1065579.1065721", 2, "dac", 2005]], "Hongliang Chang": [8.897340364466544e-10, ["Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions", ["Hongliang Chang", "Vladimir Zolotov", "Sambasivan Narayan", "Chandu Visweswariah"], "https://doi.org/10.1145/1065579.1065604", 6, "dac", 2005], ["Full-chip analysis of leakage power under process variations, including spatial correlations", ["Hongliang Chang", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065716", 6, "dac", 2005]], "Vladimir Zolotov": [0, ["Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions", ["Hongliang Chang", "Vladimir Zolotov", "Sambasivan Narayan", "Chandu Visweswariah"], "https://doi.org/10.1145/1065579.1065604", 6, "dac", 2005], ["Circuit optimization using statistical static timing analysis", ["Aseem Agarwal", "Kaviraj Chopra", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1145/1065579.1065663", 4, "dac", 2005]], "Sambasivan Narayan": [0, ["Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions", ["Hongliang Chang", "Vladimir Zolotov", "Sambasivan Narayan", "Chandu Visweswariah"], "https://doi.org/10.1145/1065579.1065604", 6, "dac", 2005]], "Chandu Visweswariah": [0, ["Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions", ["Hongliang Chang", "Vladimir Zolotov", "Sambasivan Narayan", "Chandu Visweswariah"], "https://doi.org/10.1145/1065579.1065604", 6, "dac", 2005]], "Yaping Zhan": [0, ["Correlation-aware statistical timing analysis with non-gaussian delay distributions", ["Yaping Zhan", "Andrzej J. Strojwas", "Xin Li", "Lawrence T. Pileggi", "David Newmark", "Mahesh Sharma"], "https://doi.org/10.1145/1065579.1065605", 6, "dac", 2005]], "Andrzej J. Strojwas": [0, ["Correlation-aware statistical timing analysis with non-gaussian delay distributions", ["Yaping Zhan", "Andrzej J. Strojwas", "Xin Li", "Lawrence T. Pileggi", "David Newmark", "Mahesh Sharma"], "https://doi.org/10.1145/1065579.1065605", 6, "dac", 2005], ["Design methodology for IC manufacturability based on regular logic-bricks", ["V. Kheterpal", "Vyacheslav Rovner", "T. G. Hersan", "D. Motiani", "Y. Takegawa", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065675", 6, "dac", 2005]], "Xin Li": [0, ["Correlation-aware statistical timing analysis with non-gaussian delay distributions", ["Yaping Zhan", "Andrzej J. Strojwas", "Xin Li", "Lawrence T. Pileggi", "David Newmark", "Mahesh Sharma"], "https://doi.org/10.1145/1065579.1065605", 6, "dac", 2005], ["OPERA: optimization with ellipsoidal uncertainty for robust analog IC design", ["Yang Xu", "Kan-Lin Hsiung", "Xin Li", "Ivan Nausieda", "Stephen P. Boyd", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065746", 6, "dac", 2005]], "Lawrence T. Pileggi": [0, ["Correlation-aware statistical timing analysis with non-gaussian delay distributions", ["Yaping Zhan", "Andrzej J. Strojwas", "Xin Li", "Lawrence T. Pileggi", "David Newmark", "Mahesh Sharma"], "https://doi.org/10.1145/1065579.1065605", 6, "dac", 2005], ["Design methodology for IC manufacturability based on regular logic-bricks", ["V. Kheterpal", "Vyacheslav Rovner", "T. G. Hersan", "D. Motiani", "Y. Takegawa", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065675", 6, "dac", 2005], ["OPERA: optimization with ellipsoidal uncertainty for robust analog IC design", ["Yang Xu", "Kan-Lin Hsiung", "Xin Li", "Ivan Nausieda", "Stephen P. Boyd", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065746", 6, "dac", 2005]], "David Newmark": [0, ["Correlation-aware statistical timing analysis with non-gaussian delay distributions", ["Yaping Zhan", "Andrzej J. Strojwas", "Xin Li", "Lawrence T. Pileggi", "David Newmark", "Mahesh Sharma"], "https://doi.org/10.1145/1065579.1065605", 6, "dac", 2005]], "Mahesh Sharma": [0, ["Correlation-aware statistical timing analysis with non-gaussian delay distributions", ["Yaping Zhan", "Andrzej J. Strojwas", "Xin Li", "Lawrence T. Pileggi", "David Newmark", "Mahesh Sharma"], "https://doi.org/10.1145/1065579.1065605", 6, "dac", 2005]], "Lizheng Zhang": [0, ["Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model", ["Lizheng Zhang", "Weijen Chen", "Yuhen Hu", "John A. Gubner", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065606", 6, "dac", 2005]], "Weijen Chen": [0, ["Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model", ["Lizheng Zhang", "Weijen Chen", "Yuhen Hu", "John A. Gubner", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065606", 6, "dac", 2005]], "Yuhen Hu": [0, ["Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model", ["Lizheng Zhang", "Weijen Chen", "Yuhen Hu", "John A. Gubner", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065606", 6, "dac", 2005]], "John A. Gubner": [0, ["Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model", ["Lizheng Zhang", "Weijen Chen", "Yuhen Hu", "John A. Gubner", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065606", 6, "dac", 2005]], "Charlie Chung-Ping Chen": [0, ["Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model", ["Lizheng Zhang", "Weijen Chen", "Yuhen Hu", "John A. Gubner", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065606", 6, "dac", 2005], ["ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction", ["Rong Jiang", "Yi-Hao Chang", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065623", 4, "dac", 2005]], "Vishal Khandelwal": [0, ["A general framework for accurate statistical timing analysis considering correlations", ["Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1145/1065579.1065607", 6, "dac", 2005]], "Ankur Srivastava": [0, ["A general framework for accurate statistical timing analysis considering correlations", ["Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1145/1065579.1065607", 6, "dac", 2005]], "Feihui Li": [0, ["Locality-conscious workload assignment for array-based computations in MPSOC architectures", ["Feihui Li", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1065579.1065609", 6, "dac", 2005]], "Mahmut T. Kandemir": [0, ["Locality-conscious workload assignment for array-based computations in MPSOC architectures", ["Feihui Li", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1065579.1065609", 6, "dac", 2005], ["Improving java virtual machine reliability for memory-constrained embedded systems", ["Guangyu Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1065579.1065761", 6, "dac", 2005]], "Stefan Valentin Gheorghita": [0, ["Automatic scenario detection for improved WCET estimation", ["Stefan Valentin Gheorghita", "Sander Stuijk", "Twan Basten", "Henk Corporaal"], "https://doi.org/10.1145/1065579.1065610", 4, "dac", 2005]], "Sander Stuijk": [0, ["Automatic scenario detection for improved WCET estimation", ["Stefan Valentin Gheorghita", "Sander Stuijk", "Twan Basten", "Henk Corporaal"], "https://doi.org/10.1145/1065579.1065610", 4, "dac", 2005], ["Minimising buffer requirements of synchronous dataflow graphs with model checking", ["Marc Geilen", "Twan Basten", "Sander Stuijk"], "https://doi.org/10.1145/1065579.1065796", 6, "dac", 2005]], "Twan Basten": [0, ["Automatic scenario detection for improved WCET estimation", ["Stefan Valentin Gheorghita", "Sander Stuijk", "Twan Basten", "Henk Corporaal"], "https://doi.org/10.1145/1065579.1065610", 4, "dac", 2005], ["Minimising buffer requirements of synchronous dataflow graphs with model checking", ["Marc Geilen", "Twan Basten", "Sander Stuijk"], "https://doi.org/10.1145/1065579.1065796", 6, "dac", 2005]], "Henk Corporaal": [0, ["Automatic scenario detection for improved WCET estimation", ["Stefan Valentin Gheorghita", "Sander Stuijk", "Twan Basten", "Henk Corporaal"], "https://doi.org/10.1145/1065579.1065610", 4, "dac", 2005]], "Jungeun Kim": [0.9999466240406036, ["Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design", ["Jungeun Kim", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065611", 6, "dac", 2005]], "Taewhan Kim": [1, ["Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design", ["Jungeun Kim", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065611", 6, "dac", 2005], ["DC-DC converter-aware power management for battery-operated embedded systems", ["Yongseok Choi", "Naehyuck Chang", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065814", 6, "dac", 2005]], "Ravindra Jejurikar": [0, ["Dynamic slack reclamation with procrastination scheduling in real-time embedded systems", ["Ravindra Jejurikar", "Rajesh K. Gupta"], "https://doi.org/10.1145/1065579.1065612", 6, "dac", 2005]], "Rajesh K. Gupta": [0, ["Dynamic slack reclamation with procrastination scheduling in real-time embedded systems", ["Ravindra Jejurikar", "Rajesh K. Gupta"], "https://doi.org/10.1145/1065579.1065612", 6, "dac", 2005]], "Erik H. Volkerink": [0, ["Response compaction with any number of unknowns using a new LFSR architecture", ["Erik H. Volkerink", "Subhasish Mitra"], "https://doi.org/10.1145/1065579.1065614", 6, "dac", 2005]], "Qiang Xu": [0, ["Multi-frequency wrapper design and optimization for embedded cores under average power constraints", ["Qiang Xu", "Nicola Nicolici", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1065579.1065615", 6, "dac", 2005]], "Nicola Nicolici": [0, ["Multi-frequency wrapper design and optimization for embedded cores under average power constraints", ["Qiang Xu", "Nicola Nicolici", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1065579.1065615", 6, "dac", 2005]], "Krishnendu Chakrabarty": [0, ["Multi-frequency wrapper design and optimization for embedded cores under average power constraints", ["Qiang Xu", "Nicola Nicolici", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1065579.1065615", 6, "dac", 2005], ["Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips", ["Fei Su", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1065579.1065797", 6, "dac", 2005]], "Irith Pomeranz": [0, ["N-detection under transparent-scan", ["Irith Pomeranz"], "https://doi.org/10.1145/1065579.1065616", 6, "dac", 2005]], "Bo Yang": [0.00013600734746432863, ["Secure scan: a design-for-test architecture for crypto chips", ["Bo Yang", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/1065579.1065617", 6, "dac", 2005]], "Kaijie Wu": [2.769451601380979e-08, ["Secure scan: a design-for-test architecture for crypto chips", ["Bo Yang", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/1065579.1065617", 6, "dac", 2005]], "Ramesh Karri": [0, ["Secure scan: a design-for-test architecture for crypto chips", ["Bo Yang", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/1065579.1065617", 6, "dac", 2005]], "Chenggang Xu": [0, ["A green function-based parasitic extraction method for inhomogeneous substrate layers", ["Chenggang Xu", "Ranjit Gharpurey", "Terri S. Fiez", "Kartikeya Mayaram"], "https://doi.org/10.1145/1065579.1065619", 6, "dac", 2005]], "Ranjit Gharpurey": [0, ["A green function-based parasitic extraction method for inhomogeneous substrate layers", ["Chenggang Xu", "Ranjit Gharpurey", "Terri S. Fiez", "Kartikeya Mayaram"], "https://doi.org/10.1145/1065579.1065619", 6, "dac", 2005]], "Terri S. Fiez": [0, ["A green function-based parasitic extraction method for inhomogeneous substrate layers", ["Chenggang Xu", "Ranjit Gharpurey", "Terri S. Fiez", "Kartikeya Mayaram"], "https://doi.org/10.1145/1065579.1065619", 6, "dac", 2005]], "Kartikeya Mayaram": [0, ["A green function-based parasitic extraction method for inhomogeneous substrate layers", ["Chenggang Xu", "Ranjit Gharpurey", "Terri S. Fiez", "Kartikeya Mayaram"], "https://doi.org/10.1145/1065579.1065619", 6, "dac", 2005]], "Xin Hu": [0, ["Analysis of full-wave conductor system impedance over substrate using novel integration techniques", ["Xin Hu", "Jung Hoon Lee", "Jacob White", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065620", 6, "dac", 2005]], "Jung Hoon Lee": [0.9955564737319946, ["Analysis of full-wave conductor system impedance over substrate using novel integration techniques", ["Xin Hu", "Jung Hoon Lee", "Jacob White", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065620", 6, "dac", 2005]], "Jacob White": [0, ["Analysis of full-wave conductor system impedance over substrate using novel integration techniques", ["Xin Hu", "Jung Hoon Lee", "Jacob White", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065620", 6, "dac", 2005]], "Luca Daniel": [0, ["Analysis of full-wave conductor system impedance over substrate using novel integration techniques", ["Xin Hu", "Jung Hoon Lee", "Jacob White", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065620", 6, "dac", 2005], ["A quasi-convex optimization approach to parameterized model order reduction", ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065823", 6, "dac", 2005], ["Segregation by primary phase factors: a full-wave algorithm for model order reduction", ["Thomas J. Klemas", "Luca Daniel", "Jacob K. White"], "https://doi.org/10.1145/1065579.1065825", 4, "dac", 2005]], "Michael W. Beattie": [0, ["Spatially distributed 3D circuit models", ["Michael W. Beattie", "Hui Zheng", "Anirudh Devgan", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065621", 6, "dac", 2005]], "Hui Zheng": [0, ["Spatially distributed 3D circuit models", ["Michael W. Beattie", "Hui Zheng", "Anirudh Devgan", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065621", 6, "dac", 2005]], "Anirudh Devgan": [0, ["Spatially distributed 3D circuit models", ["Michael W. Beattie", "Hui Zheng", "Anirudh Devgan", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065621", 6, "dac", 2005], ["An efficient algorithm for statistical minimization of total power under timing yield constraints", ["Murari Mani", "Anirudh Devgan", "Michael Orshansky"], "https://doi.org/10.1145/1065579.1065661", 6, "dac", 2005]], "Byron Krauter": [0, ["Spatially distributed 3D circuit models", ["Michael W. Beattie", "Hui Zheng", "Anirudh Devgan", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065621", 6, "dac", 2005], ["A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis", ["Haihua Su", "David Widiger", "Chandramouli V. Kashyap", "Frank Liu", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065630", 4, "dac", 2005]], "Dipanjan Gope": [0, ["DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures", ["Dipanjan Gope", "Indranil Chowdhury", "Vikram Jandhyala"], "https://doi.org/10.1145/1065579.1065622", 4, "dac", 2005]], "Indranil Chowdhury": [0, ["DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures", ["Dipanjan Gope", "Indranil Chowdhury", "Vikram Jandhyala"], "https://doi.org/10.1145/1065579.1065622", 4, "dac", 2005]], "Vikram Jandhyala": [0, ["DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures", ["Dipanjan Gope", "Indranil Chowdhury", "Vikram Jandhyala"], "https://doi.org/10.1145/1065579.1065622", 4, "dac", 2005]], "Rong Jiang": [0, ["ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction", ["Rong Jiang", "Yi-Hao Chang", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065623", 4, "dac", 2005]], "Yi-Hao Chang": [1.755051562213339e-05, ["ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction", ["Rong Jiang", "Yi-Hao Chang", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065623", 4, "dac", 2005]], "Dennis Wassung": [0, ["Choosing flows and methodologies for SoC design", ["Dennis Wassung", "Yervant Zorian", "Magdy S. Abadir", "Mark Bapst", "Colin Harris"], "https://doi.org/10.1145/1065579.1065580", 0, "dac", 2005]], "Yervant Zorian": [0, ["Choosing flows and methodologies for SoC design", ["Dennis Wassung", "Yervant Zorian", "Magdy S. Abadir", "Mark Bapst", "Colin Harris"], "https://doi.org/10.1145/1065579.1065580", 0, "dac", 2005], ["How to determine the necessity for emerging solutions", ["Nic Mokhoff", "Yervant Zorian", "Kamalesh N. Ruparel", "Hao Nham", "Francesco Pessolano", "Kee Sup Kim"], "https://doi.org/10.1145/1065579.1065581", 2, "dac", 2005]], "Magdy S. Abadir": [0, ["Choosing flows and methodologies for SoC design", ["Dennis Wassung", "Yervant Zorian", "Magdy S. Abadir", "Mark Bapst", "Colin Harris"], "https://doi.org/10.1145/1065579.1065580", 0, "dac", 2005]], "Mark Bapst": [0, ["Choosing flows and methodologies for SoC design", ["Dennis Wassung", "Yervant Zorian", "Magdy S. Abadir", "Mark Bapst", "Colin Harris"], "https://doi.org/10.1145/1065579.1065580", 0, "dac", 2005]], "Colin Harris": [0, ["Choosing flows and methodologies for SoC design", ["Dennis Wassung", "Yervant Zorian", "Magdy S. Abadir", "Mark Bapst", "Colin Harris"], "https://doi.org/10.1145/1065579.1065580", 0, "dac", 2005]], "Naveed A. Sherwani": [0, ["DFM rules!", ["Naveed A. Sherwani", "Susan Lippincott Mack", "Alex Alexanian", "Premal Buch", "Carlo Guardiani", "Harold Lehon", "Peter Rabkin", "Atul Sharan"], "https://doi.org/10.1145/1065579.1065625", 2, "dac", 2005]], "Susan Lippincott Mack": [0, ["DFM rules!", ["Naveed A. Sherwani", "Susan Lippincott Mack", "Alex Alexanian", "Premal Buch", "Carlo Guardiani", "Harold Lehon", "Peter Rabkin", "Atul Sharan"], "https://doi.org/10.1145/1065579.1065625", 2, "dac", 2005]], "Alex Alexanian": [0, ["DFM rules!", ["Naveed A. Sherwani", "Susan Lippincott Mack", "Alex Alexanian", "Premal Buch", "Carlo Guardiani", "Harold Lehon", "Peter Rabkin", "Atul Sharan"], "https://doi.org/10.1145/1065579.1065625", 2, "dac", 2005]], "Premal Buch": [0, ["DFM rules!", ["Naveed A. Sherwani", "Susan Lippincott Mack", "Alex Alexanian", "Premal Buch", "Carlo Guardiani", "Harold Lehon", "Peter Rabkin", "Atul Sharan"], "https://doi.org/10.1145/1065579.1065625", 2, "dac", 2005]], "Carlo Guardiani": [0, ["DFM rules!", ["Naveed A. Sherwani", "Susan Lippincott Mack", "Alex Alexanian", "Premal Buch", "Carlo Guardiani", "Harold Lehon", "Peter Rabkin", "Atul Sharan"], "https://doi.org/10.1145/1065579.1065625", 2, "dac", 2005], ["An effective DFM strategy requires accurate process and IP pre-characterization", ["Carlo Guardiani", "Massimo Bertoletti", "Nicola Dragone", "Marco Malcotti", "Patrick McNamara"], "https://doi.org/10.1145/1065579.1065779", 2, "dac", 2005]], "Harold Lehon": [0, ["DFM rules!", ["Naveed A. Sherwani", "Susan Lippincott Mack", "Alex Alexanian", "Premal Buch", "Carlo Guardiani", "Harold Lehon", "Peter Rabkin", "Atul Sharan"], "https://doi.org/10.1145/1065579.1065625", 2, "dac", 2005]], "Peter Rabkin": [0, ["DFM rules!", ["Naveed A. Sherwani", "Susan Lippincott Mack", "Alex Alexanian", "Premal Buch", "Carlo Guardiani", "Harold Lehon", "Peter Rabkin", "Atul Sharan"], "https://doi.org/10.1145/1065579.1065625", 2, "dac", 2005]], "Atul Sharan": [0, ["DFM rules!", ["Naveed A. Sherwani", "Susan Lippincott Mack", "Alex Alexanian", "Premal Buch", "Carlo Guardiani", "Harold Lehon", "Peter Rabkin", "Atul Sharan"], "https://doi.org/10.1145/1065579.1065625", 2, "dac", 2005]], "Hang Li": [0, ["Partitioning-based approach to fast on-chip decap budgeting and minimization", ["Hang Li", "Zhenyu Qi", "Sheldon X.-D. Tan", "Lifeng Wu", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1145/1065579.1065627", 6, "dac", 2005]], "Zhenyu Qi": [0, ["Partitioning-based approach to fast on-chip decap budgeting and minimization", ["Hang Li", "Zhenyu Qi", "Sheldon X.-D. Tan", "Lifeng Wu", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1145/1065579.1065627", 6, "dac", 2005]], "Sheldon X.-D. Tan": [0, ["Partitioning-based approach to fast on-chip decap budgeting and minimization", ["Hang Li", "Zhenyu Qi", "Sheldon X.-D. Tan", "Lifeng Wu", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1145/1065579.1065627", 6, "dac", 2005]], "Lifeng Wu": [6.675591812665971e-08, ["Partitioning-based approach to fast on-chip decap budgeting and minimization", ["Hang Li", "Zhenyu Qi", "Sheldon X.-D. Tan", "Lifeng Wu", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1145/1065579.1065627", 6, "dac", 2005]], "Yici Cai": [0, ["Partitioning-based approach to fast on-chip decap budgeting and minimization", ["Hang Li", "Zhenyu Qi", "Sheldon X.-D. Tan", "Lifeng Wu", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1145/1065579.1065627", 6, "dac", 2005], ["Navigating registers in placement for clock network minimization", ["Yongqiang Lu", "Cliff C. N. Sze", "Xianlong Hong", "Qiang Zhou", "Yici Cai", "Liang Huang", "Jiang Hu"], "https://doi.org/10.1145/1065579.1065628", 6, "dac", 2005]], "Xianlong Hong": [5.6014105354051935e-08, ["Partitioning-based approach to fast on-chip decap budgeting and minimization", ["Hang Li", "Zhenyu Qi", "Sheldon X.-D. Tan", "Lifeng Wu", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1145/1065579.1065627", 6, "dac", 2005], ["Navigating registers in placement for clock network minimization", ["Yongqiang Lu", "Cliff C. N. Sze", "Xianlong Hong", "Qiang Zhou", "Yici Cai", "Liang Huang", "Jiang Hu"], "https://doi.org/10.1145/1065579.1065628", 6, "dac", 2005]], "Yongqiang Lu": [0, ["Navigating registers in placement for clock network minimization", ["Yongqiang Lu", "Cliff C. N. Sze", "Xianlong Hong", "Qiang Zhou", "Yici Cai", "Liang Huang", "Jiang Hu"], "https://doi.org/10.1145/1065579.1065628", 6, "dac", 2005]], "Cliff C. N. Sze": [0, ["Navigating registers in placement for clock network minimization", ["Yongqiang Lu", "Cliff C. N. Sze", "Xianlong Hong", "Qiang Zhou", "Yici Cai", "Liang Huang", "Jiang Hu"], "https://doi.org/10.1145/1065579.1065628", 6, "dac", 2005], ["Path based buffer insertion", ["Cliff C. N. Sze", "Charles J. Alpert", "Jiang Hu", "Weiping Shi"], "https://doi.org/10.1145/1065579.1065711", 6, "dac", 2005]], "Qiang Zhou": [0, ["Navigating registers in placement for clock network minimization", ["Yongqiang Lu", "Cliff C. N. Sze", "Xianlong Hong", "Qiang Zhou", "Yici Cai", "Liang Huang", "Jiang Hu"], "https://doi.org/10.1145/1065579.1065628", 6, "dac", 2005]], "Liang Huang": [0, ["Navigating registers in placement for clock network minimization", ["Yongqiang Lu", "Cliff C. N. Sze", "Xianlong Hong", "Qiang Zhou", "Yici Cai", "Liang Huang", "Jiang Hu"], "https://doi.org/10.1145/1065579.1065628", 6, "dac", 2005]], "Jiang Hu": [0, ["Navigating registers in placement for clock network minimization", ["Yongqiang Lu", "Cliff C. N. Sze", "Xianlong Hong", "Qiang Zhou", "Yici Cai", "Liang Huang", "Jiang Hu"], "https://doi.org/10.1145/1065579.1065628", 6, "dac", 2005], ["Path based buffer insertion", ["Cliff C. N. Sze", "Charles J. Alpert", "Jiang Hu", "Weiping Shi"], "https://doi.org/10.1145/1065579.1065711", 6, "dac", 2005]], "Yow-Tyng Nieh": [0, ["Minimizing peak current via opposite-phase clock tree", ["Yow-Tyng Nieh", "Shih-Hsu Huang", "Sheng-Yu Hsu"], "https://doi.org/10.1145/1065579.1065629", 4, "dac", 2005], ["Race-condition-aware clock skew scheduling", ["Shih-Hsu Huang", "Yow-Tyng Nieh", "Feng-Pin Lu"], "https://doi.org/10.1145/1065579.1065704", 4, "dac", 2005]], "Shih-Hsu Huang": [0, ["Minimizing peak current via opposite-phase clock tree", ["Yow-Tyng Nieh", "Shih-Hsu Huang", "Sheng-Yu Hsu"], "https://doi.org/10.1145/1065579.1065629", 4, "dac", 2005], ["Race-condition-aware clock skew scheduling", ["Shih-Hsu Huang", "Yow-Tyng Nieh", "Feng-Pin Lu"], "https://doi.org/10.1145/1065579.1065704", 4, "dac", 2005]], "Sheng-Yu Hsu": [0, ["Minimizing peak current via opposite-phase clock tree", ["Yow-Tyng Nieh", "Shih-Hsu Huang", "Sheng-Yu Hsu"], "https://doi.org/10.1145/1065579.1065629", 4, "dac", 2005]], "Haihua Su": [0, ["A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis", ["Haihua Su", "David Widiger", "Chandramouli V. Kashyap", "Frank Liu", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065630", 4, "dac", 2005]], "David Widiger": [0, ["A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis", ["Haihua Su", "David Widiger", "Chandramouli V. Kashyap", "Frank Liu", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065630", 4, "dac", 2005]], "Chandramouli V. Kashyap": [0, ["A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis", ["Haihua Su", "David Widiger", "Chandramouli V. Kashyap", "Frank Liu", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065630", 4, "dac", 2005]], "Frank Liu": [0, ["A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis", ["Haihua Su", "David Widiger", "Chandramouli V. Kashyap", "Frank Liu", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065630", 4, "dac", 2005]], "Chong Zhao": [0, ["Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits", ["Chong Zhao", "Yi Zhao", "Sujit Dey"], "https://doi.org/10.1145/1065579.1065631", 6, "dac", 2005]], "Yi Zhao": [0, ["Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits", ["Chong Zhao", "Yi Zhao", "Sujit Dey"], "https://doi.org/10.1145/1065579.1065631", 6, "dac", 2005]], "Sujit Dey": [0, ["Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits", ["Chong Zhao", "Yi Zhao", "Sujit Dey"], "https://doi.org/10.1145/1065579.1065631", 6, "dac", 2005], ["FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology", ["Krishna Sekar", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1065579.1065728", 4, "dac", 2005]], "Rajarshi Mukherjee": [0, ["Temperature-aware resource allocation and binding in high-level synthesis", ["Rajarshi Mukherjee", "Seda Ogrenci Memik", "Gokhan Memik"], "https://doi.org/10.1145/1065579.1065633", 6, "dac", 2005]], "Seda Ogrenci Memik": [0, ["Temperature-aware resource allocation and binding in high-level synthesis", ["Rajarshi Mukherjee", "Seda Ogrenci Memik", "Gokhan Memik"], "https://doi.org/10.1145/1065579.1065633", 6, "dac", 2005]], "Gokhan Memik": [0, ["Temperature-aware resource allocation and binding in high-level synthesis", ["Rajarshi Mukherjee", "Seda Ogrenci Memik", "Gokhan Memik"], "https://doi.org/10.1145/1065579.1065633", 6, "dac", 2005]], "Xiaoyong Tang": [0, ["Leakage power optimization with dual-Vth library in high-level synthesis", ["Xiaoyong Tang", "Hai Zhou", "Prithviraj Banerjee"], "https://doi.org/10.1145/1065579.1065634", 6, "dac", 2005]], "Hai Zhou": [0, ["Leakage power optimization with dual-Vth library in high-level synthesis", ["Xiaoyong Tang", "Hai Zhou", "Prithviraj Banerjee"], "https://doi.org/10.1145/1065579.1065634", 6, "dac", 2005], ["Incremental exploration of the combined physical and behavioral design space", ["Zhenyu Peter Gu", "Jia Wang", "Robert P. Dick", "Hai Zhou"], "https://doi.org/10.1145/1065579.1065635", 6, "dac", 2005]], "Prithviraj Banerjee": [0, ["Leakage power optimization with dual-Vth library in high-level synthesis", ["Xiaoyong Tang", "Hai Zhou", "Prithviraj Banerjee"], "https://doi.org/10.1145/1065579.1065634", 6, "dac", 2005]], "Zhenyu Peter Gu": [4.218951750456501e-11, ["Incremental exploration of the combined physical and behavioral design space", ["Zhenyu Peter Gu", "Jia Wang", "Robert P. Dick", "Hai Zhou"], "https://doi.org/10.1145/1065579.1065635", 6, "dac", 2005]], "Jia Wang": [0.05329906940460205, ["Incremental exploration of the combined physical and behavioral design space", ["Zhenyu Peter Gu", "Jia Wang", "Robert P. Dick", "Hai Zhou"], "https://doi.org/10.1145/1065579.1065635", 6, "dac", 2005]], "Robert P. Dick": [0, ["Incremental exploration of the combined physical and behavioral design space", ["Zhenyu Peter Gu", "Jia Wang", "Robert P. Dick", "Hai Zhou"], "https://doi.org/10.1145/1065579.1065635", 6, "dac", 2005]], "Mohsen Saneei": [0, ["Sign bit reduction encoding for low power applications", ["Mohsen Saneei", "Ali Afzali-Kusha", "Zainalabedin Navabi"], "https://doi.org/10.1145/1065579.1065636", 4, "dac", 2005]], "Ali Afzali-Kusha": [0, ["Sign bit reduction encoding for low power applications", ["Mohsen Saneei", "Ali Afzali-Kusha", "Zainalabedin Navabi"], "https://doi.org/10.1145/1065579.1065636", 4, "dac", 2005]], "Zainalabedin Navabi": [0, ["Sign bit reduction encoding for low power applications", ["Mohsen Saneei", "Ali Afzali-Kusha", "Zainalabedin Navabi"], "https://doi.org/10.1145/1065579.1065636", 4, "dac", 2005]], "Tingyuan Nie": [0, ["A watermarking system for IP protection by a post layout incremental router", ["Tingyuan Nie", "Tomoo Kisaka", "Masahiko Toyonaga"], "https://doi.org/10.1145/1065579.1065637", 4, "dac", 2005]], "Tomoo Kisaka": [0, ["A watermarking system for IP protection by a post layout incremental router", ["Tingyuan Nie", "Tomoo Kisaka", "Masahiko Toyonaga"], "https://doi.org/10.1145/1065579.1065637", 4, "dac", 2005]], "Masahiko Toyonaga": [0, ["A watermarking system for IP protection by a post layout incremental router", ["Tingyuan Nie", "Tomoo Kisaka", "Masahiko Toyonaga"], "https://doi.org/10.1145/1065579.1065637", 4, "dac", 2005]], "Kris Tiri": [0, ["A side-channel leakage free coprocessor IC in 0.18\u00b5m CMOS for embedded AES-based cryptographic and biometric processing", ["Kris Tiri", "David D. Hwang", "Alireza Hodjat", "Bo-Cheng Lai", "Shenglin Yang", "Patrick Schaumont", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065639", 6, "dac", 2005], ["Simulation models for side-channel information leaks", ["Kris Tiri", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065640", 6, "dac", 2005]], "David D. Hwang": [2.552527564314566e-10, ["A side-channel leakage free coprocessor IC in 0.18\u00b5m CMOS for embedded AES-based cryptographic and biometric processing", ["Kris Tiri", "David D. Hwang", "Alireza Hodjat", "Bo-Cheng Lai", "Shenglin Yang", "Patrick Schaumont", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065639", 6, "dac", 2005]], "Alireza Hodjat": [0, ["A side-channel leakage free coprocessor IC in 0.18\u00b5m CMOS for embedded AES-based cryptographic and biometric processing", ["Kris Tiri", "David D. Hwang", "Alireza Hodjat", "Bo-Cheng Lai", "Shenglin Yang", "Patrick Schaumont", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065639", 6, "dac", 2005]], "Bo-Cheng Lai": [0, ["A side-channel leakage free coprocessor IC in 0.18\u00b5m CMOS for embedded AES-based cryptographic and biometric processing", ["Kris Tiri", "David D. Hwang", "Alireza Hodjat", "Bo-Cheng Lai", "Shenglin Yang", "Patrick Schaumont", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065639", 6, "dac", 2005]], "Shenglin Yang": [3.5358447348698974e-05, ["A side-channel leakage free coprocessor IC in 0.18\u00b5m CMOS for embedded AES-based cryptographic and biometric processing", ["Kris Tiri", "David D. Hwang", "Alireza Hodjat", "Bo-Cheng Lai", "Shenglin Yang", "Patrick Schaumont", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065639", 6, "dac", 2005]], "Young H. Cho": [0.7970717549324036, ["A pattern matching coprocessor for network security", ["Young H. Cho", "William H. Mangione-Smith"], "https://doi.org/10.1145/1065579.1065641", 6, "dac", 2005]], "William H. Mangione-Smith": [0, ["A pattern matching coprocessor for network security", ["Young H. Cho", "William H. Mangione-Smith"], "https://doi.org/10.1145/1065579.1065641", 6, "dac", 2005]], "Tomas Balderas-Contreras": [0, ["High performance encryption cores for 3G networks", ["Tomas Balderas-Contreras", "Rene Cumplido"], "https://doi.org/10.1145/1065579.1065642", 4, "dac", 2005]], "Rene Cumplido": [0, ["High performance encryption cores for 3G networks", ["Tomas Balderas-Contreras", "Rene Cumplido"], "https://doi.org/10.1145/1065579.1065642", 4, "dac", 2005]], "Pallav Gupta": [0, ["Efficient fingerprint-based user authentication for embedded systems", ["Pallav Gupta", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065643", 4, "dac", 2005]], "Yanhong Liu": [0, ["Approximate VCCs: a new characterization of multimedia workloads for system-level MpSoC design", ["Yanhong Liu", "Samarjit Chakraborty", "Wei Tsang Ooi"], "https://doi.org/10.1145/1065579.1065645", 6, "dac", 2005]], "Samarjit Chakraborty": [0, ["Approximate VCCs: a new characterization of multimedia workloads for system-level MpSoC design", ["Yanhong Liu", "Samarjit Chakraborty", "Wei Tsang Ooi"], "https://doi.org/10.1145/1065579.1065645", 6, "dac", 2005]], "Wei Tsang Ooi": [0, ["Approximate VCCs: a new characterization of multimedia workloads for system-level MpSoC design", ["Yanhong Liu", "Samarjit Chakraborty", "Wei Tsang Ooi"], "https://doi.org/10.1145/1065579.1065645", 6, "dac", 2005]], "Christian Sauer": [0, ["Modular domain-specific implementation and exploration framework for embedded software platforms", ["Christian Sauer", "Matthias Gries", "Soren Sonntag"], "https://doi.org/10.1145/1065579.1065646", 6, "dac", 2005]], "Matthias Gries": [0, ["Modular domain-specific implementation and exploration framework for embedded software platforms", ["Christian Sauer", "Matthias Gries", "Soren Sonntag"], "https://doi.org/10.1145/1065579.1065646", 6, "dac", 2005]], "Soren Sonntag": [0, ["Modular domain-specific implementation and exploration framework for embedded software platforms", ["Christian Sauer", "Matthias Gries", "Soren Sonntag"], "https://doi.org/10.1145/1065579.1065646", 6, "dac", 2005]], "Xi Chen": [0, ["Simulation based deadlock analysis for system level designs", ["Xi Chen", "Abhijit Davare", "Harry Hsieh", "Alberto L. Sangiovanni-Vincentelli", "Yosinori Watanabe"], "https://doi.org/10.1145/1065579.1065647", 6, "dac", 2005]], "Abhijit Davare": [0, ["Simulation based deadlock analysis for system level designs", ["Xi Chen", "Abhijit Davare", "Harry Hsieh", "Alberto L. Sangiovanni-Vincentelli", "Yosinori Watanabe"], "https://doi.org/10.1145/1065579.1065647", 6, "dac", 2005]], "Harry Hsieh": [0, ["Simulation based deadlock analysis for system level designs", ["Xi Chen", "Abhijit Davare", "Harry Hsieh", "Alberto L. Sangiovanni-Vincentelli", "Yosinori Watanabe"], "https://doi.org/10.1145/1065579.1065647", 6, "dac", 2005]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Simulation based deadlock analysis for system level designs", ["Xi Chen", "Abhijit Davare", "Harry Hsieh", "Alberto L. Sangiovanni-Vincentelli", "Yosinori Watanabe"], "https://doi.org/10.1145/1065579.1065647", 6, "dac", 2005], ["Mixed signal design space exploration through analog platforms", ["Fernando De Bernardinis", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1065579.1065808", 6, "dac", 2005]], "Yosinori Watanabe": [0, ["Simulation based deadlock analysis for system level designs", ["Xi Chen", "Abhijit Davare", "Harry Hsieh", "Alberto L. Sangiovanni-Vincentelli", "Yosinori Watanabe"], "https://doi.org/10.1145/1065579.1065647", 6, "dac", 2005]], "Sorin Manolache": [0, ["Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC", ["Sorin Manolache", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1065579.1065648", 4, "dac", 2005]], "Petru Eles": [0, ["Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC", ["Sorin Manolache", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1065579.1065648", 4, "dac", 2005], ["Quasi-static assignment of voltages and optional cycles for maximizing rewards in real-time systems with energy c-onstraints", ["Luis Alejandro Cortes", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1065579.1065813", 6, "dac", 2005]], "Zebo Peng": [0, ["Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC", ["Sorin Manolache", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1065579.1065648", 4, "dac", 2005], ["Quasi-static assignment of voltages and optional cycles for maximizing rewards in real-time systems with energy c-onstraints", ["Luis Alejandro Cortes", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1065579.1065813", 6, "dac", 2005]], "Andrey V. Zykov": [0, ["High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs", ["Andrey V. Zykov", "Elias Mizan", "Margarida F. Jacome", "Gustavo de Veciana", "Ajay Subramanian"], "https://doi.org/10.1145/1065579.1065649", 4, "dac", 2005]], "Elias Mizan": [0, ["High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs", ["Andrey V. Zykov", "Elias Mizan", "Margarida F. Jacome", "Gustavo de Veciana", "Ajay Subramanian"], "https://doi.org/10.1145/1065579.1065649", 4, "dac", 2005]], "Margarida F. Jacome": [0, ["High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs", ["Andrey V. Zykov", "Elias Mizan", "Margarida F. Jacome", "Gustavo de Veciana", "Ajay Subramanian"], "https://doi.org/10.1145/1065579.1065649", 4, "dac", 2005]], "Gustavo de Veciana": [0, ["High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs", ["Andrey V. Zykov", "Elias Mizan", "Margarida F. Jacome", "Gustavo de Veciana", "Ajay Subramanian"], "https://doi.org/10.1145/1065579.1065649", 4, "dac", 2005]], "Ajay Subramanian": [0, ["High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs", ["Andrey V. Zykov", "Elias Mizan", "Margarida F. Jacome", "Gustavo de Veciana", "Ajay Subramanian"], "https://doi.org/10.1145/1065579.1065649", 4, "dac", 2005]], "Nic Mokhoff": [0, ["How to determine the necessity for emerging solutions", ["Nic Mokhoff", "Yervant Zorian", "Kamalesh N. Ruparel", "Hao Nham", "Francesco Pessolano", "Kee Sup Kim"], "https://doi.org/10.1145/1065579.1065581", 2, "dac", 2005]], "Kamalesh N. Ruparel": [0, ["How to determine the necessity for emerging solutions", ["Nic Mokhoff", "Yervant Zorian", "Kamalesh N. Ruparel", "Hao Nham", "Francesco Pessolano", "Kee Sup Kim"], "https://doi.org/10.1145/1065579.1065581", 2, "dac", 2005]], "Hao Nham": [0, ["How to determine the necessity for emerging solutions", ["Nic Mokhoff", "Yervant Zorian", "Kamalesh N. Ruparel", "Hao Nham", "Francesco Pessolano", "Kee Sup Kim"], "https://doi.org/10.1145/1065579.1065581", 2, "dac", 2005]], "Francesco Pessolano": [0, ["How to determine the necessity for emerging solutions", ["Nic Mokhoff", "Yervant Zorian", "Kamalesh N. Ruparel", "Hao Nham", "Francesco Pessolano", "Kee Sup Kim"], "https://doi.org/10.1145/1065579.1065581", 2, "dac", 2005]], "Kee Sup Kim": [0.9998562783002853, ["How to determine the necessity for emerging solutions", ["Nic Mokhoff", "Yervant Zorian", "Kamalesh N. Ruparel", "Hao Nham", "Francesco Pessolano", "Kee Sup Kim"], "https://doi.org/10.1145/1065579.1065581", 2, "dac", 2005]], "David G. Chinnery": [0, ["Closing the power gap between ASIC and custom: an ASIC perspective", ["David G. Chinnery", "Kurt Keutzer"], "https://doi.org/10.1145/1065579.1065651", 6, "dac", 2005]], "Kurt Keutzer": [0, ["Closing the power gap between ASIC and custom: an ASIC perspective", ["David G. Chinnery", "Kurt Keutzer"], "https://doi.org/10.1145/1065579.1065651", 6, "dac", 2005]], "Andrew Chang": [8.938514595158153e-09, ["Explaining the gap between ASIC and custom power: a custom perspective", ["Andrew Chang", "William J. Dally"], "https://doi.org/10.1145/1065579.1065652", 4, "dac", 2005]], "William J. Dally": [0, ["Explaining the gap between ASIC and custom power: a custom perspective", ["Andrew Chang", "William J. Dally"], "https://doi.org/10.1145/1065579.1065652", 4, "dac", 2005]], "Ruchir Puri": [0, ["Keeping hot chips cool", ["Ruchir Puri", "Leon Stok", "Subhrajit Bhattacharya"], "https://doi.org/10.1145/1065579.1065653", 4, "dac", 2005]], "Leon Stok": [0, ["Keeping hot chips cool", ["Ruchir Puri", "Leon Stok", "Subhrajit Bhattacharya"], "https://doi.org/10.1145/1065579.1065653", 4, "dac", 2005]], "Subhrajit Bhattacharya": [0, ["Keeping hot chips cool", ["Ruchir Puri", "Leon Stok", "Subhrajit Bhattacharya"], "https://doi.org/10.1145/1065579.1065653", 4, "dac", 2005]], "Navraj Nandra": [0, ["Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\"", ["Navraj Nandra", "Phil Dworsky", "Rick Merritt", "John F. DAmbrosia", "Adam Healey", "Boris Litinsky", "John Stonick", "Joe Abler"], "https://doi.org/10.1145/1065579.1065655", 2, "dac", 2005]], "Phil Dworsky": [0, ["Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\"", ["Navraj Nandra", "Phil Dworsky", "Rick Merritt", "John F. DAmbrosia", "Adam Healey", "Boris Litinsky", "John Stonick", "Joe Abler"], "https://doi.org/10.1145/1065579.1065655", 2, "dac", 2005]], "Rick Merritt": [0, ["Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\"", ["Navraj Nandra", "Phil Dworsky", "Rick Merritt", "John F. DAmbrosia", "Adam Healey", "Boris Litinsky", "John Stonick", "Joe Abler"], "https://doi.org/10.1145/1065579.1065655", 2, "dac", 2005]], "John F. DAmbrosia": [0, ["Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\"", ["Navraj Nandra", "Phil Dworsky", "Rick Merritt", "John F. DAmbrosia", "Adam Healey", "Boris Litinsky", "John Stonick", "Joe Abler"], "https://doi.org/10.1145/1065579.1065655", 2, "dac", 2005]], "Adam Healey": [0, ["Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\"", ["Navraj Nandra", "Phil Dworsky", "Rick Merritt", "John F. DAmbrosia", "Adam Healey", "Boris Litinsky", "John Stonick", "Joe Abler"], "https://doi.org/10.1145/1065579.1065655", 2, "dac", 2005]], "Boris Litinsky": [0, ["Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\"", ["Navraj Nandra", "Phil Dworsky", "Rick Merritt", "John F. DAmbrosia", "Adam Healey", "Boris Litinsky", "John Stonick", "Joe Abler"], "https://doi.org/10.1145/1065579.1065655", 2, "dac", 2005]], "John Stonick": [0, ["Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\"", ["Navraj Nandra", "Phil Dworsky", "Rick Merritt", "John F. DAmbrosia", "Adam Healey", "Boris Litinsky", "John Stonick", "Joe Abler"], "https://doi.org/10.1145/1065579.1065655", 2, "dac", 2005]], "Joe Abler": [0, ["Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\"", ["Navraj Nandra", "Phil Dworsky", "Rick Merritt", "John F. DAmbrosia", "Adam Healey", "Boris Litinsky", "John Stonick", "Joe Abler"], "https://doi.org/10.1145/1065579.1065655", 2, "dac", 2005]], "Jean-Samuel Chenard": [0, ["Design methodology for wireless nodes with printed antennas", ["Jean-Samuel Chenard", "Chun Yiu Chu", "Zeljko Zilic", "Milica Popovic"], "https://doi.org/10.1145/1065579.1065657", 6, "dac", 2005]], "Chun Yiu Chu": [2.6185584367510728e-08, ["Design methodology for wireless nodes with printed antennas", ["Jean-Samuel Chenard", "Chun Yiu Chu", "Zeljko Zilic", "Milica Popovic"], "https://doi.org/10.1145/1065579.1065657", 6, "dac", 2005]], "Zeljko Zilic": [0, ["Design methodology for wireless nodes with printed antennas", ["Jean-Samuel Chenard", "Chun Yiu Chu", "Zeljko Zilic", "Milica Popovic"], "https://doi.org/10.1145/1065579.1065657", 6, "dac", 2005]], "Milica Popovic": [0, ["Design methodology for wireless nodes with printed antennas", ["Jean-Samuel Chenard", "Chun Yiu Chu", "Zeljko Zilic", "Milica Popovic"], "https://doi.org/10.1145/1065579.1065657", 6, "dac", 2005]], "Yan Meng": [0, ["MP core: algorithm and design techniques for efficient channel estimation in wireless applications", ["Yan Meng", "Andrew P. Brown", "Ronald A. Iltis", "Timothy Sherwood", "Hua Lee", "Ryan Kastner"], "https://doi.org/10.1145/1065579.1065658", 6, "dac", 2005]], "Andrew P. Brown": [0, ["MP core: algorithm and design techniques for efficient channel estimation in wireless applications", ["Yan Meng", "Andrew P. Brown", "Ronald A. Iltis", "Timothy Sherwood", "Hua Lee", "Ryan Kastner"], "https://doi.org/10.1145/1065579.1065658", 6, "dac", 2005]], "Ronald A. Iltis": [0, ["MP core: algorithm and design techniques for efficient channel estimation in wireless applications", ["Yan Meng", "Andrew P. Brown", "Ronald A. Iltis", "Timothy Sherwood", "Hua Lee", "Ryan Kastner"], "https://doi.org/10.1145/1065579.1065658", 6, "dac", 2005]], "Timothy Sherwood": [0, ["MP core: algorithm and design techniques for efficient channel estimation in wireless applications", ["Yan Meng", "Andrew P. Brown", "Ronald A. Iltis", "Timothy Sherwood", "Hua Lee", "Ryan Kastner"], "https://doi.org/10.1145/1065579.1065658", 6, "dac", 2005]], "Hua Lee": [0.005701334564946592, ["MP core: algorithm and design techniques for efficient channel estimation in wireless applications", ["Yan Meng", "Andrew P. Brown", "Ronald A. Iltis", "Timothy Sherwood", "Hua Lee", "Ryan Kastner"], "https://doi.org/10.1145/1065579.1065658", 6, "dac", 2005]], "Ryan Kastner": [0, ["MP core: algorithm and design techniques for efficient channel estimation in wireless applications", ["Yan Meng", "Andrew P. Brown", "Ronald A. Iltis", "Timothy Sherwood", "Hua Lee", "Ryan Kastner"], "https://doi.org/10.1145/1065579.1065658", 6, "dac", 2005]], "Wolfgang Eberle": [0, ["From myth to methodology: cross-layer design for energy-efficient wireless communication", ["Wolfgang Eberle", "Bruno Bougard", "Sofie Pollin", "Francky Catthoor"], "https://doi.org/10.1145/1065579.1065659", 6, "dac", 2005]], "Bruno Bougard": [0, ["From myth to methodology: cross-layer design for energy-efficient wireless communication", ["Wolfgang Eberle", "Bruno Bougard", "Sofie Pollin", "Francky Catthoor"], "https://doi.org/10.1145/1065579.1065659", 6, "dac", 2005]], "Sofie Pollin": [0, ["From myth to methodology: cross-layer design for energy-efficient wireless communication", ["Wolfgang Eberle", "Bruno Bougard", "Sofie Pollin", "Francky Catthoor"], "https://doi.org/10.1145/1065579.1065659", 6, "dac", 2005]], "Francky Catthoor": [0, ["From myth to methodology: cross-layer design for energy-efficient wireless communication", ["Wolfgang Eberle", "Bruno Bougard", "Sofie Pollin", "Francky Catthoor"], "https://doi.org/10.1145/1065579.1065659", 6, "dac", 2005]], "Murari Mani": [0, ["An efficient algorithm for statistical minimization of total power under timing yield constraints", ["Murari Mani", "Anirudh Devgan", "Michael Orshansky"], "https://doi.org/10.1145/1065579.1065661", 6, "dac", 2005]], "Michael Orshansky": [0, ["An efficient algorithm for statistical minimization of total power under timing yield constraints", ["Murari Mani", "Anirudh Devgan", "Michael Orshansky"], "https://doi.org/10.1145/1065579.1065661", 6, "dac", 2005]], "Jaskirat Singh": [0, ["Robust gate sizing by geometric programming", ["Jaskirat Singh", "Vidyasagar Nookala", "Zhi-Quan Luo", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065662", 6, "dac", 2005]], "Vidyasagar Nookala": [0, ["Robust gate sizing by geometric programming", ["Jaskirat Singh", "Vidyasagar Nookala", "Zhi-Quan Luo", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065662", 6, "dac", 2005], ["Microarchitecture-aware floorplanning using a statistical design of experiments approach", ["Vidyasagar Nookala", "Ying Chen", "David J. Lilja", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065731", 6, "dac", 2005]], "Zhi-Quan Luo": [0, ["Robust gate sizing by geometric programming", ["Jaskirat Singh", "Vidyasagar Nookala", "Zhi-Quan Luo", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065662", 6, "dac", 2005]], "Sachin S. Sapatnekar": [0, ["Robust gate sizing by geometric programming", ["Jaskirat Singh", "Vidyasagar Nookala", "Zhi-Quan Luo", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065662", 6, "dac", 2005], ["Net weighting to reduce repeater counts during placement", ["Brent Goplen", "Prashant Saxena", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065710", 6, "dac", 2005], ["Full-chip analysis of leakage power under process variations, including spatial correlations", ["Hongliang Chang", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065716", 6, "dac", 2005], ["Microarchitecture-aware floorplanning using a statistical design of experiments approach", ["Vidyasagar Nookala", "Ying Chen", "David J. Lilja", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065731", 6, "dac", 2005]], "Aseem Agarwal": [0, ["Circuit optimization using statistical static timing analysis", ["Aseem Agarwal", "Kaviraj Chopra", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1145/1065579.1065663", 4, "dac", 2005]], "Kaviraj Chopra": [0, ["Circuit optimization using statistical static timing analysis", ["Aseem Agarwal", "Kaviraj Chopra", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1145/1065579.1065663", 4, "dac", 2005], ["CAD tools for variation tolerance", ["David T. Blaauw", "Kaviraj Chopra"], "https://doi.org/10.1145/1065579.1065782", 0, "dac", 2005]], "David T. Blaauw": [0, ["Circuit optimization using statistical static timing analysis", ["Aseem Agarwal", "Kaviraj Chopra", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1145/1065579.1065663", 4, "dac", 2005], ["Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance", ["Ashish Srivastava", "Saumil Shah", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Stephen W. Director"], "https://doi.org/10.1145/1065579.1065718", 6, "dac", 2005], ["CAD tools for variation tolerance", ["David T. Blaauw", "Kaviraj Chopra"], "https://doi.org/10.1145/1065579.1065782", 0, "dac", 2005]], "Bor-Yiing Su": [0, ["An exact jumper insertion algorithm for antenna effect avoidance/fixing", ["Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1065579.1065664", 4, "dac", 2005]], "Yao-Wen Chang": [4.2530515109717726e-08, ["An exact jumper insertion algorithm for antenna effect avoidance/fixing", ["Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1065579.1065664", 4, "dac", 2005], ["Multilevel full-chip routing for the X-based architecture", ["Tsung-Yi Ho", "Chen-Feng Chang", "Yao-Wen Chang", "Sao-Jie Chen"], "https://doi.org/10.1145/1065579.1065734", 6, "dac", 2005]], "Kingshuk Karuri": [0, ["Fine-grained application source code profiling for ASIP design", ["Kingshuk Karuri", "Mohammad Abdullah Al Faruque", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1065579.1065666", 6, "dac", 2005]], "Mohammad Abdullah Al Faruque": [0, ["Fine-grained application source code profiling for ASIP design", ["Kingshuk Karuri", "Mohammad Abdullah Al Faruque", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1065579.1065666", 6, "dac", 2005]], "Stefan Kraemer": [0, ["Fine-grained application source code profiling for ASIP design", ["Kingshuk Karuri", "Mohammad Abdullah Al Faruque", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1065579.1065666", 6, "dac", 2005]], "Rainer Leupers": [0, ["Fine-grained application source code profiling for ASIP design", ["Kingshuk Karuri", "Mohammad Abdullah Al Faruque", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1065579.1065666", 6, "dac", 2005]], "Gerd Ascheid": [0, ["Fine-grained application source code profiling for ASIP design", ["Kingshuk Karuri", "Mohammad Abdullah Al Faruque", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1065579.1065666", 6, "dac", 2005]], "Heinrich Meyr": [0, ["Fine-grained application source code profiling for ASIP design", ["Kingshuk Karuri", "Mohammad Abdullah Al Faruque", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1065579.1065666", 6, "dac", 2005]], "Sudarshan Banerjee": [0, ["Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration", ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt"], "https://doi.org/10.1145/1065579.1065667", 6, "dac", 2005]], "Elaheh Bozorgzadeh": [0, ["Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration", ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt"], "https://doi.org/10.1145/1065579.1065667", 6, "dac", 2005], ["Floorplan-aware automated synthesis of bus-based communication architectures", ["Sudeep Pasricha", "Nikil D. Dutt", "Elaheh Bozorgzadeh", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/1065579.1065727", 6, "dac", 2005]], "Nikil D. Dutt": [0, ["Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration", ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt"], "https://doi.org/10.1145/1065579.1065667", 6, "dac", 2005], ["Floorplan-aware automated synthesis of bus-based communication architectures", ["Sudeep Pasricha", "Nikil D. Dutt", "Elaheh Bozorgzadeh", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/1065579.1065727", 6, "dac", 2005]], "Ho Young Kim": [0.9673326164484024, ["Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse", ["Ho Young Kim", "Tag Gon Kim"], "https://doi.org/10.1145/1065579.1065668", 4, "dac", 2005]], "Tag Gon Kim": [0.001444338558940217, ["Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse", ["Ho Young Kim", "Tag Gon Kim"], "https://doi.org/10.1145/1065579.1065668", 4, "dac", 2005]], "Dohyung Kim": [0.9988478124141693, ["Trace-driven HW/SW cosimulation using virtual synchronization technique", ["Dohyung Kim", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/1065579.1065669", 4, "dac", 2005]], "Youngmin Yi": [0.9552858769893646, ["Trace-driven HW/SW cosimulation using virtual synchronization technique", ["Dohyung Kim", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/1065579.1065669", 4, "dac", 2005]], "Soonhoi Ha": [1, ["Trace-driven HW/SW cosimulation using virtual synchronization technique", ["Dohyung Kim", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/1065579.1065669", 4, "dac", 2005]], "Sani R. Nassif": [0, ["The Titanic: what went wrong!", ["Sani R. Nassif", "Paul S. Zuchowski", "Claude Moughanni", "Mohamed Moosa", "Stephen D. Posluszny", "Ward Vercruysse"], "https://doi.org/10.1145/1065579.1065671", 2, "dac", 2005]], "Paul S. Zuchowski": [0, ["The Titanic: what went wrong!", ["Sani R. Nassif", "Paul S. Zuchowski", "Claude Moughanni", "Mohamed Moosa", "Stephen D. Posluszny", "Ward Vercruysse"], "https://doi.org/10.1145/1065579.1065671", 2, "dac", 2005], ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0, "dac", 2005]], "Claude Moughanni": [0, ["The Titanic: what went wrong!", ["Sani R. Nassif", "Paul S. Zuchowski", "Claude Moughanni", "Mohamed Moosa", "Stephen D. Posluszny", "Ward Vercruysse"], "https://doi.org/10.1145/1065579.1065671", 2, "dac", 2005]], "Mohamed Moosa": [0, ["The Titanic: what went wrong!", ["Sani R. Nassif", "Paul S. Zuchowski", "Claude Moughanni", "Mohamed Moosa", "Stephen D. Posluszny", "Ward Vercruysse"], "https://doi.org/10.1145/1065579.1065671", 2, "dac", 2005]], "Stephen D. Posluszny": [0, ["The Titanic: what went wrong!", ["Sani R. Nassif", "Paul S. Zuchowski", "Claude Moughanni", "Mohamed Moosa", "Stephen D. Posluszny", "Ward Vercruysse"], "https://doi.org/10.1145/1065579.1065671", 2, "dac", 2005]], "Ward Vercruysse": [0, ["The Titanic: what went wrong!", ["Sani R. Nassif", "Paul S. Zuchowski", "Claude Moughanni", "Mohamed Moosa", "Stephen D. Posluszny", "Ward Vercruysse"], "https://doi.org/10.1145/1065579.1065671", 2, "dac", 2005]], "Jan M. Rabaey": [0, ["Wireless platforms: GOPS for cents and MilliWatts", ["Francine Bacchini", "Jan M. Rabaey", "Allan Cox", "Frank Lane", "Rudy Lauwereins", "Ulrich Ramacher", "David Witt"], "https://doi.org/10.1145/1065579.1065673", 2, "dac", 2005]], "Allan Cox": [0, ["Wireless platforms: GOPS for cents and MilliWatts", ["Francine Bacchini", "Jan M. Rabaey", "Allan Cox", "Frank Lane", "Rudy Lauwereins", "Ulrich Ramacher", "David Witt"], "https://doi.org/10.1145/1065579.1065673", 2, "dac", 2005]], "Frank Lane": [0, ["Wireless platforms: GOPS for cents and MilliWatts", ["Francine Bacchini", "Jan M. Rabaey", "Allan Cox", "Frank Lane", "Rudy Lauwereins", "Ulrich Ramacher", "David Witt"], "https://doi.org/10.1145/1065579.1065673", 2, "dac", 2005]], "Rudy Lauwereins": [0, ["Wireless platforms: GOPS for cents and MilliWatts", ["Francine Bacchini", "Jan M. Rabaey", "Allan Cox", "Frank Lane", "Rudy Lauwereins", "Ulrich Ramacher", "David Witt"], "https://doi.org/10.1145/1065579.1065673", 2, "dac", 2005]], "Ulrich Ramacher": [0, ["Wireless platforms: GOPS for cents and MilliWatts", ["Francine Bacchini", "Jan M. Rabaey", "Allan Cox", "Frank Lane", "Rudy Lauwereins", "Ulrich Ramacher", "David Witt"], "https://doi.org/10.1145/1065579.1065673", 2, "dac", 2005]], "David Witt": [0, ["Wireless platforms: GOPS for cents and MilliWatts", ["Francine Bacchini", "Jan M. Rabaey", "Allan Cox", "Frank Lane", "Rudy Lauwereins", "Ulrich Ramacher", "David Witt"], "https://doi.org/10.1145/1065579.1065673", 2, "dac", 2005]], "V. Kheterpal": [0, ["Design methodology for IC manufacturability based on regular logic-bricks", ["V. Kheterpal", "Vyacheslav Rovner", "T. G. Hersan", "D. Motiani", "Y. Takegawa", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065675", 6, "dac", 2005]], "Vyacheslav Rovner": [0, ["Design methodology for IC manufacturability based on regular logic-bricks", ["V. Kheterpal", "Vyacheslav Rovner", "T. G. Hersan", "D. Motiani", "Y. Takegawa", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065675", 6, "dac", 2005]], "T. G. Hersan": [0, ["Design methodology for IC manufacturability based on regular logic-bricks", ["V. Kheterpal", "Vyacheslav Rovner", "T. G. Hersan", "D. Motiani", "Y. Takegawa", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065675", 6, "dac", 2005]], "D. Motiani": [0, ["Design methodology for IC manufacturability based on regular logic-bricks", ["V. Kheterpal", "Vyacheslav Rovner", "T. G. Hersan", "D. Motiani", "Y. Takegawa", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065675", 6, "dac", 2005]], "Y. Takegawa": [0, ["Design methodology for IC manufacturability based on regular logic-bricks", ["V. Kheterpal", "Vyacheslav Rovner", "T. G. Hersan", "D. Motiani", "Y. Takegawa", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065675", 6, "dac", 2005]], "Jie Yang": [0.031336840242147446, ["Advanced timing analysis based on post-OPC extraction of critical dimensions", ["Jie Yang", "Luigi Capodieci", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065676", 6, "dac", 2005]], "Luigi Capodieci": [0, ["Advanced timing analysis based on post-OPC extraction of critical dimensions", ["Jie Yang", "Luigi Capodieci", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065676", 6, "dac", 2005]], "Dennis Sylvester": [0, ["Advanced timing analysis based on post-OPC extraction of critical dimensions", ["Jie Yang", "Luigi Capodieci", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065676", 6, "dac", 2005], ["Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065677", 4, "dac", 2005], ["Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance", ["Ashish Srivastava", "Saumil Shah", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Stephen W. Director"], "https://doi.org/10.1145/1065579.1065718", 6, "dac", 2005]], "Puneet Gupta": [0, ["Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065677", 4, "dac", 2005]], "Andrew B. Kahng": [8.938514595158153e-09, ["Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065677", 4, "dac", 2005], ["Power-aware placement", ["Yongseok Cheon", "Pei-Hsin Ho", "Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1145/1065579.1065791", 6, "dac", 2005]], "Youngmin Kim": [0.9552858769893646, ["Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065677", 4, "dac", 2005]], "Joydeep Mitra": [0, ["RADAR: RET-aware detailed routing using fast lithography simulations", ["Joydeep Mitra", "Peng Yu", "David Zhigang Pan"], "https://doi.org/10.1145/1065579.1065678", 4, "dac", 2005]], "Peng Yu": [1.7968621705222176e-05, ["RADAR: RET-aware detailed routing using fast lithography simulations", ["Joydeep Mitra", "Peng Yu", "David Zhigang Pan"], "https://doi.org/10.1145/1065579.1065678", 4, "dac", 2005]], "David Zhigang Pan": [0, ["RADAR: RET-aware detailed routing using fast lithography simulations", ["Joydeep Mitra", "Peng Yu", "David Zhigang Pan"], "https://doi.org/10.1145/1065579.1065678", 4, "dac", 2005], ["Diffusion-based placement migration", ["Haoxing Ren", "David Zhigang Pan", "Charles J. Alpert", "Paul Villarrubia"], "https://doi.org/10.1145/1065579.1065712", 6, "dac", 2005]], "Tsutomu Sasao": [0, ["BDD representation for incompletely specifiedvmultiple-output logic functions and its applications to functional decomposition", ["Tsutomu Sasao", "Munehiro Matsuura"], "https://doi.org/10.1145/1065579.1065680", 6, "dac", 2005]], "Munehiro Matsuura": [0, ["BDD representation for incompletely specifiedvmultiple-output logic functions and its applications to functional decomposition", ["Tsutomu Sasao", "Munehiro Matsuura"], "https://doi.org/10.1145/1065579.1065680", 6, "dac", 2005]], "Xiao Yu Li": [0, ["Effective bounding techniques for solving unate and binate covering problems", ["Xiao Yu Li", "Matthias F. M. Stallmann", "Franc Brglez"], "https://doi.org/10.1145/1065579.1065682", 6, "dac", 2005]], "Matthias F. M. Stallmann": [0, ["Effective bounding techniques for solving unate and binate covering problems", ["Xiao Yu Li", "Matthias F. M. Stallmann", "Franc Brglez"], "https://doi.org/10.1145/1065579.1065682", 6, "dac", 2005]], "Franc Brglez": [0, ["Effective bounding techniques for solving unate and binate covering problems", ["Xiao Yu Li", "Matthias F. M. Stallmann", "Franc Brglez"], "https://doi.org/10.1145/1065579.1065682", 6, "dac", 2005]], "Yayun Wan": [0, ["Operator-based model-order reduction of linear periodically time-varying systems", ["Yayun Wan", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1065579.1065684", 6, "dac", 2005]], "V. Vasudevan": [0, ["Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits", ["V. Vasudevan"], "https://doi.org/10.1145/1065579.1065685", 6, "dac", 2005]], "Saurabh K. Tiwary": [0, ["Scalable trajectory methods for on-demand analog macromodel extraction", ["Saurabh K. Tiwary", "Rob A. Rutenbar"], "https://doi.org/10.1145/1065579.1065686", 6, "dac", 2005]], "Rob A. Rutenbar": [0, ["Scalable trajectory methods for on-demand analog macromodel extraction", ["Saurabh K. Tiwary", "Rob A. Rutenbar"], "https://doi.org/10.1145/1065579.1065686", 6, "dac", 2005], ["Timing-driven placement by grid-warping", ["Zhong Xiu", "Rob A. Rutenbar"], "https://doi.org/10.1145/1065579.1065732", 7, "dac", 2005]], "William Krenik": [0, ["Cognitive radio techniques for wide area networks", ["William Krenik", "Anuj Batra"], "https://doi.org/10.1145/1065579.1065688", 4, "dac", 2005]], "Anuj Batra": [0, ["Cognitive radio techniques for wide area networks", ["William Krenik", "Anuj Batra"], "https://doi.org/10.1145/1065579.1065688", 4, "dac", 2005]], "Jeffrey M. Gilbert": [0, ["MIMO technology for advanced wireless local area networks", ["Jeffrey M. Gilbert", "Won-Joon Choi", "Qinfang Sun"], "https://doi.org/10.1145/1065579.1065689", 3, "dac", 2005]], "Won-Joon Choi": [0.9963349848985672, ["MIMO technology for advanced wireless local area networks", ["Jeffrey M. Gilbert", "Won-Joon Choi", "Qinfang Sun"], "https://doi.org/10.1145/1065579.1065689", 3, "dac", 2005]], "Qinfang Sun": [7.6027013165003154e-06, ["MIMO technology for advanced wireless local area networks", ["Jeffrey M. Gilbert", "Won-Joon Choi", "Qinfang Sun"], "https://doi.org/10.1145/1065579.1065689", 3, "dac", 2005]], "Clark T.-C. Nguyen": [0, ["RF MEMS in wireless architectures", ["Clark T.-C. Nguyen"], "https://doi.org/10.1145/1065579.1065690", 5, "dac", 2005]], "Paul Metzgen": [0, ["Multiplexer restructuring for FPGA implementation cost reduction", ["Paul Metzgen", "Dominic Nancekievill"], "https://doi.org/10.1145/1065579.1065692", 6, "dac", 2005]], "Dominic Nancekievill": [0, ["Multiplexer restructuring for FPGA implementation cost reduction", ["Paul Metzgen", "Dominic Nancekievill"], "https://doi.org/10.1145/1065579.1065692", 6, "dac", 2005]], "Andrew C. Ling": [0, ["FPGA technology mapping: a study of optimality", ["Andrew C. Ling", "Deshanand P. Singh", "Stephen Dean Brown"], "https://doi.org/10.1145/1065579.1065693", 6, "dac", 2005]], "Deshanand P. Singh": [0, ["FPGA technology mapping: a study of optimality", ["Andrew C. Ling", "Deshanand P. Singh", "Stephen Dean Brown"], "https://doi.org/10.1145/1065579.1065693", 6, "dac", 2005], ["Incremental retiming for FPGA physical synthesis", ["Deshanand P. Singh", "Valavan Manohararajah", "Stephen Dean Brown"], "https://doi.org/10.1145/1065579.1065694", 6, "dac", 2005]], "Stephen Dean Brown": [0, ["FPGA technology mapping: a study of optimality", ["Andrew C. Ling", "Deshanand P. Singh", "Stephen Dean Brown"], "https://doi.org/10.1145/1065579.1065693", 6, "dac", 2005], ["Incremental retiming for FPGA physical synthesis", ["Deshanand P. Singh", "Valavan Manohararajah", "Stephen Dean Brown"], "https://doi.org/10.1145/1065579.1065694", 6, "dac", 2005]], "Valavan Manohararajah": [0, ["Incremental retiming for FPGA physical synthesis", ["Deshanand P. Singh", "Valavan Manohararajah", "Stephen Dean Brown"], "https://doi.org/10.1145/1065579.1065694", 6, "dac", 2005]], "Kenneth Eguro": [0, ["Architecture-adaptive range limit windowing for simulated annealing FPGA placement", ["Kenneth Eguro", "Scott Hauck", "Akshay Sharma"], "https://doi.org/10.1145/1065579.1065695", 6, "dac", 2005]], "Scott Hauck": [0, ["Architecture-adaptive range limit windowing for simulated annealing FPGA placement", ["Kenneth Eguro", "Scott Hauck", "Akshay Sharma"], "https://doi.org/10.1145/1065579.1065695", 6, "dac", 2005]], "Akshay Sharma": [0, ["Architecture-adaptive range limit windowing for simulated annealing FPGA placement", ["Kenneth Eguro", "Scott Hauck", "Akshay Sharma"], "https://doi.org/10.1145/1065579.1065695", 6, "dac", 2005]], "Himanshu Jain": [0, ["Word level predicate abstraction and refinement for verifying RTL verilog", ["Himanshu Jain", "Daniel Kroening", "Natasha Sharygina", "Edmund M. Clarke"], "https://doi.org/10.1145/1065579.1065697", 6, "dac", 2005]], "Daniel Kroening": [0, ["Word level predicate abstraction and refinement for verifying RTL verilog", ["Himanshu Jain", "Daniel Kroening", "Natasha Sharygina", "Edmund M. Clarke"], "https://doi.org/10.1145/1065579.1065697", 6, "dac", 2005]], "Natasha Sharygina": [0, ["Word level predicate abstraction and refinement for verifying RTL verilog", ["Himanshu Jain", "Daniel Kroening", "Natasha Sharygina", "Edmund M. Clarke"], "https://doi.org/10.1145/1065579.1065697", 6, "dac", 2005]], "Edmund M. Clarke": [0, ["Word level predicate abstraction and refinement for verifying RTL verilog", ["Himanshu Jain", "Daniel Kroening", "Natasha Sharygina", "Edmund M. Clarke"], "https://doi.org/10.1145/1065579.1065697", 6, "dac", 2005]], "Ganapathy Parthasarathy": [0, ["Structural search for RTL with predicate learning", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1145/1065579.1065698", 6, "dac", 2005]], "Madhu K. Iyer": [0, ["Structural search for RTL with predicate learning", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1145/1065579.1065698", 6, "dac", 2005]], "Kwang-Ting Cheng": [0, ["Structural search for RTL with predicate learning", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1145/1065579.1065698", 6, "dac", 2005]], "Forrest Brewer": [0, ["Structural search for RTL with predicate learning", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1145/1065579.1065698", 6, "dac", 2005]], "Markus Wedler": [0, ["Normalization at the arithmetic bit level", ["Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/1065579.1065699", 6, "dac", 2005]], "Dominik Stoffel": [0, ["Normalization at the arithmetic bit level", ["Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/1065579.1065699", 6, "dac", 2005]], "Wolfgang Kunz": [0, ["Normalization at the arithmetic bit level", ["Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/1065579.1065699", 6, "dac", 2005]], "Hari Mony": [0, ["Exploiting suspected redundancy without proving it", ["Hari Mony", "Jason Baumgartner", "Viresh Paruthi", "Robert Kanzelman"], "https://doi.org/10.1145/1065579.1065700", 4, "dac", 2005]], "Jason Baumgartner": [0, ["Exploiting suspected redundancy without proving it", ["Hari Mony", "Jason Baumgartner", "Viresh Paruthi", "Robert Kanzelman"], "https://doi.org/10.1145/1065579.1065700", 4, "dac", 2005]], "Viresh Paruthi": [0, ["Exploiting suspected redundancy without proving it", ["Hari Mony", "Jason Baumgartner", "Viresh Paruthi", "Robert Kanzelman"], "https://doi.org/10.1145/1065579.1065700", 4, "dac", 2005]], "Robert Kanzelman": [0, ["Exploiting suspected redundancy without proving it", ["Hari Mony", "Jason Baumgartner", "Viresh Paruthi", "Robert Kanzelman"], "https://doi.org/10.1145/1065579.1065700", 4, "dac", 2005]], "Debashis Sahoo": [0, ["Multi-threaded reachability", ["Debashis Sahoo", "Jawahar Jain", "Subramanian K. Iyer", "David L. Dill", "E. Allen Emerson"], "https://doi.org/10.1145/1065579.1065701", 4, "dac", 2005]], "Jawahar Jain": [0, ["Multi-threaded reachability", ["Debashis Sahoo", "Jawahar Jain", "Subramanian K. Iyer", "David L. Dill", "E. Allen Emerson"], "https://doi.org/10.1145/1065579.1065701", 4, "dac", 2005]], "Subramanian K. Iyer": [0, ["Multi-threaded reachability", ["Debashis Sahoo", "Jawahar Jain", "Subramanian K. Iyer", "David L. Dill", "E. Allen Emerson"], "https://doi.org/10.1145/1065579.1065701", 4, "dac", 2005]], "David L. Dill": [0, ["Multi-threaded reachability", ["Debashis Sahoo", "Jawahar Jain", "Subramanian K. Iyer", "David L. Dill", "E. Allen Emerson"], "https://doi.org/10.1145/1065579.1065701", 4, "dac", 2005]], "E. Allen Emerson": [0, ["Multi-threaded reachability", ["Debashis Sahoo", "Jawahar Jain", "Subramanian K. Iyer", "David L. Dill", "E. Allen Emerson"], "https://doi.org/10.1145/1065579.1065701", 4, "dac", 2005]], "Grace Nordin": [0, ["Automatic generation of customized discrete fourier transform IPs", ["Grace Nordin", "Peter A. Milder", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1065579.1065703", 4, "dac", 2005]], "Peter A. Milder": [0, ["Automatic generation of customized discrete fourier transform IPs", ["Grace Nordin", "Peter A. Milder", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1065579.1065703", 4, "dac", 2005]], "James C. Hoe": [0, ["Automatic generation of customized discrete fourier transform IPs", ["Grace Nordin", "Peter A. Milder", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1065579.1065703", 4, "dac", 2005]], "Markus Puschel": [0, ["Automatic generation of customized discrete fourier transform IPs", ["Grace Nordin", "Peter A. Milder", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1065579.1065703", 4, "dac", 2005]], "Feng-Pin Lu": [0, ["Race-condition-aware clock skew scheduling", ["Shih-Hsu Huang", "Yow-Tyng Nieh", "Feng-Pin Lu"], "https://doi.org/10.1145/1065579.1065704", 4, "dac", 2005]], "Swarup Bhunia": [0, ["A novel synthesis approach for active leakage power reduction using dynamic supply gating", ["Swarup Bhunia", "Nilanjan Banerjee", "Qikai Chen", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1145/1065579.1065705", 6, "dac", 2005]], "Nilanjan Banerjee": [0, ["A novel synthesis approach for active leakage power reduction using dynamic supply gating", ["Swarup Bhunia", "Nilanjan Banerjee", "Qikai Chen", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1145/1065579.1065705", 6, "dac", 2005]], "Qikai Chen": [0, ["A novel synthesis approach for active leakage power reduction using dynamic supply gating", ["Swarup Bhunia", "Nilanjan Banerjee", "Qikai Chen", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1145/1065579.1065705", 6, "dac", 2005]], "Hamid Mahmoodi-Meimand": [0, ["A novel synthesis approach for active leakage power reduction using dynamic supply gating", ["Swarup Bhunia", "Nilanjan Banerjee", "Qikai Chen", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1145/1065579.1065705", 6, "dac", 2005]], "Kaushik Roy": [0, ["A novel synthesis approach for active leakage power reduction using dynamic supply gating", ["Swarup Bhunia", "Nilanjan Banerjee", "Qikai Chen", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1145/1065579.1065705", 6, "dac", 2005]], "Kundan Nepal": [0, ["Designing logic circuits for probabilistic computation in the presence of noise", ["Kundan Nepal", "R. Iris Bahar", "Joseph L. Mundy", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/1065579.1065706", 6, "dac", 2005]], "R. Iris Bahar": [0, ["Designing logic circuits for probabilistic computation in the presence of noise", ["Kundan Nepal", "R. Iris Bahar", "Joseph L. Mundy", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/1065579.1065706", 6, "dac", 2005]], "Joseph L. Mundy": [0, ["Designing logic circuits for probabilistic computation in the presence of noise", ["Kundan Nepal", "R. Iris Bahar", "Joseph L. Mundy", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/1065579.1065706", 6, "dac", 2005]], "William R. Patterson": [0, ["Designing logic circuits for probabilistic computation in the presence of noise", ["Kundan Nepal", "R. Iris Bahar", "Joseph L. Mundy", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/1065579.1065706", 6, "dac", 2005]], "Alexander Zaslavsky": [0, ["Designing logic circuits for probabilistic computation in the presence of noise", ["Kundan Nepal", "R. Iris Bahar", "Joseph L. Mundy", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/1065579.1065706", 6, "dac", 2005]], "Peggy B. McGee": [0, ["A lattice-based framework for the classification and design of asynchronous pipelines", ["Peggy B. McGee", "Steven M. Nowick"], "https://doi.org/10.1145/1065579.1065707", 6, "dac", 2005]], "Steven M. Nowick": [0, ["A lattice-based framework for the classification and design of asynchronous pipelines", ["Peggy B. McGee", "Steven M. Nowick"], "https://doi.org/10.1145/1065579.1065707", 6, "dac", 2005]], "King Ho Tam": [0, ["Power optimal dual-Vdd buffered tree considering buffer stations and blockages", ["King Ho Tam", "Lei He"], "https://doi.org/10.1145/1065579.1065709", 6, "dac", 2005]], "Lei He": [0, ["Power optimal dual-Vdd buffered tree considering buffer stations and blockages", ["King Ho Tam", "Lei He"], "https://doi.org/10.1145/1065579.1065709", 6, "dac", 2005], ["Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction", ["Yan Lin", "Lei He"], "https://doi.org/10.1145/1065579.1065769", 6, "dac", 2005], ["Device and architecture co-optimization for FPGA power reduction", ["Lerong Cheng", "Phoebe Wong", "Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/1065579.1065819", 6, "dac", 2005]], "Brent Goplen": [0, ["Net weighting to reduce repeater counts during placement", ["Brent Goplen", "Prashant Saxena", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065710", 6, "dac", 2005]], "Prashant Saxena": [0, ["Net weighting to reduce repeater counts during placement", ["Brent Goplen", "Prashant Saxena", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065710", 6, "dac", 2005]], "Charles J. Alpert": [0, ["Path based buffer insertion", ["Cliff C. N. Sze", "Charles J. Alpert", "Jiang Hu", "Weiping Shi"], "https://doi.org/10.1145/1065579.1065711", 6, "dac", 2005], ["Diffusion-based placement migration", ["Haoxing Ren", "David Zhigang Pan", "Charles J. Alpert", "Paul Villarrubia"], "https://doi.org/10.1145/1065579.1065712", 6, "dac", 2005]], "Weiping Shi": [0, ["Path based buffer insertion", ["Cliff C. N. Sze", "Charles J. Alpert", "Jiang Hu", "Weiping Shi"], "https://doi.org/10.1145/1065579.1065711", 6, "dac", 2005]], "Haoxing Ren": [0, ["Diffusion-based placement migration", ["Haoxing Ren", "David Zhigang Pan", "Charles J. Alpert", "Paul Villarrubia"], "https://doi.org/10.1145/1065579.1065712", 6, "dac", 2005]], "Paul Villarrubia": [0, ["Diffusion-based placement migration", ["Haoxing Ren", "David Zhigang Pan", "Charles J. Alpert", "Paul Villarrubia"], "https://doi.org/10.1145/1065579.1065712", 6, "dac", 2005]], "Gabe Moretti": [0, ["Is methodology the highway out of verification hell?", ["Francine Bacchini", "Gabe Moretti", "Harry Foster", "Janick Bergeron", "Masayuki Nakamura", "Shrenik Mehta", "Laurent Ducousso"], "https://doi.org/10.1145/1065579.1065714", 2, "dac", 2005]], "Harry Foster": [0, ["Is methodology the highway out of verification hell?", ["Francine Bacchini", "Gabe Moretti", "Harry Foster", "Janick Bergeron", "Masayuki Nakamura", "Shrenik Mehta", "Laurent Ducousso"], "https://doi.org/10.1145/1065579.1065714", 2, "dac", 2005]], "Janick Bergeron": [0, ["Is methodology the highway out of verification hell?", ["Francine Bacchini", "Gabe Moretti", "Harry Foster", "Janick Bergeron", "Masayuki Nakamura", "Shrenik Mehta", "Laurent Ducousso"], "https://doi.org/10.1145/1065579.1065714", 2, "dac", 2005]], "Masayuki Nakamura": [0, ["Is methodology the highway out of verification hell?", ["Francine Bacchini", "Gabe Moretti", "Harry Foster", "Janick Bergeron", "Masayuki Nakamura", "Shrenik Mehta", "Laurent Ducousso"], "https://doi.org/10.1145/1065579.1065714", 2, "dac", 2005]], "Shrenik Mehta": [0, ["Is methodology the highway out of verification hell?", ["Francine Bacchini", "Gabe Moretti", "Harry Foster", "Janick Bergeron", "Masayuki Nakamura", "Shrenik Mehta", "Laurent Ducousso"], "https://doi.org/10.1145/1065579.1065714", 2, "dac", 2005]], "Laurent Ducousso": [0, ["Is methodology the highway out of verification hell?", ["Francine Bacchini", "Gabe Moretti", "Harry Foster", "Janick Bergeron", "Masayuki Nakamura", "Shrenik Mehta", "Laurent Ducousso"], "https://doi.org/10.1145/1065579.1065714", 2, "dac", 2005]], "Navid Azizi": [0, ["Variations-aware low-power design with voltage scaling", ["Navid Azizi", "Muhammad M. Khellah", "Vivek De", "Farid N. Najm"], "https://doi.org/10.1145/1065579.1065717", 6, "dac", 2005]], "Muhammad M. Khellah": [0, ["Variations-aware low-power design with voltage scaling", ["Navid Azizi", "Muhammad M. Khellah", "Vivek De", "Farid N. Najm"], "https://doi.org/10.1145/1065579.1065717", 6, "dac", 2005]], "Vivek De": [0, ["Variations-aware low-power design with voltage scaling", ["Navid Azizi", "Muhammad M. Khellah", "Vivek De", "Farid N. Najm"], "https://doi.org/10.1145/1065579.1065717", 6, "dac", 2005], ["Variation-tolerant circuits: circuit solutions and techniques", ["James Tschanz", "Keith A. Bowman", "Vivek De"], "https://doi.org/10.1145/1065579.1065780", 2, "dac", 2005]], "Farid N. Najm": [0, ["Variations-aware low-power design with voltage scaling", ["Navid Azizi", "Muhammad M. Khellah", "Vivek De", "Farid N. Najm"], "https://doi.org/10.1145/1065579.1065717", 6, "dac", 2005], ["On the need for statistical timing analysis", ["Farid N. Najm"], "https://doi.org/10.1145/1065579.1065781", 2, "dac", 2005], ["A non-parametric approach for dynamic range estimation of nonlinear systems", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1145/1065579.1065800", 4, "dac", 2005]], "Ashish Srivastava": [0, ["Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance", ["Ashish Srivastava", "Saumil Shah", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Stephen W. Director"], "https://doi.org/10.1145/1065579.1065718", 6, "dac", 2005]], "Saumil Shah": [0, ["Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance", ["Ashish Srivastava", "Saumil Shah", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Stephen W. Director"], "https://doi.org/10.1145/1065579.1065718", 6, "dac", 2005]], "Kanak Agarwal": [0, ["Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance", ["Ashish Srivastava", "Saumil Shah", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Stephen W. Director"], "https://doi.org/10.1145/1065579.1065718", 6, "dac", 2005]], "Stephen W. Director": [0, ["Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance", ["Ashish Srivastava", "Saumil Shah", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Stephen W. Director"], "https://doi.org/10.1145/1065579.1065718", 6, "dac", 2005]], "Sarvesh Bhardwaj": [0, ["Leakage minimization of nano-scale circuits in the presence of systematic and random variations", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1065579.1065719", 6, "dac", 2005]], "Sarma B. K. Vrudhula": [0, ["Leakage minimization of nano-scale circuits in the presence of systematic and random variations", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1065579.1065719", 6, "dac", 2005], ["Energy optimal speed control of devices with discrete speed sets", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1065579.1065815", 4, "dac", 2005]], "L. Paumier": [0, ["A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3)", ["Pascal Urard", "L. Paumier", "P. Georgelin", "T. Michel", "V. Lebars", "E. Yeo", "B. Gupta"], "https://doi.org/10.1145/1065579.1065721", 2, "dac", 2005]], "P. Georgelin": [0, ["A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3)", ["Pascal Urard", "L. Paumier", "P. Georgelin", "T. Michel", "V. Lebars", "E. Yeo", "B. Gupta"], "https://doi.org/10.1145/1065579.1065721", 2, "dac", 2005]], "T. Michel": [0, ["A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3)", ["Pascal Urard", "L. Paumier", "P. Georgelin", "T. Michel", "V. Lebars", "E. Yeo", "B. Gupta"], "https://doi.org/10.1145/1065579.1065721", 2, "dac", 2005]], "V. Lebars": [0, ["A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3)", ["Pascal Urard", "L. Paumier", "P. Georgelin", "T. Michel", "V. Lebars", "E. Yeo", "B. Gupta"], "https://doi.org/10.1145/1065579.1065721", 2, "dac", 2005]], "E. Yeo": [0.5, ["A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3)", ["Pascal Urard", "L. Paumier", "P. Georgelin", "T. Michel", "V. Lebars", "E. Yeo", "B. Gupta"], "https://doi.org/10.1145/1065579.1065721", 2, "dac", 2005]], "B. Gupta": [0, ["A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3)", ["Pascal Urard", "L. Paumier", "P. Georgelin", "T. Michel", "V. Lebars", "E. Yeo", "B. Gupta"], "https://doi.org/10.1145/1065579.1065721", 2, "dac", 2005]], "Philippe Royannez": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Hugh Mair": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Franck Dahan": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Mike Wagner": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Mark Streeter": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Laurent Bouetel": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Joel Blasquez": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "H. Clasen": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "G. Semino": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Julie Dong": [0.00012436813631211407, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "D. Scott": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "B. Pitts": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Claudine Raibaut": [0, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Uming Ko": [0.3349894657731056, ["A design platform for 90-nm leakage reduction techniques", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2, "dac", 2005]], "Arun Natarajan": [0, ["A 24 GHz phased-array transmitter in 0.18\u00b5m CMOS", ["Arun Natarajan", "Abbas Komijani", "Ali Hajimiri"], "https://doi.org/10.1145/1065579.1065723", 2, "dac", 2005]], "Abbas Komijani": [0, ["A 24 GHz phased-array transmitter in 0.18\u00b5m CMOS", ["Arun Natarajan", "Abbas Komijani", "Ali Hajimiri"], "https://doi.org/10.1145/1065579.1065723", 2, "dac", 2005]], "Ali Hajimiri": [0, ["A 24 GHz phased-array transmitter in 0.18\u00b5m CMOS", ["Arun Natarajan", "Abbas Komijani", "Ali Hajimiri"], "https://doi.org/10.1145/1065579.1065723", 2, "dac", 2005]], "Taeweon Suh": [1, ["Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs", ["Taeweon Suh", "Daehyun Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1065579.1065725", 6, "dac", 2005]], "Daehyun Kim": [0.9972383975982666, ["Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs", ["Taeweon Suh", "Daehyun Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1065579.1065725", 6, "dac", 2005]], "Hsien-Hsin S. Lee": [3.710788010202748e-09, ["Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs", ["Taeweon Suh", "Daehyun Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1065579.1065725", 6, "dac", 2005]], "Jongman Kim": [0.917623907327652, ["A low latency router supporting adaptivity for on-chip interconnects", ["Jongman Kim", "Dongkook Park", "Theo Theocharides", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1065579.1065726", 6, "dac", 2005]], "Dongkook Park": [0.9939965903759003, ["A low latency router supporting adaptivity for on-chip interconnects", ["Jongman Kim", "Dongkook Park", "Theo Theocharides", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1065579.1065726", 6, "dac", 2005]], "Theo Theocharides": [0, ["A low latency router supporting adaptivity for on-chip interconnects", ["Jongman Kim", "Dongkook Park", "Theo Theocharides", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1065579.1065726", 6, "dac", 2005]], "Narayanan Vijaykrishnan": [0, ["A low latency router supporting adaptivity for on-chip interconnects", ["Jongman Kim", "Dongkook Park", "Theo Theocharides", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1065579.1065726", 6, "dac", 2005], ["Exploring technology alternatives for nano-scale FPGA interconnects", ["Aman Gayasen", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/1065579.1065820", 6, "dac", 2005]], "Chita R. Das": [0, ["A low latency router supporting adaptivity for on-chip interconnects", ["Jongman Kim", "Dongkook Park", "Theo Theocharides", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1065579.1065726", 6, "dac", 2005]], "Sudeep Pasricha": [0, ["Floorplan-aware automated synthesis of bus-based communication architectures", ["Sudeep Pasricha", "Nikil D. Dutt", "Elaheh Bozorgzadeh", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/1065579.1065727", 6, "dac", 2005]], "Mohamed Ben-Romdhane": [0, ["Floorplan-aware automated synthesis of bus-based communication architectures", ["Sudeep Pasricha", "Nikil D. Dutt", "Elaheh Bozorgzadeh", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/1065579.1065727", 6, "dac", 2005]], "Krishna Sekar": [0, ["FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology", ["Krishna Sekar", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1065579.1065728", 4, "dac", 2005]], "Kanishka Lahiri": [0, ["FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology", ["Krishna Sekar", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1065579.1065728", 4, "dac", 2005]], "Sven Heithecker": [0, ["Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements", ["Sven Heithecker", "Rolf Ernst"], "https://doi.org/10.1145/1065579.1065729", 4, "dac", 2005]], "Rolf Ernst": [0, ["Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements", ["Sven Heithecker", "Rolf Ernst"], "https://doi.org/10.1145/1065579.1065729", 4, "dac", 2005]], "Ying Chen": [0, ["Microarchitecture-aware floorplanning using a statistical design of experiments approach", ["Vidyasagar Nookala", "Ying Chen", "David J. Lilja", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065731", 6, "dac", 2005]], "David J. Lilja": [0, ["Microarchitecture-aware floorplanning using a statistical design of experiments approach", ["Vidyasagar Nookala", "Ying Chen", "David J. Lilja", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065731", 6, "dac", 2005]], "Zhong Xiu": [0, ["Timing-driven placement by grid-warping", ["Zhong Xiu", "Rob A. Rutenbar"], "https://doi.org/10.1145/1065579.1065732", 7, "dac", 2005]], "Ulrich Brenner": [0, ["Faster and better global placement by a new transportation algorithm", ["Ulrich Brenner", "Markus Struzyna"], "https://doi.org/10.1145/1065579.1065733", 6, "dac", 2005]], "Markus Struzyna": [0, ["Faster and better global placement by a new transportation algorithm", ["Ulrich Brenner", "Markus Struzyna"], "https://doi.org/10.1145/1065579.1065733", 6, "dac", 2005]], "Tsung-Yi Ho": [0, ["Multilevel full-chip routing for the X-based architecture", ["Tsung-Yi Ho", "Chen-Feng Chang", "Yao-Wen Chang", "Sao-Jie Chen"], "https://doi.org/10.1145/1065579.1065734", 6, "dac", 2005]], "Chen-Feng Chang": [1.3053851333211242e-07, ["Multilevel full-chip routing for the X-based architecture", ["Tsung-Yi Ho", "Chen-Feng Chang", "Yao-Wen Chang", "Sao-Jie Chen"], "https://doi.org/10.1145/1065579.1065734", 6, "dac", 2005]], "Sao-Jie Chen": [0, ["Multilevel full-chip routing for the X-based architecture", ["Tsung-Yi Ho", "Chen-Feng Chang", "Yao-Wen Chang", "Sao-Jie Chen"], "https://doi.org/10.1145/1065579.1065734", 6, "dac", 2005]], "David P. Magee": [0, ["Matlab extensions for the development, testing and verification of real-time DSP software", ["David P. Magee"], "https://doi.org/10.1145/1065579.1065736", 4, "dac", 2005]], "Tejas M. Bhatt": [0, ["Matlab as a development environment for FPGA design", ["Tejas M. Bhatt", "Dennis McCain"], "https://doi.org/10.1145/1065579.1065737", 4, "dac", 2005]], "Dennis McCain": [0, ["Matlab as a development environment for FPGA design", ["Tejas M. Bhatt", "Dennis McCain"], "https://doi.org/10.1145/1065579.1065737", 4, "dac", 2005]], "Tim Fox": [0, ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0, "dac", 2005]], "Lou Covey": [0, ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0, "dac", 2005]], "Susan Mack": [0, ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0, "dac", 2005]], "David Heacock": [0, ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0, "dac", 2005]], "Ed P. Huijbregts": [0, ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0, "dac", 2005]], "Vess Johnson": [0, ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0, "dac", 2005]], "Avner Kornfeld": [0, ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0, "dac", 2005]], "Andrew Yang": [8.938514595158153e-09, ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0, "dac", 2005]], "Ali Iranli": [0, ["DTM: dynamic tone mapping for backlight scaling", ["Ali Iranli", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065741", 6, "dac", 2005]], "Dexin Li": [0, ["Application/architecture power co-optimization for embedded systems powered by renewable sources", ["Dexin Li", "Pai H. Chou"], "https://doi.org/10.1145/1065579.1065742", 6, "dac", 2005]], "Pai H. Chou": [0, ["Application/architecture power co-optimization for embedded systems powered by renewable sources", ["Dexin Li", "Pai H. Chou"], "https://doi.org/10.1145/1065579.1065742", 6, "dac", 2005]], "Le Yan": [0, ["User-perceived latency driven voltage scaling for interactive applications", ["Le Yan", "Lin Zhong", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065743", 4, "dac", 2005]], "Lin Zhong": [0, ["User-perceived latency driven voltage scaling for interactive applications", ["Le Yan", "Lin Zhong", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065743", 4, "dac", 2005]], "Jianli Zhuo": [0, ["System-level energy-efficient dynamic task scheduling", ["Jianli Zhuo", "Chaitali Chakrabarti"], "https://doi.org/10.1145/1065579.1065744", 4, "dac", 2005]], "Chaitali Chakrabarti": [0, ["System-level energy-efficient dynamic task scheduling", ["Jianli Zhuo", "Chaitali Chakrabarti"], "https://doi.org/10.1145/1065579.1065744", 4, "dac", 2005]], "Yang Xu": [0, ["OPERA: optimization with ellipsoidal uncertainty for robust analog IC design", ["Yang Xu", "Kan-Lin Hsiung", "Xin Li", "Ivan Nausieda", "Stephen P. Boyd", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065746", 6, "dac", 2005]], "Kan-Lin Hsiung": [0, ["OPERA: optimization with ellipsoidal uncertainty for robust analog IC design", ["Yang Xu", "Kan-Lin Hsiung", "Xin Li", "Ivan Nausieda", "Stephen P. Boyd", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065746", 6, "dac", 2005]], "Ivan Nausieda": [0, ["OPERA: optimization with ellipsoidal uncertainty for robust analog IC design", ["Yang Xu", "Kan-Lin Hsiung", "Xin Li", "Ivan Nausieda", "Stephen P. Boyd", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065746", 6, "dac", 2005]], "Stephen P. Boyd": [0, ["OPERA: optimization with ellipsoidal uncertainty for robust analog IC design", ["Yang Xu", "Kan-Lin Hsiung", "Xin Li", "Ivan Nausieda", "Stephen P. Boyd", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065746", 6, "dac", 2005]], "Jihong Ren": [0, ["A unified optimization framework for equalization filter synthesis", ["Jihong Ren", "Mark R. Greenstreet"], "https://doi.org/10.1145/1065579.1065747", 6, "dac", 2005]], "Mark R. Greenstreet": [0, ["A unified optimization framework for equalization filter synthesis", ["Jihong Ren", "Mark R. Greenstreet"], "https://doi.org/10.1145/1065579.1065747", 6, "dac", 2005]], "Sambuddha Bhattacharya": [0, ["Template-driven parasitic-aware optimization of analog integrated circuit layouts", ["Sambuddha Bhattacharya", "Nuttorn Jangkrajarng", "C.-J. Richard Shi"], "https://doi.org/10.1145/1065579.1065748", 4, "dac", 2005]], "Nuttorn Jangkrajarng": [0, ["Template-driven parasitic-aware optimization of analog integrated circuit layouts", ["Sambuddha Bhattacharya", "Nuttorn Jangkrajarng", "C.-J. Richard Shi"], "https://doi.org/10.1145/1065579.1065748", 4, "dac", 2005]], "C.-J. Richard Shi": [0, ["Template-driven parasitic-aware optimization of analog integrated circuit layouts", ["Sambuddha Bhattacharya", "Nuttorn Jangkrajarng", "C.-J. Richard Shi"], "https://doi.org/10.1145/1065579.1065748", 4, "dac", 2005]], "Arthur Nieuwoudt": [0, ["Multi-level approach for integrated spiral inductor optimization", ["Arthur Nieuwoudt", "Yehia Massoud"], "https://doi.org/10.1145/1065579.1065749", 4, "dac", 2005]], "Yehia Massoud": [0, ["Multi-level approach for integrated spiral inductor optimization", ["Arthur Nieuwoudt", "Yehia Massoud"], "https://doi.org/10.1145/1065579.1065749", 4, "dac", 2005]], "Chirayu S. Amin": [0, ["Statistical static timing analysis: how simple can we get?", ["Chirayu S. Amin", "Noel Menezes", "Kip Killpack", "Florentin Dartu", "Umakanta Choudhury", "Nagib Hakim", "Yehea I. Ismail"], "https://doi.org/10.1145/1065579.1065751", 6, "dac", 2005], ["Piece-wise approximations of RLCK circuit responses using moment matching", ["Chirayu S. Amin", "Yehea I. Ismail", "Florentin Dartu"], "https://doi.org/10.1145/1065579.1065822", 6, "dac", 2005]], "Noel Menezes": [0, ["Statistical static timing analysis: how simple can we get?", ["Chirayu S. Amin", "Noel Menezes", "Kip Killpack", "Florentin Dartu", "Umakanta Choudhury", "Nagib Hakim", "Yehea I. Ismail"], "https://doi.org/10.1145/1065579.1065751", 6, "dac", 2005]], "Kip Killpack": [0, ["Statistical static timing analysis: how simple can we get?", ["Chirayu S. Amin", "Noel Menezes", "Kip Killpack", "Florentin Dartu", "Umakanta Choudhury", "Nagib Hakim", "Yehea I. Ismail"], "https://doi.org/10.1145/1065579.1065751", 6, "dac", 2005]], "Florentin Dartu": [0, ["Statistical static timing analysis: how simple can we get?", ["Chirayu S. Amin", "Noel Menezes", "Kip Killpack", "Florentin Dartu", "Umakanta Choudhury", "Nagib Hakim", "Yehea I. Ismail"], "https://doi.org/10.1145/1065579.1065751", 6, "dac", 2005], ["Piece-wise approximations of RLCK circuit responses using moment matching", ["Chirayu S. Amin", "Yehea I. Ismail", "Florentin Dartu"], "https://doi.org/10.1145/1065579.1065822", 6, "dac", 2005]], "Umakanta Choudhury": [0, ["Statistical static timing analysis: how simple can we get?", ["Chirayu S. Amin", "Noel Menezes", "Kip Killpack", "Florentin Dartu", "Umakanta Choudhury", "Nagib Hakim", "Yehea I. Ismail"], "https://doi.org/10.1145/1065579.1065751", 6, "dac", 2005]], "Nagib Hakim": [0, ["Statistical static timing analysis: how simple can we get?", ["Chirayu S. Amin", "Noel Menezes", "Kip Killpack", "Florentin Dartu", "Umakanta Choudhury", "Nagib Hakim", "Yehea I. Ismail"], "https://doi.org/10.1145/1065579.1065751", 6, "dac", 2005]], "Yehea I. Ismail": [0, ["Statistical static timing analysis: how simple can we get?", ["Chirayu S. Amin", "Noel Menezes", "Kip Killpack", "Florentin Dartu", "Umakanta Choudhury", "Nagib Hakim", "Yehea I. Ismail"], "https://doi.org/10.1145/1065579.1065751", 6, "dac", 2005], ["Piece-wise approximations of RLCK circuit responses using moment matching", ["Chirayu S. Amin", "Yehea I. Ismail", "Florentin Dartu"], "https://doi.org/10.1145/1065579.1065822", 6, "dac", 2005]], "Yu Cao": [0, ["Mapping statistical process variations toward circuit performance variability: an analytical modeling approach", ["Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1065579.1065752", 6, "dac", 2005]], "Lawrence T. Clark": [0, ["Mapping statistical process variations toward circuit performance variability: an analytical modeling approach", ["Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1065579.1065752", 6, "dac", 2005]], "Peng Li": [0, ["Power grid simulation via efficient sampling-based sensitivity analysis and hierarchical symbolic relaxation", ["Peng Li"], "https://doi.org/10.1145/1065579.1065753", 6, "dac", 2005]], "Yaron Wolfsthal": [0, ["Formal verification: is it real enough?", ["Yaron Wolfsthal", "Rebecca M. Gott"], "https://doi.org/10.1145/1065579.1065755", 2, "dac", 2005]], "Rebecca M. Gott": [0, ["Formal verification: is it real enough?", ["Yaron Wolfsthal", "Rebecca M. Gott"], "https://doi.org/10.1145/1065579.1065755", 2, "dac", 2005]], "Umberto Rossi": [0, ["Can we really do without the support of formal methods in the verification of large designs?", ["Umberto Rossi"], "https://doi.org/10.1145/1065579.1065756", 2, "dac", 2005]], "Prosenjit Chatterjee": [0, ["Streamline verification process with formal property verification to meet highly compressed design cycle", ["Prosenjit Chatterjee"], "https://doi.org/10.1145/1065579.1065757", 4, "dac", 2005]], "Seraj Ahmad": [0, ["TCAM enabled on-chip logic minimization", ["Seraj Ahmad", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1065579.1065759", 6, "dac", 2005]], "Rabi N. Mahapatra": [0, ["TCAM enabled on-chip logic minimization", ["Seraj Ahmad", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1065579.1065759", 6, "dac", 2005]], "Sergiu Nedevschi": [0, ["Hardware speech recognition for user interfaces in low cost, low power devices", ["Sergiu Nedevschi", "Rabin K. Patra", "Eric A. Brewer"], "https://doi.org/10.1145/1065579.1065760", 6, "dac", 2005]], "Rabin K. Patra": [0, ["Hardware speech recognition for user interfaces in low cost, low power devices", ["Sergiu Nedevschi", "Rabin K. Patra", "Eric A. Brewer"], "https://doi.org/10.1145/1065579.1065760", 6, "dac", 2005]], "Eric A. Brewer": [0, ["Hardware speech recognition for user interfaces in low cost, low power devices", ["Sergiu Nedevschi", "Rabin K. Patra", "Eric A. Brewer"], "https://doi.org/10.1145/1065579.1065760", 6, "dac", 2005]], "Guangyu Chen": [0, ["Improving java virtual machine reliability for memory-constrained embedded systems", ["Guangyu Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1065579.1065761", 6, "dac", 2005]], "Corey Goldfeder": [0, ["Frequency-based code placement for embedded multiprocessors", ["Corey Goldfeder"], "https://doi.org/10.1145/1065579.1065762", 4, "dac", 2005]], "Joel Coburn": [0, ["Power emulation: a new paradigm for power estimation", ["Joel Coburn", "Srivaths Ravi", "Anand Raghunathan"], "https://doi.org/10.1145/1065579.1065764", 6, "dac", 2005]], "John Wei": [0, ["Implementing low-power configurable processors: practical options and tradeoffs", ["John Wei", "Chris Rowen"], "https://doi.org/10.1145/1065579.1065765", 6, "dac", 2005]], "Chris Rowen": [0, ["Implementing low-power configurable processors: practical options and tradeoffs", ["John Wei", "Chris Rowen"], "https://doi.org/10.1145/1065579.1065765", 6, "dac", 2005]], "Yan Luo": [0, ["Low power network processor design using clock gating", ["Yan Luo", "Jia Yu", "Jun Yang", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1065579.1065766", 4, "dac", 2005]], "Jia Yu": [0.05329906940460205, ["Low power network processor design using clock gating", ["Yan Luo", "Jia Yu", "Jun Yang", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1065579.1065766", 4, "dac", 2005]], "Jun Yang": [0.07243934646248817, ["Low power network processor design using clock gating", ["Yan Luo", "Jia Yu", "Jun Yang", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1065579.1065766", 4, "dac", 2005]], "Laxmi N. Bhuyan": [0, ["Low power network processor design using clock gating", ["Yan Luo", "Jia Yu", "Jun Yang", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1065579.1065766", 4, "dac", 2005]], "Yan Lin": [0, ["Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction", ["Yan Lin", "Lei He"], "https://doi.org/10.1145/1065579.1065769", 6, "dac", 2005], ["Device and architecture co-optimization for FPGA power reduction", ["Lerong Cheng", "Phoebe Wong", "Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/1065579.1065819", 6, "dac", 2005]], "Marvin Tom": [0, ["Logic block clustering of large designs for channel-width constrained FPGAs", ["Marvin Tom", "Guy G. Lemieux"], "https://doi.org/10.1145/1065579.1065770", 6, "dac", 2005]], "Guy G. Lemieux": [0, ["Logic block clustering of large designs for channel-width constrained FPGAs", ["Marvin Tom", "Guy G. Lemieux"], "https://doi.org/10.1145/1065579.1065770", 6, "dac", 2005]], "Antonio Carlos Schneider Beck": [0, ["Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility", ["Antonio Carlos Schneider Beck", "Luigi Carro"], "https://doi.org/10.1145/1065579.1065771", 6, "dac", 2005]], "Luigi Carro": [0, ["Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility", ["Antonio Carlos Schneider Beck", "Luigi Carro"], "https://doi.org/10.1145/1065579.1065771", 6, "dac", 2005]], "Malay K. Ganai": [0, ["Beyond safety: customized SAT-based model checking", ["Malay K. Ganai", "Aarti Gupta", "Pranav Ashar"], "https://doi.org/10.1145/1065579.1065773", 6, "dac", 2005]], "Aarti Gupta": [0, ["Beyond safety: customized SAT-based model checking", ["Malay K. Ganai", "Aarti Gupta", "Pranav Ashar"], "https://doi.org/10.1145/1065579.1065773", 6, "dac", 2005]], "Pranav Ashar": [0, ["Beyond safety: customized SAT-based model checking", ["Malay K. Ganai", "Aarti Gupta", "Pranav Ashar"], "https://doi.org/10.1145/1065579.1065773", 6, "dac", 2005]], "Domagoj Babic": [0, ["Efficient SAT solving: beyond supercubes", ["Domagoj Babic", "Jesse D. Bingham", "Alan J. Hu"], "https://doi.org/10.1145/1065579.1065774", 6, "dac", 2005]], "Jesse D. Bingham": [0, ["Efficient SAT solving: beyond supercubes", ["Domagoj Babic", "Jesse D. Bingham", "Alan J. Hu"], "https://doi.org/10.1145/1065579.1065774", 6, "dac", 2005]], "Alan J. Hu": [0, ["Efficient SAT solving: beyond supercubes", ["Domagoj Babic", "Jesse D. Bingham", "Alan J. Hu"], "https://doi.org/10.1145/1065579.1065774", 6, "dac", 2005]], "HoonSang Jin": [0.9982872307300568, ["Prime clauses for fast enumeration of satisfying assignments to boolean circuits", ["HoonSang Jin", "Fabio Somenzi"], "https://doi.org/10.1145/1065579.1065775", 4, "dac", 2005]], "Fabio Somenzi": [0, ["Prime clauses for fast enumeration of satisfying assignments to boolean circuits", ["HoonSang Jin", "Fabio Somenzi"], "https://doi.org/10.1145/1065579.1065775", 4, "dac", 2005]], "Liang Zhang": [0, ["Dynamic abstraction using SAT-based BMC", ["Liang Zhang", "Mukul R. Prasad", "Michael S. Hsiao", "Thomas Sidle"], "https://doi.org/10.1145/1065579.1065776", 4, "dac", 2005]], "Mukul R. Prasad": [0, ["Dynamic abstraction using SAT-based BMC", ["Liang Zhang", "Mukul R. Prasad", "Michael S. Hsiao", "Thomas Sidle"], "https://doi.org/10.1145/1065579.1065776", 4, "dac", 2005]], "Michael S. Hsiao": [0, ["Dynamic abstraction using SAT-based BMC", ["Liang Zhang", "Mukul R. Prasad", "Michael S. Hsiao", "Thomas Sidle"], "https://doi.org/10.1145/1065579.1065776", 4, "dac", 2005]], "Thomas Sidle": [0, ["Dynamic abstraction using SAT-based BMC", ["Liang Zhang", "Mukul R. Prasad", "Michael S. Hsiao", "Thomas Sidle"], "https://doi.org/10.1145/1065579.1065776", 4, "dac", 2005]], "N. S. Nagaraj": [0, ["BEOL variability and impact on RC extraction", ["N. S. Nagaraj", "Tom Bonifield", "Abha Singh", "Clive Bittlestone", "Usha Narasimha", "Viet Le", "Anthony M. Hill"], "https://doi.org/10.1145/1065579.1065778", 2, "dac", 2005]], "Tom Bonifield": [0, ["BEOL variability and impact on RC extraction", ["N. S. Nagaraj", "Tom Bonifield", "Abha Singh", "Clive Bittlestone", "Usha Narasimha", "Viet Le", "Anthony M. Hill"], "https://doi.org/10.1145/1065579.1065778", 2, "dac", 2005]], "Abha Singh": [0, ["BEOL variability and impact on RC extraction", ["N. S. Nagaraj", "Tom Bonifield", "Abha Singh", "Clive Bittlestone", "Usha Narasimha", "Viet Le", "Anthony M. Hill"], "https://doi.org/10.1145/1065579.1065778", 2, "dac", 2005]], "Clive Bittlestone": [0, ["BEOL variability and impact on RC extraction", ["N. S. Nagaraj", "Tom Bonifield", "Abha Singh", "Clive Bittlestone", "Usha Narasimha", "Viet Le", "Anthony M. Hill"], "https://doi.org/10.1145/1065579.1065778", 2, "dac", 2005]], "Usha Narasimha": [0, ["BEOL variability and impact on RC extraction", ["N. S. Nagaraj", "Tom Bonifield", "Abha Singh", "Clive Bittlestone", "Usha Narasimha", "Viet Le", "Anthony M. Hill"], "https://doi.org/10.1145/1065579.1065778", 2, "dac", 2005]], "Viet Le": [0, ["BEOL variability and impact on RC extraction", ["N. S. Nagaraj", "Tom Bonifield", "Abha Singh", "Clive Bittlestone", "Usha Narasimha", "Viet Le", "Anthony M. Hill"], "https://doi.org/10.1145/1065579.1065778", 2, "dac", 2005]], "Anthony M. Hill": [0, ["BEOL variability and impact on RC extraction", ["N. S. Nagaraj", "Tom Bonifield", "Abha Singh", "Clive Bittlestone", "Usha Narasimha", "Viet Le", "Anthony M. Hill"], "https://doi.org/10.1145/1065579.1065778", 2, "dac", 2005]], "Massimo Bertoletti": [0, ["An effective DFM strategy requires accurate process and IP pre-characterization", ["Carlo Guardiani", "Massimo Bertoletti", "Nicola Dragone", "Marco Malcotti", "Patrick McNamara"], "https://doi.org/10.1145/1065579.1065779", 2, "dac", 2005]], "Nicola Dragone": [0, ["An effective DFM strategy requires accurate process and IP pre-characterization", ["Carlo Guardiani", "Massimo Bertoletti", "Nicola Dragone", "Marco Malcotti", "Patrick McNamara"], "https://doi.org/10.1145/1065579.1065779", 2, "dac", 2005]], "Marco Malcotti": [0, ["An effective DFM strategy requires accurate process and IP pre-characterization", ["Carlo Guardiani", "Massimo Bertoletti", "Nicola Dragone", "Marco Malcotti", "Patrick McNamara"], "https://doi.org/10.1145/1065579.1065779", 2, "dac", 2005]], "Patrick McNamara": [0, ["An effective DFM strategy requires accurate process and IP pre-characterization", ["Carlo Guardiani", "Massimo Bertoletti", "Nicola Dragone", "Marco Malcotti", "Patrick McNamara"], "https://doi.org/10.1145/1065579.1065779", 2, "dac", 2005]], "James Tschanz": [0, ["Variation-tolerant circuits: circuit solutions and techniques", ["James Tschanz", "Keith A. Bowman", "Vivek De"], "https://doi.org/10.1145/1065579.1065780", 2, "dac", 2005]], "Keith A. Bowman": [0, ["Variation-tolerant circuits: circuit solutions and techniques", ["James Tschanz", "Keith A. Bowman", "Vivek De"], "https://doi.org/10.1145/1065579.1065780", 2, "dac", 2005]], "Matt Nowak": [0, ["Are there economic benefits in DFM?", ["Matt Nowak", "Riko Radojcic"], "https://doi.org/10.1145/1065579.1065783", 2, "dac", 2005]], "Riko Radojcic": [0, ["Are there economic benefits in DFM?", ["Matt Nowak", "Riko Radojcic"], "https://doi.org/10.1145/1065579.1065783", 2, "dac", 2005]], "Allon Adir": [0, ["A generic micro-architectural test plan approach for microprocessor verification", ["Allon Adir", "Hezi Azatchi", "Eyal Bin", "Ofer Peled", "Kirill Shoikhet"], "https://doi.org/10.1145/1065579.1065785", 6, "dac", 2005], ["VLIW: a case study of parallelism verification", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4, "dac", 2005]], "Hezi Azatchi": [0, ["A generic micro-architectural test plan approach for microprocessor verification", ["Allon Adir", "Hezi Azatchi", "Eyal Bin", "Ofer Peled", "Kirill Shoikhet"], "https://doi.org/10.1145/1065579.1065785", 6, "dac", 2005]], "Eyal Bin": [0.021675133612006903, ["A generic micro-architectural test plan approach for microprocessor verification", ["Allon Adir", "Hezi Azatchi", "Eyal Bin", "Ofer Peled", "Kirill Shoikhet"], "https://doi.org/10.1145/1065579.1065785", 6, "dac", 2005]], "Ofer Peled": [0, ["A generic micro-architectural test plan approach for microprocessor verification", ["Allon Adir", "Hezi Azatchi", "Eyal Bin", "Ofer Peled", "Kirill Shoikhet"], "https://doi.org/10.1145/1065579.1065785", 6, "dac", 2005]], "Kirill Shoikhet": [0, ["A generic micro-architectural test plan approach for microprocessor verification", ["Allon Adir", "Hezi Azatchi", "Eyal Bin", "Ofer Peled", "Kirill Shoikhet"], "https://doi.org/10.1145/1065579.1065785", 6, "dac", 2005]], "Sudheendra Hangal": [0, ["IODINE: a tool to automatically infer dynamic invariants for hardware designs", ["Sudheendra Hangal", "Naveen Chandra", "Sridhar Narayanan", "Sandeep Chakravorty"], "https://doi.org/10.1145/1065579.1065786", 4, "dac", 2005]], "Naveen Chandra": [0, ["IODINE: a tool to automatically infer dynamic invariants for hardware designs", ["Sudheendra Hangal", "Naveen Chandra", "Sridhar Narayanan", "Sandeep Chakravorty"], "https://doi.org/10.1145/1065579.1065786", 4, "dac", 2005]], "Sridhar Narayanan": [0, ["IODINE: a tool to automatically infer dynamic invariants for hardware designs", ["Sudheendra Hangal", "Naveen Chandra", "Sridhar Narayanan", "Sandeep Chakravorty"], "https://doi.org/10.1145/1065579.1065786", 4, "dac", 2005]], "Sandeep Chakravorty": [0, ["IODINE: a tool to automatically infer dynamic invariants for hardware designs", ["Sudheendra Hangal", "Naveen Chandra", "Sridhar Narayanan", "Sandeep Chakravorty"], "https://doi.org/10.1145/1065579.1065786", 4, "dac", 2005]], "Yaron Arbetman": [0, ["VLIW: a case study of parallelism verification", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4, "dac", 2005]], "Bella Dubrov": [0, ["VLIW: a case study of parallelism verification", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4, "dac", 2005]], "Yossi Lichtenstein": [0, ["VLIW: a case study of parallelism verification", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4, "dac", 2005]], "Michal Rimon": [0, ["VLIW: a case study of parallelism verification", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4, "dac", 2005]], "Michael Vinov": [0, ["VLIW: a case study of parallelism verification", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4, "dac", 2005]], "Massimo A. Calligaro": [0, ["VLIW: a case study of parallelism verification", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4, "dac", 2005]], "Andrew Cofler": [0, ["VLIW: a case study of parallelism verification", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4, "dac", 2005]], "Gabriel Duffy": [0, ["VLIW: a case study of parallelism verification", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4, "dac", 2005]], "Ilya Wagner": [0, ["StressTest: an automatic approach to test generation via activity monitors", ["Ilya Wagner", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1065579.1065788", 6, "dac", 2005]], "Valeria Bertacco": [0, ["StressTest: an automatic approach to test generation via activity monitors", ["Ilya Wagner", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1065579.1065788", 6, "dac", 2005]], "Todd M. Austin": [0, ["StressTest: an automatic approach to test generation via activity monitors", ["Ilya Wagner", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1065579.1065788", 6, "dac", 2005]], "Sadik Ezer": [0, ["Smart diagnostics for configurable processor verification", ["Sadik Ezer", "Scott Johnson"], "https://doi.org/10.1145/1065579.1065789", 6, "dac", 2005]], "Scott Johnson": [0, ["Smart diagnostics for configurable processor verification", ["Sadik Ezer", "Scott Johnson"], "https://doi.org/10.1145/1065579.1065789", 6, "dac", 2005]], "Yongseok Cheon": [0.5, ["Power-aware placement", ["Yongseok Cheon", "Pei-Hsin Ho", "Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1145/1065579.1065791", 6, "dac", 2005]], "Pei-Hsin Ho": [0, ["Power-aware placement", ["Yongseok Cheon", "Pei-Hsin Ho", "Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1145/1065579.1065791", 6, "dac", 2005]], "Sherief Reda": [0, ["Power-aware placement", ["Yongseok Cheon", "Pei-Hsin Ho", "Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1145/1065579.1065791", 6, "dac", 2005]], "Qinke Wang": [7.1035162818589015e-06, ["Power-aware placement", ["Yongseok Cheon", "Pei-Hsin Ho", "Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1145/1065579.1065791", 6, "dac", 2005]], "Amit Chowdhary": [0, ["How accurately can we model timing in a placement engine?", ["Amit Chowdhary", "Karthik Rajagopal", "Satish Venkatesan", "Tung Cao", "Vladimir Tiourin", "Yegna Parasuram", "Bill Halpin"], "https://doi.org/10.1145/1065579.1065792", 6, "dac", 2005]], "Karthik Rajagopal": [0, ["How accurately can we model timing in a placement engine?", ["Amit Chowdhary", "Karthik Rajagopal", "Satish Venkatesan", "Tung Cao", "Vladimir Tiourin", "Yegna Parasuram", "Bill Halpin"], "https://doi.org/10.1145/1065579.1065792", 6, "dac", 2005]], "Satish Venkatesan": [0, ["How accurately can we model timing in a placement engine?", ["Amit Chowdhary", "Karthik Rajagopal", "Satish Venkatesan", "Tung Cao", "Vladimir Tiourin", "Yegna Parasuram", "Bill Halpin"], "https://doi.org/10.1145/1065579.1065792", 6, "dac", 2005]], "Tung Cao": [0, ["How accurately can we model timing in a placement engine?", ["Amit Chowdhary", "Karthik Rajagopal", "Satish Venkatesan", "Tung Cao", "Vladimir Tiourin", "Yegna Parasuram", "Bill Halpin"], "https://doi.org/10.1145/1065579.1065792", 6, "dac", 2005]], "Vladimir Tiourin": [0, ["How accurately can we model timing in a placement engine?", ["Amit Chowdhary", "Karthik Rajagopal", "Satish Venkatesan", "Tung Cao", "Vladimir Tiourin", "Yegna Parasuram", "Bill Halpin"], "https://doi.org/10.1145/1065579.1065792", 6, "dac", 2005]], "Yegna Parasuram": [0, ["How accurately can we model timing in a placement engine?", ["Amit Chowdhary", "Karthik Rajagopal", "Satish Venkatesan", "Tung Cao", "Vladimir Tiourin", "Yegna Parasuram", "Bill Halpin"], "https://doi.org/10.1145/1065579.1065792", 6, "dac", 2005]], "Bill Halpin": [0, ["How accurately can we model timing in a placement engine?", ["Amit Chowdhary", "Karthik Rajagopal", "Satish Venkatesan", "Tung Cao", "Vladimir Tiourin", "Yegna Parasuram", "Bill Halpin"], "https://doi.org/10.1145/1065579.1065792", 6, "dac", 2005]], "Hiran Tennakoon": [0, ["Efficient and accurate gate sizing with piecewise convex delay models", ["Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/1065579.1065793", 6, "dac", 2005]], "Carl Sechen": [0, ["Efficient and accurate gate sizing with piecewise convex delay models", ["Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/1065579.1065793", 6, "dac", 2005]], "Yuantao Peng": [0, ["Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method", ["Yuantao Peng", "Xun Liu"], "https://doi.org/10.1145/1065579.1065794", 6, "dac", 2005]], "Xun Liu": [0, ["Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method", ["Yuantao Peng", "Xun Liu"], "https://doi.org/10.1145/1065579.1065794", 6, "dac", 2005]], "Marc Geilen": [0, ["Minimising buffer requirements of synchronous dataflow graphs with model checking", ["Marc Geilen", "Twan Basten", "Sander Stuijk"], "https://doi.org/10.1145/1065579.1065796", 6, "dac", 2005]], "Fei Su": [0, ["Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips", ["Fei Su", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1065579.1065797", 6, "dac", 2005]], "Jianwen Zhu": [0, ["Towards scalable flow and context sensitive pointer analysis", ["Jianwen Zhu"], "https://doi.org/10.1145/1065579.1065798", 6, "dac", 2005], ["A non-parametric approach for dynamic range estimation of nonlinear systems", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1145/1065579.1065800", 4, "dac", 2005]], "Dong-U Lee": [0.8811586052179337, ["MiniBit: bit-width optimization via affine arithmetic", ["Dong-U Lee", "Altaf Abdul Gaffar", "Oskar Mencer", "Wayne Luk"], "https://doi.org/10.1145/1065579.1065799", 4, "dac", 2005]], "Altaf Abdul Gaffar": [0, ["MiniBit: bit-width optimization via affine arithmetic", ["Dong-U Lee", "Altaf Abdul Gaffar", "Oskar Mencer", "Wayne Luk"], "https://doi.org/10.1145/1065579.1065799", 4, "dac", 2005]], "Oskar Mencer": [0, ["MiniBit: bit-width optimization via affine arithmetic", ["Dong-U Lee", "Altaf Abdul Gaffar", "Oskar Mencer", "Wayne Luk"], "https://doi.org/10.1145/1065579.1065799", 4, "dac", 2005]], "Wayne Luk": [0, ["MiniBit: bit-width optimization via affine arithmetic", ["Dong-U Lee", "Altaf Abdul Gaffar", "Oskar Mencer", "Wayne Luk"], "https://doi.org/10.1145/1065579.1065799", 4, "dac", 2005]], "Bin Wu": [0.012661627493798733, ["A non-parametric approach for dynamic range estimation of nonlinear systems", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1145/1065579.1065800", 4, "dac", 2005]], "Seiji Kajihara": [0, ["Path delay test compaction with process variation tolerance", ["Seiji Kajihara", "Masayasu Fukunaga", "Xiaoqing Wen", "Toshiyuki Maeda", "Shuji Hamada", "Yasuo Sato"], "https://doi.org/10.1145/1065579.1065802", 6, "dac", 2005]], "Masayasu Fukunaga": [0, ["Path delay test compaction with process variation tolerance", ["Seiji Kajihara", "Masayasu Fukunaga", "Xiaoqing Wen", "Toshiyuki Maeda", "Shuji Hamada", "Yasuo Sato"], "https://doi.org/10.1145/1065579.1065802", 6, "dac", 2005]], "Xiaoqing Wen": [0, ["Path delay test compaction with process variation tolerance", ["Seiji Kajihara", "Masayasu Fukunaga", "Xiaoqing Wen", "Toshiyuki Maeda", "Shuji Hamada", "Yasuo Sato"], "https://doi.org/10.1145/1065579.1065802", 6, "dac", 2005]], "Toshiyuki Maeda": [0, ["Path delay test compaction with process variation tolerance", ["Seiji Kajihara", "Masayasu Fukunaga", "Xiaoqing Wen", "Toshiyuki Maeda", "Shuji Hamada", "Yasuo Sato"], "https://doi.org/10.1145/1065579.1065802", 6, "dac", 2005]], "Shuji Hamada": [0, ["Path delay test compaction with process variation tolerance", ["Seiji Kajihara", "Masayasu Fukunaga", "Xiaoqing Wen", "Toshiyuki Maeda", "Shuji Hamada", "Yasuo Sato"], "https://doi.org/10.1145/1065579.1065802", 6, "dac", 2005]], "Yasuo Sato": [0, ["Path delay test compaction with process variation tolerance", ["Seiji Kajihara", "Masayasu Fukunaga", "Xiaoqing Wen", "Toshiyuki Maeda", "Shuji Hamada", "Yasuo Sato"], "https://doi.org/10.1145/1065579.1065802", 6, "dac", 2005]], "Rasit Onur Topaloglu": [0, ["A DFT approach for diagnosis and process variation-aware structural test of thermometer coded current steering DACs", ["Rasit Onur Topaloglu", "Alex Orailoglu"], "https://doi.org/10.1145/1065579.1065803", 6, "dac", 2005]], "Luigi Dilillo": [0, ["Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 \u00b5m and 90 nm technologies", ["Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "https://doi.org/10.1145/1065579.1065804", 6, "dac", 2005]], "Patrick Girard": [0, ["Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 \u00b5m and 90 nm technologies", ["Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "https://doi.org/10.1145/1065579.1065804", 6, "dac", 2005]], "Serge Pravossoudovitch": [0, ["Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 \u00b5m and 90 nm technologies", ["Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "https://doi.org/10.1145/1065579.1065804", 6, "dac", 2005]], "Arnaud Virazel": [0, ["Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 \u00b5m and 90 nm technologies", ["Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "https://doi.org/10.1145/1065579.1065804", 6, "dac", 2005]], "Magali Bastian": [0, ["Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 \u00b5m and 90 nm technologies", ["Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "https://doi.org/10.1145/1065579.1065804", 6, "dac", 2005]], "Yannick Monnet": [0, ["Asynchronous circuits transient faults sensitivity evaluation", ["Yannick Monnet", "Marc Renaudin", "Regis Leveugle"], "https://doi.org/10.1145/1065579.1065805", 6, "dac", 2005]], "Marc Renaudin": [0, ["Asynchronous circuits transient faults sensitivity evaluation", ["Yannick Monnet", "Marc Renaudin", "Regis Leveugle"], "https://doi.org/10.1145/1065579.1065805", 6, "dac", 2005]], "Regis Leveugle": [0, ["Asynchronous circuits transient faults sensitivity evaluation", ["Yannick Monnet", "Marc Renaudin", "Regis Leveugle"], "https://doi.org/10.1145/1065579.1065805", 6, "dac", 2005]], "Daniel Mueller": [0, ["Deterministic approaches to analog performance space exploration (PSE)", ["Daniel Mueller", "Guido Stehr", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/1065579.1065807", 6, "dac", 2005]], "Guido Stehr": [0, ["Deterministic approaches to analog performance space exploration (PSE)", ["Daniel Mueller", "Guido Stehr", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/1065579.1065807", 6, "dac", 2005]], "Helmut E. Graeb": [0, ["Deterministic approaches to analog performance space exploration (PSE)", ["Daniel Mueller", "Guido Stehr", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/1065579.1065807", 6, "dac", 2005]], "Ulf Schlichtmann": [0, ["Deterministic approaches to analog performance space exploration (PSE)", ["Daniel Mueller", "Guido Stehr", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/1065579.1065807", 6, "dac", 2005]], "Fernando De Bernardinis": [0, ["Mixed signal design space exploration through analog platforms", ["Fernando De Bernardinis", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1065579.1065808", 6, "dac", 2005]], "Pierluigi Nuzzo": [0, ["Mixed signal design space exploration through analog platforms", ["Fernando De Bernardinis", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1065579.1065808", 6, "dac", 2005]], "Georges G. E. Gielen": [0, ["Performance space modeling for hierarchical synthesis of analog integrated circuits", ["Georges G. E. Gielen", "Trent McConaghy", "Tom Eeckelaert"], "https://doi.org/10.1145/1065579.1065809", 6, "dac", 2005]], "Trent McConaghy": [0, ["Performance space modeling for hierarchical synthesis of analog integrated circuits", ["Georges G. E. Gielen", "Trent McConaghy", "Tom Eeckelaert"], "https://doi.org/10.1145/1065579.1065809", 6, "dac", 2005]], "Tom Eeckelaert": [0, ["Performance space modeling for hierarchical synthesis of analog integrated circuits", ["Georges G. E. Gielen", "Trent McConaghy", "Tom Eeckelaert"], "https://doi.org/10.1145/1065579.1065809", 6, "dac", 2005]], "Ron Wilson": [0, ["Structured/platform ASIC apprentices: which platform will survive your board room?", ["Ron Wilson", "Joe Gianelli", "Chris Hamlin", "Ken McElvain", "Steve Leibson", "Ivo Bolson", "Rich Tobias", "Raul Camposano"], "https://doi.org/10.1145/1065579.1065811", 2, "dac", 2005]], "Joe Gianelli": [0, ["Structured/platform ASIC apprentices: which platform will survive your board room?", ["Ron Wilson", "Joe Gianelli", "Chris Hamlin", "Ken McElvain", "Steve Leibson", "Ivo Bolson", "Rich Tobias", "Raul Camposano"], "https://doi.org/10.1145/1065579.1065811", 2, "dac", 2005]], "Chris Hamlin": [0, ["Structured/platform ASIC apprentices: which platform will survive your board room?", ["Ron Wilson", "Joe Gianelli", "Chris Hamlin", "Ken McElvain", "Steve Leibson", "Ivo Bolson", "Rich Tobias", "Raul Camposano"], "https://doi.org/10.1145/1065579.1065811", 2, "dac", 2005]], "Ken McElvain": [0, ["Structured/platform ASIC apprentices: which platform will survive your board room?", ["Ron Wilson", "Joe Gianelli", "Chris Hamlin", "Ken McElvain", "Steve Leibson", "Ivo Bolson", "Rich Tobias", "Raul Camposano"], "https://doi.org/10.1145/1065579.1065811", 2, "dac", 2005]], "Steve Leibson": [0, ["Structured/platform ASIC apprentices: which platform will survive your board room?", ["Ron Wilson", "Joe Gianelli", "Chris Hamlin", "Ken McElvain", "Steve Leibson", "Ivo Bolson", "Rich Tobias", "Raul Camposano"], "https://doi.org/10.1145/1065579.1065811", 2, "dac", 2005]], "Ivo Bolson": [0, ["Structured/platform ASIC apprentices: which platform will survive your board room?", ["Ron Wilson", "Joe Gianelli", "Chris Hamlin", "Ken McElvain", "Steve Leibson", "Ivo Bolson", "Rich Tobias", "Raul Camposano"], "https://doi.org/10.1145/1065579.1065811", 2, "dac", 2005]], "Rich Tobias": [0, ["Structured/platform ASIC apprentices: which platform will survive your board room?", ["Ron Wilson", "Joe Gianelli", "Chris Hamlin", "Ken McElvain", "Steve Leibson", "Ivo Bolson", "Rich Tobias", "Raul Camposano"], "https://doi.org/10.1145/1065579.1065811", 2, "dac", 2005]], "Raul Camposano": [0, ["Structured/platform ASIC apprentices: which platform will survive your board room?", ["Ron Wilson", "Joe Gianelli", "Chris Hamlin", "Ken McElvain", "Steve Leibson", "Ivo Bolson", "Rich Tobias", "Raul Camposano"], "https://doi.org/10.1145/1065579.1065811", 2, "dac", 2005]], "Luis Alejandro Cortes": [0, ["Quasi-static assignment of voltages and optional cycles for maximizing rewards in real-time systems with energy c-onstraints", ["Luis Alejandro Cortes", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1065579.1065813", 6, "dac", 2005]], "Yongseok Choi": [0.5, ["DC-DC converter-aware power management for battery-operated embedded systems", ["Yongseok Choi", "Naehyuck Chang", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065814", 6, "dac", 2005]], "Naehyuck Chang": [0.999998927116394, ["DC-DC converter-aware power management for battery-operated embedded systems", ["Yongseok Choi", "Naehyuck Chang", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065814", 6, "dac", 2005]], "Ravishankar Rao": [0, ["Energy optimal speed control of devices with discrete speed sets", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1065579.1065815", 4, "dac", 2005]], "Yan Zhang": [0, ["Optimal procrastinating voltage scheduling for hard real-time systems", ["Yan Zhang", "Zhijian Lu", "John Lach", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/1065579.1065816", 4, "dac", 2005]], "Zhijian Lu": [0, ["Optimal procrastinating voltage scheduling for hard real-time systems", ["Yan Zhang", "Zhijian Lu", "John Lach", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/1065579.1065816", 4, "dac", 2005]], "John Lach": [0, ["Optimal procrastinating voltage scheduling for hard real-time systems", ["Yan Zhang", "Zhijian Lu", "John Lach", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/1065579.1065816", 4, "dac", 2005]], "Kevin Skadron": [0, ["Optimal procrastinating voltage scheduling for hard real-time systems", ["Yan Zhang", "Zhijian Lu", "John Lach", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/1065579.1065816", 4, "dac", 2005]], "Mircea R. Stan": [0, ["Optimal procrastinating voltage scheduling for hard real-time systems", ["Yan Zhang", "Zhijian Lu", "John Lach", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/1065579.1065816", 4, "dac", 2005]], "Jennifer L. Wong": [0, ["Flexible ASIC: shared masking for multiple media processors", ["Jennifer L. Wong", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1065579.1065818", 6, "dac", 2005]], "Farinaz Koushanfar": [0, ["Flexible ASIC: shared masking for multiple media processors", ["Jennifer L. Wong", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1065579.1065818", 6, "dac", 2005]], "Miodrag Potkonjak": [0, ["Flexible ASIC: shared masking for multiple media processors", ["Jennifer L. Wong", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1065579.1065818", 6, "dac", 2005]], "Lerong Cheng": [0, ["Device and architecture co-optimization for FPGA power reduction", ["Lerong Cheng", "Phoebe Wong", "Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/1065579.1065819", 6, "dac", 2005]], "Phoebe Wong": [0, ["Device and architecture co-optimization for FPGA power reduction", ["Lerong Cheng", "Phoebe Wong", "Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/1065579.1065819", 6, "dac", 2005]], "Fei Li": [0, ["Device and architecture co-optimization for FPGA power reduction", ["Lerong Cheng", "Phoebe Wong", "Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/1065579.1065819", 6, "dac", 2005]], "Aman Gayasen": [0, ["Exploring technology alternatives for nano-scale FPGA interconnects", ["Aman Gayasen", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/1065579.1065820", 6, "dac", 2005]], "Mary Jane Irwin": [0, ["Exploring technology alternatives for nano-scale FPGA interconnects", ["Aman Gayasen", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/1065579.1065820", 6, "dac", 2005]], "Kin Cheong Sou": [0, ["A quasi-convex optimization approach to parameterized model order reduction", ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065823", 6, "dac", 2005]], "Alexandre Megretski": [0, ["A quasi-convex optimization approach to parameterized model order reduction", ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065823", 6, "dac", 2005]], "Quming Zhou": [0, ["Structure preserving reduction of frequency-dependent interconnect", ["Quming Zhou", "Kartik Mohanram", "Athanasios C. Antoulas"], "https://doi.org/10.1145/1065579.1065824", 4, "dac", 2005]], "Kartik Mohanram": [0, ["Structure preserving reduction of frequency-dependent interconnect", ["Quming Zhou", "Kartik Mohanram", "Athanasios C. Antoulas"], "https://doi.org/10.1145/1065579.1065824", 4, "dac", 2005]], "Athanasios C. Antoulas": [0, ["Structure preserving reduction of frequency-dependent interconnect", ["Quming Zhou", "Kartik Mohanram", "Athanasios C. Antoulas"], "https://doi.org/10.1145/1065579.1065824", 4, "dac", 2005]], "Thomas J. Klemas": [0, ["Segregation by primary phase factors: a full-wave algorithm for model order reduction", ["Thomas J. Klemas", "Luca Daniel", "Jacob K. White"], "https://doi.org/10.1145/1065579.1065825", 4, "dac", 2005]], "Jacob K. White": [0, ["Segregation by primary phase factors: a full-wave algorithm for model order reduction", ["Thomas J. Klemas", "Luca Daniel", "Jacob K. White"], "https://doi.org/10.1145/1065579.1065825", 4, "dac", 2005]]}