Warning (10268): Verilog HDL information at FSM_TicTacToe.sv(64): always construct contains both blocking and non-blocking assignments File: C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio3/Logica/FSM_TicTacToe.sv Line: 64
