

================================================================
== Vitis HLS Report for 'compute_Pipeline_48'
================================================================
* Date:           Sun Feb  5 17:02:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.792 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2002|     2002|  0.120 ms|  0.120 ms|  2002|  2002|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2000|     2000|         1|          1|          1|  2000|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      45|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       13|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       13|      81|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_1688_fu_100_p2   |         +|   0|  0|  18|          11|           1|
    |exitcond853_fu_106_p2  |      icmp|   0|  0|  11|          11|           7|
    |empty_1687_fu_78_p2    |       shl|   0|  0|  16|           4|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  45|          26|          16|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i201_i_load  |   9|          2|   11|         22|
    |loop_index_i201_i_fu_38                  |   9|          2|   11|         22|
    |ref_tmp25_i_we0                          |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  36|          8|   31|         62|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |loop_index_i201_i_fu_38  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_Pipeline_48|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_Pipeline_48|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_Pipeline_48|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_48|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_48|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_Pipeline_48|  return value|
|ref_tmp25_i_address0  |  out|   10|   ap_memory|          ref_tmp25_i|         array|
|ref_tmp25_i_ce0       |  out|    1|   ap_memory|          ref_tmp25_i|         array|
|ref_tmp25_i_we0       |  out|    8|   ap_memory|          ref_tmp25_i|         array|
|ref_tmp25_i_d0        |  out|   64|   ap_memory|          ref_tmp25_i|         array|
+----------------------+-----+-----+------------+---------------------+--------------+

