$date
	Thu Sep 25 12:51:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_LAB4_3 $end
$var wire 4 ! D_out [3:0] $end
$var reg 4 " D_in [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module i1 $end
$var wire 4 & D_in [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var reg 4 ' D_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b100 &
1%
1$
0#
b100 "
b0 !
$end
#5000
b100 !
b100 '
1#
#10000
0#
0$
#15000
1#
#20000
0#
#25000
1#
#30000
0#
0%
b101 "
b101 &
#35000
b0 !
b0 '
1#
#40000
0#
1%
1$
#45000
b101 !
b101 '
1#
#50000
0#
0$
#55000
1#
#60000
0#
b10 "
b10 &
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
b100 "
b100 &
1$
#95000
b100 !
b100 '
1#
#100000
0#
#105000
1#
#110000
0#
0$
#115000
1#
#120000
0#
b1100 "
b1100 &
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
b101 "
b101 &
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
b10 "
b10 &
#185000
1#
#190000
0#
#195000
1#
