- tb_SS_detect_start.sv:80: Verilog $finish
