# NMOS-driver-resistive-load-OR-Gate
Designed and simulated a two-input OR gate using a resistive-load NMOS architecture in Cadence Virtuoso and Microwind


![Layout built in microwind][mskfile.png]
![Schematic Prepared in Cadence Virtuoso][mskvirtuoso.png]
