Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gnarlycow/Desktop/lab3-qsys/lab3.qsys --block-symbol-file --output-directory=/home/gnarlycow/Desktop/lab3-qsys/lab3 --family="Cyclone V" --part=5CSXFC6D6F31C8ES
Progress: Loading lab3-qsys/lab3.qsys
Progress: Reading input file
Progress: Adding PLazer_0 [PLazer 1.0]
Progress: Parameterizing module PLazer_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding master_0 [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab3.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: lab3.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: lab3.hps_0.h2f_lw_axi_master/PLazer_0.avalon_slave_0: PLazer_0.avalon_slave_0 does not have byteenables. Writes from narrow master hps_0.h2f_lw_axi_master may result in data corruption.
Warning: lab3.master_0.master/PLazer_0.avalon_slave_0: PLazer_0.avalon_slave_0 does not have byteenables. Writes from narrow master master_0.master may result in data corruption.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gnarlycow/Desktop/lab3-qsys/lab3.qsys --synthesis=VERILOG --output-directory=/home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C8ES
Progress: Loading lab3-qsys/lab3.qsys
Progress: Reading input file
Progress: Adding PLazer_0 [PLazer 1.0]
Progress: Parameterizing module PLazer_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding master_0 [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab3.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: lab3.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: lab3.hps_0.h2f_lw_axi_master/PLazer_0.avalon_slave_0: PLazer_0.avalon_slave_0 does not have byteenables. Writes from narrow master hps_0.h2f_lw_axi_master may result in data corruption.
Warning: lab3.master_0.master/PLazer_0.avalon_slave_0: PLazer_0.avalon_slave_0 does not have byteenables. Writes from narrow master master_0.master may result in data corruption.
Info: lab3: Generating lab3 "lab3" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: PLazer_0: "lab3" instantiated PLazer "PLazer_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "lab3" instantiated altera_hps "hps_0"
Info: master_0: "lab3" instantiated altera_jtag_avalon_master "master_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab3" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab3" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: PLazer_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "PLazer_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: PLazer_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "PLazer_0_avalon_slave_0_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: PLazer_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "PLazer_0_avalon_slave_0_burst_adapter"
Info: Reusing file /home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: PLazer_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "PLazer_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file /home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/gnarlycow/Desktop/lab3-qsys/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab3: Done "lab3" with 33 modules, 97 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
