weight_ram_gen.v,verilog,xil_defaultlib,../../../../lab40.srcs/sources_1/ip/weight_ram_gen/sim/weight_ram_gen.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
