$date
	Sat Jul 16 13:10:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_tb $end
$var reg 32 ! r_Instr [31:0] $end
$upscope $end
$scope module control_tb $end
$var wire 4 " w_ALUctl [3:0] $end
$upscope $end
$scope module control_tb $end
$var wire 1 # w_Branch $end
$upscope $end
$scope module control_tb $end
$var wire 1 $ w_MemToReg $end
$upscope $end
$scope module control_tb $end
$var wire 1 % w_MemWrite $end
$upscope $end
$scope module control_tb $end
$var wire 1 & w_ALUsrc $end
$upscope $end
$scope module control_tb $end
$var wire 1 ' w_RegWrite $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
b0 "
b0 !
$end
#200000
b10 "
1'
b100010000000110110011 !
#10000000
