In emitter-coupled logic (ECL) circuits, the bridging fault leads to wired OR behavior. The resultant logic relation would become $\text{X = Y = }\overline{\text{A+B}}\text{ + }\overline{\text{C+D}}$. The equivalent logic circuit is shown below.

\begin{center}
\begin{circuitikz}[line width=.7pt]
  % logic gates
  \draw (0,2) node[nor port] (nor1) {};
  \draw (0,0) node[nor port] (nor2) {};
  \draw (2,1) node[or port] (or1) {};

  % wires
  \draw (nor1.in 1) -- ++(0,0) node[label=left:A] {};
  \draw (nor1.in 2) -- ++(0,0) node[label=left:B] {};
  \draw (nor2.in 1) -- ++(0,0) node[label=left:C] {};
  \draw (nor2.in 2) -- ++(0,0) node[label=left:D] {};

  \draw (nor1.out) |- (or1.in 1);
  \draw (nor2.out) |- (or1.in 2);

  \draw (or1.out) to[short, -*] ++(0,0);
  \draw (or1.out) |- ++(1,1) node[label=right:X] {};
  \draw (or1.out) |- ++(1,-1) node[label=right:Y] {};

\end{circuitikz}
\end{center}
