{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478517773717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478517773718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 08:22:53 2016 " "Processing started: Mon Nov  7 08:22:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478517773718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517773718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoNibble -c ProjetoNibble " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoNibble -c ProjetoNibble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517773718 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478517774058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Suc5bitR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Suc5bitR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Suc5bitR " "Found entity 1: Suc5bitR" {  } { { "Suc5bitR.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Suc5bitR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517787870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517787870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe5 " "Found entity 1: dffe5" {  } { { "dffe5.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517787919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517787919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe6 " "Found entity 1: dffe6" {  } { { "dffe6.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517787960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517787960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517787960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517787960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Suc5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Suc5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Suc5bits " "Found entity 1: Suc5bits" {  } { { "Suc5bits.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Suc5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517787996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517787996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe4 " "Found entity 1: dffe4" {  } { { "dffe4.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add18its.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Add18its.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add18its " "Found entity 1: Add18its" {  } { { "Add18its.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Add18its.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/single_port_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Transform5for4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Transform5for4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Transform5for4 " "Found entity 1: Transform5for4" {  } { { "Transform5for4.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Transform5for4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe24 " "Found entity 1: dffe24" {  } { { "dffe24.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe8 " "Found entity 1: dffe8" {  } { { "dffe8.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe3 " "Found entity 1: dffe3" {  } { { "dffe3.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/dffe3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Add8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add8bits " "Found entity 1: Add8bits" {  } { { "Add8bits.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Add8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complemento2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento2 " "Found entity 1: Complemento2" {  } { { "Complemento2.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/Complemento2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "/home/pedro/projectNibble/ProjetoNibble/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "State.bdf 1 1 " "Found 1 design units, including 1 entities, in source file State.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 State " "Found entity 1: State" {  } { { "State.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/State.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CentralControl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CentralControl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CentralControl " "Found entity 1: CentralControl" {  } { { "CentralControl.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/CentralControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478517788305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517788305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CentralControl " "Elaborating entity \"CentralControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478517788451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe3 dffe3:inst1 " "Elaborating entity \"dffe3\" for hierarchy \"dffe3:inst1\"" {  } { { "CentralControl.bdf" "inst1" { Schematic "/home/pedro/projectNibble/ProjetoNibble/CentralControl.bdf" { { 96 232 432 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478517788456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State State:inst " "Elaborating entity \"State\" for hierarchy \"State:inst\"" {  } { { "CentralControl.bdf" "inst" { Schematic "/home/pedro/projectNibble/ProjetoNibble/CentralControl.bdf" { { 80 520 736 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478517788459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478517789044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478517789347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478517789347 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP\[2\] " "No output dependent on input pin \"OP\[2\]\"" {  } { { "CentralControl.bdf" "" { Schematic "/home/pedro/projectNibble/ProjetoNibble/CentralControl.bdf" { { -80 224 392 -64 "OP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478517789384 "|CentralControl|OP[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1478517789384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478517789384 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478517789384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478517789384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478517789384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1283 " "Peak virtual memory: 1283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478517789391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 08:23:09 2016 " "Processing ended: Mon Nov  7 08:23:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478517789391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478517789391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478517789391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478517789391 ""}
