ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 23, 1
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"SEGGER_RTT_printf.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._PrintUnsigned,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	_PrintUnsigned:
  25              	.LVL0:
  26              	.LFB1:
  27              		.file 1 "Core/Src/SEGGER_RTT_printf.c"
   1:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
   2:Core/Src/SEGGER_RTT_printf.c **** *                    SEGGER Microcontroller GmbH                     *
   3:Core/Src/SEGGER_RTT_printf.c **** *                        The Embedded Experts                        *
   4:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
   5:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
   6:Core/Src/SEGGER_RTT_printf.c **** *            (c) 1995 - 2019 SEGGER Microcontroller GmbH             *
   7:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
   8:Core/Src/SEGGER_RTT_printf.c **** *       www.segger.com     Support: support@segger.com               *
   9:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  10:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  11:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  12:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER RTT * Real Time Transfer for embedded targets         *
  13:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  14:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  15:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  16:Core/Src/SEGGER_RTT_printf.c **** * All rights reserved.                                               *
  17:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  18:Core/Src/SEGGER_RTT_printf.c **** * SEGGER strongly recommends to not make any changes                 *
  19:Core/Src/SEGGER_RTT_printf.c **** * to or modify the source code of this software in order to stay     *
  20:Core/Src/SEGGER_RTT_printf.c **** * compatible with the RTT protocol and J-Link.                       *
  21:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  22:Core/Src/SEGGER_RTT_printf.c **** * Redistribution and use in source and binary forms, with or         *
  23:Core/Src/SEGGER_RTT_printf.c **** * without modification, are permitted provided that the following    *
  24:Core/Src/SEGGER_RTT_printf.c **** * condition is met:                                                  *
  25:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  26:Core/Src/SEGGER_RTT_printf.c **** * o Redistributions of source code must retain the above copyright   *
  27:Core/Src/SEGGER_RTT_printf.c **** *   notice, this condition and the following disclaimer.             *
  28:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  29:Core/Src/SEGGER_RTT_printf.c **** * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND             *
  30:Core/Src/SEGGER_RTT_printf.c **** * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,        *
  31:Core/Src/SEGGER_RTT_printf.c **** * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF           *
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 2


  32:Core/Src/SEGGER_RTT_printf.c **** * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE           *
  33:Core/Src/SEGGER_RTT_printf.c **** * DISCLAIMED. IN NO EVENT SHALL SEGGER Microcontroller BE LIABLE FOR *
  34:Core/Src/SEGGER_RTT_printf.c **** * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR           *
  35:Core/Src/SEGGER_RTT_printf.c **** * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT  *
  36:Core/Src/SEGGER_RTT_printf.c **** * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;    *
  37:Core/Src/SEGGER_RTT_printf.c **** * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF      *
  38:Core/Src/SEGGER_RTT_printf.c **** * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT          *
  39:Core/Src/SEGGER_RTT_printf.c **** * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE  *
  40:Core/Src/SEGGER_RTT_printf.c **** * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH   *
  41:Core/Src/SEGGER_RTT_printf.c **** * DAMAGE.                                                            *
  42:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  43:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  44:Core/Src/SEGGER_RTT_printf.c **** ---------------------------END-OF-HEADER------------------------------
  45:Core/Src/SEGGER_RTT_printf.c **** File    : SEGGER_RTT_printf.c
  46:Core/Src/SEGGER_RTT_printf.c **** Purpose : Replacement for printf to write formatted data via RTT
  47:Core/Src/SEGGER_RTT_printf.c **** Revision: $Rev: 17697 $
  48:Core/Src/SEGGER_RTT_printf.c **** ----------------------------------------------------------------------
  49:Core/Src/SEGGER_RTT_printf.c **** */
  50:Core/Src/SEGGER_RTT_printf.c **** #include "SEGGER_RTT.h"
  51:Core/Src/SEGGER_RTT_printf.c **** #include "SEGGER_RTT_Conf.h"
  52:Core/Src/SEGGER_RTT_printf.c **** 
  53:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  54:Core/Src/SEGGER_RTT_printf.c **** *
  55:Core/Src/SEGGER_RTT_printf.c **** *       Defines, configurable
  56:Core/Src/SEGGER_RTT_printf.c **** *
  57:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  58:Core/Src/SEGGER_RTT_printf.c **** */
  59:Core/Src/SEGGER_RTT_printf.c **** 
  60:Core/Src/SEGGER_RTT_printf.c **** #ifndef SEGGER_RTT_PRINTF_BUFFER_SIZE
  61:Core/Src/SEGGER_RTT_printf.c ****   #define SEGGER_RTT_PRINTF_BUFFER_SIZE (64)
  62:Core/Src/SEGGER_RTT_printf.c **** #endif
  63:Core/Src/SEGGER_RTT_printf.c **** 
  64:Core/Src/SEGGER_RTT_printf.c **** #include <stdlib.h>
  65:Core/Src/SEGGER_RTT_printf.c **** #include <stdarg.h>
  66:Core/Src/SEGGER_RTT_printf.c **** 
  67:Core/Src/SEGGER_RTT_printf.c **** 
  68:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_LEFT_JUSTIFY   (1u << 0)
  69:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_PAD_ZERO       (1u << 1)
  70:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_PRINT_SIGN     (1u << 2)
  71:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_ALTERNATE      (1u << 3)
  72:Core/Src/SEGGER_RTT_printf.c **** 
  73:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  74:Core/Src/SEGGER_RTT_printf.c **** *
  75:Core/Src/SEGGER_RTT_printf.c **** *       Types
  76:Core/Src/SEGGER_RTT_printf.c **** *
  77:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  78:Core/Src/SEGGER_RTT_printf.c **** */
  79:Core/Src/SEGGER_RTT_printf.c **** 
  80:Core/Src/SEGGER_RTT_printf.c **** typedef struct {
  81:Core/Src/SEGGER_RTT_printf.c ****   char*     pBuffer;
  82:Core/Src/SEGGER_RTT_printf.c ****   unsigned  BufferSize;
  83:Core/Src/SEGGER_RTT_printf.c ****   unsigned  Cnt;
  84:Core/Src/SEGGER_RTT_printf.c **** 
  85:Core/Src/SEGGER_RTT_printf.c ****   int   ReturnValue;
  86:Core/Src/SEGGER_RTT_printf.c **** 
  87:Core/Src/SEGGER_RTT_printf.c ****   unsigned RTTBufferIndex;
  88:Core/Src/SEGGER_RTT_printf.c **** } SEGGER_RTT_PRINTF_DESC;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 3


  89:Core/Src/SEGGER_RTT_printf.c **** 
  90:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  91:Core/Src/SEGGER_RTT_printf.c **** *
  92:Core/Src/SEGGER_RTT_printf.c **** *       Function prototypes
  93:Core/Src/SEGGER_RTT_printf.c **** *
  94:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  95:Core/Src/SEGGER_RTT_printf.c **** */
  96:Core/Src/SEGGER_RTT_printf.c **** 
  97:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  98:Core/Src/SEGGER_RTT_printf.c **** *
  99:Core/Src/SEGGER_RTT_printf.c **** *       Static code
 100:Core/Src/SEGGER_RTT_printf.c **** *
 101:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
 102:Core/Src/SEGGER_RTT_printf.c **** */
 103:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 104:Core/Src/SEGGER_RTT_printf.c **** *
 105:Core/Src/SEGGER_RTT_printf.c **** *       _StoreChar
 106:Core/Src/SEGGER_RTT_printf.c **** */
 107:Core/Src/SEGGER_RTT_printf.c **** static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 108:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 109:Core/Src/SEGGER_RTT_printf.c **** 
 110:Core/Src/SEGGER_RTT_printf.c ****   Cnt = p->Cnt;
 111:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 112:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 113:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 114:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 115:Core/Src/SEGGER_RTT_printf.c ****   }
 116:Core/Src/SEGGER_RTT_printf.c ****   //
 117:Core/Src/SEGGER_RTT_printf.c ****   // Write part of string, when the buffer is full
 118:Core/Src/SEGGER_RTT_printf.c ****   //
 119:Core/Src/SEGGER_RTT_printf.c ****   if (p->Cnt == p->BufferSize) {
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 121:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 122:Core/Src/SEGGER_RTT_printf.c ****     } else {
 123:Core/Src/SEGGER_RTT_printf.c ****       p->Cnt = 0u;
 124:Core/Src/SEGGER_RTT_printf.c ****     }
 125:Core/Src/SEGGER_RTT_printf.c ****   }
 126:Core/Src/SEGGER_RTT_printf.c **** }
 127:Core/Src/SEGGER_RTT_printf.c **** 
 128:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 129:Core/Src/SEGGER_RTT_printf.c **** *
 130:Core/Src/SEGGER_RTT_printf.c **** *       _PrintUnsigned
 131:Core/Src/SEGGER_RTT_printf.c **** */
 132:Core/Src/SEGGER_RTT_printf.c **** static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigne
  28              		.loc 1 132 156 view -0
  29              		.cfi_startproc
  30              		@ args = 8, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 132 156 is_stmt 0 view .LVU1
  33 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
  34              		.cfi_def_cfa_offset 40
  35              		.cfi_offset 3, -40
  36              		.cfi_offset 4, -36
  37              		.cfi_offset 5, -32
  38              		.cfi_offset 6, -28
  39              		.cfi_offset 7, -24
  40              		.cfi_offset 8, -20
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 4


  41              		.cfi_offset 9, -16
  42              		.cfi_offset 10, -12
  43              		.cfi_offset 11, -8
  44              		.cfi_offset 14, -4
  45              		.loc 1 132 156 view .LVU2
  46 0004 1546     		mov	r5, r2
 133:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
  47              		.loc 1 133 3 is_stmt 1 view .LVU3
 134:Core/Src/SEGGER_RTT_printf.c ****   unsigned Div;
  48              		.loc 1 134 3 view .LVU4
 135:Core/Src/SEGGER_RTT_printf.c ****   unsigned Digit;
  49              		.loc 1 135 3 view .LVU5
 136:Core/Src/SEGGER_RTT_printf.c ****   unsigned Number;
  50              		.loc 1 136 3 view .LVU6
 137:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
  51              		.loc 1 137 3 view .LVU7
 138:Core/Src/SEGGER_RTT_printf.c ****   char c;
  52              		.loc 1 138 3 view .LVU8
 139:Core/Src/SEGGER_RTT_printf.c **** 
 140:Core/Src/SEGGER_RTT_printf.c ****   Number = v;
  53              		.loc 1 140 3 view .LVU9
  54              	.LVL1:
 141:Core/Src/SEGGER_RTT_printf.c ****   Digit = 1u;
  55              		.loc 1 141 3 view .LVU10
 142:Core/Src/SEGGER_RTT_printf.c ****   //
 143:Core/Src/SEGGER_RTT_printf.c ****   // Get actual field width
 144:Core/Src/SEGGER_RTT_printf.c ****   //
 145:Core/Src/SEGGER_RTT_printf.c ****   Width = 1u;
  56              		.loc 1 145 3 view .LVU11
 146:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
  57              		.loc 1 146 3 view .LVU12
  58              		.loc 1 146 17 view .LVU13
  59 0006 A942     		cmp	r1, r5
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
  60              		.loc 1 132 156 is_stmt 0 view .LVU14
  61 0008 DDF828A0 		ldr	r10, [sp, #40]
  62 000c 0B9A     		ldr	r2, [sp, #44]
  63              	.LVL2:
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
  64              		.loc 1 132 156 view .LVU15
  65 000e 0F46     		mov	r7, r1
  66 0010 0646     		mov	r6, r0
  67 0012 9846     		mov	r8, r3
  68              		.loc 1 146 17 view .LVU16
  69 0014 C0F0BA80 		bcc	.L30
  70 0018 0B46     		mov	r3, r1
  71              	.LVL3:
 145:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
  72              		.loc 1 145 9 view .LVU17
  73 001a 4FF00109 		mov	r9, #1
  74              	.LVL4:
  75              	.L3:
 147:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
  76              		.loc 1 147 5 is_stmt 1 view .LVU18
  77              		.loc 1 147 12 is_stmt 0 view .LVU19
  78 001e B3FBF5F3 		udiv	r3, r3, r5
  79              	.LVL5:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 5


 148:Core/Src/SEGGER_RTT_printf.c ****     Width++;
  80              		.loc 1 148 5 is_stmt 1 view .LVU20
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
  81              		.loc 1 146 17 is_stmt 0 view .LVU21
  82 0022 9D42     		cmp	r5, r3
  83              		.loc 1 148 10 view .LVU22
  84 0024 09F10109 		add	r9, r9, #1
  85              	.LVL6:
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
  86              		.loc 1 146 17 is_stmt 1 view .LVU23
  87 0028 F9D9     		bls	.L3
  88              	.LVL7:
  89              	.L2:
 149:Core/Src/SEGGER_RTT_printf.c ****   }
 150:Core/Src/SEGGER_RTT_printf.c ****   if (NumDigits > Width) {
  90              		.loc 1 150 3 view .LVU24
  91 002a C145     		cmp	r9, r8
  92 002c 38BF     		it	cc
  93 002e C146     		movcc	r9, r8
  94              	.LVL8:
 151:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 152:Core/Src/SEGGER_RTT_printf.c ****   }
 153:Core/Src/SEGGER_RTT_printf.c ****   //
 154:Core/Src/SEGGER_RTT_printf.c ****   // Print leading chars if necessary
 155:Core/Src/SEGGER_RTT_printf.c ****   //
 156:Core/Src/SEGGER_RTT_printf.c ****   if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
  95              		.loc 1 156 3 view .LVU25
  96              		.loc 1 156 6 is_stmt 0 view .LVU26
  97 0030 12F0010B 		ands	fp, r2, #1
  98 0034 02D1     		bne	.L4
 157:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
  99              		.loc 1 157 5 is_stmt 1 view .LVU27
 100              		.loc 1 157 8 is_stmt 0 view .LVU28
 101 0036 BAF1000F 		cmp	r10, #0
 102 003a 71D1     		bne	.L61
 103              	.LVL9:
 104              	.L4:
 158:Core/Src/SEGGER_RTT_printf.c ****       if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 159:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 160:Core/Src/SEGGER_RTT_printf.c ****       } else {
 161:Core/Src/SEGGER_RTT_printf.c ****         c = ' ';
 162:Core/Src/SEGGER_RTT_printf.c ****       }
 163:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 164:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 165:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 166:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 167:Core/Src/SEGGER_RTT_printf.c ****           break;
 168:Core/Src/SEGGER_RTT_printf.c ****         }
 169:Core/Src/SEGGER_RTT_printf.c ****       }
 170:Core/Src/SEGGER_RTT_printf.c ****     }
 171:Core/Src/SEGGER_RTT_printf.c ****   }
 172:Core/Src/SEGGER_RTT_printf.c ****   if (pBufferDesc->ReturnValue >= 0) {
 105              		.loc 1 172 3 is_stmt 1 view .LVU29
 106              		.loc 1 172 6 is_stmt 0 view .LVU30
 107 003c F068     		ldr	r0, [r6, #12]
 108 003e 0028     		cmp	r0, #0
 109 0040 6CDB     		blt	.L1
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 6


 110              	.LBB8:
 111              	.LBB9:
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 112              		.loc 1 110 7 view .LVU31
 113 0042 B168     		ldr	r1, [r6, #8]
 114              	.L12:
 115              	.LVL10:
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 116              		.loc 1 110 7 view .LVU32
 117              	.LBE9:
 118              	.LBE8:
 173:Core/Src/SEGGER_RTT_printf.c ****     //
 174:Core/Src/SEGGER_RTT_printf.c ****     // Compute Digit.
 175:Core/Src/SEGGER_RTT_printf.c ****     // Loop until Digit has the value of the highest digit required.
 176:Core/Src/SEGGER_RTT_printf.c ****     // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
 177:Core/Src/SEGGER_RTT_printf.c ****     //
 178:Core/Src/SEGGER_RTT_printf.c ****     while (1) {
 179:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 119              		.loc 1 179 10 view .LVU33
 120 0044 B8F1010F 		cmp	r8, #1
 161:Core/Src/SEGGER_RTT_printf.c ****       }
 121              		.loc 1 161 11 view .LVU34
 122 0048 4FF00104 		mov	r4, #1
 123              	.LVL11:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 124              		.loc 1 178 5 is_stmt 1 view .LVU35
 125              		.loc 1 179 7 view .LVU36
 180:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 126              		.loc 1 180 9 view .LVU37
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 127              		.loc 1 179 10 is_stmt 0 view .LVU38
 128 004c 06D9     		bls	.L59
 129              	.LVL12:
 130              	.L62:
 131              		.loc 1 180 18 view .LVU39
 132 004e 08F1FF38 		add	r8, r8, #-1
 181:Core/Src/SEGGER_RTT_printf.c ****       } else {
 182:Core/Src/SEGGER_RTT_printf.c ****         Div = v / Digit;
 183:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 184:Core/Src/SEGGER_RTT_printf.c ****           break;
 185:Core/Src/SEGGER_RTT_printf.c ****         }
 186:Core/Src/SEGGER_RTT_printf.c ****       }
 187:Core/Src/SEGGER_RTT_printf.c ****       Digit *= Base;
 133              		.loc 1 187 7 is_stmt 1 view .LVU40
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 134              		.loc 1 179 10 is_stmt 0 view .LVU41
 135 0052 B8F1010F 		cmp	r8, #1
 136              		.loc 1 187 13 view .LVU42
 137 0056 05FB04F4 		mul	r4, r5, r4
 138              	.LVL13:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 139              		.loc 1 178 11 is_stmt 1 view .LVU43
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 140              		.loc 1 178 5 view .LVU44
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 141              		.loc 1 179 7 view .LVU45
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 7


 142              		.loc 1 180 9 view .LVU46
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 143              		.loc 1 179 10 is_stmt 0 view .LVU47
 144 005a F8D8     		bhi	.L62
 145              	.LVL14:
 146              	.L59:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 147              		.loc 1 178 11 is_stmt 1 view .LVU48
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 148              		.loc 1 178 5 view .LVU49
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 149              		.loc 1 179 7 view .LVU50
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 150              		.loc 1 182 9 view .LVU51
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 151              		.loc 1 183 9 view .LVU52
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 152              		.loc 1 182 13 is_stmt 0 view .LVU53
 153 005c B7FBF4FE 		udiv	lr, r7, r4
 154              	.LVL15:
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 155              		.loc 1 183 12 view .LVU54
 156 0060 7545     		cmp	r5, lr
 157 0062 05D8     		bhi	.L63
 158              	.L18:
 159              	.LVL16:
 160              		.loc 1 187 7 is_stmt 1 view .LVU55
 161              		.loc 1 187 13 is_stmt 0 view .LVU56
 162 0064 05FB04F4 		mul	r4, r5, r4
 163              	.LVL17:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 164              		.loc 1 178 11 is_stmt 1 view .LVU57
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 165              		.loc 1 178 5 view .LVU58
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 166              		.loc 1 179 7 view .LVU59
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 167              		.loc 1 182 9 view .LVU60
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 168              		.loc 1 183 9 view .LVU61
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 169              		.loc 1 182 13 is_stmt 0 view .LVU62
 170 0068 B7FBF4FE 		udiv	lr, r7, r4
 171              	.LVL18:
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 172              		.loc 1 183 12 view .LVU63
 173 006c 7545     		cmp	r5, lr
 174 006e F9D9     		bls	.L18
 175              	.L63:
 188:Core/Src/SEGGER_RTT_printf.c ****     }
 189:Core/Src/SEGGER_RTT_printf.c ****     //
 190:Core/Src/SEGGER_RTT_printf.c ****     // Output digits
 191:Core/Src/SEGGER_RTT_printf.c ****     //
 192:Core/Src/SEGGER_RTT_printf.c ****     do {
 193:Core/Src/SEGGER_RTT_printf.c ****       Div = v / Digit;
 194:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 195:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, _aV2C[Div]);
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 8


 176              		.loc 1 195 36 view .LVU64
 177 0070 DFF82C81 		ldr	r8, .L66
 178 0074 08E0     		b	.L23
 179              	.LVL19:
 180              	.L20:
 196:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 181              		.loc 1 196 7 is_stmt 1 view .LVU65
 197:Core/Src/SEGGER_RTT_printf.c ****         break;
 198:Core/Src/SEGGER_RTT_printf.c ****       }
 199:Core/Src/SEGGER_RTT_printf.c ****       Digit /= Base;
 182              		.loc 1 199 7 view .LVU66
 196:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 183              		.loc 1 196 10 is_stmt 0 view .LVU67
 184 0076 0028     		cmp	r0, #0
 185 0078 25DB     		blt	.L22
 186              		.loc 1 199 13 view .LVU68
 187 007a B4FBF5F3 		udiv	r3, r4, r5
 188              	.LVL20:
 200:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 189              		.loc 1 200 14 is_stmt 1 view .LVU69
 190 007e AC42     		cmp	r4, r5
 191 0080 21D3     		bcc	.L22
 192 0082 B7FBF3FE 		udiv	lr, r7, r3
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 193              		.loc 1 199 13 is_stmt 0 view .LVU70
 194 0086 1C46     		mov	r4, r3
 195              	.LVL21:
 196              	.L23:
 192:Core/Src/SEGGER_RTT_printf.c ****       Div = v / Digit;
 197              		.loc 1 192 5 is_stmt 1 view .LVU71
 193:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 198              		.loc 1 193 7 view .LVU72
 194:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, _aV2C[Div]);
 199              		.loc 1 194 7 view .LVU73
 200              	.LBB14:
 201              	.LBB10:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 202              		.loc 1 112 5 view .LVU74
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 203              		.loc 1 119 3 view .LVU75
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 204              		.loc 1 111 22 is_stmt 0 view .LVU76
 205 0088 7268     		ldr	r2, [r6, #4]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 206              		.loc 1 111 12 view .LVU77
 207 008a 4B1C     		adds	r3, r1, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 208              		.loc 1 111 6 view .LVU78
 209 008c 9342     		cmp	r3, r2
 210 008e BC46     		mov	ip, r7
 211 0090 04FB1E77 		mls	r7, r4, lr, r7
 212              	.LVL22:
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 213              		.loc 1 111 6 view .LVU79
 214              	.LBE10:
 215              	.LBE14:
 195:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 9


 216              		.loc 1 195 7 is_stmt 1 view .LVU80
 217              	.LBB15:
 218              	.LBI8:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 219              		.loc 1 107 13 view .LVU81
 220              	.LBB11:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 221              		.loc 1 108 3 view .LVU82
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 222              		.loc 1 110 3 view .LVU83
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 223              		.loc 1 111 3 view .LVU84
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 224              		.loc 1 111 6 is_stmt 0 view .LVU85
 225 0094 0BD8     		bhi	.L19
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 226              		.loc 1 111 6 view .LVU86
 227              	.LBE11:
 228              	.LBE15:
 193:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 229              		.loc 1 193 11 view .LVU87
 230 0096 BCFBF4FC 		udiv	ip, ip, r4
 231              	.LVL23:
 232              	.LBB16:
 233              	.LBB12:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 234              		.loc 1 112 25 view .LVU88
 235 009a 3268     		ldr	r2, [r6]
 236 009c 18F80C00 		ldrb	r0, [r8, ip]	@ zero_extendqisi2
 237 00a0 5054     		strb	r0, [r2, r1]
 238              	.LVL24:
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 239              		.loc 1 113 5 is_stmt 1 view .LVU89
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 240              		.loc 1 114 19 is_stmt 0 view .LVU90
 241 00a2 F068     		ldr	r0, [r6, #12]
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 242              		.loc 1 119 18 view .LVU91
 243 00a4 7268     		ldr	r2, [r6, #4]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 244              		.loc 1 113 12 view .LVU92
 245 00a6 B360     		str	r3, [r6, #8]
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 246              		.loc 1 114 5 is_stmt 1 view .LVU93
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 247              		.loc 1 114 19 is_stmt 0 view .LVU94
 248 00a8 0130     		adds	r0, r0, #1
 249 00aa F060     		str	r0, [r6, #12]
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 250              		.loc 1 119 18 view .LVU95
 251 00ac 1946     		mov	r1, r3
 252              	.LVL25:
 253              	.L19:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 254              		.loc 1 119 6 view .LVU96
 255 00ae 8A42     		cmp	r2, r1
 256 00b0 E1D1     		bne	.L20
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 10


 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 257              		.loc 1 120 5 is_stmt 1 view .LVU97
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 258              		.loc 1 120 9 is_stmt 0 view .LVU98
 259 00b2 3168     		ldr	r1, [r6]
 260 00b4 3069     		ldr	r0, [r6, #16]
 261 00b6 FFF7FEFF 		bl	SEGGER_RTT_Write
 262              	.LVL26:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 263              		.loc 1 120 8 view .LVU99
 264 00ba B368     		ldr	r3, [r6, #8]
 265 00bc 9842     		cmp	r0, r3
 266 00be 5AD0     		beq	.L21
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
 267              		.loc 1 121 7 is_stmt 1 view .LVU100
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
 268              		.loc 1 121 22 is_stmt 0 view .LVU101
 269 00c0 4FF0FF33 		mov	r3, #-1
 270 00c4 F360     		str	r3, [r6, #12]
 271              	.LVL27:
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
 272              		.loc 1 121 22 view .LVU102
 273              	.LBE12:
 274              	.LBE16:
 196:Core/Src/SEGGER_RTT_printf.c ****         break;
 275              		.loc 1 196 7 is_stmt 1 view .LVU103
 276              	.L22:
 201:Core/Src/SEGGER_RTT_printf.c ****     //
 202:Core/Src/SEGGER_RTT_printf.c ****     // Print trailing spaces if necessary
 203:Core/Src/SEGGER_RTT_printf.c ****     //
 204:Core/Src/SEGGER_RTT_printf.c ****     if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 277              		.loc 1 204 5 view .LVU104
 278              		.loc 1 204 8 is_stmt 0 view .LVU105
 279 00c6 BBF1000F 		cmp	fp, #0
 280 00ca 27D0     		beq	.L1
 205:Core/Src/SEGGER_RTT_printf.c ****       if (FieldWidth != 0u) {
 281              		.loc 1 205 7 is_stmt 1 view .LVU106
 282              		.loc 1 205 10 is_stmt 0 view .LVU107
 283 00cc BAF1000F 		cmp	r10, #0
 284 00d0 24D0     		beq	.L1
 285              	.LBB17:
 286              	.LBB18:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 287              		.loc 1 112 25 view .LVU108
 288 00d2 2025     		movs	r5, #32
 289              	.LVL28:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 290              		.loc 1 123 14 view .LVU109
 291 00d4 0024     		movs	r4, #0
 292 00d6 5746     		mov	r7, r10
 293              	.LVL29:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 294              		.loc 1 123 14 view .LVU110
 295 00d8 03E0     		b	.L24
 296              	.LVL30:
 297              	.L26:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 11


 298              		.loc 1 123 14 view .LVU111
 299              	.LBE18:
 300              	.LBE17:
 206:Core/Src/SEGGER_RTT_printf.c ****         while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 207:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 208:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 209:Core/Src/SEGGER_RTT_printf.c ****           if (pBufferDesc->ReturnValue < 0) {
 301              		.loc 1 209 11 is_stmt 1 view .LVU112
 206:Core/Src/SEGGER_RTT_printf.c ****         while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 302              		.loc 1 206 35 view .LVU113
 303              		.loc 1 209 14 is_stmt 0 view .LVU114
 304 00da F368     		ldr	r3, [r6, #12]
 305 00dc 002B     		cmp	r3, #0
 306 00de 1DDB     		blt	.L1
 206:Core/Src/SEGGER_RTT_printf.c ****         while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 307              		.loc 1 206 35 view .LVU115
 308 00e0 E7B1     		cbz	r7, .L1
 309              	.LVL31:
 310              	.L24:
 207:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 311              		.loc 1 207 11 is_stmt 1 discriminator 1 view .LVU116
 312              	.LBB23:
 313              	.LBB19:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 314              		.loc 1 112 5 discriminator 1 view .LVU117
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 315              		.loc 1 119 3 discriminator 1 view .LVU118
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 316              		.loc 1 119 3 is_stmt 0 discriminator 1 view .LVU119
 317              	.LBE19:
 318              	.LBE23:
 206:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 319              		.loc 1 206 35 discriminator 1 view .LVU120
 320 00e2 B945     		cmp	r9, r7
 207:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 321              		.loc 1 207 21 discriminator 1 view .LVU121
 322 00e4 07F1FF37 		add	r7, r7, #-1
 323              	.LVL32:
 208:Core/Src/SEGGER_RTT_printf.c ****           if (pBufferDesc->ReturnValue < 0) {
 324              		.loc 1 208 11 is_stmt 1 discriminator 1 view .LVU122
 325              	.LBB24:
 326              	.LBI17:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 327              		.loc 1 107 13 discriminator 1 view .LVU123
 328              	.LBB20:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 329              		.loc 1 108 3 discriminator 1 view .LVU124
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 330              		.loc 1 110 3 discriminator 1 view .LVU125
 331              	.LBE20:
 332              	.LBE24:
 206:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 333              		.loc 1 206 35 is_stmt 0 discriminator 1 view .LVU126
 334 00e8 18D2     		bcs	.L1
 335              	.LBB25:
 336              	.LBB21:
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 12


 337              		.loc 1 111 22 view .LVU127
 338 00ea D6E90123 		ldrd	r2, r3, [r6, #4]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 339              		.loc 1 111 12 view .LVU128
 340 00ee 591C     		adds	r1, r3, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 341              		.loc 1 111 6 view .LVU129
 342 00f0 9142     		cmp	r1, r2
 343 00f2 07D8     		bhi	.L25
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 344              		.loc 1 112 25 view .LVU130
 345 00f4 3268     		ldr	r2, [r6]
 346 00f6 D554     		strb	r5, [r2, r3]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 347              		.loc 1 113 5 is_stmt 1 view .LVU131
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 348              		.loc 1 114 19 is_stmt 0 view .LVU132
 349 00f8 F268     		ldr	r2, [r6, #12]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 350              		.loc 1 113 12 view .LVU133
 351 00fa B160     		str	r1, [r6, #8]
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 352              		.loc 1 114 5 is_stmt 1 view .LVU134
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 353              		.loc 1 114 19 is_stmt 0 view .LVU135
 354 00fc 0132     		adds	r2, r2, #1
 355 00fe F260     		str	r2, [r6, #12]
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 356              		.loc 1 119 18 view .LVU136
 357 0100 7268     		ldr	r2, [r6, #4]
 358 0102 0B46     		mov	r3, r1
 359              	.L25:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 360              		.loc 1 119 6 view .LVU137
 361 0104 9A42     		cmp	r2, r3
 362 0106 E8D1     		bne	.L26
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 363              		.loc 1 120 5 is_stmt 1 view .LVU138
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 364              		.loc 1 120 9 is_stmt 0 view .LVU139
 365 0108 3168     		ldr	r1, [r6]
 366 010a 3069     		ldr	r0, [r6, #16]
 367 010c FFF7FEFF 		bl	SEGGER_RTT_Write
 368              	.LVL33:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 369              		.loc 1 120 8 view .LVU140
 370 0110 B368     		ldr	r3, [r6, #8]
 371 0112 9842     		cmp	r0, r3
 372 0114 3DD0     		beq	.L27
 373              	.LVL34:
 374              	.L57:
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
 375              		.loc 1 121 7 is_stmt 1 view .LVU141
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
 376              		.loc 1 121 22 is_stmt 0 view .LVU142
 377 0116 4FF0FF33 		mov	r3, #-1
 378 011a F360     		str	r3, [r6, #12]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 13


 379              	.LBE21:
 380              	.LBE25:
 381              		.loc 1 209 11 is_stmt 1 view .LVU143
 382              	.L1:
 210:Core/Src/SEGGER_RTT_printf.c ****             break;
 211:Core/Src/SEGGER_RTT_printf.c ****           }
 212:Core/Src/SEGGER_RTT_printf.c ****         }
 213:Core/Src/SEGGER_RTT_printf.c ****       }
 214:Core/Src/SEGGER_RTT_printf.c ****     }
 215:Core/Src/SEGGER_RTT_printf.c ****   }
 216:Core/Src/SEGGER_RTT_printf.c **** }
 383              		.loc 1 216 1 is_stmt 0 view .LVU144
 384 011c BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 385              	.LVL35:
 386              	.L61:
 158:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 387              		.loc 1 158 7 is_stmt 1 view .LVU145
 158:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 388              		.loc 1 158 10 is_stmt 0 view .LVU146
 389 0120 9307     		lsls	r3, r2, #30
 390 0122 2DD4     		bmi	.L64
 161:Core/Src/SEGGER_RTT_printf.c ****       }
 391              		.loc 1 161 11 view .LVU147
 392 0124 2024     		movs	r4, #32
 393              	.L5:
 394              	.LVL36:
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 395              		.loc 1 163 33 is_stmt 1 view .LVU148
 396 0126 CDF828A0 		str	r10, [sp, #40]
 397 012a A246     		mov	r10, r4
 398              	.LVL37:
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 399              		.loc 1 163 33 is_stmt 0 view .LVU149
 400 012c 0A9C     		ldr	r4, [sp, #40]
 401              	.LVL38:
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 402              		.loc 1 163 33 view .LVU150
 403 012e 03E0     		b	.L11
 404              	.LVL39:
 405              	.L7:
 166:Core/Src/SEGGER_RTT_printf.c ****           break;
 406              		.loc 1 166 9 is_stmt 1 view .LVU151
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 407              		.loc 1 163 33 view .LVU152
 166:Core/Src/SEGGER_RTT_printf.c ****           break;
 408              		.loc 1 166 12 is_stmt 0 view .LVU153
 409 0130 F068     		ldr	r0, [r6, #12]
 410 0132 0028     		cmp	r0, #0
 411 0134 F2DB     		blt	.L1
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 412              		.loc 1 163 33 view .LVU154
 413 0136 74B3     		cbz	r4, .L52
 414              	.L11:
 164:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 415              		.loc 1 164 9 is_stmt 1 discriminator 1 view .LVU155
 416              	.LBB26:
 417              	.LBB27:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 14


 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 418              		.loc 1 112 5 discriminator 1 view .LVU156
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 419              		.loc 1 119 3 discriminator 1 view .LVU157
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 420              		.loc 1 119 3 is_stmt 0 discriminator 1 view .LVU158
 421              	.LBE27:
 422              	.LBE26:
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 423              		.loc 1 163 33 discriminator 1 view .LVU159
 424 0138 A145     		cmp	r9, r4
 425 013a 2ED2     		bcs	.L65
 426              	.LBB30:
 427              	.LBB28:
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 428              		.loc 1 111 22 view .LVU160
 429 013c D6E90121 		ldrd	r2, r1, [r6, #4]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 430              		.loc 1 111 12 view .LVU161
 431 0140 4B1C     		adds	r3, r1, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 432              		.loc 1 111 6 view .LVU162
 433 0142 9342     		cmp	r3, r2
 434              	.LBE28:
 435              	.LBE30:
 164:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 436              		.loc 1 164 19 view .LVU163
 437 0144 04F1FF34 		add	r4, r4, #-1
 438              	.LVL40:
 165:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 439              		.loc 1 165 9 is_stmt 1 view .LVU164
 440              	.LBB31:
 441              	.LBI26:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 442              		.loc 1 107 13 view .LVU165
 443              	.LBB29:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 444              		.loc 1 108 3 view .LVU166
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 445              		.loc 1 110 3 view .LVU167
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 446              		.loc 1 111 3 view .LVU168
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 447              		.loc 1 111 6 is_stmt 0 view .LVU169
 448 0148 08D8     		bhi	.L6
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 449              		.loc 1 112 25 view .LVU170
 450 014a 3268     		ldr	r2, [r6]
 451 014c 02F801A0 		strb	r10, [r2, r1]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 452              		.loc 1 113 5 is_stmt 1 view .LVU171
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 453              		.loc 1 113 12 is_stmt 0 view .LVU172
 454 0150 B360     		str	r3, [r6, #8]
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 455              		.loc 1 114 5 is_stmt 1 view .LVU173
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 15


 456              		.loc 1 119 18 is_stmt 0 view .LVU174
 457 0152 1946     		mov	r1, r3
 458              	.LVL41:
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 459              		.loc 1 114 19 view .LVU175
 460 0154 F368     		ldr	r3, [r6, #12]
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 461              		.loc 1 119 18 view .LVU176
 462 0156 7268     		ldr	r2, [r6, #4]
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 463              		.loc 1 114 19 view .LVU177
 464 0158 0133     		adds	r3, r3, #1
 465 015a F360     		str	r3, [r6, #12]
 466              	.LVL42:
 467              	.L6:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 468              		.loc 1 119 6 view .LVU178
 469 015c 8A42     		cmp	r2, r1
 470 015e E7D1     		bne	.L7
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 471              		.loc 1 120 5 is_stmt 1 view .LVU179
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 472              		.loc 1 120 9 is_stmt 0 view .LVU180
 473 0160 3168     		ldr	r1, [r6]
 474 0162 3069     		ldr	r0, [r6, #16]
 475 0164 FFF7FEFF 		bl	SEGGER_RTT_Write
 476              	.LVL43:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 477              		.loc 1 120 8 view .LVU181
 478 0168 B368     		ldr	r3, [r6, #8]
 479 016a 9842     		cmp	r0, r3
 480 016c D3D1     		bne	.L57
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 481              		.loc 1 123 7 is_stmt 1 view .LVU182
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 482              		.loc 1 123 14 is_stmt 0 view .LVU183
 483 016e 0023     		movs	r3, #0
 484 0170 B360     		str	r3, [r6, #8]
 485 0172 1946     		mov	r1, r3
 486 0174 DCE7     		b	.L7
 487              	.LVL44:
 488              	.L21:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 489              		.loc 1 123 14 view .LVU184
 490              	.LBE29:
 491              	.LBE31:
 492              	.LBB32:
 493              	.LBB13:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 494              		.loc 1 123 7 is_stmt 1 view .LVU185
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 495              		.loc 1 123 14 is_stmt 0 view .LVU186
 496 0176 0023     		movs	r3, #0
 497 0178 F068     		ldr	r0, [r6, #12]
 498 017a B360     		str	r3, [r6, #8]
 499 017c 1946     		mov	r1, r3
 500 017e 7AE7     		b	.L20
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 16


 501              	.LVL45:
 502              	.L64:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 503              		.loc 1 123 14 view .LVU187
 504              	.LBE13:
 505              	.LBE32:
 161:Core/Src/SEGGER_RTT_printf.c ****       }
 506              		.loc 1 161 11 discriminator 1 view .LVU188
 507 0180 B8F1000F 		cmp	r8, #0
 508 0184 0CBF     		ite	eq
 509 0186 3024     		moveq	r4, #48
 510 0188 2024     		movne	r4, #32
 511 018a CCE7     		b	.L5
 512              	.LVL46:
 513              	.L30:
 145:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 514              		.loc 1 145 9 view .LVU189
 515 018c 4FF00109 		mov	r9, #1
 516 0190 4BE7     		b	.L2
 517              	.LVL47:
 518              	.L27:
 519              	.LBB33:
 520              	.LBB22:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 521              		.loc 1 123 7 is_stmt 1 view .LVU190
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 522              		.loc 1 123 14 is_stmt 0 view .LVU191
 523 0192 B460     		str	r4, [r6, #8]
 524 0194 A1E7     		b	.L26
 525              	.LVL48:
 526              	.L52:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 527              		.loc 1 123 14 view .LVU192
 528 0196 A246     		mov	r10, r4
 529 0198 54E7     		b	.L12
 530              	.L65:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 531              		.loc 1 123 14 view .LVU193
 532 019a A246     		mov	r10, r4
 533 019c 4EE7     		b	.L4
 534              	.L67:
 535 019e 00BF     		.align	2
 536              	.L66:
 537 01a0 00000000 		.word	.LANCHOR0
 538              	.LBE22:
 539              	.LBE33:
 540              		.cfi_endproc
 541              	.LFE1:
 543              		.section	.text.SEGGER_RTT_vprintf,"ax",%progbits
 544              		.align	1
 545              		.p2align 2,,3
 546              		.global	SEGGER_RTT_vprintf
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	SEGGER_RTT_vprintf:
 552              	.LVL49:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 17


 553              	.LFB3:
 217:Core/Src/SEGGER_RTT_printf.c **** 
 218:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 219:Core/Src/SEGGER_RTT_printf.c **** *
 220:Core/Src/SEGGER_RTT_printf.c **** *       _PrintInt
 221:Core/Src/SEGGER_RTT_printf.c **** */
 222:Core/Src/SEGGER_RTT_printf.c **** static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigit
 223:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 224:Core/Src/SEGGER_RTT_printf.c ****   int Number;
 225:Core/Src/SEGGER_RTT_printf.c **** 
 226:Core/Src/SEGGER_RTT_printf.c ****   Number = (v < 0) ? -v : v;
 227:Core/Src/SEGGER_RTT_printf.c **** 
 228:Core/Src/SEGGER_RTT_printf.c ****   //
 229:Core/Src/SEGGER_RTT_printf.c ****   // Get actual field width
 230:Core/Src/SEGGER_RTT_printf.c ****   //
 231:Core/Src/SEGGER_RTT_printf.c ****   Width = 1u;
 232:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 233:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 234:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 235:Core/Src/SEGGER_RTT_printf.c ****   }
 236:Core/Src/SEGGER_RTT_printf.c ****   if (NumDigits > Width) {
 237:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 238:Core/Src/SEGGER_RTT_printf.c ****   }
 239:Core/Src/SEGGER_RTT_printf.c ****   if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT
 240:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 241:Core/Src/SEGGER_RTT_printf.c ****   }
 242:Core/Src/SEGGER_RTT_printf.c **** 
 243:Core/Src/SEGGER_RTT_printf.c ****   //
 244:Core/Src/SEGGER_RTT_printf.c ****   // Print leading spaces if necessary
 245:Core/Src/SEGGER_RTT_printf.c ****   //
 246:Core/Src/SEGGER_RTT_printf.c ****   if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT
 247:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 248:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 249:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 250:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 251:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 252:Core/Src/SEGGER_RTT_printf.c ****           break;
 253:Core/Src/SEGGER_RTT_printf.c ****         }
 254:Core/Src/SEGGER_RTT_printf.c ****       }
 255:Core/Src/SEGGER_RTT_printf.c ****     }
 256:Core/Src/SEGGER_RTT_printf.c ****   }
 257:Core/Src/SEGGER_RTT_printf.c ****   //
 258:Core/Src/SEGGER_RTT_printf.c ****   // Print sign if necessary
 259:Core/Src/SEGGER_RTT_printf.c ****   //
 260:Core/Src/SEGGER_RTT_printf.c ****   if (pBufferDesc->ReturnValue >= 0) {
 261:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 262:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 263:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 264:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 265:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 266:Core/Src/SEGGER_RTT_printf.c ****     } else {
 267:Core/Src/SEGGER_RTT_printf.c **** 
 268:Core/Src/SEGGER_RTT_printf.c ****     }
 269:Core/Src/SEGGER_RTT_printf.c ****     if (pBufferDesc->ReturnValue >= 0) {
 270:Core/Src/SEGGER_RTT_printf.c ****       //
 271:Core/Src/SEGGER_RTT_printf.c ****       // Print leading zeros if necessary
 272:Core/Src/SEGGER_RTT_printf.c ****       //
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 18


 273:Core/Src/SEGGER_RTT_printf.c ****       if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_
 274:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 275:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 276:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 277:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 278:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 279:Core/Src/SEGGER_RTT_printf.c ****               break;
 280:Core/Src/SEGGER_RTT_printf.c ****             }
 281:Core/Src/SEGGER_RTT_printf.c ****           }
 282:Core/Src/SEGGER_RTT_printf.c ****         }
 283:Core/Src/SEGGER_RTT_printf.c ****       }
 284:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue >= 0) {
 285:Core/Src/SEGGER_RTT_printf.c ****         //
 286:Core/Src/SEGGER_RTT_printf.c ****         // Print number without sign
 287:Core/Src/SEGGER_RTT_printf.c ****         //
 288:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 289:Core/Src/SEGGER_RTT_printf.c ****       }
 290:Core/Src/SEGGER_RTT_printf.c ****     }
 291:Core/Src/SEGGER_RTT_printf.c ****   }
 292:Core/Src/SEGGER_RTT_printf.c **** }
 293:Core/Src/SEGGER_RTT_printf.c **** 
 294:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 295:Core/Src/SEGGER_RTT_printf.c **** *
 296:Core/Src/SEGGER_RTT_printf.c **** *       Public code
 297:Core/Src/SEGGER_RTT_printf.c **** *
 298:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
 299:Core/Src/SEGGER_RTT_printf.c **** */
 300:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 301:Core/Src/SEGGER_RTT_printf.c **** *
 302:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER_RTT_vprintf
 303:Core/Src/SEGGER_RTT_printf.c **** *
 304:Core/Src/SEGGER_RTT_printf.c **** *  Function description
 305:Core/Src/SEGGER_RTT_printf.c **** *    Stores a formatted string in SEGGER RTT control block.
 306:Core/Src/SEGGER_RTT_printf.c **** *    This data is read by the host.
 307:Core/Src/SEGGER_RTT_printf.c **** *
 308:Core/Src/SEGGER_RTT_printf.c **** *  Parameters
 309:Core/Src/SEGGER_RTT_printf.c **** *    BufferIndex  Index of "Up"-buffer to be used. (e.g. 0 for "Terminal")
 310:Core/Src/SEGGER_RTT_printf.c **** *    sFormat      Pointer to format string
 311:Core/Src/SEGGER_RTT_printf.c **** *    pParamList   Pointer to the list of arguments for the format string
 312:Core/Src/SEGGER_RTT_printf.c **** *
 313:Core/Src/SEGGER_RTT_printf.c **** *  Return values
 314:Core/Src/SEGGER_RTT_printf.c **** *    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
 315:Core/Src/SEGGER_RTT_printf.c **** *     < 0:  Error
 316:Core/Src/SEGGER_RTT_printf.c **** */
 317:Core/Src/SEGGER_RTT_printf.c **** int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 554              		.loc 1 317 90 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 104
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 318:Core/Src/SEGGER_RTT_printf.c ****   char c;
 558              		.loc 1 318 3 view .LVU195
 319:Core/Src/SEGGER_RTT_printf.c ****   SEGGER_RTT_PRINTF_DESC BufferDesc;
 559              		.loc 1 319 3 view .LVU196
 320:Core/Src/SEGGER_RTT_printf.c ****   int v;
 560              		.loc 1 320 3 view .LVU197
 321:Core/Src/SEGGER_RTT_printf.c ****   unsigned NumDigits;
 561              		.loc 1 321 3 view .LVU198
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 19


 322:Core/Src/SEGGER_RTT_printf.c ****   unsigned FormatFlags;
 562              		.loc 1 322 3 view .LVU199
 323:Core/Src/SEGGER_RTT_printf.c ****   unsigned FieldWidth;
 563              		.loc 1 323 3 view .LVU200
 324:Core/Src/SEGGER_RTT_printf.c ****   char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];
 564              		.loc 1 324 3 view .LVU201
 325:Core/Src/SEGGER_RTT_printf.c **** 
 326:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.pBuffer        = acBuffer;
 565              		.loc 1 326 3 view .LVU202
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 566              		.loc 1 317 90 is_stmt 0 view .LVU203
 567 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 568              		.cfi_def_cfa_offset 36
 569              		.cfi_offset 4, -36
 570              		.cfi_offset 5, -32
 571              		.cfi_offset 6, -28
 572              		.cfi_offset 7, -24
 573              		.cfi_offset 8, -20
 574              		.cfi_offset 9, -16
 575              		.cfi_offset 10, -12
 576              		.cfi_offset 11, -8
 577              		.cfi_offset 14, -4
 578 0004 9DB0     		sub	sp, sp, #116
 579              		.cfi_def_cfa_offset 152
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 580              		.loc 1 317 90 view .LVU204
 581 0006 0546     		mov	r5, r0
 327:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 328:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.Cnt            = 0u;
 582              		.loc 1 328 29 view .LVU205
 583 0008 0027     		movs	r7, #0
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 584              		.loc 1 317 90 view .LVU206
 585 000a 0290     		str	r0, [sp, #8]
 326:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 586              		.loc 1 326 29 view .LVU207
 587 000c 0CAB     		add	r3, sp, #48
 327:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 588              		.loc 1 327 29 view .LVU208
 589 000e 4020     		movs	r0, #64
 590              	.LVL50:
 327:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 591              		.loc 1 327 29 view .LVU209
 592 0010 CDE90730 		strd	r3, r0, [sp, #28]
 593              		.loc 1 328 3 is_stmt 1 view .LVU210
 329:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.RTTBufferIndex = BufferIndex;
 330:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.ReturnValue    = 0;
 594              		.loc 1 330 29 is_stmt 0 view .LVU211
 595 0014 CDE90A75 		strd	r7, r5, [sp, #40]
 596              	.LBB62:
 597              	.LBB63:
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 598              		.loc 1 233 12 view .LVU212
 599 0018 DFF874A4 		ldr	r10, .L205+4
 600              	.LBE63:
 601              	.LBE62:
 328:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.RTTBufferIndex = BufferIndex;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 20


 602              		.loc 1 328 29 view .LVU213
 603 001c 0997     		str	r7, [sp, #36]
 329:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.RTTBufferIndex = BufferIndex;
 604              		.loc 1 329 3 is_stmt 1 view .LVU214
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 605              		.loc 1 317 90 is_stmt 0 view .LVU215
 606 001e 0C46     		mov	r4, r1
 607 0020 9346     		mov	fp, r2
 608              	.LVL51:
 609              	.L132:
 331:Core/Src/SEGGER_RTT_printf.c **** 
 332:Core/Src/SEGGER_RTT_printf.c ****   do {
 610              		.loc 1 332 3 is_stmt 1 view .LVU216
 333:Core/Src/SEGGER_RTT_printf.c ****     c = *sFormat;
 611              		.loc 1 333 5 view .LVU217
 612              		.loc 1 333 7 is_stmt 0 view .LVU218
 613 0022 14F8013B 		ldrb	r3, [r4], #1	@ zero_extendqisi2
 614              	.LVL52:
 334:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 615              		.loc 1 334 5 is_stmt 1 view .LVU219
 335:Core/Src/SEGGER_RTT_printf.c ****     if (c == 0u) {
 616              		.loc 1 335 5 view .LVU220
 617              		.loc 1 335 8 is_stmt 0 view .LVU221
 618 0026 002B     		cmp	r3, #0
 619 0028 00F08980 		beq	.L69
 620              	.L195:
 336:Core/Src/SEGGER_RTT_printf.c ****       break;
 337:Core/Src/SEGGER_RTT_printf.c ****     }
 338:Core/Src/SEGGER_RTT_printf.c ****     if (c == '%') {
 621              		.loc 1 338 5 is_stmt 1 view .LVU222
 622              		.loc 1 338 8 is_stmt 0 view .LVU223
 623 002c 252B     		cmp	r3, #37
 624 002e 1AD0     		beq	.L192
 339:Core/Src/SEGGER_RTT_printf.c ****       //
 340:Core/Src/SEGGER_RTT_printf.c ****       // Filter out flags
 341:Core/Src/SEGGER_RTT_printf.c ****       //
 342:Core/Src/SEGGER_RTT_printf.c ****       FormatFlags = 0u;
 343:Core/Src/SEGGER_RTT_printf.c ****       v = 1;
 344:Core/Src/SEGGER_RTT_printf.c ****       do {
 345:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 346:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 347:Core/Src/SEGGER_RTT_printf.c ****         case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 348:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 349:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 350:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 351:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 352:Core/Src/SEGGER_RTT_printf.c ****         }
 353:Core/Src/SEGGER_RTT_printf.c ****       } while (v);
 354:Core/Src/SEGGER_RTT_printf.c ****       //
 355:Core/Src/SEGGER_RTT_printf.c ****       // filter out field with
 356:Core/Src/SEGGER_RTT_printf.c ****       //
 357:Core/Src/SEGGER_RTT_printf.c ****       FieldWidth = 0u;
 358:Core/Src/SEGGER_RTT_printf.c ****       do {
 359:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 360:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 361:Core/Src/SEGGER_RTT_printf.c ****           break;
 362:Core/Src/SEGGER_RTT_printf.c ****         }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 21


 363:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 364:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 365:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 366:Core/Src/SEGGER_RTT_printf.c **** 
 367:Core/Src/SEGGER_RTT_printf.c ****       //
 368:Core/Src/SEGGER_RTT_printf.c ****       // Filter out precision (number of digits to display)
 369:Core/Src/SEGGER_RTT_printf.c ****       //
 370:Core/Src/SEGGER_RTT_printf.c ****       NumDigits = 0u;
 371:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 372:Core/Src/SEGGER_RTT_printf.c ****       if (c == '.') {
 373:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 374:Core/Src/SEGGER_RTT_printf.c ****         do {
 375:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 376:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 377:Core/Src/SEGGER_RTT_printf.c ****             break;
 378:Core/Src/SEGGER_RTT_printf.c ****           }
 379:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 380:Core/Src/SEGGER_RTT_printf.c ****           NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 381:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 382:Core/Src/SEGGER_RTT_printf.c ****       }
 383:Core/Src/SEGGER_RTT_printf.c ****       //
 384:Core/Src/SEGGER_RTT_printf.c ****       // Filter out length modifier
 385:Core/Src/SEGGER_RTT_printf.c ****       //
 386:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 387:Core/Src/SEGGER_RTT_printf.c ****       do {
 388:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 389:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 390:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 391:Core/Src/SEGGER_RTT_printf.c ****         } else {
 392:Core/Src/SEGGER_RTT_printf.c ****           break;
 393:Core/Src/SEGGER_RTT_printf.c ****         }
 394:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 395:Core/Src/SEGGER_RTT_printf.c ****       //
 396:Core/Src/SEGGER_RTT_printf.c ****       // Handle specifiers
 397:Core/Src/SEGGER_RTT_printf.c ****       //
 398:Core/Src/SEGGER_RTT_printf.c ****       switch (c) {
 399:Core/Src/SEGGER_RTT_printf.c ****       case 'c': {
 400:Core/Src/SEGGER_RTT_printf.c ****         char c0;
 401:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 402:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 403:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, c0);
 404:Core/Src/SEGGER_RTT_printf.c ****         break;
 405:Core/Src/SEGGER_RTT_printf.c ****       }
 406:Core/Src/SEGGER_RTT_printf.c ****       case 'd':
 407:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 408:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 409:Core/Src/SEGGER_RTT_printf.c ****         break;
 410:Core/Src/SEGGER_RTT_printf.c ****       case 'u':
 411:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 412:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 413:Core/Src/SEGGER_RTT_printf.c ****         break;
 414:Core/Src/SEGGER_RTT_printf.c ****       case 'x':
 415:Core/Src/SEGGER_RTT_printf.c ****       case 'X':
 416:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 417:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 418:Core/Src/SEGGER_RTT_printf.c ****         break;
 419:Core/Src/SEGGER_RTT_printf.c ****       case 's':
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 22


 420:Core/Src/SEGGER_RTT_printf.c ****         {
 421:Core/Src/SEGGER_RTT_printf.c ****           const char * s = va_arg(*pParamList, const char *);
 422:Core/Src/SEGGER_RTT_printf.c ****           do {
 423:Core/Src/SEGGER_RTT_printf.c ****             c = *s;
 424:Core/Src/SEGGER_RTT_printf.c ****             s++;
 425:Core/Src/SEGGER_RTT_printf.c ****             if (c == '\0') {
 426:Core/Src/SEGGER_RTT_printf.c ****               break;
 427:Core/Src/SEGGER_RTT_printf.c ****             }
 428:Core/Src/SEGGER_RTT_printf.c ****            _StoreChar(&BufferDesc, c);
 429:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 430:Core/Src/SEGGER_RTT_printf.c ****         }
 431:Core/Src/SEGGER_RTT_printf.c ****         break;
 432:Core/Src/SEGGER_RTT_printf.c ****       case 'p':
 433:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 434:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 435:Core/Src/SEGGER_RTT_printf.c ****         break;
 436:Core/Src/SEGGER_RTT_printf.c ****       case '%':
 437:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, '%');
 438:Core/Src/SEGGER_RTT_printf.c ****         break;
 439:Core/Src/SEGGER_RTT_printf.c ****       default:
 440:Core/Src/SEGGER_RTT_printf.c ****         break;
 441:Core/Src/SEGGER_RTT_printf.c ****       }
 442:Core/Src/SEGGER_RTT_printf.c ****       sFormat++;
 443:Core/Src/SEGGER_RTT_printf.c ****     } else {
 444:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(&BufferDesc, c);
 625              		.loc 1 444 7 is_stmt 1 view .LVU224
 626              	.LVL53:
 627              	.LBB92:
 628              	.LBI92:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 629              		.loc 1 107 13 view .LVU225
 630              	.LBB93:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 631              		.loc 1 108 3 view .LVU226
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 632              		.loc 1 110 3 view .LVU227
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 633              		.loc 1 111 22 is_stmt 0 view .LVU228
 634 0030 DDE90851 		ldrd	r5, r1, [sp, #32]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 635              		.loc 1 111 12 view .LVU229
 636 0034 4A1C     		adds	r2, r1, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 637              		.loc 1 111 6 view .LVU230
 638 0036 AA42     		cmp	r2, r5
 639 0038 05D8     		bhi	.L129
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 640              		.loc 1 112 5 is_stmt 1 view .LVU231
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 641              		.loc 1 114 19 is_stmt 0 view .LVU232
 642 003a 0137     		adds	r7, r7, #1
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 643              		.loc 1 112 25 view .LVU233
 644 003c 0798     		ldr	r0, [sp, #28]
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 645              		.loc 1 114 19 view .LVU234
 646 003e CDE90927 		strd	r2, r7, [sp, #36]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 23


 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 647              		.loc 1 112 25 view .LVU235
 648 0042 4354     		strb	r3, [r0, r1]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 649              		.loc 1 113 5 is_stmt 1 view .LVU236
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 650              		.loc 1 114 5 view .LVU237
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 651              		.loc 1 114 19 is_stmt 0 view .LVU238
 652 0044 1146     		mov	r1, r2
 653              	.L129:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 654              		.loc 1 119 3 is_stmt 1 view .LVU239
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 655              		.loc 1 119 6 is_stmt 0 view .LVU240
 656 0046 8D42     		cmp	r5, r1
 657 0048 EBD1     		bne	.L132
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 658              		.loc 1 120 5 is_stmt 1 view .LVU241
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 659              		.loc 1 120 9 is_stmt 0 view .LVU242
 660 004a 0799     		ldr	r1, [sp, #28]
 661 004c 0B98     		ldr	r0, [sp, #44]
 662 004e 2A46     		mov	r2, r5
 663 0050 FFF7FEFF 		bl	SEGGER_RTT_Write
 664              	.LVL54:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 665              		.loc 1 120 8 view .LVU243
 666 0054 A842     		cmp	r0, r5
 667 0056 00F02D81 		beq	.L193
 668              	.LVL55:
 669              	.L96:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 670              		.loc 1 120 8 view .LVU244
 671              	.LBE93:
 672              	.LBE92:
 445:Core/Src/SEGGER_RTT_printf.c ****     }
 446:Core/Src/SEGGER_RTT_printf.c ****   } while (BufferDesc.ReturnValue >= 0);
 447:Core/Src/SEGGER_RTT_printf.c **** 
 448:Core/Src/SEGGER_RTT_printf.c ****   if (BufferDesc.ReturnValue > 0) {
 673              		.loc 1 448 3 is_stmt 1 view .LVU245
 674              	.LBB98:
 675              	.LBB94:
 676 005a 4FF0FF37 		mov	r7, #-1
 677              	.L68:
 678              	.LBE94:
 679              	.LBE98:
 449:Core/Src/SEGGER_RTT_printf.c ****     //
 450:Core/Src/SEGGER_RTT_printf.c ****     // Write remaining data, if any
 451:Core/Src/SEGGER_RTT_printf.c ****     //
 452:Core/Src/SEGGER_RTT_printf.c ****     if (BufferDesc.Cnt != 0u) {
 453:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 454:Core/Src/SEGGER_RTT_printf.c ****     }
 455:Core/Src/SEGGER_RTT_printf.c ****     BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 456:Core/Src/SEGGER_RTT_printf.c ****   }
 457:Core/Src/SEGGER_RTT_printf.c ****   return BufferDesc.ReturnValue;
 458:Core/Src/SEGGER_RTT_printf.c **** }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 24


 680              		.loc 1 458 1 is_stmt 0 view .LVU246
 681 005e 3846     		mov	r0, r7
 682 0060 1DB0     		add	sp, sp, #116
 683              		.cfi_remember_state
 684              		.cfi_def_cfa_offset 36
 685              		@ sp needed
 686 0062 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 687              	.LVL56:
 688              	.L192:
 689              		.cfi_restore_state
 342:Core/Src/SEGGER_RTT_printf.c ****       v = 1;
 690              		.loc 1 342 19 view .LVU247
 691 0066 0026     		movs	r6, #0
 692              	.LVL57:
 693              	.L71:
 342:Core/Src/SEGGER_RTT_printf.c ****       v = 1;
 694              		.loc 1 342 19 view .LVU248
 695 0068 2546     		mov	r5, r4
 696              	.LVL58:
 344:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 697              		.loc 1 344 7 is_stmt 1 view .LVU249
 345:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 698              		.loc 1 345 9 view .LVU250
 345:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 699              		.loc 1 345 11 is_stmt 0 view .LVU251
 700 006a 14F8011B 		ldrb	r1, [r4], #1	@ zero_extendqisi2
 701              	.LVL59:
 346:Core/Src/SEGGER_RTT_printf.c ****         case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 702              		.loc 1 346 9 is_stmt 1 view .LVU252
 703 006e A1F12303 		sub	r3, r1, #35
 704 0072 0D2B     		cmp	r3, #13
 705 0074 08D8     		bhi	.L72
 706 0076 DFE803F0 		tbb	[pc, r3]
 707              	.L74:
 708 007a 46       		.byte	(.L77-.L74)/2
 709 007b 07       		.byte	(.L72-.L74)/2
 710 007c 07       		.byte	(.L72-.L74)/2
 711 007d 07       		.byte	(.L72-.L74)/2
 712 007e 07       		.byte	(.L72-.L74)/2
 713 007f 07       		.byte	(.L72-.L74)/2
 714 0080 07       		.byte	(.L72-.L74)/2
 715 0081 07       		.byte	(.L72-.L74)/2
 716 0082 43       		.byte	(.L76-.L74)/2
 717 0083 07       		.byte	(.L72-.L74)/2
 718 0084 49       		.byte	(.L75-.L74)/2
 719 0085 07       		.byte	(.L72-.L74)/2
 720 0086 07       		.byte	(.L72-.L74)/2
 721 0087 40       		.byte	(.L73-.L74)/2
 722              		.p2align 1
 723              	.L72:
 724              	.LVL60:
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 725              		.loc 1 358 7 view .LVU253
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 726              		.loc 1 359 9 view .LVU254
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 727              		.loc 1 360 9 view .LVU255
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 25


 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 728              		.loc 1 360 12 is_stmt 0 view .LVU256
 729 0088 A1F13003 		sub	r3, r1, #48
 730 008c 092B     		cmp	r3, #9
 357:Core/Src/SEGGER_RTT_printf.c ****       do {
 731              		.loc 1 357 18 view .LVU257
 732 008e 4FF00004 		mov	r4, #0
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 733              		.loc 1 360 12 view .LVU258
 734 0092 0BD8     		bhi	.L79
 735              	.LVL61:
 736              	.L80:
 363:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 737              		.loc 1 363 9 is_stmt 1 view .LVU259
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 738              		.loc 1 364 9 view .LVU260
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 739              		.loc 1 364 34 is_stmt 0 view .LVU261
 740 0094 04EB8404 		add	r4, r4, r4, lsl #2
 741              	.LVL62:
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 742              		.loc 1 364 41 view .LVU262
 743 0098 01EB4404 		add	r4, r1, r4, lsl #1
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 744              		.loc 1 359 11 view .LVU263
 745 009c 15F8011F 		ldrb	r1, [r5, #1]!	@ zero_extendqisi2
 746              	.LVL63:
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 747              		.loc 1 360 12 view .LVU264
 748 00a0 A1F13003 		sub	r3, r1, #48
 749 00a4 092B     		cmp	r3, #9
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 750              		.loc 1 364 20 view .LVU265
 751 00a6 A4F13004 		sub	r4, r4, #48
 752              	.LVL64:
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 753              		.loc 1 358 10 is_stmt 1 view .LVU266
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 754              		.loc 1 358 7 view .LVU267
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 755              		.loc 1 359 9 view .LVU268
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 756              		.loc 1 360 9 view .LVU269
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 757              		.loc 1 360 12 is_stmt 0 view .LVU270
 758 00aa F3D9     		bls	.L80
 759              	.LVL65:
 760              	.L79:
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 761              		.loc 1 370 7 is_stmt 1 view .LVU271
 371:Core/Src/SEGGER_RTT_printf.c ****       if (c == '.') {
 762              		.loc 1 371 7 view .LVU272
 372:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 763              		.loc 1 372 7 view .LVU273
 372:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 764              		.loc 1 372 10 is_stmt 0 view .LVU274
 765 00ac 2E29     		cmp	r1, #46
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 26


 766 00ae 00F00481 		beq	.L194
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 767              		.loc 1 370 17 view .LVU275
 768 00b2 0023     		movs	r3, #0
 769 00b4 01E0     		b	.L185
 770              	.LVL66:
 771              	.L84:
 389:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 772              		.loc 1 389 11 is_stmt 1 view .LVU276
 390:Core/Src/SEGGER_RTT_printf.c ****         } else {
 773              		.loc 1 390 11 view .LVU277
 390:Core/Src/SEGGER_RTT_printf.c ****         } else {
 774              		.loc 1 390 13 is_stmt 0 view .LVU278
 775 00b6 15F8011F 		ldrb	r1, [r5, #1]!	@ zero_extendqisi2
 776              	.LVL67:
 777              	.L185:
 387:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 778              		.loc 1 387 10 is_stmt 1 view .LVU279
 387:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 779              		.loc 1 387 7 view .LVU280
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 780              		.loc 1 388 9 view .LVU281
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 781              		.loc 1 388 24 is_stmt 0 view .LVU282
 782 00ba 01F0FB02 		and	r2, r1, #251
 783 00be 682A     		cmp	r2, #104
 784 00c0 F9D0     		beq	.L84
 398:Core/Src/SEGGER_RTT_printf.c ****       case 'c': {
 785              		.loc 1 398 7 is_stmt 1 view .LVU283
 786 00c2 2529     		cmp	r1, #37
 787 00c4 00F01081 		beq	.L85
 788 00c8 5839     		subs	r1, r1, #88
 789 00ca CAB2     		uxtb	r2, r1
 790 00cc 202A     		cmp	r2, #32
 791 00ce 2DD8     		bhi	.L86
 792 00d0 2029     		cmp	r1, #32
 793 00d2 2BD8     		bhi	.L86
 794 00d4 DFE801F0 		tbb	[pc, r1]
 795              	.L88:
 796 00d8 1D       		.byte	(.L87-.L88)/2
 797 00d9 2A       		.byte	(.L86-.L88)/2
 798 00da 2A       		.byte	(.L86-.L88)/2
 799 00db 2A       		.byte	(.L86-.L88)/2
 800 00dc 2A       		.byte	(.L86-.L88)/2
 801 00dd 2A       		.byte	(.L86-.L88)/2
 802 00de 2A       		.byte	(.L86-.L88)/2
 803 00df 2A       		.byte	(.L86-.L88)/2
 804 00e0 2A       		.byte	(.L86-.L88)/2
 805 00e1 2A       		.byte	(.L86-.L88)/2
 806 00e2 2A       		.byte	(.L86-.L88)/2
 807 00e3 CE       		.byte	(.L93-.L88)/2
 808 00e4 9C       		.byte	(.L92-.L88)/2
 809 00e5 2A       		.byte	(.L86-.L88)/2
 810 00e6 2A       		.byte	(.L86-.L88)/2
 811 00e7 2A       		.byte	(.L86-.L88)/2
 812 00e8 2A       		.byte	(.L86-.L88)/2
 813 00e9 2A       		.byte	(.L86-.L88)/2
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 27


 814 00ea 2A       		.byte	(.L86-.L88)/2
 815 00eb 2A       		.byte	(.L86-.L88)/2
 816 00ec 2A       		.byte	(.L86-.L88)/2
 817 00ed 2A       		.byte	(.L86-.L88)/2
 818 00ee 2A       		.byte	(.L86-.L88)/2
 819 00ef 2A       		.byte	(.L86-.L88)/2
 820 00f0 66       		.byte	(.L91-.L88)/2
 821 00f1 2A       		.byte	(.L86-.L88)/2
 822 00f2 2A       		.byte	(.L86-.L88)/2
 823 00f3 42       		.byte	(.L90-.L88)/2
 824 00f4 2A       		.byte	(.L86-.L88)/2
 825 00f5 3E       		.byte	(.L89-.L88)/2
 826 00f6 2A       		.byte	(.L86-.L88)/2
 827 00f7 2A       		.byte	(.L86-.L88)/2
 828 00f8 1D       		.byte	(.L87-.L88)/2
 829              	.LVL68:
 830 00f9 00       		.p2align 1
 831              	.L73:
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 832              		.loc 1 348 19 view .LVU284
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 833              		.loc 1 348 31 is_stmt 0 view .LVU285
 834 00fa 46F00206 		orr	r6, r6, #2
 835              	.LVL69:
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 836              		.loc 1 348 60 is_stmt 1 view .LVU286
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 837              		.loc 1 348 71 view .LVU287
 838 00fe B3E7     		b	.L71
 839              	.LVL70:
 840              	.L76:
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 841              		.loc 1 349 19 view .LVU288
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 842              		.loc 1 349 31 is_stmt 0 view .LVU289
 843 0100 46F00406 		orr	r6, r6, #4
 844              	.LVL71:
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 845              		.loc 1 349 60 is_stmt 1 view .LVU290
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 846              		.loc 1 349 71 view .LVU291
 847 0104 B0E7     		b	.L71
 848              	.LVL72:
 849              	.L77:
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 850              		.loc 1 350 19 view .LVU292
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 851              		.loc 1 350 31 is_stmt 0 view .LVU293
 852 0106 46F00806 		orr	r6, r6, #8
 853              	.LVL73:
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 854              		.loc 1 350 60 is_stmt 1 view .LVU294
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 855              		.loc 1 350 71 view .LVU295
 856 010a ADE7     		b	.L71
 857              	.LVL74:
 858              	.L75:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 28


 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 859              		.loc 1 347 19 view .LVU296
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 860              		.loc 1 347 31 is_stmt 0 view .LVU297
 861 010c 46F00106 		orr	r6, r6, #1
 862              	.LVL75:
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 863              		.loc 1 347 60 is_stmt 1 view .LVU298
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 864              		.loc 1 347 71 view .LVU299
 865 0110 AAE7     		b	.L71
 866              	.LVL76:
 867              	.L87:
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 868              		.loc 1 416 9 view .LVU300
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 869              		.loc 1 416 11 is_stmt 0 view .LVU301
 870 0112 DBF80000 		ldr	r0, [fp]
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 871              		.loc 1 417 9 view .LVU302
 872 0116 1022     		movs	r2, #16
 873              	.L187:
 874 0118 0168     		ldr	r1, [r0]
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 875              		.loc 1 416 11 view .LVU303
 876 011a 0430     		adds	r0, r0, #4
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 877              		.loc 1 417 9 view .LVU304
 878 011c CDE90046 		strd	r4, r6, [sp]
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 879              		.loc 1 416 11 view .LVU305
 880 0120 CBF80000 		str	r0, [fp]
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 881              		.loc 1 417 9 is_stmt 1 view .LVU306
 882 0124 07A8     		add	r0, sp, #28
 883 0126 FFF7FEFF 		bl	_PrintUnsigned
 884              	.LVL77:
 418:Core/Src/SEGGER_RTT_printf.c ****       case 's':
 885              		.loc 1 418 9 view .LVU307
 446:Core/Src/SEGGER_RTT_printf.c **** 
 886              		.loc 1 446 22 is_stmt 0 view .LVU308
 887 012a 0A9F     		ldr	r7, [sp, #40]
 888              	.L86:
 442:Core/Src/SEGGER_RTT_printf.c ****     } else {
 889              		.loc 1 442 7 is_stmt 1 view .LVU309
 446:Core/Src/SEGGER_RTT_printf.c **** 
 890              		.loc 1 446 35 is_stmt 0 view .LVU310
 891 012c 002F     		cmp	r7, #0
 442:Core/Src/SEGGER_RTT_printf.c ****     } else {
 892              		.loc 1 442 14 view .LVU311
 893 012e 05F10104 		add	r4, r5, #1
 894              	.LVL78:
 446:Core/Src/SEGGER_RTT_printf.c **** 
 895              		.loc 1 446 35 is_stmt 1 view .LVU312
 896 0132 94DB     		blt	.L68
 332:Core/Src/SEGGER_RTT_printf.c ****     c = *sFormat;
 897              		.loc 1 332 3 view .LVU313
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 29


 333:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 898              		.loc 1 333 5 view .LVU314
 333:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 899              		.loc 1 333 7 is_stmt 0 view .LVU315
 900 0134 14F8013B 		ldrb	r3, [r4], #1	@ zero_extendqisi2
 901              	.LVL79:
 334:Core/Src/SEGGER_RTT_printf.c ****     if (c == 0u) {
 902              		.loc 1 334 5 is_stmt 1 view .LVU316
 335:Core/Src/SEGGER_RTT_printf.c ****       break;
 903              		.loc 1 335 5 view .LVU317
 335:Core/Src/SEGGER_RTT_printf.c ****       break;
 904              		.loc 1 335 8 is_stmt 0 view .LVU318
 905 0138 002B     		cmp	r3, #0
 906 013a 7FF477AF 		bne	.L195
 907              	.L69:
 448:Core/Src/SEGGER_RTT_printf.c ****     //
 908              		.loc 1 448 3 is_stmt 1 view .LVU319
 448:Core/Src/SEGGER_RTT_printf.c ****     //
 909              		.loc 1 448 6 is_stmt 0 view .LVU320
 910 013e 002F     		cmp	r7, #0
 911 0140 8DDD     		ble	.L68
 452:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 912              		.loc 1 452 5 is_stmt 1 view .LVU321
 452:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 913              		.loc 1 452 19 is_stmt 0 view .LVU322
 914 0142 099C     		ldr	r4, [sp, #36]
 915              	.LVL80:
 452:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 916              		.loc 1 452 8 view .LVU323
 917 0144 002C     		cmp	r4, #0
 918 0146 40F01C81 		bne	.L196
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 919              		.loc 1 455 5 is_stmt 1 view .LVU324
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 920              		.loc 1 455 28 is_stmt 0 view .LVU325
 921 014a 2744     		add	r7, r7, r4
 922              	.LVL81:
 923              	.L203:
 924              		.loc 1 458 1 view .LVU326
 925 014c 3846     		mov	r0, r7
 926 014e 1DB0     		add	sp, sp, #116
 927              		.cfi_remember_state
 928              		.cfi_def_cfa_offset 36
 929              		@ sp needed
 930 0150 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 931              	.LVL82:
 932              	.L89:
 933              		.cfi_restore_state
 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 934              		.loc 1 411 9 is_stmt 1 view .LVU327
 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 935              		.loc 1 411 11 is_stmt 0 view .LVU328
 936 0154 DBF80000 		ldr	r0, [fp]
 412:Core/Src/SEGGER_RTT_printf.c ****         break;
 937              		.loc 1 412 9 view .LVU329
 938 0158 0A22     		movs	r2, #10
 939 015a DDE7     		b	.L187
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 30


 940              	.L90:
 941              	.LBB99:
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 942              		.loc 1 421 11 is_stmt 1 view .LVU330
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 943              		.loc 1 421 24 is_stmt 0 view .LVU331
 944 015c DBF80030 		ldr	r3, [fp]
 945 0160 1A1D     		adds	r2, r3, #4
 946 0162 CBF80020 		str	r2, [fp]
 947 0166 1E68     		ldr	r6, [r3]
 948              	.LBB100:
 949              	.LBB101:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 950              		.loc 1 123 14 view .LVU332
 951 0168 4FF00008 		mov	r8, #0
 952              	.L140:
 953              	.LVL83:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 954              		.loc 1 123 14 view .LVU333
 955              	.LBE101:
 956              	.LBE100:
 422:Core/Src/SEGGER_RTT_printf.c ****             c = *s;
 957              		.loc 1 422 11 is_stmt 1 view .LVU334
 423:Core/Src/SEGGER_RTT_printf.c ****             s++;
 958              		.loc 1 423 13 view .LVU335
 428:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 959              		.loc 1 428 12 view .LVU336
 960              	.LBB105:
 961              	.LBB102:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 962              		.loc 1 112 5 view .LVU337
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 963              		.loc 1 119 3 view .LVU338
 964              	.LBE102:
 965              	.LBE105:
 423:Core/Src/SEGGER_RTT_printf.c ****             s++;
 966              		.loc 1 423 15 is_stmt 0 view .LVU339
 967 016c 16F8010B 		ldrb	r0, [r6], #1	@ zero_extendqisi2
 968              	.LVL84:
 424:Core/Src/SEGGER_RTT_printf.c ****             if (c == '\0') {
 969              		.loc 1 424 13 is_stmt 1 view .LVU340
 425:Core/Src/SEGGER_RTT_printf.c ****               break;
 970              		.loc 1 425 13 view .LVU341
 971              	.LBB106:
 972              	.LBI100:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 973              		.loc 1 107 13 view .LVU342
 974              	.LBB103:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 975              		.loc 1 108 3 view .LVU343
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 976              		.loc 1 110 3 view .LVU344
 977              	.LBE103:
 978              	.LBE106:
 425:Core/Src/SEGGER_RTT_printf.c ****               break;
 979              		.loc 1 425 16 is_stmt 0 view .LVU345
 980 0170 0028     		cmp	r0, #0
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 31


 981 0172 DBD0     		beq	.L86
 982              	.LBB107:
 983              	.LBB104:
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 984              		.loc 1 111 22 view .LVU346
 985 0174 DDE90843 		ldrd	r4, r3, [sp, #32]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 986              		.loc 1 111 12 view .LVU347
 987 0178 5A1C     		adds	r2, r3, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 988              		.loc 1 111 6 view .LVU348
 989 017a A242     		cmp	r2, r4
 990 017c 05D8     		bhi	.L119
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 991              		.loc 1 114 19 view .LVU349
 992 017e 0137     		adds	r7, r7, #1
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 993              		.loc 1 112 25 view .LVU350
 994 0180 0799     		ldr	r1, [sp, #28]
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 995              		.loc 1 114 19 view .LVU351
 996 0182 CDE90927 		strd	r2, r7, [sp, #36]
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 997              		.loc 1 112 25 view .LVU352
 998 0186 C854     		strb	r0, [r1, r3]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 999              		.loc 1 113 5 is_stmt 1 view .LVU353
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1000              		.loc 1 114 19 is_stmt 0 view .LVU354
 1001 0188 1346     		mov	r3, r2
 1002              	.L119:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1003              		.loc 1 119 6 view .LVU355
 1004 018a 9C42     		cmp	r4, r3
 1005 018c EED1     		bne	.L140
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1006              		.loc 1 120 5 is_stmt 1 view .LVU356
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1007              		.loc 1 120 9 is_stmt 0 view .LVU357
 1008 018e 0799     		ldr	r1, [sp, #28]
 1009 0190 0B98     		ldr	r0, [sp, #44]
 1010              	.LVL85:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1011              		.loc 1 120 9 view .LVU358
 1012 0192 2246     		mov	r2, r4
 1013 0194 FFF7FEFF 		bl	SEGGER_RTT_Write
 1014              	.LVL86:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1015              		.loc 1 120 8 view .LVU359
 1016 0198 A042     		cmp	r0, r4
 1017 019a 7FF45EAF 		bne	.L96
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1018              		.loc 1 123 7 is_stmt 1 view .LVU360
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1019              		.loc 1 123 14 is_stmt 0 view .LVU361
 1020 019e CDF82480 		str	r8, [sp, #36]
 1021              	.LVL87:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 32


 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1022              		.loc 1 123 14 view .LVU362
 1023              	.LBE104:
 1024              	.LBE107:
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 1025              		.loc 1 429 43 is_stmt 1 view .LVU363
 1026 01a2 E3E7     		b	.L140
 1027              	.LVL88:
 1028              	.L91:
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 1029              		.loc 1 429 43 is_stmt 0 view .LVU364
 1030              	.LBE99:
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 1031              		.loc 1 433 9 is_stmt 1 view .LVU365
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 1032              		.loc 1 433 11 is_stmt 0 view .LVU366
 1033 01a4 DBF80030 		ldr	r3, [fp]
 434:Core/Src/SEGGER_RTT_printf.c ****         break;
 1034              		.loc 1 434 9 view .LVU367
 1035 01a8 1E68     		ldr	r6, [r3]
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 1036              		.loc 1 433 11 view .LVU368
 1037 01aa 0433     		adds	r3, r3, #4
 1038              	.LBB108:
 1039              	.LBB109:
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 1040              		.loc 1 146 17 view .LVU369
 1041 01ac 0F2E     		cmp	r6, #15
 1042              	.LBE109:
 1043              	.LBE108:
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 1044              		.loc 1 433 11 view .LVU370
 1045 01ae CBF80030 		str	r3, [fp]
 434:Core/Src/SEGGER_RTT_printf.c ****         break;
 1046              		.loc 1 434 9 is_stmt 1 view .LVU371
 1047              	.LVL89:
 1048              	.LBB120:
 1049              	.LBI108:
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 1050              		.loc 1 132 13 view .LVU372
 1051              	.LBB118:
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 1052              		.loc 1 146 17 view .LVU373
 1053 01b2 03D9     		bls	.L122
 1054 01b4 3346     		mov	r3, r6
 1055              	.LVL90:
 1056              	.L123:
 147:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 1057              		.loc 1 147 5 view .LVU374
 147:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 1058              		.loc 1 147 12 is_stmt 0 view .LVU375
 1059 01b6 1B09     		lsrs	r3, r3, #4
 1060              	.LVL91:
 148:Core/Src/SEGGER_RTT_printf.c ****   }
 1061              		.loc 1 148 5 is_stmt 1 view .LVU376
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 1062              		.loc 1 146 17 view .LVU377
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 33


 1063 01b8 0F2B     		cmp	r3, #15
 1064 01ba FCD8     		bhi	.L123
 1065              	.LVL92:
 1066              	.L122:
 150:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 1067              		.loc 1 150 3 view .LVU378
 156:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1068              		.loc 1 156 3 view .LVU379
 157:Core/Src/SEGGER_RTT_printf.c ****       if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 1069              		.loc 1 157 5 view .LVU380
 158:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 1070              		.loc 1 158 7 view .LVU381
 161:Core/Src/SEGGER_RTT_printf.c ****       }
 1071              		.loc 1 161 9 view .LVU382
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1072              		.loc 1 163 33 view .LVU383
 172:Core/Src/SEGGER_RTT_printf.c ****     //
 1073              		.loc 1 172 3 view .LVU384
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
 1074              		.loc 1 180 9 view .LVU385
 187:Core/Src/SEGGER_RTT_printf.c ****     }
 1075              		.loc 1 187 7 view .LVU386
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1076              		.loc 1 178 11 view .LVU387
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1077              		.loc 1 178 5 view .LVU388
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 1078              		.loc 1 179 7 view .LVU389
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
 1079              		.loc 1 180 9 view .LVU390
 187:Core/Src/SEGGER_RTT_printf.c ****     }
 1080              		.loc 1 187 7 view .LVU391
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1081              		.loc 1 178 11 view .LVU392
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1082              		.loc 1 178 5 view .LVU393
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 1083              		.loc 1 179 7 view .LVU394
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
 1084              		.loc 1 180 9 view .LVU395
 187:Core/Src/SEGGER_RTT_printf.c ****     }
 1085              		.loc 1 187 7 view .LVU396
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1086              		.loc 1 178 11 view .LVU397
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1087              		.loc 1 178 5 view .LVU398
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 1088              		.loc 1 179 7 view .LVU399
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
 1089              		.loc 1 180 9 view .LVU400
 187:Core/Src/SEGGER_RTT_printf.c ****     }
 1090              		.loc 1 187 7 view .LVU401
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1091              		.loc 1 178 11 view .LVU402
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1092              		.loc 1 178 5 view .LVU403
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 34


 1093              		.loc 1 179 7 view .LVU404
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
 1094              		.loc 1 180 9 view .LVU405
 187:Core/Src/SEGGER_RTT_printf.c ****     }
 1095              		.loc 1 187 7 view .LVU406
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1096              		.loc 1 178 11 view .LVU407
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1097              		.loc 1 178 5 view .LVU408
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 1098              		.loc 1 179 7 view .LVU409
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
 1099              		.loc 1 180 9 view .LVU410
 187:Core/Src/SEGGER_RTT_printf.c ****     }
 1100              		.loc 1 187 7 view .LVU411
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1101              		.loc 1 178 11 view .LVU412
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1102              		.loc 1 178 5 view .LVU413
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 1103              		.loc 1 179 7 view .LVU414
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
 1104              		.loc 1 180 9 view .LVU415
 187:Core/Src/SEGGER_RTT_printf.c ****     }
 1105              		.loc 1 187 7 view .LVU416
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1106              		.loc 1 178 11 view .LVU417
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 1107              		.loc 1 178 5 view .LVU418
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 1108              		.loc 1 179 7 view .LVU419
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 1109              		.loc 1 182 9 view .LVU420
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 1110              		.loc 1 183 9 view .LVU421
 1111              	.LBE118:
 1112              	.LBE120:
 1113              	.LBB121:
 1114              	.LBB95:
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1115              		.loc 1 110 7 is_stmt 0 view .LVU422
 1116 01bc DDE90893 		ldrd	r9, r3, [sp, #32]
 1117 01c0 4FF08054 		mov	r4, #268435456
 1118              	.LBE95:
 1119              	.LBE121:
 1120              	.LBB122:
 1121              	.LBB119:
 1122              	.LBB110:
 1123              	.LBB111:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1124              		.loc 1 123 14 view .LVU423
 1125 01c4 4FF00008 		mov	r8, #0
 1126 01c8 04E0     		b	.L139
 1127              	.LVL93:
 1128              	.L125:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1129              		.loc 1 123 14 view .LVU424
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 35


 1130              	.LBE111:
 1131              	.LBE110:
 196:Core/Src/SEGGER_RTT_printf.c ****         break;
 1132              		.loc 1 196 7 is_stmt 1 view .LVU425
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 1133              		.loc 1 199 7 view .LVU426
 200:Core/Src/SEGGER_RTT_printf.c ****     //
 1134              		.loc 1 200 14 is_stmt 0 view .LVU427
 1135 01ca 0F2C     		cmp	r4, #15
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 1136              		.loc 1 199 13 view .LVU428
 1137 01cc 4FEA1412 		lsr	r2, r4, #4
 1138              	.LVL94:
 200:Core/Src/SEGGER_RTT_printf.c ****     //
 1139              		.loc 1 200 14 is_stmt 1 view .LVU429
 1140 01d0 ACD9     		bls	.L86
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 1141              		.loc 1 199 13 is_stmt 0 view .LVU430
 1142 01d2 1446     		mov	r4, r2
 1143              	.LVL95:
 1144              	.L139:
 192:Core/Src/SEGGER_RTT_printf.c ****       Div = v / Digit;
 1145              		.loc 1 192 5 is_stmt 1 view .LVU431
 193:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 1146              		.loc 1 193 7 view .LVU432
 194:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, _aV2C[Div]);
 1147              		.loc 1 194 7 view .LVU433
 1148              	.LBB115:
 1149              	.LBB112:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1150              		.loc 1 112 5 view .LVU434
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1151              		.loc 1 119 3 view .LVU435
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1152              		.loc 1 111 12 is_stmt 0 view .LVU436
 1153 01d4 591C     		adds	r1, r3, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1154              		.loc 1 111 6 view .LVU437
 1155 01d6 4945     		cmp	r1, r9
 1156 01d8 B6FBF4F0 		udiv	r0, r6, r4
 1157              	.LVL96:
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1158              		.loc 1 111 6 view .LVU438
 1159 01dc 04FB1066 		mls	r6, r4, r0, r6
 1160              	.LVL97:
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1161              		.loc 1 111 6 view .LVU439
 1162              	.LBE112:
 1163              	.LBE115:
 195:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 1164              		.loc 1 195 7 is_stmt 1 view .LVU440
 1165              	.LBB116:
 1166              	.LBI110:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 1167              		.loc 1 107 13 view .LVU441
 1168              	.LBB113:
 108:Core/Src/SEGGER_RTT_printf.c **** 
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 36


 1169              		.loc 1 108 3 view .LVU442
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1170              		.loc 1 110 3 view .LVU443
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1171              		.loc 1 111 3 view .LVU444
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1172              		.loc 1 111 6 is_stmt 0 view .LVU445
 1173 01e0 08D8     		bhi	.L124
 1174              	.LBE113:
 1175              	.LBE116:
 193:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 1176              		.loc 1 193 11 view .LVU446
 1177 01e2 0246     		mov	r2, r0
 1178              	.LBB117:
 1179              	.LBB114:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1180              		.loc 1 112 25 view .LVU447
 1181 01e4 A948     		ldr	r0, .L205
 1182              	.LVL98:
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1183              		.loc 1 114 19 view .LVU448
 1184 01e6 0137     		adds	r7, r7, #1
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1185              		.loc 1 112 25 view .LVU449
 1186 01e8 805C     		ldrb	r0, [r0, r2]	@ zero_extendqisi2
 1187 01ea 079A     		ldr	r2, [sp, #28]
 1188              	.LVL99:
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1189              		.loc 1 114 19 view .LVU450
 1190 01ec CDE90917 		strd	r1, r7, [sp, #36]
 1191              	.LVL100:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1192              		.loc 1 112 25 view .LVU451
 1193 01f0 D054     		strb	r0, [r2, r3]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 1194              		.loc 1 113 5 is_stmt 1 view .LVU452
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1195              		.loc 1 114 5 view .LVU453
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1196              		.loc 1 114 19 is_stmt 0 view .LVU454
 1197 01f2 0B46     		mov	r3, r1
 1198              	.L124:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1199              		.loc 1 119 6 view .LVU455
 1200 01f4 9945     		cmp	r9, r3
 1201 01f6 E8D1     		bne	.L125
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1202              		.loc 1 120 5 is_stmt 1 view .LVU456
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1203              		.loc 1 120 9 is_stmt 0 view .LVU457
 1204 01f8 0799     		ldr	r1, [sp, #28]
 1205 01fa 0B98     		ldr	r0, [sp, #44]
 1206 01fc 4A46     		mov	r2, r9
 1207 01fe FFF7FEFF 		bl	SEGGER_RTT_Write
 1208              	.LVL101:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1209              		.loc 1 120 8 view .LVU458
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 37


 1210 0202 4845     		cmp	r0, r9
 1211 0204 7FF429AF 		bne	.L96
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1212              		.loc 1 123 7 is_stmt 1 view .LVU459
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1213              		.loc 1 123 14 is_stmt 0 view .LVU460
 1214 0208 CDF82480 		str	r8, [sp, #36]
 1215 020c 0023     		movs	r3, #0
 1216 020e DCE7     		b	.L125
 1217              	.LVL102:
 1218              	.L92:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1219              		.loc 1 123 14 view .LVU461
 1220              	.LBE114:
 1221              	.LBE117:
 1222              	.LBE119:
 1223              	.LBE122:
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 1224              		.loc 1 407 9 is_stmt 1 view .LVU462
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 1225              		.loc 1 407 11 is_stmt 0 view .LVU463
 1226 0210 DBF80020 		ldr	r2, [fp]
 1227 0214 D2F80080 		ldr	r8, [r2]
 408:Core/Src/SEGGER_RTT_printf.c ****         break;
 1228              		.loc 1 408 9 is_stmt 1 view .LVU464
 1229              	.LVL103:
 1230              	.LBB123:
 1231              	.LBI62:
 222:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 1232              		.loc 1 222 13 view .LVU465
 1233              	.LBB88:
 223:Core/Src/SEGGER_RTT_printf.c ****   int Number;
 1234              		.loc 1 223 3 view .LVU466
 224:Core/Src/SEGGER_RTT_printf.c **** 
 1235              		.loc 1 224 3 view .LVU467
 226:Core/Src/SEGGER_RTT_printf.c **** 
 1236              		.loc 1 226 3 view .LVU468
 1237              	.LBE88:
 1238              	.LBE123:
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 1239              		.loc 1 407 11 is_stmt 0 view .LVU469
 1240 0218 0432     		adds	r2, r2, #4
 1241 021a CBF80020 		str	r2, [fp]
 1242              	.LBB124:
 1243              	.LBB89:
 226:Core/Src/SEGGER_RTT_printf.c **** 
 1244              		.loc 1 226 10 view .LVU470
 1245 021e 88EAE872 		eor	r2, r8, r8, asr #31
 1246 0222 A2EBE872 		sub	r2, r2, r8, asr #31
 1247              	.LVL104:
 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 1248              		.loc 1 231 3 is_stmt 1 view .LVU471
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 1249              		.loc 1 232 3 view .LVU472
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 1250              		.loc 1 232 17 view .LVU473
 1251 0226 092A     		cmp	r2, #9
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 38


 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 1252              		.loc 1 231 9 is_stmt 0 view .LVU474
 1253 0228 4FF00109 		mov	r9, #1
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 1254              		.loc 1 232 17 view .LVU475
 1255 022c 08DD     		ble	.L97
 1256              	.LVL105:
 1257              	.L98:
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 1258              		.loc 1 233 5 is_stmt 1 view .LVU476
 1259 022e 1146     		mov	r1, r2
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 1260              		.loc 1 232 17 is_stmt 0 view .LVU477
 1261 0230 6329     		cmp	r1, #99
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 1262              		.loc 1 233 12 view .LVU478
 1263 0232 AAFB0202 		umull	r0, r2, r10, r2
 1264              	.LVL106:
 234:Core/Src/SEGGER_RTT_printf.c ****   }
 1265              		.loc 1 234 10 view .LVU479
 1266 0236 09F10109 		add	r9, r9, #1
 1267              	.LVL107:
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 1268              		.loc 1 233 12 view .LVU480
 1269 023a 4FEAD202 		lsr	r2, r2, #3
 1270              	.LVL108:
 234:Core/Src/SEGGER_RTT_printf.c ****   }
 1271              		.loc 1 234 5 is_stmt 1 view .LVU481
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 1272              		.loc 1 232 17 view .LVU482
 1273 023e F6DC     		bgt	.L98
 1274              	.LVL109:
 1275              	.L97:
 236:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 1276              		.loc 1 236 3 view .LVU483
 1277 0240 9945     		cmp	r9, r3
 1278 0242 38BF     		it	cc
 1279 0244 9946     		movcc	r9, r3
 1280              	.LVL110:
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 1281              		.loc 1 239 3 view .LVU484
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 1282              		.loc 1 239 6 is_stmt 0 view .LVU485
 1283 0246 002C     		cmp	r4, #0
 1284 0248 5DD1     		bne	.L197
 1285              	.LVL111:
 1286              	.L138:
 261:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 1287              		.loc 1 261 5 is_stmt 1 view .LVU486
 261:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 1288              		.loc 1 261 8 is_stmt 0 view .LVU487
 1289 024a B8F1000F 		cmp	r8, #0
 1290 024e C0F29F80 		blt	.L198
 264:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 1291              		.loc 1 264 12 is_stmt 1 view .LVU488
 264:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 1292              		.loc 1 264 15 is_stmt 0 view .LVU489
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 39


 1293 0252 7207     		lsls	r2, r6, #29
 1294 0254 00F1BF80 		bmi	.L199
 1295              	.L110:
 1296              	.LVL112:
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 1297              		.loc 1 273 7 is_stmt 1 view .LVU490
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 1298              		.loc 1 273 74 is_stmt 0 view .LVU491
 1299 0258 06F00302 		and	r2, r6, #3
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 1300              		.loc 1 273 10 view .LVU492
 1301 025c 022A     		cmp	r2, #2
 1302 025e 00F0D680 		beq	.L200
 1303              	.LVL113:
 1304              	.L135:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 1305              		.loc 1 288 9 is_stmt 1 view .LVU493
 1306 0262 CDE90046 		strd	r4, r6, [sp]
 1307 0266 4146     		mov	r1, r8
 1308 0268 0A22     		movs	r2, #10
 1309 026a 07A8     		add	r0, sp, #28
 1310              	.LVL114:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 1311              		.loc 1 288 9 is_stmt 0 view .LVU494
 1312 026c FFF7FEFF 		bl	_PrintUnsigned
 1313              	.LVL115:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 1314              		.loc 1 288 9 view .LVU495
 1315              	.LBE89:
 1316              	.LBE124:
 446:Core/Src/SEGGER_RTT_printf.c **** 
 1317              		.loc 1 446 22 view .LVU496
 1318 0270 0A9F     		ldr	r7, [sp, #40]
 1319 0272 5BE7     		b	.L86
 1320              	.LVL116:
 1321              	.L93:
 1322              	.LBB125:
 400:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 1323              		.loc 1 400 9 is_stmt 1 view .LVU497
 401:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 1324              		.loc 1 401 9 view .LVU498
 1325              	.LBB126:
 1326              	.LBB127:
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1327              		.loc 1 111 22 is_stmt 0 view .LVU499
 1328 0274 DDE90843 		ldrd	r4, r3, [sp, #32]
 1329              	.LBE127:
 1330              	.LBE126:
 401:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 1331              		.loc 1 401 11 view .LVU500
 1332 0278 DBF80010 		ldr	r1, [fp]
 1333 027c 0A1D     		adds	r2, r1, #4
 1334 027e CBF80020 		str	r2, [fp]
 402:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, c0);
 1335              		.loc 1 402 9 is_stmt 1 view .LVU501
 1336              	.LVL117:
 403:Core/Src/SEGGER_RTT_printf.c ****         break;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 40


 1337              		.loc 1 403 9 view .LVU502
 1338              	.LBB131:
 1339              	.LBI126:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 1340              		.loc 1 107 13 view .LVU503
 1341              	.LBB128:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 1342              		.loc 1 108 3 view .LVU504
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1343              		.loc 1 110 3 view .LVU505
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1344              		.loc 1 111 3 view .LVU506
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1345              		.loc 1 111 12 is_stmt 0 view .LVU507
 1346 0282 5A1C     		adds	r2, r3, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1347              		.loc 1 111 6 view .LVU508
 1348 0284 A242     		cmp	r2, r4
 1349 0286 06D8     		bhi	.L126
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1350              		.loc 1 112 5 is_stmt 1 view .LVU509
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1351              		.loc 1 114 19 is_stmt 0 view .LVU510
 1352 0288 0137     		adds	r7, r7, #1
 1353              	.LBE128:
 1354              	.LBE131:
 402:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, c0);
 1355              		.loc 1 402 12 view .LVU511
 1356 028a 0868     		ldr	r0, [r1]
 1357              	.LBB132:
 1358              	.LBB129:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1359              		.loc 1 112 25 view .LVU512
 1360 028c 0799     		ldr	r1, [sp, #28]
 1361              	.LVL118:
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1362              		.loc 1 114 19 view .LVU513
 1363 028e CDE90927 		strd	r2, r7, [sp, #36]
 1364              	.LBE129:
 1365              	.LBE132:
 402:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, c0);
 1366              		.loc 1 402 12 view .LVU514
 1367 0292 C854     		strb	r0, [r1, r3]
 1368              	.LBB133:
 1369              	.LBB130:
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 1370              		.loc 1 113 5 is_stmt 1 view .LVU515
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1371              		.loc 1 114 5 view .LVU516
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1372              		.loc 1 114 19 is_stmt 0 view .LVU517
 1373 0294 1346     		mov	r3, r2
 1374              	.LVL119:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1375              		.loc 1 119 3 is_stmt 1 view .LVU518
 1376              	.L126:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 41


 1377              		.loc 1 119 3 is_stmt 0 view .LVU519
 1378              	.LBE130:
 1379              	.LBE133:
 1380              	.LBE125:
 1381              	.LBB134:
 1382              	.LBB135:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1383              		.loc 1 119 3 is_stmt 1 view .LVU520
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1384              		.loc 1 119 6 is_stmt 0 view .LVU521
 1385 0296 9C42     		cmp	r4, r3
 1386 0298 7FF448AF 		bne	.L86
 1387              	.L201:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1388              		.loc 1 120 5 is_stmt 1 view .LVU522
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1389              		.loc 1 120 9 is_stmt 0 view .LVU523
 1390 029c 0799     		ldr	r1, [sp, #28]
 1391 029e 0B98     		ldr	r0, [sp, #44]
 1392 02a0 2246     		mov	r2, r4
 1393 02a2 FFF7FEFF 		bl	SEGGER_RTT_Write
 1394              	.LVL120:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1395              		.loc 1 120 8 view .LVU524
 1396 02a6 A042     		cmp	r0, r4
 1397 02a8 7FF4D7AE 		bne	.L96
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1398              		.loc 1 123 7 is_stmt 1 view .LVU525
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1399              		.loc 1 123 14 is_stmt 0 view .LVU526
 1400 02ac 0023     		movs	r3, #0
 1401              	.LBE135:
 1402              	.LBE134:
 446:Core/Src/SEGGER_RTT_printf.c **** 
 1403              		.loc 1 446 22 view .LVU527
 1404 02ae 0A9F     		ldr	r7, [sp, #40]
 1405              	.LBB138:
 1406              	.LBB136:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1407              		.loc 1 123 14 view .LVU528
 1408 02b0 0993     		str	r3, [sp, #36]
 1409 02b2 3BE7     		b	.L86
 1410              	.LVL121:
 1411              	.L193:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1412              		.loc 1 123 14 view .LVU529
 1413              	.LBE136:
 1414              	.LBE138:
 1415              	.LBB139:
 1416              	.LBB96:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1417              		.loc 1 123 7 is_stmt 1 view .LVU530
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1418              		.loc 1 123 14 is_stmt 0 view .LVU531
 1419 02b4 0023     		movs	r3, #0
 1420 02b6 0993     		str	r3, [sp, #36]
 1421              	.LVL122:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 42


 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1422              		.loc 1 123 14 view .LVU532
 1423 02b8 B3E6     		b	.L132
 1424              	.LVL123:
 1425              	.L194:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1426              		.loc 1 123 14 view .LVU533
 1427              	.LBE96:
 1428              	.LBE139:
 373:Core/Src/SEGGER_RTT_printf.c ****         do {
 1429              		.loc 1 373 9 is_stmt 1 view .LVU534
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 1430              		.loc 1 375 13 is_stmt 0 view .LVU535
 1431 02ba 6978     		ldrb	r1, [r5, #1]	@ zero_extendqisi2
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1432              		.loc 1 376 14 view .LVU536
 1433 02bc A1F13003 		sub	r3, r1, #48
 1434 02c0 092B     		cmp	r3, #9
 373:Core/Src/SEGGER_RTT_printf.c ****         do {
 1435              		.loc 1 373 16 view .LVU537
 1436 02c2 05F10105 		add	r5, r5, #1
 1437              	.LVL124:
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 1438              		.loc 1 374 9 is_stmt 1 view .LVU538
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 1439              		.loc 1 375 11 view .LVU539
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1440              		.loc 1 376 11 view .LVU540
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 1441              		.loc 1 370 17 is_stmt 0 view .LVU541
 1442 02c6 4FF00003 		mov	r3, #0
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1443              		.loc 1 376 14 view .LVU542
 1444 02ca 3FF6F6AE 		bhi	.L185
 1445              	.LVL125:
 1446              	.L82:
 379:Core/Src/SEGGER_RTT_printf.c ****           NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 1447              		.loc 1 379 11 is_stmt 1 view .LVU543
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 1448              		.loc 1 380 11 view .LVU544
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 1449              		.loc 1 380 33 is_stmt 0 view .LVU545
 1450 02ce 03EB8303 		add	r3, r3, r3, lsl #2
 1451              	.LVL126:
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 1452              		.loc 1 380 39 view .LVU546
 1453 02d2 01EB4303 		add	r3, r1, r3, lsl #1
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 1454              		.loc 1 375 13 view .LVU547
 1455 02d6 15F8011F 		ldrb	r1, [r5, #1]!	@ zero_extendqisi2
 1456              	.LVL127:
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1457              		.loc 1 376 14 view .LVU548
 1458 02da A1F13002 		sub	r2, r1, #48
 1459 02de 092A     		cmp	r2, #9
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 1460              		.loc 1 380 21 view .LVU549
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 43


 1461 02e0 A3F13003 		sub	r3, r3, #48
 1462              	.LVL128:
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 1463              		.loc 1 374 12 is_stmt 1 view .LVU550
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 1464              		.loc 1 374 9 view .LVU551
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 1465              		.loc 1 375 11 view .LVU552
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1466              		.loc 1 376 11 view .LVU553
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1467              		.loc 1 376 14 is_stmt 0 view .LVU554
 1468 02e4 F3D9     		bls	.L82
 1469 02e6 E8E6     		b	.L185
 1470              	.LVL129:
 1471              	.L85:
 437:Core/Src/SEGGER_RTT_printf.c ****         break;
 1472              		.loc 1 437 9 is_stmt 1 view .LVU555
 1473              	.LBB140:
 1474              	.LBI134:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 1475              		.loc 1 107 13 view .LVU556
 1476              	.LBB137:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 1477              		.loc 1 108 3 view .LVU557
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1478              		.loc 1 110 3 view .LVU558
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1479              		.loc 1 111 22 is_stmt 0 view .LVU559
 1480 02e8 DDE90843 		ldrd	r4, r3, [sp, #32]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1481              		.loc 1 111 12 view .LVU560
 1482 02ec 5A1C     		adds	r2, r3, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1483              		.loc 1 111 6 view .LVU561
 1484 02ee A242     		cmp	r2, r4
 1485 02f0 D1D8     		bhi	.L126
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1486              		.loc 1 112 5 is_stmt 1 view .LVU562
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1487              		.loc 1 112 25 is_stmt 0 view .LVU563
 1488 02f2 0798     		ldr	r0, [sp, #28]
 1489 02f4 C154     		strb	r1, [r0, r3]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 1490              		.loc 1 113 5 is_stmt 1 view .LVU564
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1491              		.loc 1 114 5 view .LVU565
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1492              		.loc 1 114 19 is_stmt 0 view .LVU566
 1493 02f6 1346     		mov	r3, r2
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1494              		.loc 1 119 3 is_stmt 1 view .LVU567
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1495              		.loc 1 114 19 is_stmt 0 view .LVU568
 1496 02f8 0137     		adds	r7, r7, #1
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1497              		.loc 1 119 6 view .LVU569
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 44


 1498 02fa 9C42     		cmp	r4, r3
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1499              		.loc 1 114 19 view .LVU570
 1500 02fc CDE90927 		strd	r2, r7, [sp, #36]
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1501              		.loc 1 119 6 view .LVU571
 1502 0300 7FF414AF 		bne	.L86
 1503 0304 CAE7     		b	.L201
 1504              	.LVL130:
 1505              	.L197:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1506              		.loc 1 119 6 view .LVU572
 1507              	.LBE137:
 1508              	.LBE140:
 1509              	.LBB141:
 1510              	.LBB90:
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 1511              		.loc 1 239 25 view .LVU573
 1512 0306 B8F1000F 		cmp	r8, #0
 1513 030a 2BDB     		blt	.L100
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 1514              		.loc 1 239 37 view .LVU574
 1515 030c 7007     		lsls	r0, r6, #29
 1516 030e 29D4     		bmi	.L100
 1517              	.L101:
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1518              		.loc 1 246 3 is_stmt 1 view .LVU575
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1519              		.loc 1 246 6 is_stmt 0 view .LVU576
 1520 0310 B107     		lsls	r1, r6, #30
 1521 0312 01D5     		bpl	.L102
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1522              		.loc 1 246 53 view .LVU577
 1523 0314 002B     		cmp	r3, #0
 1524 0316 98D0     		beq	.L138
 1525              	.L102:
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1526              		.loc 1 246 75 view .LVU578
 1527 0318 16F00102 		ands	r2, r6, #1
 1528              	.LVL131:
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1529              		.loc 1 246 75 view .LVU579
 1530 031c 0392     		str	r2, [sp, #12]
 1531 031e 94D1     		bne	.L138
 247:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1532              		.loc 1 247 5 is_stmt 1 view .LVU580
 247:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1533              		.loc 1 247 8 is_stmt 0 view .LVU581
 1534 0320 002C     		cmp	r4, #0
 1535 0322 92D0     		beq	.L138
 1536 0324 CDE90463 		strd	r6, r3, [sp, #16]
 1537 0328 4B46     		mov	r3, r9
 1538              	.LVL132:
 247:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1539              		.loc 1 247 8 view .LVU582
 1540 032a A946     		mov	r9, r5
 1541              	.LVL133:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 45


 247:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1542              		.loc 1 247 8 view .LVU583
 1543 032c 1D46     		mov	r5, r3
 1544              	.LVL134:
 1545              	.L103:
 249:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 1546              		.loc 1 249 9 is_stmt 1 view .LVU584
 1547              	.LBB64:
 1548              	.LBB65:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1549              		.loc 1 112 5 view .LVU585
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1550              		.loc 1 119 3 view .LVU586
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1551              		.loc 1 119 3 is_stmt 0 view .LVU587
 1552              	.LBE65:
 1553              	.LBE64:
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1554              		.loc 1 248 33 view .LVU588
 1555 032e A542     		cmp	r5, r4
 1556 0330 12D2     		bcs	.L186
 1557              	.LBB69:
 1558              	.LBB66:
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1559              		.loc 1 110 7 view .LVU589
 1560 0332 0999     		ldr	r1, [sp, #36]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1561              		.loc 1 111 22 view .LVU590
 1562 0334 089E     		ldr	r6, [sp, #32]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1563              		.loc 1 111 12 view .LVU591
 1564 0336 4B1C     		adds	r3, r1, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1565              		.loc 1 111 6 view .LVU592
 1566 0338 B342     		cmp	r3, r6
 1567              	.LBE66:
 1568              	.LBE69:
 249:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 1569              		.loc 1 249 19 view .LVU593
 1570 033a 04F1FF34 		add	r4, r4, #-1
 1571              	.LVL135:
 250:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 1572              		.loc 1 250 9 is_stmt 1 view .LVU594
 1573              	.LBB70:
 1574              	.LBI64:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 1575              		.loc 1 107 13 view .LVU595
 1576              	.LBB67:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 1577              		.loc 1 108 3 view .LVU596
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1578              		.loc 1 110 3 view .LVU597
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1579              		.loc 1 111 3 view .LVU598
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1580              		.loc 1 111 6 is_stmt 0 view .LVU599
 1581 033e 07D8     		bhi	.L104
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 46


 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1582              		.loc 1 114 19 view .LVU600
 1583 0340 0137     		adds	r7, r7, #1
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1584              		.loc 1 112 25 view .LVU601
 1585 0342 0798     		ldr	r0, [sp, #28]
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1586              		.loc 1 114 19 view .LVU602
 1587 0344 CDE90937 		strd	r3, r7, [sp, #36]
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1588              		.loc 1 112 25 view .LVU603
 1589 0348 4FF02002 		mov	r2, #32
 1590 034c 4254     		strb	r2, [r0, r1]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 1591              		.loc 1 113 5 is_stmt 1 view .LVU604
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1592              		.loc 1 114 5 view .LVU605
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1593              		.loc 1 114 19 is_stmt 0 view .LVU606
 1594 034e 1946     		mov	r1, r3
 1595              	.LVL136:
 1596              	.L104:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1597              		.loc 1 119 6 view .LVU607
 1598 0350 8E42     		cmp	r6, r1
 1599 0352 09D0     		beq	.L202
 1600              	.LVL137:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1601              		.loc 1 119 6 view .LVU608
 1602              	.LBE67:
 1603              	.LBE70:
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 1604              		.loc 1 251 9 is_stmt 1 view .LVU609
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1605              		.loc 1 248 33 view .LVU610
 1606 0354 002C     		cmp	r4, #0
 1607 0356 EAD1     		bne	.L103
 1608              	.L186:
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1609              		.loc 1 248 33 is_stmt 0 view .LVU611
 1610 0358 2A46     		mov	r2, r5
 1611 035a DDE90463 		ldrd	r6, r3, [sp, #16]
 1612 035e 4D46     		mov	r5, r9
 1613              	.LVL138:
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1614              		.loc 1 248 33 view .LVU612
 1615 0360 9146     		mov	r9, r2
 1616              	.LVL139:
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1617              		.loc 1 248 33 view .LVU613
 1618 0362 72E7     		b	.L138
 1619              	.LVL140:
 1620              	.L100:
 240:Core/Src/SEGGER_RTT_printf.c ****   }
 1621              		.loc 1 240 5 is_stmt 1 view .LVU614
 240:Core/Src/SEGGER_RTT_printf.c ****   }
 1622              		.loc 1 240 15 is_stmt 0 view .LVU615
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 47


 1623 0364 013C     		subs	r4, r4, #1
 1624              	.LVL141:
 240:Core/Src/SEGGER_RTT_printf.c ****   }
 1625              		.loc 1 240 15 view .LVU616
 1626 0366 D3E7     		b	.L101
 1627              	.LVL142:
 1628              	.L202:
 1629              	.LBB71:
 1630              	.LBB68:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1631              		.loc 1 120 5 is_stmt 1 view .LVU617
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1632              		.loc 1 120 9 is_stmt 0 view .LVU618
 1633 0368 0799     		ldr	r1, [sp, #28]
 1634 036a 0B98     		ldr	r0, [sp, #44]
 1635 036c 3246     		mov	r2, r6
 1636 036e FFF7FEFF 		bl	SEGGER_RTT_Write
 1637              	.LVL143:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1638              		.loc 1 120 8 view .LVU619
 1639 0372 B042     		cmp	r0, r6
 1640 0374 7FF471AE 		bne	.L96
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1641              		.loc 1 123 7 is_stmt 1 view .LVU620
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1642              		.loc 1 123 14 is_stmt 0 view .LVU621
 1643 0378 039B     		ldr	r3, [sp, #12]
 1644 037a 0993     		str	r3, [sp, #36]
 1645              	.LVL144:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1646              		.loc 1 123 14 view .LVU622
 1647              	.LBE68:
 1648              	.LBE71:
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 1649              		.loc 1 251 9 is_stmt 1 view .LVU623
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1650              		.loc 1 248 33 view .LVU624
 1651 037c 002C     		cmp	r4, #0
 1652 037e D6D1     		bne	.L103
 1653 0380 EAE7     		b	.L186
 1654              	.LVL145:
 1655              	.L196:
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1656              		.loc 1 248 33 is_stmt 0 view .LVU625
 1657              	.LBE90:
 1658              	.LBE141:
 453:Core/Src/SEGGER_RTT_printf.c ****     }
 1659              		.loc 1 453 7 is_stmt 1 view .LVU626
 1660 0382 0298     		ldr	r0, [sp, #8]
 1661 0384 2246     		mov	r2, r4
 1662 0386 0CA9     		add	r1, sp, #48
 1663 0388 FFF7FEFF 		bl	SEGGER_RTT_Write
 1664              	.LVL146:
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 1665              		.loc 1 455 5 view .LVU627
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 1666              		.loc 1 455 28 is_stmt 0 view .LVU628
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 48


 1667 038c 2744     		add	r7, r7, r4
 1668 038e DDE6     		b	.L203
 1669              	.LVL147:
 1670              	.L198:
 1671              	.LBB142:
 1672              	.LBB91:
 262:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 1673              		.loc 1 262 7 is_stmt 1 view .LVU629
 1674              	.LBB72:
 1675              	.LBB73:
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1676              		.loc 1 111 22 is_stmt 0 view .LVU630
 1677 0390 DDE908C2 		ldrd	ip, r2, [sp, #32]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1678              		.loc 1 111 12 view .LVU631
 1679 0394 511C     		adds	r1, r2, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1680              		.loc 1 111 6 view .LVU632
 1681 0396 6145     		cmp	r1, ip
 1682              	.LBE73:
 1683              	.LBE72:
 262:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 1684              		.loc 1 262 9 view .LVU633
 1685 0398 C8F10008 		rsb	r8, r8, #0
 1686              	.LVL148:
 263:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 1687              		.loc 1 263 7 is_stmt 1 view .LVU634
 1688              	.LBB77:
 1689              	.LBI72:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 1690              		.loc 1 107 13 view .LVU635
 1691              	.LBB74:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 1692              		.loc 1 108 3 view .LVU636
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1693              		.loc 1 110 3 view .LVU637
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1694              		.loc 1 111 6 is_stmt 0 view .LVU638
 1695 039c 06D8     		bhi	.L108
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1696              		.loc 1 112 5 is_stmt 1 view .LVU639
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1697              		.loc 1 114 19 is_stmt 0 view .LVU640
 1698 039e 0137     		adds	r7, r7, #1
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1699              		.loc 1 112 25 view .LVU641
 1700 03a0 0798     		ldr	r0, [sp, #28]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 1701              		.loc 1 113 12 view .LVU642
 1702 03a2 CDE90917 		strd	r1, r7, [sp, #36]
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1703              		.loc 1 112 25 view .LVU643
 1704 03a6 2D27     		movs	r7, #45
 1705 03a8 8754     		strb	r7, [r0, r2]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 1706              		.loc 1 113 5 is_stmt 1 view .LVU644
 114:Core/Src/SEGGER_RTT_printf.c ****   }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 49


 1707              		.loc 1 114 5 view .LVU645
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1708              		.loc 1 114 19 is_stmt 0 view .LVU646
 1709 03aa 0A46     		mov	r2, r1
 1710              	.L108:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1711              		.loc 1 119 3 is_stmt 1 view .LVU647
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1712              		.loc 1 119 6 is_stmt 0 view .LVU648
 1713 03ac 6245     		cmp	r2, ip
 1714 03ae 7FF453AF 		bne	.L110
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1715              		.loc 1 120 5 is_stmt 1 view .LVU649
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1716              		.loc 1 120 9 is_stmt 0 view .LVU650
 1717 03b2 0799     		ldr	r1, [sp, #28]
 1718 03b4 0B98     		ldr	r0, [sp, #44]
 1719 03b6 0493     		str	r3, [sp, #16]
 1720 03b8 0392     		str	r2, [sp, #12]
 1721 03ba FFF7FEFF 		bl	SEGGER_RTT_Write
 1722              	.LVL149:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1723              		.loc 1 120 8 view .LVU651
 1724 03be 039A     		ldr	r2, [sp, #12]
 1725 03c0 049B     		ldr	r3, [sp, #16]
 1726 03c2 8242     		cmp	r2, r0
 1727 03c4 7FF449AE 		bne	.L96
 1728              	.LVL150:
 1729              	.L109:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1730              		.loc 1 120 8 view .LVU652
 1731              	.LBE74:
 1732              	.LBE77:
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1733              		.loc 1 269 20 view .LVU653
 1734 03c8 0A9F     		ldr	r7, [sp, #40]
 1735              	.LBB78:
 1736              	.LBB75:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1737              		.loc 1 123 14 view .LVU654
 1738 03ca 0022     		movs	r2, #0
 1739              	.LBE75:
 1740              	.LBE78:
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1741              		.loc 1 269 8 view .LVU655
 1742 03cc 9742     		cmp	r7, r2
 1743              	.LBB79:
 1744              	.LBB76:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1745              		.loc 1 123 14 view .LVU656
 1746 03ce 0992     		str	r2, [sp, #36]
 1747              	.LVL151:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1748              		.loc 1 123 14 view .LVU657
 1749              	.LBE76:
 1750              	.LBE79:
 268:Core/Src/SEGGER_RTT_printf.c ****     if (pBufferDesc->ReturnValue >= 0) {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 50


 1751              		.loc 1 268 5 is_stmt 1 view .LVU658
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1752              		.loc 1 269 5 view .LVU659
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1753              		.loc 1 269 8 is_stmt 0 view .LVU660
 1754 03d0 FFF6ACAE 		blt	.L86
 1755 03d4 40E7     		b	.L110
 1756              	.LVL152:
 1757              	.L199:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1758              		.loc 1 265 7 is_stmt 1 view .LVU661
 1759              	.LBB80:
 1760              	.LBI80:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 1761              		.loc 1 107 13 view .LVU662
 1762              	.LBB81:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 1763              		.loc 1 108 3 view .LVU663
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1764              		.loc 1 110 3 view .LVU664
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1765              		.loc 1 111 22 is_stmt 0 view .LVU665
 1766 03d6 DDE90821 		ldrd	r2, r1, [sp, #32]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1767              		.loc 1 111 12 view .LVU666
 1768 03da 01F1010C 		add	ip, r1, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1769              		.loc 1 111 6 view .LVU667
 1770 03de 9445     		cmp	ip, r2
 1771 03e0 06D8     		bhi	.L111
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1772              		.loc 1 112 5 is_stmt 1 view .LVU668
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1773              		.loc 1 114 19 is_stmt 0 view .LVU669
 1774 03e2 0137     		adds	r7, r7, #1
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1775              		.loc 1 112 25 view .LVU670
 1776 03e4 0798     		ldr	r0, [sp, #28]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 1777              		.loc 1 113 12 view .LVU671
 1778 03e6 CDE909C7 		strd	ip, r7, [sp, #36]
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1779              		.loc 1 112 25 view .LVU672
 1780 03ea 2B27     		movs	r7, #43
 1781 03ec 4754     		strb	r7, [r0, r1]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 1782              		.loc 1 113 5 is_stmt 1 view .LVU673
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1783              		.loc 1 114 5 view .LVU674
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1784              		.loc 1 114 19 is_stmt 0 view .LVU675
 1785 03ee 6146     		mov	r1, ip
 1786              	.L111:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1787              		.loc 1 119 3 is_stmt 1 view .LVU676
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1788              		.loc 1 119 6 is_stmt 0 view .LVU677
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 51


 1789 03f0 8A42     		cmp	r2, r1
 1790 03f2 7FF431AF 		bne	.L110
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1791              		.loc 1 120 5 is_stmt 1 view .LVU678
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1792              		.loc 1 120 9 is_stmt 0 view .LVU679
 1793 03f6 0799     		ldr	r1, [sp, #28]
 1794 03f8 0B98     		ldr	r0, [sp, #44]
 1795 03fa 0493     		str	r3, [sp, #16]
 1796 03fc 0392     		str	r2, [sp, #12]
 1797 03fe FFF7FEFF 		bl	SEGGER_RTT_Write
 1798              	.LVL153:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1799              		.loc 1 120 8 view .LVU680
 1800 0402 039A     		ldr	r2, [sp, #12]
 1801 0404 049B     		ldr	r3, [sp, #16]
 1802 0406 9042     		cmp	r0, r2
 1803 0408 7FF427AE 		bne	.L96
 1804 040c DCE7     		b	.L109
 1805              	.LVL154:
 1806              	.L200:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1807              		.loc 1 120 8 view .LVU681
 1808              	.LBE81:
 1809              	.LBE80:
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 1810              		.loc 1 273 126 view .LVU682
 1811 040e 002B     		cmp	r3, #0
 1812 0410 7FF427AF 		bne	.L135
 274:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1813              		.loc 1 274 9 is_stmt 1 view .LVU683
 274:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1814              		.loc 1 274 12 is_stmt 0 view .LVU684
 1815 0414 A4B3     		cbz	r4, .L117
 1816 0416 CDF80CB0 		str	fp, [sp, #12]
 1817 041a AB46     		mov	fp, r5
 1818 041c 1D46     		mov	r5, r3
 1819              	.LVL155:
 274:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1820              		.loc 1 274 12 view .LVU685
 1821 041e 03E0     		b	.L114
 1822              	.LVL156:
 1823              	.L116:
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1824              		.loc 1 278 13 is_stmt 1 view .LVU686
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1825              		.loc 1 275 37 view .LVU687
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1826              		.loc 1 278 28 is_stmt 0 view .LVU688
 1827 0420 0A9F     		ldr	r7, [sp, #40]
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1828              		.loc 1 278 16 view .LVU689
 1829 0422 002F     		cmp	r7, #0
 1830 0424 2EDB     		blt	.L181
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1831              		.loc 1 275 37 view .LVU690
 1832 0426 3CB3     		cbz	r4, .L182
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 52


 1833              	.L114:
 276:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 1834              		.loc 1 276 13 is_stmt 1 view .LVU691
 1835              	.LBB82:
 1836              	.LBB83:
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1837              		.loc 1 112 5 view .LVU692
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1838              		.loc 1 119 3 view .LVU693
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1839              		.loc 1 119 3 is_stmt 0 view .LVU694
 1840              	.LBE83:
 1841              	.LBE82:
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1842              		.loc 1 275 37 view .LVU695
 1843 0428 A145     		cmp	r9, r4
 1844 042a 1CD2     		bcs	.L204
 1845              	.LBB86:
 1846              	.LBB84:
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1847              		.loc 1 110 7 view .LVU696
 1848 042c 099A     		ldr	r2, [sp, #36]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1849              		.loc 1 111 22 view .LVU697
 1850 042e 089F     		ldr	r7, [sp, #32]
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1851              		.loc 1 111 12 view .LVU698
 1852 0430 501C     		adds	r0, r2, #1
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1853              		.loc 1 111 6 view .LVU699
 1854 0432 B842     		cmp	r0, r7
 1855              	.LBE84:
 1856              	.LBE86:
 276:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 1857              		.loc 1 276 23 view .LVU700
 1858 0434 04F1FF34 		add	r4, r4, #-1
 1859              	.LVL157:
 277:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 1860              		.loc 1 277 13 is_stmt 1 view .LVU701
 1861              	.LBB87:
 1862              	.LBI82:
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
 1863              		.loc 1 107 13 view .LVU702
 1864              	.LBB85:
 108:Core/Src/SEGGER_RTT_printf.c **** 
 1865              		.loc 1 108 3 view .LVU703
 110:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
 1866              		.loc 1 110 3 view .LVU704
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1867              		.loc 1 111 3 view .LVU705
 111:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
 1868              		.loc 1 111 6 is_stmt 0 view .LVU706
 1869 0438 08D8     		bhi	.L115
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1870              		.loc 1 114 19 view .LVU707
 1871 043a 0A99     		ldr	r1, [sp, #40]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 53


 1872              		.loc 1 113 12 view .LVU708
 1873 043c 0990     		str	r0, [sp, #36]
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1874              		.loc 1 114 19 view .LVU709
 1875 043e 0131     		adds	r1, r1, #1
 1876 0440 0A91     		str	r1, [sp, #40]
 112:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
 1877              		.loc 1 112 25 view .LVU710
 1878 0442 0799     		ldr	r1, [sp, #28]
 1879 0444 4FF03003 		mov	r3, #48
 1880 0448 8B54     		strb	r3, [r1, r2]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
 1881              		.loc 1 113 5 is_stmt 1 view .LVU711
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1882              		.loc 1 114 5 view .LVU712
 114:Core/Src/SEGGER_RTT_printf.c ****   }
 1883              		.loc 1 114 19 is_stmt 0 view .LVU713
 1884 044a 0246     		mov	r2, r0
 1885              	.LVL158:
 1886              	.L115:
 119:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 1887              		.loc 1 119 6 view .LVU714
 1888 044c 9742     		cmp	r7, r2
 1889 044e E7D1     		bne	.L116
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1890              		.loc 1 120 5 is_stmt 1 view .LVU715
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1891              		.loc 1 120 9 is_stmt 0 view .LVU716
 1892 0450 0799     		ldr	r1, [sp, #28]
 1893 0452 0B98     		ldr	r0, [sp, #44]
 1894              	.LVL159:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1895              		.loc 1 120 9 view .LVU717
 1896 0454 3A46     		mov	r2, r7
 1897 0456 FFF7FEFF 		bl	SEGGER_RTT_Write
 1898              	.LVL160:
 120:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 1899              		.loc 1 120 8 view .LVU718
 1900 045a 8742     		cmp	r7, r0
 1901 045c 7FF4FDAD 		bne	.L96
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1902              		.loc 1 123 7 is_stmt 1 view .LVU719
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1903              		.loc 1 123 14 is_stmt 0 view .LVU720
 1904 0460 0023     		movs	r3, #0
 1905 0462 0993     		str	r3, [sp, #36]
 1906 0464 DCE7     		b	.L116
 1907              	.LVL161:
 1908              	.L204:
 123:Core/Src/SEGGER_RTT_printf.c ****     }
 1909              		.loc 1 123 14 view .LVU721
 1910              	.LBE85:
 1911              	.LBE87:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1912              		.loc 1 284 22 view .LVU722
 1913 0466 0A9F     		ldr	r7, [sp, #40]
 284:Core/Src/SEGGER_RTT_printf.c ****         //
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 54


 1914              		.loc 1 284 10 view .LVU723
 1915 0468 002F     		cmp	r7, #0
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1916              		.loc 1 284 22 view .LVU724
 1917 046a 2B46     		mov	r3, r5
 1918 046c 5D46     		mov	r5, fp
 1919 046e DDF80CB0 		ldr	fp, [sp, #12]
 1920              	.LVL162:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1921              		.loc 1 284 7 is_stmt 1 view .LVU725
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1922              		.loc 1 284 10 is_stmt 0 view .LVU726
 1923 0472 FFF65BAE 		blt	.L86
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1924              		.loc 1 284 10 view .LVU727
 1925 0476 F4E6     		b	.L135
 1926              	.LVL163:
 1927              	.L182:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1928              		.loc 1 284 10 view .LVU728
 1929 0478 2B46     		mov	r3, r5
 1930 047a 5D46     		mov	r5, fp
 1931 047c DDF80CB0 		ldr	fp, [sp, #12]
 1932              	.LVL164:
 1933              	.L117:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1934              		.loc 1 284 10 view .LVU729
 1935              	.LBE91:
 1936              	.LBE142:
 1937              	.LBB143:
 1938              	.LBB97:
 1939 0480 0024     		movs	r4, #0
 1940              	.LVL165:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1941              		.loc 1 284 10 view .LVU730
 1942 0482 EEE6     		b	.L135
 1943              	.LVL166:
 1944              	.L181:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1945              		.loc 1 284 10 view .LVU731
 1946 0484 5D46     		mov	r5, fp
 1947 0486 DDF80CB0 		ldr	fp, [sp, #12]
 1948              	.LVL167:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1949              		.loc 1 284 10 view .LVU732
 1950 048a 4FE6     		b	.L86
 1951              	.L206:
 1952              		.align	2
 1953              	.L205:
 1954 048c 00000000 		.word	.LANCHOR0
 1955 0490 CDCCCCCC 		.word	-858993459
 1956              	.LBE97:
 1957              	.LBE143:
 1958              		.cfi_endproc
 1959              	.LFE3:
 1961              		.section	.text.SEGGER_RTT_printf,"ax",%progbits
 1962              		.align	1
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 55


 1963              		.p2align 2,,3
 1964              		.global	SEGGER_RTT_printf
 1965              		.syntax unified
 1966              		.thumb
 1967              		.thumb_func
 1969              	SEGGER_RTT_printf:
 1970              	.LVL168:
 1971              	.LFB4:
 459:Core/Src/SEGGER_RTT_printf.c **** 
 460:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 461:Core/Src/SEGGER_RTT_printf.c **** *
 462:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER_RTT_printf
 463:Core/Src/SEGGER_RTT_printf.c **** *
 464:Core/Src/SEGGER_RTT_printf.c **** *  Function description
 465:Core/Src/SEGGER_RTT_printf.c **** *    Stores a formatted string in SEGGER RTT control block.
 466:Core/Src/SEGGER_RTT_printf.c **** *    This data is read by the host.
 467:Core/Src/SEGGER_RTT_printf.c **** *
 468:Core/Src/SEGGER_RTT_printf.c **** *  Parameters
 469:Core/Src/SEGGER_RTT_printf.c **** *    BufferIndex  Index of "Up"-buffer to be used. (e.g. 0 for "Terminal")
 470:Core/Src/SEGGER_RTT_printf.c **** *    sFormat      Pointer to format string, followed by the arguments for conversion
 471:Core/Src/SEGGER_RTT_printf.c **** *
 472:Core/Src/SEGGER_RTT_printf.c **** *  Return values
 473:Core/Src/SEGGER_RTT_printf.c **** *    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
 474:Core/Src/SEGGER_RTT_printf.c **** *     < 0:  Error
 475:Core/Src/SEGGER_RTT_printf.c **** *
 476:Core/Src/SEGGER_RTT_printf.c **** *  Notes
 477:Core/Src/SEGGER_RTT_printf.c **** *    (1) Conversion specifications have following syntax:
 478:Core/Src/SEGGER_RTT_printf.c **** *          %[flags][FieldWidth][.Precision]ConversionSpecifier
 479:Core/Src/SEGGER_RTT_printf.c **** *    (2) Supported flags:
 480:Core/Src/SEGGER_RTT_printf.c **** *          -: Left justify within the field width
 481:Core/Src/SEGGER_RTT_printf.c **** *          +: Always print sign extension for signed conversions
 482:Core/Src/SEGGER_RTT_printf.c **** *          0: Pad with 0 instead of spaces. Ignored when using '-'-flag or precision
 483:Core/Src/SEGGER_RTT_printf.c **** *        Supported conversion specifiers:
 484:Core/Src/SEGGER_RTT_printf.c **** *          c: Print the argument as one char
 485:Core/Src/SEGGER_RTT_printf.c **** *          d: Print the argument as a signed integer
 486:Core/Src/SEGGER_RTT_printf.c **** *          u: Print the argument as an unsigned integer
 487:Core/Src/SEGGER_RTT_printf.c **** *          x: Print the argument as an hexadecimal integer
 488:Core/Src/SEGGER_RTT_printf.c **** *          s: Print the string pointed to by the argument
 489:Core/Src/SEGGER_RTT_printf.c **** *          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to
 490:Core/Src/SEGGER_RTT_printf.c **** */
 491:Core/Src/SEGGER_RTT_printf.c **** int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 1972              		.loc 1 491 72 is_stmt 1 view -0
 1973              		.cfi_startproc
 1974              		@ args = 4, pretend = 12, frame = 8
 1975              		@ frame_needed = 0, uses_anonymous_args = 1
 492:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1976              		.loc 1 492 3 view .LVU734
 493:Core/Src/SEGGER_RTT_printf.c ****   va_list ParamList;
 1977              		.loc 1 493 3 view .LVU735
 494:Core/Src/SEGGER_RTT_printf.c **** 
 495:Core/Src/SEGGER_RTT_printf.c ****   va_start(ParamList, sFormat);
 1978              		.loc 1 495 3 view .LVU736
 491:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1979              		.loc 1 491 72 is_stmt 0 view .LVU737
 1980 0000 0EB4     		push	{r1, r2, r3}
 1981              		.cfi_def_cfa_offset 12
 1982              		.cfi_offset 1, -12
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 56


 1983              		.cfi_offset 2, -8
 1984              		.cfi_offset 3, -4
 1985 0002 00B5     		push	{lr}
 1986              		.cfi_def_cfa_offset 16
 1987              		.cfi_offset 14, -16
 1988 0004 82B0     		sub	sp, sp, #8
 1989              		.cfi_def_cfa_offset 24
 491:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1990              		.loc 1 491 72 view .LVU738
 1991 0006 03AB     		add	r3, sp, #12
 496:Core/Src/SEGGER_RTT_printf.c ****   r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 1992              		.loc 1 496 7 view .LVU739
 1993 0008 01AA     		add	r2, sp, #4
 491:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1994              		.loc 1 491 72 view .LVU740
 1995 000a 53F8041B 		ldr	r1, [r3], #4
 495:Core/Src/SEGGER_RTT_printf.c ****   r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 1996              		.loc 1 495 3 view .LVU741
 1997 000e 0193     		str	r3, [sp, #4]
 1998              		.loc 1 496 3 is_stmt 1 view .LVU742
 1999              		.loc 1 496 7 is_stmt 0 view .LVU743
 2000 0010 FFF7FEFF 		bl	SEGGER_RTT_vprintf
 2001              	.LVL169:
 497:Core/Src/SEGGER_RTT_printf.c ****   va_end(ParamList);
 2002              		.loc 1 497 3 is_stmt 1 view .LVU744
 498:Core/Src/SEGGER_RTT_printf.c ****   return r;
 2003              		.loc 1 498 3 view .LVU745
 499:Core/Src/SEGGER_RTT_printf.c **** }
 2004              		.loc 1 499 1 is_stmt 0 view .LVU746
 2005 0014 02B0     		add	sp, sp, #8
 2006              		.cfi_def_cfa_offset 16
 2007              		@ sp needed
 2008 0016 5DF804EB 		ldr	lr, [sp], #4
 2009              		.cfi_restore 14
 2010              		.cfi_def_cfa_offset 12
 2011 001a 03B0     		add	sp, sp, #12
 2012              		.cfi_restore 3
 2013              		.cfi_restore 2
 2014              		.cfi_restore 1
 2015              		.cfi_def_cfa_offset 0
 2016 001c 7047     		bx	lr
 2017              		.cfi_endproc
 2018              	.LFE4:
 2020 001e 00BF     		.section	.rodata._aV2C.0,"a"
 2021              		.align	2
 2022              		.set	.LANCHOR0,. + 0
 2025              	_aV2C.0:
 2026 0000 30313233 		.ascii	"0123456789ABCDEF"
 2026      34353637 
 2026      38394142 
 2026      43444546 
 2027              		.text
 2028              	.Letext0:
 2029              		.file 2 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 2030              		.file 3 "<built-in>"
 2031              		.file 4 "Core/Inc/SEGGER_RTT.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s 			page 57


DEFINED SYMBOLS
                            *ABS*:0000000000000000 SEGGER_RTT_printf.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:18     .text._PrintUnsigned:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:24     .text._PrintUnsigned:0000000000000000 _PrintUnsigned
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:537    .text._PrintUnsigned:00000000000001a0 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:544    .text.SEGGER_RTT_vprintf:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:551    .text.SEGGER_RTT_vprintf:0000000000000000 SEGGER_RTT_vprintf
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:708    .text.SEGGER_RTT_vprintf:000000000000007a $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:722    .text.SEGGER_RTT_vprintf:0000000000000088 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:796    .text.SEGGER_RTT_vprintf:00000000000000d8 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:1954   .text.SEGGER_RTT_vprintf:000000000000048c $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:1962   .text.SEGGER_RTT_printf:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:1969   .text.SEGGER_RTT_printf:0000000000000000 SEGGER_RTT_printf
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:2021   .rodata._aV2C.0:0000000000000000 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:2025   .rodata._aV2C.0:0000000000000000 _aV2C.0
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:830    .text.SEGGER_RTT_vprintf:00000000000000f9 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccMbcmWu.s:830    .text.SEGGER_RTT_vprintf:00000000000000fa $t

UNDEFINED SYMBOLS
SEGGER_RTT_Write
