$version Generated by VerilatedVcd $end
$date Sun Oct  6 16:39:02 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % c $end
  $var wire  1 & d $end
  $var wire  1 ' f $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % c $end
   $var wire  1 & d $end
   $var wire  1 ' f $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
1&
1'
#1
1$
0%
0&
0'
#2
1&
#3
0#
1%
0&
#4
0$
0%
#5
1#
1%
1&
1'
#6
0#
0%
0'
#7
1#
1$
1%
0&
#8
0#
0$
1&
1'
#9
1#
0&
0'
