Running in Lattice mode


Starting:    D:\IceCube2\synpbase\bin64\mbin\synbatch.exe
Install:     D:\IceCube2\synpbase
Hostname:    DESKTOP-SVJSVPL
Date:        Sun Nov 26 20:44:54 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch PWMtest_syn.prj
ProductType: synplify_pro





log file: "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.srr"
Running: PWMtest_Implmnt in foreground

Running PWMtest_syn|PWMtest_Implmnt

Running: compile (Compile) on PWMtest_syn|PWMtest_Implmnt
# Sun Nov 26 20:44:54 2023

Running: compile_flow (Compile Process) on PWMtest_syn|PWMtest_Implmnt
# Sun Nov 26 20:44:54 2023

Running: compiler (Compile Input) on PWMtest_syn|PWMtest_Implmnt
# Sun Nov 26 20:44:54 2023
Copied D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_comp.srs to D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.srs

compiler completed
# Sun Nov 26 20:44:55 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on PWMtest_syn|PWMtest_Implmnt
# Sun Nov 26 20:44:55 2023

multi_srs_gen completed
# Sun Nov 26 20:44:55 2023

Return Code: 0
Run Time:00h:00m:00s
Copied D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_mult.srs to D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.srs
Complete: Compile Process on PWMtest_syn|PWMtest_Implmnt

Running: premap (Pre-mapping) on PWMtest_syn|PWMtest_Implmnt
# Sun Nov 26 20:44:55 2023

premap completed with warnings
# Sun Nov 26 20:44:56 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on PWMtest_syn|PWMtest_Implmnt

Running: map (Map) on PWMtest_syn|PWMtest_Implmnt
# Sun Nov 26 20:44:56 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on PWMtest_syn|PWMtest_Implmnt
# Sun Nov 26 20:44:56 2023
Copied D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_m.srm to D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.srm

fpga_mapper completed with warnings
# Sun Nov 26 20:44:57 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on PWMtest_syn|PWMtest_Implmnt
Complete: Logic Synthesis on PWMtest_syn|PWMtest_Implmnt

exit status=0

exit status=0

