#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 30 15:31:45 2019
# Process ID: 3745
# Current directory: /home/omochan/3A/cpujikken/core
# Command line: vivado
# Log file: /home/omochan/3A/cpujikken/core/vivado.log
# Journal file: /home/omochan/3A/cpujikken/core/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/omochan/3A/cpujikken/core/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 6518.793 ; gain = 158.566 ; free physical = 11645 ; free virtual = 15742
update_compile_order -fileset sources_1
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:top_wrapper:1.0 - top_wrapper_0
Successfully read diagram <design_1> from BD file </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6777.617 ; gain = 0.000 ; free physical = 10722 ; free virtual = 15201
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6777.617 ; gain = 0.000 ; free physical = 10722 ; free virtual = 15201
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 15:34:37 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 15:34:37 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.72 . Memory (MB): peak = 7623.090 ; gain = 25.676 ; free physical = 9554 ; free virtual = 14405
Restored from archive | CPU: 0.740000 secs | Memory: 20.615356 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.73 . Memory (MB): peak = 7623.090 ; gain = 25.676 ; free physical = 9554 ; free virtual = 14405
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7623.090 ; gain = 0.000 ; free physical = 9554 ; free virtual = 14405
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 9 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 7986.230 ; gain = 1063.098 ; free physical = 9250 ; free virtual = 14104
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 30 15:47:37 2019] Launched synth_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 15:47:37 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 15:48:00 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 15:48:00 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 1578 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9012.297 ; gain = 0.000 ; free physical = 8044 ; free virtual = 13164
Restored from archive | CPU: 1.320000 secs | Memory: 21.697243 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9012.297 ; gain = 0.000 ; free physical = 8044 ; free virtual = 13164
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 9012.297 ; gain = 0.000 ; free physical = 7990 ; free virtual = 13111
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 30 16:14:18 2019] Launched synth_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 16:14:18 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 16:15:41 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 16:15:41 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 1568 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9096.336 ; gain = 0.000 ; free physical = 8308 ; free virtual = 13332
Restored from archive | CPU: 1.240000 secs | Memory: 35.176140 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9096.336 ; gain = 0.000 ; free physical = 8308 ; free virtual = 13332
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 9096.336 ; gain = 0.000 ; free physical = 8220 ; free virtual = 13243
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 16:48:24 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 16:48:24 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 1420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9208.211 ; gain = 0.000 ; free physical = 7820 ; free virtual = 12916
Restored from archive | CPU: 1.240000 secs | Memory: 34.284065 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9208.211 ; gain = 0.000 ; free physical = 7820 ; free virtual = 12916
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 9208.211 ; gain = 0.000 ; free physical = 7738 ; free virtual = 12834
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 30 17:08:23 2019] Launched synth_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 17:08:23 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 17:08:50 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 17:08:50 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
reset_run design_1_top_wrapper_0_1_synth_1
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 17:09:39 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 17:09:39 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
reset_run design_1_top_wrapper_0_1_synth_1
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 17:10:11 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 17:10:11 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 1188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.69 . Memory (MB): peak = 9562.367 ; gain = 0.000 ; free physical = 7272 ; free virtual = 12567
Restored from archive | CPU: 0.730000 secs | Memory: 9.789383 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.71 . Memory (MB): peak = 9562.367 ; gain = 0.000 ; free physical = 7271 ; free virtual = 12566
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 9574.844 ; gain = 12.477 ; free physical = 7122 ; free virtual = 12417
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov 30 17:23:46 2019] Launched synth_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 17:23:46 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 17:23:59 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 17:23:59 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 1211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.57 . Memory (MB): peak = 9719.137 ; gain = 0.000 ; free physical = 7294 ; free virtual = 12492
Restored from archive | CPU: 0.600000 secs | Memory: 17.721512 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.58 . Memory (MB): peak = 9719.137 ; gain = 0.000 ; free physical = 7294 ; free virtual = 12492
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 9720.777 ; gain = 1.641 ; free physical = 7150 ; free virtual = 12348
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 17:34:54 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 17:34:54 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 1505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9843.836 ; gain = 0.000 ; free physical = 6889 ; free virtual = 12202
Restored from archive | CPU: 1.210000 secs | Memory: 34.363686 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9843.836 ; gain = 0.000 ; free physical = 6889 ; free virtual = 12202
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 9932.750 ; gain = 88.914 ; free physical = 6828 ; free virtual = 12140
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 20:17:24 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 20:17:24 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
add_files -norecurse -scan_for_includes /home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv
WARNING: [filemgmt 56-12] File '/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files /home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv] -no_script -reset -force -quiet
remove_files  /home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv
update_compile_order -fileset sources_1
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [/home/omochan/3A/cpujikken/core/top.sv:152]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" Line 3. Module fsqrt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" Line 3. Module fmul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" Line 3. Module flt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" Line 3. Module fle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" Line 3. Module ftoi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" Line 3. Module itof doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 30 20:23:28 2019. For additional details about this file, please refer to the WebTalk help file at /home/omochan/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 30 20:23:28 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 10336.793 ; gain = 0.000 ; free physical = 6464 ; free virtual = 11851
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_cpu/send_data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 10336.793 ; gain = 0.000 ; free physical = 6419 ; free virtual = 11815
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 20:23:41 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 20:23:41 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 1125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.68 . Memory (MB): peak = 10518.027 ; gain = 0.000 ; free physical = 6238 ; free virtual = 11737
Restored from archive | CPU: 0.720000 secs | Memory: 20.094704 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.70 . Memory (MB): peak = 10518.027 ; gain = 0.000 ; free physical = 6238 ; free virtual = 11737
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10518.027 ; gain = 0.000 ; free physical = 5989 ; free virtual = 11488
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Nov 30 20:36:08 2019] Launched design_1_top_wrapper_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_1_synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/design_1_top_wrapper_0_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/synth_1/runme.log
[Sat Nov 30 20:36:08 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/core/project_1/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 1097 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.62 . Memory (MB): peak = 10597.527 ; gain = 0.000 ; free physical = 5951 ; free virtual = 11496
Restored from archive | CPU: 0.670000 secs | Memory: 19.015610 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.64 . Memory (MB): peak = 10597.527 ; gain = 0.000 ; free physical = 5951 ; free virtual = 11496
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10603.309 ; gain = 5.781 ; free physical = 5698 ; free virtual = 11243
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "uart_rx". [/home/omochan/3A/cpujikken/core/top.sv:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:178]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:178]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:178]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:178]
add_files -norecurse -scan_for_includes /home/omochan/3A/cpujikken/core/fetch.sv
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/omochan/3A/cpujikken/core/fetch.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol pc_sub, assumed default net type wire [/home/omochan/3A/cpujikken/core/top.sv:123]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [/home/omochan/3A/cpujikken/core/top.sv:154]
ERROR: [VRFC 10-3823] variable 'inst' might have multiple concurrent drivers [/home/omochan/3A/cpujikken/core/top.sv:130]
ERROR: [VRFC 10-3823] variable 'load_done' might have multiple concurrent drivers [/home/omochan/3A/cpujikken/core/top.sv:162]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/omochan/3A/cpujikken/core/fetch.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol pc_sub, assumed default net type wire [/home/omochan/3A/cpujikken/core/top.sv:123]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [/home/omochan/3A/cpujikken/core/top.sv:154]
ERROR: [VRFC 10-3823] variable 'inst' might have multiple concurrent drivers [/home/omochan/3A/cpujikken/core/top.sv:130]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/omochan/3A/cpujikken/core/fetch.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol pc_sub, assumed default net type wire [/home/omochan/3A/cpujikken/core/top.sv:121]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [/home/omochan/3A/cpujikken/core/top.sv:152]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_cpu/send_data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10996.480 ; gain = 0.000 ; free physical = 5445 ; free virtual = 10985
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:56 . Memory (MB): peak = 10996.480 ; gain = 0.000 ; free physical = 3639 ; free virtual = 11015
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/inst}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/load_done}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/pc}} {{/test_cpu/u1/gpr}} {{/test_cpu/u1/fpr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/mode}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 10996.480 ; gain = 0.000 ; free physical = 3717 ; free virtual = 11007
CRITICAL WARNING: [HDL 9-806] Syntax error near "logic". [/home/omochan/3A/cpujikken/core/fetch.sv:21]
CRITICAL WARNING: [HDL 9-806] Syntax error near "logic". [/home/omochan/3A/cpujikken/core/fetch.sv:21]
CRITICAL WARNING: [HDL 9-806] Syntax error near "logic". [/home/omochan/3A/cpujikken/core/fetch.sv:21]
CRITICAL WARNING: [HDL 9-806] Syntax error near "logic". [/home/omochan/3A/cpujikken/core/fetch.sv:21]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:20]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
WARNING: [VRFC 10-3248] data object 'ferr' is already declared [/home/omochan/3A/cpujikken/core/fetch.sv:20]
ERROR: [VRFC 10-3703] second declaration of 'ferr' ignored [/home/omochan/3A/cpujikken/core/fetch.sv:20]
ERROR: [VRFC 10-2865] module 'fetch' ignored due to previous errors [/home/omochan/3A/cpujikken/core/fetch.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol pc_sub, assumed default net type wire [/home/omochan/3A/cpujikken/core/top.sv:121]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [/home/omochan/3A/cpujikken/core/top.sv:152]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 11122.438 ; gain = 0.000 ; free physical = 5274 ; free virtual = 11028
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:7]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:7]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:7]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/omochan/3A/cpujikken/core/fetch.sv:7]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol pc_sub, assumed default net type wire [/home/omochan/3A/cpujikken/core/top.sv:121]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [/home/omochan/3A/cpujikken/core/top.sv:152]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 11203.477 ; gain = 0.000 ; free physical = 5488 ; free virtual = 11030
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 11203.477 ; gain = 0.000 ; free physical = 5071 ; free virtual = 11016
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/_fetch/qc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 11203.477 ; gain = 0.000 ; free physical = 5252 ; free virtual = 11012
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 11203.477 ; gain = 0.000 ; free physical = 5155 ; free virtual = 11005
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_cpu/u1/_fetch/pc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 11203.477 ; gain = 0.000 ; free physical = 5200 ; free virtual = 11004
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [/home/omochan/3A/cpujikken/core/top.sv:151]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:49 ; elapsed = 00:00:06 . Memory (MB): peak = 11303.523 ; gain = 0.000 ; free physical = 5474 ; free virtual = 11011
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 11303.523 ; gain = 0.000 ; free physical = 5261 ; free virtual = 11005
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid3745.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid3745.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Failed to retrieve atom name. (See /home/omochan/3A/cpujikken/core/vivado_pid3745.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [/home/omochan/3A/cpujikken/core/top.sv:151]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_cpu/send_data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11352.023 ; gain = 0.000 ; free physical = 5134 ; free virtual = 10713
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
          1: Correct!!! ans:39, real:39
          2: Correct!!! ans:38, real:38
END OF ANSWER!!
TOO MANY OUTPUT!! real:37
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 11352.023 ; gain = 0.000 ; free physical = 5008 ; free virtual = 10731
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clk' [/home/omochan/3A/cpujikken/core/top.sv:151]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 122. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 11376.035 ; gain = 0.000 ; free physical = 5173 ; free virtual = 10752
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INPUT FILE END !!
          1: Correct!!! ans:39, real:39
          2: Correct!!! ans:38, real:38
          3: Correct!!! ans:37, real:37
END OF ANSWER!!
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 11376.035 ; gain = 0.000 ; free physical = 5041 ; free virtual = 10749
