Search.setIndex({envversion:47,filenames:["index"],objects:{},objnames:{},objtypes:{},terms:{"100mhz":[],"12mhz":[],"default":[],"final":[],"try":[],about:[],actual:[],adr:[],all:[],assign:[],basic_verilog:[],bennett:[],between:[],bit:0,blackic:[],branch:[],build:0,button:[],cad:[],can:[],chang:[],clk:[],clock:[],complet:[],connect:0,continu:[],control:[],correspond:[],courtesi:0,dat:[],data:0,declar:[],depend:[],describ:[],design:[],directori:0,doe:[],don:[],edg:[],endmodul:[],extern:[],find:[],flip:[],flop:[],follow:[],fpga:[],gate:[],get:[],group:[],high:0,hold:[],how:[],huge:[],idl:0,imag:0,individu:[],infeas:[],input:[],insid:[],instanc:[],instanti:[],instead:[],jeremi:[],know:[],ld1:[],ld2:[],ld3:[],ld4:[],let:[],level:[],light:[],line:[],link:[],linux:0,low:0,mac:0,make:[],map:[],memori:[],miniterm:0,miso:[],modern:[],modifi:[],modul:[],more:[],mosi:[],move:[],mux:[],my_l:[],name:[],need:0,net:[],network:[],next:[],number:[],onboard:[],onc:[],oscil:[],other:[],our:[],output:[],p14_1:[],p14_2:[],p14_3:[],p14_4:[],pcf:[],philipp:0,pin:[],pmod:[],port:[],possibl:[],press:[],program:0,protocol:[],provid:[],ramc:[],ramo:[],ramw:[],rd0:[],rd2:[],rd4:[],rd6:[],receiv:0,red:[],repositori:[],scl:[],screen:0,send:0,serial:0,set:[],set_io:[],signal:[],spi:[],sram:[],stage:[],start:0,state:[],stop:0,structur:[],suitabl:0,tell:[],teraterm:0,termin:0,than:[],them:[],thi:[],togeth:[],top:[],transmit:0,transmitt:0,tutori:[],two:0,uart_receiv:0,uart_tx:[],understand:[],unus:[],usb:0,valu:[],wagner:0,want:[],where:[],which:[],wikipedia:0,wire:0,you:[]},titles:["UART Design"],titleterms:{basic:[],chip:[],combinatori:[],constraint:[],design:0,detail:[],ehw5:0,exampl:[],exercis:0,file:[],hardwar:0,interfac:[],led:[],logic:[],machin:0,mystorm:[],physic:[],process:[],protocol:0,regist:[],schemat:[],sequenti:[],set:0,state:0,transfer:[],uart:0,verilog:[]}})