@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":755:0:755:5|Removing sequential instance stxs_datareg[3:0] of view:PrimLib.dffre(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":755:0:755:5|Removing sequential instance stxs_bitsel[4:0] of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":755:0:755:5|Removing sequential instance stxs_checkorun of view:PrimLib.dffre(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Removing sequential instance txfifo_davailable of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":730:0:730:5|Removing sequential instance SYNC1_stxs_txready of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: MF135 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM 'fifo_mem_q[4]', 4 words by 1 bits 
@N: MF135 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM 'fifo_mem_q[3:0]', 4 words by 4 bits 
@N: MF176 |Default generator successful 
@N: MF135 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM 'fifo_mem_q[4]', 4 words by 1 bits 
@N: MF135 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM 'fifo_mem_q[3:0]', 4 words by 4 bits 
@N: MF176 |Default generator successful 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Removing sequential instance txfifo_datadelay[2] of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Removing sequential instance txfifo_datadelay[1] of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Removing sequential instance txfifo_datadelay[0] of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":379:0:379:5|Removing sequential instance CORESPI_0.USPI.UCC.mtx_oen of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":589:0:589:5|Removing sequential instance CORESPI_0.USPI.UCC.mtx_spi_data_oen of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":143:0:143:5|Removing sequential instance CORESPI_0.USPI.URXF.full_next_out of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":143:0:143:5|Removing sequential instance CORESPI_0.USPI.URXF.empty_next_out of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":143:0:143:5|Removing sequential instance CORESPI_0.USPI.UTXF.full_next_out of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\camsoupa\documents\embedded_final_project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":143:0:143:5|Removing sequential instance CORESPI_0.USPI.UTXF.empty_next_out of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 
@N: FP130 |Promoting Net cc3000fpga_MSS_0_M2F_RESET_N on CLKINT  I_75 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
