Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 120290 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 120297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 120330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 120356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 120363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 120365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 120373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 120377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 120382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 130301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 130365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 130373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 130384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 130393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 130403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 140341 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 140384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 150280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 150341 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 150350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 150353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 150363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 150372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 150376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 150382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 160297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 160299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 160356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 160382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 160401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 170290 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 170294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 170350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 170353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 170373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 170377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 170392 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 180280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 180346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 180353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 180355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 180372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 190341 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 190350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 190353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 190360 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 190376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 190378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 200330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 200373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 200391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 200401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 210341 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 210350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 210353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 210374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 210382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 220277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 220306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 220360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 220365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 220378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 220388 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 220390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 230277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 230350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 230364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 230376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 230378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 240280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 240353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 240374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 240376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 240382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 250299 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 250339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 250363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 250365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 250373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 250401 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 260306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 260339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 260363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 260365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 260365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 260373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 260373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 260382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 260392 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 270277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 270297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 270330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 270356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 270363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 270364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 270365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 270369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 270373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 270378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 270379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 280297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 280330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 280363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 280363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 280373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 280381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 280382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 290353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 290384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 290403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 300280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 300330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 300339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 300365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 300367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 300367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 300372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 300373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 300382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 310280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 310306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 310341 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 310363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 310365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 310367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 310376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 310381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 320293 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 320294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 320353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 320377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 320379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 320380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 320385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 330290 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 330294 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 330341 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 340350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 340363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 340372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 340376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 350306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 350330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 350363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 350365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 350367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 350373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 350381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 360365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 360373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 370280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 370330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 370363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 370365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 370373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 370381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 380351 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 380360 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 380367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 380370 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 380382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 390280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 390297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 390330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 390339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 390356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 390363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 390363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 390365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 390373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 390381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 390382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 400297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 400353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 400360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 400369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 400377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 400379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 410277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 410350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 410360 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 410364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 410369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 410374 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 410378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 420294 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 420339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 420353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 420373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 420380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 420395 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 430277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 430364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 430378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 430379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 430390 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 440277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 440355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 440364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 440388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 450277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 450339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 450360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 450365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 450369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 450373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 450378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 460280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 460306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 460363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 460363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 460365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 460373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 460382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 470277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 470339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 470356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 470364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 470369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 470373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 470379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 480280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 480297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 480350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 480356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 480376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 480381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 480382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 490277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 490294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 490350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 490353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 490360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 490364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 490369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 490374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 490378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 500293 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 500306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 500330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 500365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 500373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 500376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 500380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 500385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 510290 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 510294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 510330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 510363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 510365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 510373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 510377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 510392 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 520302 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 520307 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 520365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 520373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 520394 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 520404 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 530277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 530297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 530344 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 530353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 530356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 530360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 530364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 530369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 530377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 530379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 540277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 540306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 540330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 540339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 540360 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 540363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 540365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 540373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 550294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 550341 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 550382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 560367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 560372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 560376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 560381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 560382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 570353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 570362 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 570367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 570388 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 580294 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 580353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 580372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 580377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 580381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 590353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 590365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 590369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 590373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 590378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 590379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 600294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 600373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 600381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 610294 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 610339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 610363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 610372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 610373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 610382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 620330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 620339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 620364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 620365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 620368 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 620373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 620378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 620379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 630360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 630363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 630364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 630369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 630373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 640277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 640339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 640360 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 640369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 640373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 650277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 650294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 650330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 650339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 650363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 650369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 650373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 660294 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 660339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 660353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 660373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 660379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 670280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 670297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 670346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 670356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 670363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 670367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 670372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 670381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 670381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 670382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 680277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 680344 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 680360 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 680364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 680369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 680377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 680378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 680379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 690294 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 690299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 690353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 690382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 690401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 700277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 700294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 700330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 700353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 700363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 700373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 710297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 710341 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 710374 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 710376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 720299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 720306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 720330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 720339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 720363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 720365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 720373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 730330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 730339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 730363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 730363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 730367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 730372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 730373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 730381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 730382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 740297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 740330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 740372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 740373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 750280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 750339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 750367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 750373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 750382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 760299 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 760353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 760377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 760382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 770341 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 770369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 770376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 770378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 770379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 780339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 780360 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 780364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 780369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 780373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 780378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 790280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 790330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 790339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 790353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 790363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 790365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 790373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 790381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 800277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 800339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 800363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 800365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 800373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 810356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 810360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 810364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 810379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 820294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 820330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 820353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 820365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 820369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 820373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 820378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 830280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 830339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 830363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 830365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 830367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 830372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 830373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 830382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 840280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 840294 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 840330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 840339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 840363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 840363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 840365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 840372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 840373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 850277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 850307 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 850341 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 850366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 850369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 850378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 850379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 860277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 860307 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 860341 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 860360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 860364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 860366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 860369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 860376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 860379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 870293 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 870294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 870380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 870385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 880293 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 880350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 880376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 880380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 880385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 890280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 890297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 890330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 890356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 890363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 890367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 890373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 890382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 900294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 900339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 900353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 900373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 900380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 900385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 900395 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 910364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 910373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 910379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 920277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 920360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 920364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 920369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 920377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 920378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 920379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 930294 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 930346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 930355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 930379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 930379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 930381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 940330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 940353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 940360 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 940369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 940373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 950277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 950294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 950350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 950353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 950360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 950364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 950369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 950374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 960277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 960369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 960373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 960379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 970341 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 970364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 970365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 970369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_2043 at time 970378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 970379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 980277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 980339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 980353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 980365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 980373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_2046 at time 980378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 990280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 990294 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 990363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 990363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 990365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 990372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 990373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 990382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 1000280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 1000330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 1000339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 1000363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 1000365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 1000367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 1000372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 1000373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 1010280 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 1010346 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 1010367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 1010379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 1010382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 1020294 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 1020330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 1020353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 1020365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 1020373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 1020401 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 1030363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 1030365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 1030373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 1030380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 1030395 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 1040341 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 1040350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk142_2043 at time 1040363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk142_2043 at time 1040367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 1040372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 1040374 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 1040376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 1050277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk142_2043 at time 1050344 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 1050379 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 1060297 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[8]/TChk145_2046 at time 1060330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk142_2043 at time 1060339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk145_2046 at time 1060356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 1060363 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk145_2046 at time 1060365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk142_2043 at time 1060373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 1060391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 1070306 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_2046 at time 1070369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 1070377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk145_2046 at time 1070379 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk142_2043 at time 1080301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk142_2043 at time 1080306 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[13]/TChk145_2046 at time 1080350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk145_2046 at time 1080374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[4]/TChk145_2046 at time 1080384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk145_2046 at time 1090280 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[29]/TChk145_2046 at time 1090297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[31]/TChk142_2043 at time 1090356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[17]/TChk142_2043 at time 1090363 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[16]/TChk142_2043 at time 1090365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[11]/TChk145_2046 at time 1090367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_2043 at time 1090372 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[12]/TChk145_2046 at time 1090373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[2]/TChk142_2043 at time 1090382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
