[{"DBLP title": "Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling.", "DBLP authors": ["Anurag Mukkara", "Nathan Beckmann", "Maleen Abeydeera", "Xiaosong Ma", "Daniel S\u00e1nchez"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00010", "OA papers": [{"PaperId": "https://openalex.org/W2904192253", "PaperTitle": "Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling", "Year": 2018, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"MIT - CSAIL": 3.0, "CMU SCS#TAB#": 1.0, "QCRI": 1.0}, "Authors": ["Anurag Mukkara", "Nathan Beckmann", "Maleen Abeydeera", "Xiaosong Ma", "Daniel S. Sanchez"]}]}, {"DBLP title": "Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach.", "DBLP authors": ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00011", "OA papers": [{"PaperId": "https://openalex.org/W2904902077", "PaperTitle": "Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach", "Year": 2018, "CitationCount": 131, "EstimatedCitation": 131, "Affiliations": {"Institute of Computing Technology": 5.5, "Michigan State University": 1.0, "University of Science and Technology of China": 2.0, "Institute of Software": 1.0, "Center for Excellence in Brain Science and Intelligence Technology": 0.5}, "Authors": ["Zhou Xuda", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"]}]}, {"DBLP title": "CSE: Parallel Finite State Machines with Convergence Set Enumeration.", "DBLP authors": ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00012", "OA papers": [{"PaperId": "https://openalex.org/W2903855273", "PaperTitle": "CSE: Parallel Finite State Machines with Convergence Set Enumeration", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 2.0, "Southern California University for Professional Studies": 2.0, "Tsinghua University": 1.0, "Syracuse University": 1.0, "Beihang University": 1.0}, "Authors": ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"]}]}, {"DBLP title": "Inter-Thread Communication in Multithreaded, Reconfigurable Coarse-Grain Arrays.", "DBLP authors": ["Dani Voitsechov", "Oron Port", "Yoav Etsion"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00013", "OA papers": [{"PaperId": "https://openalex.org/W2964177126", "PaperTitle": "Inter-Thread Communication in Multithreaded, Reconfigurable Coarse-Grain Arrays", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Dani Voitsechov", "Oron Port", "Yoav Etsion"]}]}, {"DBLP title": "An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware.", "DBLP authors": ["Tao Chen", "Shreesha Srinath", "Christopher Batten", "G. Edward Suh"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00014", "OA papers": [{"PaperId": "https://openalex.org/W2904091524", "PaperTitle": "An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Cornell University": 4.0}, "Authors": ["Tao Chen", "Shreesha Srinath", "Christopher Batten", "G. Edward Suh"]}]}, {"DBLP title": "Composable Building Blocks to Open up Processor Design.", "DBLP authors": ["Sizhuo Zhang", "Andrew Wright", "Thomas Bourgeat", "Arvind"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00015", "OA papers": [{"PaperId": "https://openalex.org/W2904603148", "PaperTitle": "Composable Building Blocks to Open up Processor Design", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"MIT - CSAIL": 3.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Sizhuo Zhang", "Andrew J. Wright", "Thomas Bourgeat", "Arvind Arvind"]}]}, {"DBLP title": "Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices.", "DBLP authors": ["Hideki Ando"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00016", "OA papers": [{"PaperId": "https://openalex.org/W2904243206", "PaperTitle": "Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nagoya University": 1.0}, "Authors": ["Hideki Ando"]}]}, {"DBLP title": "The Superfluous Load Queue.", "DBLP authors": ["Alberto Ros", "Stefanos Kaxiras"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00017", "OA papers": [{"PaperId": "https://openalex.org/W2904355039", "PaperTitle": "The Superfluous Load Queue", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Murcia": 1.0, "Uppsala University": 0.5, "Informa (Sweden)": 0.5}, "Authors": ["Alberto Ros", "Stefanos Kaxiras"]}]}, {"DBLP title": "Architectural Support for Probabilistic Branches.", "DBLP authors": ["Almutaz Adileh", "David J. Lilja", "Lieven Eeckhout"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00018", "OA papers": [{"PaperId": "https://openalex.org/W2903940728", "PaperTitle": "Architectural Support for Probabilistic Branches", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ghent University": 2.0, "University of Minnesota": 1.0}, "Authors": ["Almutaz Adileh", "David J. Lilja", "Lieven Eeckhout"]}]}, {"DBLP title": "STRAIGHT: Hazardless Processor Architecture Without Register Renaming.", "DBLP authors": ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00019", "OA papers": [{"PaperId": "https://openalex.org/W2905472326", "PaperTitle": "STRAIGHT: Hazardless Processor Architecture Without Register Renaming", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Tokyo": 8.0, "Fujitsu (Japan)": 3.0}, "Authors": ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"]}]}, {"DBLP title": "Diffy: a D\u00e9j\u00e0 vu-Free Differential Deep Neural Network Accelerator.", "DBLP authors": ["Mostafa Mahmoud", "Kevin Siu", "Andreas Moshovos"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00020", "OA papers": [{"PaperId": "https://openalex.org/W2904327456", "PaperTitle": "Diffy: a D\u00e9j\u00e0 vu-Free Differential Deep Neural Network Accelerator", "Year": 2018, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Mostafa Mahmoud", "Kevin Siu", "Andreas Moshovos"]}]}, {"DBLP title": "Beyond the Memory Wall: A Case for Memory-Centric HPC System for Deep Learning.", "DBLP authors": ["Youngeun Kwon", "Minsoo Rhu"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00021", "OA papers": [{"PaperId": "https://openalex.org/W2903754802", "PaperTitle": "Beyond the Memory Wall: A Case for Memory-Centric HPC System for Deep Learning", "Year": 2018, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"School of Electrical Engineering KAIST#TAB#": 2.0}, "Authors": ["Youngeun Kwon", "Minsoo Rhu"]}]}, {"DBLP title": "Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs.", "DBLP authors": ["Xingyao Zhang", "Chenhao Xie", "Jing Wang", "Weidong Zhang", "Xin Fu"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00022", "OA papers": [{"PaperId": "https://openalex.org/W2905209374", "PaperTitle": "Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Houston": 3.0, "Capital Normal University": 2.0}, "Authors": ["Xingyao Zhang", "Chenhao Xie", "Jing Wang", "Weidong Zhang", "Xin Fu"]}]}, {"DBLP title": "A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks.", "DBLP authors": ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00023", "OA papers": [{"PaperId": "https://openalex.org/W2905104204", "PaperTitle": "A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks", "Year": 2018, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0, "Georgia Institute of Technology": 1.0, "Tsinghua University": 1.0, "Shanghai Jiao Tong University": 1.0, "Intel (United Kingdom)": 1.0, "University of California, San Diego": 1.0}, "Authors": ["You-Jie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Kim"]}]}, {"DBLP title": "PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices.", "DBLP authors": ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00024", "OA papers": [{"PaperId": "https://openalex.org/W4289441319", "PaperTitle": "PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices", "Year": 2018, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"City University of New York": 4.0, "Twin Cities Orthopedics": 0.5, "University of Minnesota": 0.5}, "Authors": ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"]}]}, {"DBLP title": "Rethinking the Memory Hierarchy for Modern Languages.", "DBLP authors": ["Po-An Tsai", "Yee Ling Gan", "Daniel S\u00e1nchez"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00025", "OA papers": [{"PaperId": "https://openalex.org/W2904066776", "PaperTitle": "Rethinking the Memory Hierarchy for Modern Languages", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Massachusetts Institute of Technology": 3.0}, "Authors": ["Po-An Tsai", "Yee Siang Gan", "Daniel S. Sanchez"]}]}, {"DBLP title": "Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism.", "DBLP authors": ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Ryong Lee", "Joel S. Emer", "Daniel S\u00e1nchez"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00026", "OA papers": [{"PaperId": "https://openalex.org/W2905048389", "PaperTitle": "Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Massachusetts Institute of Technology": 5.0, "Massachusetts Institute of Technology and NVIDIA": 1.0}, "Authors": ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Lee", "Joel Emer", "Daniel S. Sanchez"]}]}, {"DBLP title": "Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software.", "DBLP authors": ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00027", "OA papers": [{"PaperId": "https://openalex.org/W2903681992", "PaperTitle": "Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at San Antonio": 3.0, "Virginia Tech": 3.0}, "Authors": ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"]}]}, {"DBLP title": "TAPAS: Generating Parallel Accelerators from Parallel Programs.", "DBLP authors": ["Steve Margerm", "Amirali Sharifian", "Apala Guha", "Arrvindh Shriraman", "Gilles Pokam"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00028", "OA papers": [{"PaperId": "https://openalex.org/W2905372857", "PaperTitle": "TAPAS: Generating Parallel Accelerators from Parallel Programs", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Simon Eraser University": 4.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Steven Margerm", "Amirali Sharifian", "Apala Guha", "Arrvindh Shriraman", "Gilles Pokam"]}]}, {"DBLP title": "iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory.", "DBLP authors": ["Qingrui Liu", "Joseph Izraelevitz", "Se Kwon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00029", "OA papers": [{"PaperId": "https://openalex.org/W2905585531", "PaperTitle": "iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory", "Year": 2018, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Virginia Tech": 2.0, "University of Rochester": 2.0, "Ulsan National Institute of Science and Technology": 2.0}, "Authors": ["Qingrui Liu", "Joseph Izraelevitz", "Kwon Soon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"]}]}, {"DBLP title": "Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects.", "DBLP authors": ["Srikant Bharadwaj", "Guilherme Cox", "Tushar Krishna", "Abhishek Bhattacharjee"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00030", "OA papers": [{"PaperId": "https://openalex.org/W2904107204", "PaperTitle": "Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {", AMD Research": 1.0, "Rutgers Sexual and Reproductive Health and Rights": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Srikant Bharadwaj", "Guilherme Cox", "Tushar Krishna", "Abhishek Bhattacharjee"]}]}, {"DBLP title": "Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication.", "DBLP authors": ["Ben Lin", "Michael B. Healy", "Rustam Miftakhutdinov", "Philip G. Emma", "Yale N. Patt"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00031", "OA papers": [{"PaperId": "https://openalex.org/W2903861837", "PaperTitle": "Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 2.0, "IBM (United States)": 2.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Ben A. Lin", "Michael B. Healy", "Rustam Miftakhutdinov", "Philip G. Emma", "Yale N. Patt"]}]}, {"DBLP title": "Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration.", "DBLP authors": ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00032", "OA papers": [{"PaperId": "https://openalex.org/W2904440456", "PaperTitle": "Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration", "Year": 2018, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"ETH Zurich": 9.0, "Carnegie Mellon University": 1.0}, "Authors": ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"]}]}, {"DBLP title": "CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores.", "DBLP authors": ["Tri Minh Nguyen", "Adi Fuchs", "David Wentzlaff"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00033", "OA papers": [{"PaperId": "https://openalex.org/W2905555098", "PaperTitle": "CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Tri Q. Nguyen", "Adi Fuchs", "David Wentzlaff"]}]}, {"DBLP title": "Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads.", "DBLP authors": ["Seokin Hong", "Prashant Jayaprakash Nair", "B\u00fclent Abali", "Alper Buyuktosunoglu", "Kyu-hyoun Kim", "Michael B. Healy"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00034", "OA papers": [{"PaperId": "https://openalex.org/W2905045719", "PaperTitle": "Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 6.0}, "Authors": ["Seok-In Hong", "Prashant Nair", "Bulent Abali", "Alper Buyuktosunoglu", "Kyu-hyoun Kim", "Michael B. Healy"]}]}, {"DBLP title": "Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems.", "DBLP authors": ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David W. Nellans", "Oreste Villa"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00035", "OA papers": [{"PaperId": "https://openalex.org/W2903659818", "PaperTitle": "Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Georgia Institute of Technology": 1.0, "Nvidia (United Kingdom)": 5.0}, "Authors": ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David Nellans", "Oreste Villa"]}]}, {"DBLP title": "Neighborhood-Aware Address Translation for Irregular GPU Applications.", "DBLP authors": ["Seunghee Shin", "Michael LeBeane", "Yan Solihin", "Arkaprava Basu"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00036", "OA papers": [{"PaperId": "https://openalex.org/W2904412652", "PaperTitle": "Neighborhood-Aware Address Translation for Irregular GPU Applications", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Binghamton University": 1.0, "Advanced Micro Devices (Canada)": 1.0, "University of Central Florida": 1.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["Seunghee Shin", "Michael LeBeane", "Yan Solihin", "Arkaprava Basu"]}]}, {"DBLP title": "FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput.", "DBLP authors": ["Yunho Oh", "Myung Kuk Yoon", "William J. Song", "Won Woo Ro"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00037", "OA papers": [{"PaperId": "https://openalex.org/W2905475640", "PaperTitle": "FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Yunho Oh", "Myung Ha Yoon", "William Wei Song", "Won Woo Ro"]}]}, {"DBLP title": "In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization.", "DBLP authors": ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Nael B. Abu-Ghazaleh", "Vivek Sarkar"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00038", "OA papers": [{"PaperId": "https://openalex.org/W2904283553", "PaperTitle": "In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Tesla, Inc.": 1.0, "University of California, Riverside": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Nael Abu-Ghazaleh", "Vivek Sarkar"]}]}, {"DBLP title": "Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs.", "DBLP authors": ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00039", "OA papers": [{"PaperId": "https://openalex.org/W2904147273", "PaperTitle": "Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Washington University in St. Louis": 4.0, "Shanghai Jiao Tong University": 1.0, "The University of Texas at Austin": 1.5, "Harvard University": 0.5}, "Authors": ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher Gill", "Vijay Janapa Reddi", "X. Y. Zhang"]}]}, {"DBLP title": "Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories.", "DBLP authors": ["Mao Ye", "Clayton Hughes", "Amro Awad"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00040", "OA papers": [{"PaperId": "https://openalex.org/W2904587030", "PaperTitle": "Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories", "Year": 2018, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Central Florida": 2.0, "Sandia National Laboratories": 1.0}, "Authors": ["Mao Ye", "Clayton Hughes", "Amro Awad"]}]}, {"DBLP title": "Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories.", "DBLP authors": ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Jos\u00e9 A. Joao", "Moinuddin K. Qureshi"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00041", "OA papers": [{"PaperId": "https://openalex.org/W2903705018", "PaperTitle": "Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories", "Year": 2018, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Georgia Institute of Technology": 2.0, "IBM research": 1.0, "Arm Research": 3.0}, "Authors": ["Gururaj Saileshwar", "Prashant Nair", "Ramrakhyani Prakash S", "Wendy Arnott Elsasser", "Jos\u00e9 A. Joao", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy.", "DBLP authors": ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00042", "OA papers": [{"PaperId": "https://openalex.org/W2903910116", "PaperTitle": "InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy", "Year": 2018, "CitationCount": 134, "EstimatedCitation": 134, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0, "Tel Aviv University": 1.0}, "Authors": ["Mengjia Yan", "Ji-Ho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher D.M. Fletcher", "Josep Torrellas"]}]}, {"DBLP title": "Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes.", "DBLP authors": ["Pengfei Zuo", "Yu Hua", "Ming Zhao", "Wen Zhou", "Yuncheng Guo"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00043", "OA papers": [{"PaperId": "https://openalex.org/W2903617882", "PaperTitle": "Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 2.0, "Huazhong University of Science and Technology": 2.0, "Arizona State University": 1.0}, "Authors": ["Pengfei Zuo", "Yu Hua", "Ming Zhao", "Wen Zhou", "Yuncheng Guo"]}]}, {"DBLP title": "SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs.", "DBLP authors": ["Joonsung Kim", "Pyeongsu Park", "Jaehyung Ahn", "Jihun Kim", "Jong Kim", "Jangwoo Kim"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00044", "OA papers": [{"PaperId": "https://openalex.org/W2904335027", "PaperTitle": "SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Seoul National University": 3.0, "Korea Post": 3.0}, "Authors": ["Joon Sung Kim", "Pyeongsu Park", "Jae-Hyung Ahn", "Jin-Soo Kim", "Jong Min Kim", "Jangwoo Kim"]}]}, {"DBLP title": "Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources.", "DBLP authors": ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00045", "OA papers": [{"PaperId": "https://openalex.org/W2899332646", "PaperTitle": "Amber: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources", "Year": 2018, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Yonsei University": 5.0, "Pennsylvania State University": 2.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Won-Il Choi", "Nam Kim", "Mahmut Kandemir", "Myoungsoo Jung"]}]}, {"DBLP title": "Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories.", "DBLP authors": ["Wonil Choi", "Myoungsoo Jung", "Mahmut T. Kandemir"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00046", "OA papers": [{"PaperId": "https://openalex.org/W2904375472", "PaperTitle": "Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pennsylvania State University": 2.0, "Yonsei University": 1.0}, "Authors": ["Won-Il Choi", "Myoungsoo Jung", "Mahmut Kandemir"]}]}, {"DBLP title": "Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network.", "DBLP authors": ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00047", "OA papers": [{"PaperId": "https://openalex.org/W2905465148", "PaperTitle": "Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 4.0, "University of California, Santa Cruz": 1.0, "University of California, San Diego": 1.0}, "Authors": ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"]}]}, {"DBLP title": "PiCL: A Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory.", "DBLP authors": ["Tri Minh Nguyen", "David Wentzlaff"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00048", "OA papers": [{"PaperId": "https://openalex.org/W2904034245", "PaperTitle": "PiCL: A Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Tri Q. Nguyen", "David Wentzlaff"]}]}, {"DBLP title": "Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory.", "DBLP authors": ["Jungi Jeong", "Chang Hyun Park", "Jaehyuk Huh", "Seungryoul Maeng"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00049", "OA papers": [{"PaperId": "https://openalex.org/W2903624411", "PaperTitle": "Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"School of Computing KAIST": 4.0}, "Authors": ["Jungi Jeong", "Chang-hyun Park", "Jaehyuk Huh", "Seungryoul Maeng"]}]}, {"DBLP title": "CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System.", "DBLP authors": ["Jagadish B. Kotra", "Haibo Zhang", "Alaa R. Alameldeen", "Chris Wilkerson", "Mahmut T. Kandemir"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00050", "OA papers": [{"PaperId": "https://openalex.org/W2904353462", "PaperTitle": "CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Pennsylvania State University": 3.0, "Intel (United States)": 1.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Jagadish B. Kotra", "Haibo Zhang", "Alaa R. Alameldeen", "Christopher B. Wilkerson", "Mahmut Kandemir"]}]}, {"DBLP title": "Compresso: Pragmatic Main Memory Compression.", "DBLP authors": ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00051", "OA papers": [{"PaperId": "https://openalex.org/W2903720139", "PaperTitle": "Compresso: Pragmatic Main Memory Compression", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 2.0, "Intel (United States)": 1.0}, "Authors": ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"]}]}, {"DBLP title": "Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers.", "DBLP authors": ["Amna Shahab", "Mingcan Zhu", "Artemiy Margaritov", "Boris Grot"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00052", "OA papers": [{"PaperId": "https://openalex.org/W2903932107", "PaperTitle": "Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Edinburgh": 4.0}, "Authors": ["Amna Shahab", "Mingcan Zhu", "Artemiy Margaritov", "Boris Grot"]}]}, {"DBLP title": "Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization.", "DBLP authors": ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00053", "OA papers": [{"PaperId": "https://openalex.org/W2904108008", "PaperTitle": "Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Cyprus": 3.0, "ARM Research": 1.0}, "Authors": ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"]}]}, {"DBLP title": "RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors.", "DBLP authors": ["Hanhwi Jang", "Jae-Eon Jo", "Jaewon Lee", "Jangwoo Kim"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00054", "OA papers": [{"PaperId": "https://openalex.org/W2904711641", "PaperTitle": "RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Postech": 2.0, "Seoul National University": 2.0}, "Authors": ["Hanhwi Jang", "Jae-Eon Jo", "Jaewon Lee", "Jangwoo Kim"]}]}, {"DBLP title": "The EH Model: Early Design Space Exploration of Intermittent Processor Architectures.", "DBLP authors": ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00055", "OA papers": [{"PaperId": "https://openalex.org/W2903967777", "PaperTitle": "The EH Model: Early Design Space Exploration of Intermittent Processor Architectures", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "University of Toronto": 6.0}, "Authors": ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao Ma", "Natalie Enright Jerger"]}]}, {"DBLP title": "CounterMiner: Mining Big Performance Data from Hardware Counters.", "DBLP authors": ["Yirong Lv", "Bin Sun", "Qingyi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00056", "OA papers": [{"PaperId": "https://openalex.org/W2904654489", "PaperTitle": "CounterMiner: Mining Big Performance Data from Hardware Counters", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Shenzhen Institutes of Advanced Technology": 2.0, "Capital Normal University": 2.0, "University of Southern California": 2.0}, "Authors": ["Yirong Lv", "Bin Sun", "Qing-yi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"]}]}, {"DBLP title": "Taming the Killer Microsecond.", "DBLP authors": ["Shenghsun Cho", "Amoghavarsha Suresh", "Tapti Palit", "Michael Ferdman", "Nima Honarmand"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00057", "OA papers": [{"PaperId": "https://openalex.org/W2884090267", "PaperTitle": "Taming the Killer Microsecond", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Stony Brook University": 5.0}, "Authors": ["Shenghsun Cho", "Amoghavarsha Suresh", "Tapti Palit", "Michael Ferdman", "Nima Honarmand"]}]}, {"DBLP title": "Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies.", "DBLP authors": ["Po-An Tsai", "Changping Chen", "Daniel S\u00e1nchez"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00058", "OA papers": [{"PaperId": "https://openalex.org/W2903868561", "PaperTitle": "Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Massachusetts Institute of Technology": 3.0}, "Authors": ["Po-An Tsai", "Changping Chen", "Daniel S. Sanchez"]}]}, {"DBLP title": "Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach.", "DBLP authors": ["Jiawen Liu", "Hengyu Zhao", "Matheus A. Ogleari", "Dong Li", "Jishen Zhao"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00059", "OA papers": [{"PaperId": "https://openalex.org/W2904295992", "PaperTitle": "Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach", "Year": 2018, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"University of California System": 5.0}, "Authors": ["Jiawen Liu", "Hengyu Zhao", "Matheus Ogleari", "Dong Li", "Jishen Zhao"]}]}, {"DBLP title": "LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture.", "DBLP authors": ["Haiyu Mao", "Mingcong Song", "Tao Li", "Yuting Dai", "Jiwu Shu"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00060", "OA papers": [{"PaperId": "https://openalex.org/W2904436509", "PaperTitle": "LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Tsinghua University": 2.0, "University of Florida": 2.0, "Guizhou University": 1.0}, "Authors": ["Haiyu Mao", "Mingcong Song", "Tao Li", "Yuting Dai", "Jiwu Shu"]}]}, {"DBLP title": "Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture.", "DBLP authors": ["Byungchul Hong", "Yeonju Ro", "John Kim"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00061", "OA papers": [{"PaperId": "https://openalex.org/W2904570726", "PaperTitle": "Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"FuriosaAI": 1.0, "Samsung (South Korea)": 1.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Byung-Chul Hong", "Yeonju Ro", "John Kim"]}]}, {"DBLP title": "SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator.", "DBLP authors": ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00062", "OA papers": [{"PaperId": "https://openalex.org/W2904200161", "PaperTitle": "SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator", "Year": 2018, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"University of California, Santa Barbara": 5.0, "Samsung (South Korea)": 4.0}, "Authors": ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Niu Dimin", "Malladi Krishna T", "Zheng Hongzhong", "Bob Brennan", "Yuan Xie"]}]}, {"DBLP title": "Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs.", "DBLP authors": ["Da Zhang", "Vilas Sridharan", "Xun Jian"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00063", "OA papers": [{"PaperId": "https://openalex.org/W2904216795", "PaperTitle": "Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Virginia Tech": 2.0, "RAS Architecture AMD": 1.0}, "Authors": ["Da Zhang", "Vilas Sridharan", "Xun Jian"]}]}, {"DBLP title": "Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories.", "DBLP authors": ["Behzad Salami", "Osman S. Unsal", "Adri\u00e1n Cristal Kestelman"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00064", "OA papers": [{"PaperId": "https://openalex.org/W2905500442", "PaperTitle": "Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories", "Year": 2018, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Barcelona Supercomputing Center": 2.0, "Barcelona Supercomputing Center (BSC), Barcelona, Spain and Universitat Politcnica de Catalunya (UPC), Barcelona, Spain and IIIA - Artificial Intelligence Research Institute CSIC, Spain.": 1.0}, "Authors": ["Behzad Salami", "Osman Unsal", "Adri\u00e1n Cristal Kestelman"]}]}, {"DBLP title": "Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems.", "DBLP authors": ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00065", "OA papers": [{"PaperId": "https://openalex.org/W2904795950", "PaperTitle": "Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ARM (United Kingdom)": 8.0}, "Authors": ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John B. Biggs", "P. Harrod", "John R. Penton"]}]}, {"DBLP title": "Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications.", "DBLP authors": ["Bin Nie", "Lishan Yang", "Adwait Jog", "Evgenia Smirni"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00066", "OA papers": [{"PaperId": "https://openalex.org/W2905075051", "PaperTitle": "Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"William & Mary": 4.0}, "Authors": ["Bin Nie", "Lishan Yang", "Adwait Jog", "Evgenia Smirni"]}]}, {"DBLP title": "SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection.", "DBLP authors": ["Michael B. Sullivan", "Siva Kumar Sastry Hari", "Brian Zimmer", "Timothy Tsai", "Stephen W. Keckler"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00067", "OA papers": [{"PaperId": "https://openalex.org/W2904087936", "PaperTitle": "SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Nvidia (United Kingdom)": 5.0}, "Authors": ["Michael J. Sullivan", "Siva Kumar Sastry Hari", "Brian Zimmer", "Timothy Tsai", "Stephen W. Keckler"]}]}, {"DBLP title": "CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping.", "DBLP authors": ["Moinuddin K. Qureshi"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00068", "OA papers": [{"PaperId": "https://openalex.org/W2905380323", "PaperTitle": "CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping", "Year": 2018, "CitationCount": 118, "EstimatedCitation": 118, "Affiliations": {"Georgia Institute of Technology": 1.0}, "Authors": ["Moinuddin K. Qureshi"]}]}, {"DBLP title": "PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications.", "DBLP authors": ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Aarti Gupta"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00069", "OA papers": [{"PaperId": "https://openalex.org/W2904009772", "PaperTitle": "PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nvidia (United Kingdom)": 2.0, "Princeton University": 2.0}, "Authors": ["Yatin A. Manerkar", "Daniel C. Lustig", "Margaret Martonosi", "Aarti Gupta"]}]}, {"DBLP title": "Application-Transparent Near-Memory Processing Architecture with Memory Channel Network.", "DBLP authors": ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver O'Halloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00070", "OA papers": [{"PaperId": "https://openalex.org/W2904929935", "PaperTitle": "Application-Transparent Near-Memory Processing Architecture with Memory Channel Network", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Illinois Urbana-Champaign": 8.0, "IBM research": 2.0, "IBM (United States)": 2.0, "Daegu Gyeongbuk Institute of Science and Technology": 1.0}, "Authors": ["Mohammad Alian", "Seung-Kee Min", "Hadi Asghari-Moghaddam", "Ashutosh Sutra Dhar", "Dongkai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver O'Halloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-mei W. Hwu", "Nam Kim"]}]}, {"DBLP title": "End-to-End Automated Exploit Generation for Validating the Security of Processor Designs.", "DBLP authors": ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00071", "OA papers": [{"PaperId": "https://openalex.org/W2904305758", "PaperTitle": "End-to-End Automated Exploit Generation for Validating the Security of Processor Designs", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"]}]}, {"DBLP title": "Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures.", "DBLP authors": ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00072", "OA papers": [{"PaperId": "https://openalex.org/W3103692286", "PaperTitle": "Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Chicago": 4.0, "IBM (United States)": 1.0, "Princeton University": 1.0}, "Authors": ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"]}]}, {"DBLP title": "MDACache: Caching for Multi-Dimensional-Access Memories.", "DBLP authors": ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00073", "OA papers": [{"PaperId": "https://openalex.org/W2904888043", "PaperTitle": "MDACache: Caching for Multi-Dimensional-Access Memories", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pennsylvania State University": 6.0, "2 AMD Research (Work done while at Penn State), Austin, TX, USA": 1.0}, "Authors": ["Sumitha George", "Minli Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware.", "DBLP authors": ["Ananda Samajdar", "Parth Mannan", "Kartikay Garg", "Tushar Krishna"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00074", "OA papers": [{"PaperId": "https://openalex.org/W2885981521", "PaperTitle": "GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {" GEORGIA TECHNOLOGY": 4.0}, "Authors": ["Ananda Samajdar", "Parth Mannan", "Kartikay Garg", "Tushar Krishna"]}]}, {"DBLP title": "CritICs Critiquing Criticality in Mobile Apps.", "DBLP authors": ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00075", "OA papers": [{"PaperId": "https://openalex.org/W2905560038", "PaperTitle": "CritICs Critiquing Criticality in Mobile Apps", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pennsylvania State University": 7.0}, "Authors": ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut Kandemir", "Chita R. Das"]}]}, {"DBLP title": "EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices.", "DBLP authors": ["Moumita Dey", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00076", "OA papers": [{"PaperId": "https://openalex.org/W2904077948", "PaperTitle": "EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Moumita Dey", "Alireza Nazari", "Alenka Zajic", "Milos Prvulovic"]}]}, {"DBLP title": "MAVBench: Micro Aerial Vehicle Benchmarking.", "DBLP authors": ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00077", "OA papers": [{"PaperId": "https://openalex.org/W2899733099", "PaperTitle": "MAVBench: Micro Aerial Vehicle Benchmarking", "Year": 2018, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"The University of Texas at Austin": 4.333333333333333, "Google (United States)": 1.3333333333333333, "Harvard University": 0.3333333333333333}, "Authors": ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"]}]}, {"DBLP title": "Architectural Support for Efficient Large-Scale Automata Processing.", "DBLP authors": ["Hongyuan Liu", "Mohamed Assem Ibrahim", "Onur Kayiran", "Sreepathi Pai", "Adwait Jog"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00078", "OA papers": [{"PaperId": "https://openalex.org/W2904948956", "PaperTitle": "Architectural Support for Efficient Large-Scale Automata Processing", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"William & Mary": 5.0}, "Authors": ["Hong-Yuan Liu", "Ikhlas A. Khan", "Onur Kayiran", "Sreepathi Pai", "Adwait Jog"]}]}, {"DBLP title": "ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata.", "DBLP authors": ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00079", "OA papers": [{"PaperId": "https://openalex.org/W2904896921", "PaperTitle": "ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "University of Virginia": 3.0}, "Authors": ["Kevin Angstadt", "Arun Karthi Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"]}]}, {"DBLP title": "Morph: Flexible Acceleration for 3D CNN-Based Video Understanding.", "DBLP authors": ["Kartik Hegde", "Rohit Agrawal", "Yulun Yao", "Christopher W. Fletcher"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00080", "OA papers": [{"PaperId": "https://openalex.org/W2963673357", "PaperTitle": "Morph: Flexible Acceleration for 3D CNN-Based Video Understanding", "Year": 2018, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Kartik Hegde", "Rohit Agrawal", "Yulun Yao", "Christopher D.M. Fletcher"]}]}, {"DBLP title": "CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests.", "DBLP authors": ["Caroline Trippel", "Daniel Lustig", "Margaret Martonosi"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00081", "OA papers": [{"PaperId": "https://openalex.org/W2904129921", "PaperTitle": "CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests", "Year": 2018, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Princeton University": 2.0, "NVIDIA": 1.0}, "Authors": ["Caroline Trippel", "Daniel C. Lustig", "Margaret Martonosi"]}]}, {"DBLP title": "Shadow Block: Accelerating ORAM Accesses with Data Duplication.", "DBLP authors": ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00082", "OA papers": [{"PaperId": "https://openalex.org/W2903975607", "PaperTitle": "Shadow Block: Accelerating ORAM Accesses with Data Duplication", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Peking University": 4.0, "Chinese University of Hong Kong": 3.0, "City University of Hong Kong": 1.0}, "Authors": ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"]}]}, {"DBLP title": "DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors.", "DBLP authors": ["Vladimir Kiriansky", "Ilia A. Lebedev", "Saman P. Amarasinghe", "Srinivas Devadas", "Joel S. Emer"], "year": 2018, "doi": "https://doi.org/10.1109/MICRO.2018.00083", "OA papers": [{"PaperId": "https://openalex.org/W2810584084", "PaperTitle": "DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors", "Year": 2018, "CitationCount": 150, "EstimatedCitation": 150, "Affiliations": {"MIT - CSAIL": 4.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Vladimir Kiriansky", "Ilia Lebedev", "Saman Amarasinghe", "Srinivas Devadas", "Joel Emer"]}]}]