Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block_Control_block_sch_tb_isim_beh.exe -prj /home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block_Control_block_sch_tb_beh.prj work.Control_block_Control_block_sch_tb work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/trianglewave.v" into library work
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/scompare.v" into library work
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/cordic.v" into library work
WARNING:HDLCompiler:370 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/cordic.v" Line 5: Empty port in module declaration
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/spwmmodule.vf" into library work
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Encoder.v" into library work
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" into library work
WARNING:HDLCompiler:370 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/angle_check.v" Line 5: Empty port in module declaration
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block.vf" into library work
Analyzing Verilog file "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/testSPWM.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/testSPWM.v" Line 29: Size mismatch in connection of port <angle_A>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/testSPWM.v" Line 30: Size mismatch in connection of port <encode>. Formal port size is 10-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1016 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block.vf" Line 70: Port number 4 is not connected to this instance
WARNING:HDLCompiler:329 - "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/cordic.v" Line 149: Target <(null)> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Fuse Memory Usage: 95056 KB
Fuse CPU Usage: 1390 ms
Compiling module scompare
Compiling module trianglewave
Compiling module FTP_HXILINX_Control_block
Compiling module VCC
Compiling module cordic_default
Compiling module spwmmodule_MUSER_Control_block
Compiling module NOR2
Compiling module angle_check
Compiling module Encoder
Compiling module Control_block
Compiling module Control_block_Control_block_sch_...
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 12 Verilog Units
Built simulation executable /home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block_Control_block_sch_tb_isim_beh.exe
Fuse Memory Usage: 99872 KB
Fuse CPU Usage: 1510 ms
GCC CPU Usage: 1140 ms
