============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:10:26 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6454 ps) Late External Delay Assertion at pin out_wait
          Group: reg2out
     Startpoint: (R) waddr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) out_wait
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1496                  
             Slack:=    6454                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_76_1 

#----------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                               (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  waddr_reg[5]/CK -       -      R     (arrival)             9     0     0       0 
  waddr_reg[5]/QN -       CK->QN F     DFFRPQN_X3M_A9TL     16   252   418     418 
  g179239/Y       -       A->Y   R     INV_X7P5M_A9TL       14   129   144     563 
  g320824/Y       -       B->Y   F     NAND4_X1A_A9TL        1   160   137     700 
  g314577/Y       -       B->Y   R     NOR2_X1B_A9TL         1   202   176     876 
  g311441/Y       -       D->Y   F     NAND4_X3A_A9TL        9   259   221    1097 
  g308374/Y       -       B->Y   F     OR2_X1M_A9TL          6   169   284    1382 
  g143400/Y       -       A->Y   R     INV_X1M_A9TL          1   106   114    1496 
  out_wait        -       -      R     (port)                -     -     0    1496 
#----------------------------------------------------------------------------------

