<profile>

<section name = "Vitis HLS Report for 'inverter'" level="0">
<item name = "Date">Fri Nov  3 01:51:55 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">Inverter</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.093 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">153602, 153602, 1.536 ms, 1.536 ms, 153603, 153603, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_14_1">153600, 153600, 3, 2, 1, 76800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 115, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 109, -</column>
<column name="Register">-, -, 117, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="AXI_CPU_s_axi_U">AXI_CPU_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_184_p2">+, 0, 0, 26, 19, 3</column>
<column name="icmp_ln14_fu_162_p2">icmp, 0, 0, 14, 19, 19</column>
<column name="or_ln14_1_fu_190_p2">or, 0, 0, 19, 19, 2</column>
<column name="or_ln14_2_fu_201_p2">or, 0, 0, 19, 19, 2</column>
<column name="or_ln14_fu_173_p2">or, 0, 0, 19, 19, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="out_r_Din_A">xor, 0, 0, 8, 8, 2</column>
<column name="out_r_Din_B">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_140_p4">9, 2, 19, 38</column>
<column name="i_reg_136">9, 2, 19, 38</column>
<column name="in_r_Addr_A_orig">14, 3, 32, 96</column>
<column name="in_r_Addr_B_orig">14, 3, 32, 96</column>
<column name="out_r_Addr_A_orig">14, 3, 32, 96</column>
<column name="out_r_Addr_B_orig">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln14_reg_236">19, 0, 19, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_cast1_reg_216">19, 0, 64, 45</column>
<column name="i_reg_136">19, 0, 19, 0</column>
<column name="icmp_ln14_reg_212">1, 0, 1, 0</column>
<column name="zext_ln16_1_reg_241">18, 0, 64, 46</column>
<column name="zext_ln16_2_reg_251">17, 0, 64, 47</column>
<column name="zext_ln16_reg_226">18, 0, 64, 46</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXI_CPU_AWVALID">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_AWREADY">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_AWADDR">in, 4, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_WVALID">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_WREADY">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_WDATA">in, 32, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_WSTRB">in, 4, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_ARVALID">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_ARREADY">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_ARADDR">in, 4, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_RVALID">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_RREADY">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_RDATA">out, 32, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_RRESP">out, 2, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_BVALID">out, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_BREADY">in, 1, s_axi, AXI_CPU, return void</column>
<column name="s_axi_AXI_CPU_BRESP">out, 2, s_axi, AXI_CPU, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, inverter, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, inverter, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, inverter, return value</column>
<column name="in_r_Addr_A">out, 32, bram, in_r, array</column>
<column name="in_r_EN_A">out, 1, bram, in_r, array</column>
<column name="in_r_WEN_A">out, 1, bram, in_r, array</column>
<column name="in_r_Din_A">out, 8, bram, in_r, array</column>
<column name="in_r_Dout_A">in, 8, bram, in_r, array</column>
<column name="in_r_Clk_A">out, 1, bram, in_r, array</column>
<column name="in_r_Rst_A">out, 1, bram, in_r, array</column>
<column name="in_r_Addr_B">out, 32, bram, in_r, array</column>
<column name="in_r_EN_B">out, 1, bram, in_r, array</column>
<column name="in_r_WEN_B">out, 1, bram, in_r, array</column>
<column name="in_r_Din_B">out, 8, bram, in_r, array</column>
<column name="in_r_Dout_B">in, 8, bram, in_r, array</column>
<column name="in_r_Clk_B">out, 1, bram, in_r, array</column>
<column name="in_r_Rst_B">out, 1, bram, in_r, array</column>
<column name="out_r_Addr_A">out, 32, bram, out_r, array</column>
<column name="out_r_EN_A">out, 1, bram, out_r, array</column>
<column name="out_r_WEN_A">out, 1, bram, out_r, array</column>
<column name="out_r_Din_A">out, 8, bram, out_r, array</column>
<column name="out_r_Dout_A">in, 8, bram, out_r, array</column>
<column name="out_r_Clk_A">out, 1, bram, out_r, array</column>
<column name="out_r_Rst_A">out, 1, bram, out_r, array</column>
<column name="out_r_Addr_B">out, 32, bram, out_r, array</column>
<column name="out_r_EN_B">out, 1, bram, out_r, array</column>
<column name="out_r_WEN_B">out, 1, bram, out_r, array</column>
<column name="out_r_Din_B">out, 8, bram, out_r, array</column>
<column name="out_r_Dout_B">in, 8, bram, out_r, array</column>
<column name="out_r_Clk_B">out, 1, bram, out_r, array</column>
<column name="out_r_Rst_B">out, 1, bram, out_r, array</column>
</table>
</item>
</section>
</profile>
