

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Sun Mar 28 21:17:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma32_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.871 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |        ?|        ?|         3|          -|          -|     ?|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      6|        0|      370|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      185|    -|
|Register             |        -|      -|      386|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      6|      386|      555|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |      646|    540|   610800|   305400|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |  100|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     2584|   2160|  2443200|  1221600|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |in_rem_2_fu_184_p2       |     *    |      3|  0|  21|          32|          32|
    |mul_ln95_fu_262_p2       |     *    |      3|  0|  21|          32|          32|
    |acc_fu_274_p2            |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_320_p2            |     +    |      0|  0|  20|          13|           2|
    |i_fu_195_p2              |     +    |      0|  0|  39|          32|           1|
    |in_rem_fu_256_p2         |     +    |      0|  0|  39|          32|          14|
    |vector_index_fu_280_p2   |     +    |      0|  0|  39|          32|           2|
    |vector_number_fu_309_p2  |     +    |      0|  0|  39|          32|           1|
    |icmp_ln100_fu_286_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln75_fu_190_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln86_fu_211_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln89_fu_217_p2      |   icmp   |      0|  0|  18|          32|          13|
    |icmp_ln92_fu_235_p2      |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |or_ln95_fu_245_p2        |    or    |      0|  0|  13|          13|           1|
    |in_len_fu_227_p3         |  select  |      0|  0|  13|           1|          12|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      6|  0| 370|         393|         221|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |acc_0_i_fu_46          |   9|          2|   32|         64|
    |ap_NS_fsm              |  41|          8|    1|          8|
    |ap_done                |   9|          2|    1|          2|
    |i1_0_i_reg_162         |   9|          2|   13|         26|
    |i_0_i_reg_141          |   9|          2|   32|         64|
    |in_rem_0_i_reg_152     |   9|          2|   32|         64|
    |mac_len_blk_n          |   9|          2|    1|          2|
    |mac_len_out_blk_n      |   9|          2|    1|          2|
    |mac_vec_blk_n          |   9|          2|    1|          2|
    |mac_vec_out_blk_n      |   9|          2|    1|          2|
    |p_inbuff_V_address0    |  15|          3|   13|         39|
    |p_outbuff_V_address0   |  15|          3|    7|         21|
    |p_outbuff_V_d0         |  15|          3|   32|         96|
    |vector_index_1_fu_54   |   9|          2|   32|         64|
    |vector_number_1_fu_50  |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 185|         39|  231|        520|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_0_i_fu_46          |  32|   0|   32|          0|
    |ap_CS_fsm              |   7|   0|    7|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i1_0_i_reg_162         |  13|   0|   13|          0|
    |i_0_i_reg_141          |  32|   0|   32|          0|
    |i_reg_340              |  32|   0|   32|          0|
    |in_len_reg_379         |  13|   0|   13|          0|
    |in_rem_0_i_reg_152     |  32|   0|   32|          0|
    |in_rem_2_reg_331       |  32|   0|   32|          0|
    |mac_len_read_reg_326   |  32|   0|   32|          0|
    |mul_ln95_reg_402       |  32|   0|   32|          0|
    |sext_ln76_reg_345      |  64|   0|   64|          0|
    |vector_index_1_fu_54   |  32|   0|   32|          0|
    |vector_number_1_fu_50  |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 386|   0|  386|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    compute   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    compute   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    compute   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    compute   | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |    compute   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    compute   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    compute   | return value |
|p_inbuff_V_address0   | out |   13|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_ce0        | out |    1|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_q0         |  in |   32|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_address1   | out |   13|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_ce1        | out |    1|  ap_memory |  p_inbuff_V  |     array    |
|p_inbuff_V_q1         |  in |   32|  ap_memory |  p_inbuff_V  |     array    |
|mac_vec_dout          |  in |   32|   ap_fifo  |    mac_vec   |    pointer   |
|mac_vec_empty_n       |  in |    1|   ap_fifo  |    mac_vec   |    pointer   |
|mac_vec_read          | out |    1|   ap_fifo  |    mac_vec   |    pointer   |
|mac_len_dout          |  in |   32|   ap_fifo  |    mac_len   |    pointer   |
|mac_len_empty_n       |  in |    1|   ap_fifo  |    mac_len   |    pointer   |
|mac_len_read          | out |    1|   ap_fifo  |    mac_len   |    pointer   |
|p_outbuff_V_address0  | out |    7|  ap_memory |  p_outbuff_V |     array    |
|p_outbuff_V_ce0       | out |    1|  ap_memory |  p_outbuff_V |     array    |
|p_outbuff_V_we0       | out |    1|  ap_memory |  p_outbuff_V |     array    |
|p_outbuff_V_d0        | out |   32|  ap_memory |  p_outbuff_V |     array    |
|mac_vec_out_din       | out |   32|   ap_fifo  |  mac_vec_out |    pointer   |
|mac_vec_out_full_n    |  in |    1|   ap_fifo  |  mac_vec_out |    pointer   |
|mac_vec_out_write     | out |    1|   ap_fifo  |  mac_vec_out |    pointer   |
|mac_len_out_din       | out |   32|   ap_fifo  |  mac_len_out |    pointer   |
|mac_len_out_full_n    |  in |    1|   ap_fifo  |  mac_len_out |    pointer   |
|mac_len_out_write     | out |    1|   ap_fifo  |  mac_len_out |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

