// Seed: 37441354
module module_0;
  assign id_1 = (id_1) && "";
  wire id_2;
  assign id_1 = 1;
  always @(1) $display;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1
    , id_18,
    input wire id_2,
    output tri0 id_3,
    output wire id_4,
    input wor id_5,
    output tri0 id_6,
    output tri0 id_7,
    output uwire id_8,
    inout supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    output tri id_12,
    input wor id_13,
    output tri0 id_14,
    output tri0 id_15,
    output wire id_16
);
  wire id_19;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_20(
      .id_0(id_12), .id_1(id_15), .id_2(), .id_3(1 > 1), .id_4(id_9)
  );
endmodule
