Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 06:45:29 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.097        0.000                      0                 1022        0.122        0.000                      0                 1022        3.000        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.005        0.000                      0                  108        0.262        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10               4.097        0.000                      0                  914        0.122        0.000                      0                  914       49.500        0.000                       0                   361  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.766ns (22.464%)  route 2.644ns (77.536%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     8.553    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.843    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524    14.558    bseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.766ns (22.464%)  route 2.644ns (77.536%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     8.553    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.843    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524    14.558    bseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.766ns (22.464%)  route 2.644ns (77.536%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     8.553    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.843    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524    14.558    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.766ns (22.464%)  route 2.644ns (77.536%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     8.553    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.843    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524    14.558    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.766ns (23.274%)  route 2.525ns (76.726%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.757     8.435    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.844    bseg_driver/ctr/clk
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524    14.559    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.766ns (23.274%)  route 2.525ns (76.726%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.757     8.435    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.844    bseg_driver/ctr/clk
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524    14.559    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.766ns (23.274%)  route 2.525ns (76.726%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.757     8.435    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.844    bseg_driver/ctr/clk
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524    14.559    bseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.766ns (23.274%)  route 2.525ns (76.726%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.757     8.435    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.844    bseg_driver/ctr/clk
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524    14.559    bseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.766ns (23.338%)  route 2.516ns (76.662%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.748     8.426    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437    14.842    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X34Y16         FDRE (Setup_fdre_C_R)       -0.524    14.557    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.766ns (23.338%)  route 2.516ns (76.662%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.103     6.764    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.124     6.888 f  bseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.665     7.553    bseg_driver/ctr/D_ctr_q[0]_i_5__1_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.748     8.426    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437    14.842    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X34Y16         FDRE (Setup_fdre_C_R)       -0.524    14.557    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.766    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.874    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_4
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    aseg_driver/ctr/clk
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X31Y4          FDRE (Hold_fdre_C_D)         0.105     1.612    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X31Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.768    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.876    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_4
    SLICE_X31Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.023    aseg_driver/ctr/clk
    SLICE_X31Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.105     1.613    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X31Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.877    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X31Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.023    aseg_driver/ctr/clk
    SLICE_X31Y1          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.105     1.613    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X31Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.768    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.876    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_4
    SLICE_X31Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    aseg_driver/ctr/clk
    SLICE_X31Y3          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.105     1.612    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X31Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.763    aseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.878    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_7
    SLICE_X31Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.023    aseg_driver/ctr/clk
    SLICE_X31Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.105     1.613    aseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.502    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.791    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.901    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_5
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     2.016    bseg_driver/ctr/clk
    SLICE_X34Y13         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.636    bseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.503    bseg_driver/ctr/clk
    SLICE_X34Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.793    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.903    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_5
    SLICE_X34Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    bseg_driver/ctr/clk
    SLICE_X34Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.134     1.637    bseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.502    bseg_driver/ctr/clk
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  bseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.792    bseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.902    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_5
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     2.016    bseg_driver/ctr/clk
    SLICE_X34Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.134     1.636    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.502    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  bseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.792    bseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.902    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_5
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.015    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.134     1.636    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X31Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.120     1.769    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.880    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_5
    SLICE_X31Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     2.023    aseg_driver/ctr/clk
    SLICE_X31Y2          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.105     1.613    aseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y5    aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y5    aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y1    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y4    aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        4.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.716ns  (logic 54.493ns (56.932%)  route 41.223ns (43.068%))
  Logic Levels:           274  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT6=8)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 101.510 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.646    94.759    sm/ram_reg_i_136_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124    94.883 r  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.761    95.644    sm/D_states_q[0]_i_10_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I2_O)        0.124    95.768 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           1.000    96.768    sm/D_states_q[0]_i_2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.124    96.892 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.385    97.276    sm/D_states_d__0[0]
    SLICE_X58Y17         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.510   101.510    sm/clk_out1
    SLICE_X58Y17         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.080   101.590    
                         clock uncertainty           -0.149   101.441    
    SLICE_X58Y17         FDSE (Setup_fdse_C_D)       -0.067   101.374    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.374    
                         arrival time                         -97.277    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.230ns  (logic 54.756ns (57.498%)  route 40.474ns (42.502%))
  Logic Levels:           274  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 101.447 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.113    sm/ram_reg_i_136_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    94.325 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.032    95.357    sm/M_alum_out[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.299    95.656 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.433    96.089    sm/D_states_q[3]_i_2_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.124    96.213 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.578    96.791    sm/D_states_d__0[3]
    SLICE_X57Y15         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.447   101.447    sm/clk_out1
    SLICE_X57Y15         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.080   101.527    
                         clock uncertainty           -0.149   101.378    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)       -0.067   101.311    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.311    
                         arrival time                         -96.791    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.438ns  (logic 54.657ns (57.876%)  route 39.782ns (42.124%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 101.493 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.113    sm/ram_reg_i_136_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    94.325 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.768    95.092    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.324    95.416 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.582    95.999    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.493   101.493    brams/bram2/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.573    
                         clock uncertainty           -0.149   101.423    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   100.649    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.649    
                         arrival time                         -95.999    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.113ns  (logic 54.493ns (57.293%)  route 40.620ns (42.707%))
  Logic Levels:           274  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT6=8)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 f  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 f  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 f  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.457    94.569    sm/ram_reg_i_136_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I2_O)        0.124    94.693 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.867    95.560    sm/D_states_q[2]_i_19_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    95.684 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.487    96.171    sm/D_states_q[2]_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124    96.295 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379    96.674    sm/D_states_d__0[2]
    SLICE_X60Y15         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.512   101.512    sm/clk_out1
    SLICE_X60Y15         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.080   101.592    
                         clock uncertainty           -0.149   101.443    
    SLICE_X60Y15         FDSE (Setup_fdse_C_D)       -0.016   101.427    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.427    
                         arrival time                         -96.674    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.471ns  (logic 54.632ns (57.829%)  route 39.839ns (42.171%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.113    sm/ram_reg_i_136_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    94.325 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.768    95.092    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.299    95.391 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.640    96.031    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.494   101.494    brams/bram1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.858    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.858    
                         arrival time                         -96.031    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.783ns  (logic 54.632ns (57.639%)  route 40.151ns (42.361%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 101.518 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.113    sm/ram_reg_i_136_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    94.325 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.803    95.128    sm/M_alum_out[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I5_O)        0.299    95.427 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.916    96.343    L_reg/D[0]
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.518   101.518    L_reg/clk_out1
    SLICE_X59Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.080   101.598    
                         clock uncertainty           -0.149   101.449    
    SLICE_X59Y6          FDRE (Setup_fdre_C_D)       -0.067   101.382    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        101.382    
                         arrival time                         -96.343    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.645ns  (logic 54.632ns (57.723%)  route 40.014ns (42.277%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.113    sm/ram_reg_i_136_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    94.325 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.803    95.128    sm/M_alum_out[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I5_O)        0.299    95.427 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.779    96.206    L_reg/D[0]
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.517   101.517    L_reg/clk_out1
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[1][0]/C
                         clock pessimism              0.080   101.597    
                         clock uncertainty           -0.149   101.448    
    SLICE_X58Y8          FDRE (Setup_fdre_C_D)       -0.067   101.381    L_reg/D_registers_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        101.381    
                         arrival time                         -96.206    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.640ns  (logic 54.632ns (57.726%)  route 40.008ns (42.274%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.113    sm/ram_reg_i_136_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    94.325 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.803    95.128    sm/M_alum_out[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I5_O)        0.299    95.427 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.773    96.200    L_reg/D[0]
    SLICE_X59Y8          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.517   101.517    L_reg/clk_out1
    SLICE_X59Y8          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.080   101.597    
                         clock uncertainty           -0.149   101.448    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)       -0.067   101.381    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        101.381    
                         arrival time                         -96.200    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.723ns  (logic 54.493ns (57.529%)  route 40.230ns (42.471%))
  Logic Levels:           274  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT6=8)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 f  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 f  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 f  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.457    94.569    sm/ram_reg_i_136_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I2_O)        0.124    94.693 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.867    95.560    sm/D_states_q[2]_i_19_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    95.684 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.476    96.160    sm/D_states_q[2]_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124    96.284 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    96.284    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X60Y15         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.512   101.512    sm/clk_out1
    SLICE_X60Y15         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.080   101.592    
                         clock uncertainty           -0.149   101.443    
    SLICE_X60Y15         FDSE (Setup_fdse_C_D)        0.077   101.520    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        101.520    
                         arrival time                         -96.284    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.612ns  (logic 54.632ns (57.743%)  route 39.980ns (42.257%))
  Logic Levels:           273  (CARRY4=236 LUT2=18 LUT3=11 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 101.517 - 100.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.560     1.560    sm/clk_out1
    SLICE_X55Y18         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  sm/D_states_q_reg[1]/Q
                         net (fo=191, routed)         1.362     3.379    sm/D_states_q[1]
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150     3.529 f  sm/D_states_q[2]_i_13/O
                         net (fo=13, routed)          1.362     4.891    sm/D_states_q[2]_i_13_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.326     5.217 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.878     6.095    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.219 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.801     7.020    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.144 r  sm/D_registers_q[7][12]_i_26/O
                         net (fo=13, routed)          1.087     8.231    sm/M_sm_bsel[0]
    SLICE_X54Y9          LUT4 (Prop_lut4_I2_O)        0.156     8.387 r  sm/ram_reg_i_322/O
                         net (fo=43, routed)          0.677     9.064    alum/divider/D_registers_q[7][12]_i_673_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888     9.952 r  alum/divider/D_registers_q_reg[7][12]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.952    alum/divider/D_registers_q_reg[7][12]_i_651_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 r  alum/divider/D_registers_q_reg[7][12]_i_650/CO[1]
                         net (fo=17, routed)          0.667    10.777    alum/divider/D_registers_q_reg[7][12]_i_650_n_2
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.332    11.109 r  alum/divider/D_registers_q[7][12]_i_668/O
                         net (fo=1, routed)           0.000    11.109    alum/divider/D_registers_q[7][12]_i_668_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.659 r  alum/divider/D_registers_q_reg[7][12]_i_641/CO[3]
                         net (fo=1, routed)           0.000    11.659    alum/divider/D_registers_q_reg[7][12]_i_641_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  alum/divider/D_registers_q_reg[7][12]_i_636/CO[3]
                         net (fo=1, routed)           0.000    11.773    alum/divider/D_registers_q_reg[7][12]_i_636_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  alum/divider/D_registers_q_reg[7][12]_i_631/CO[3]
                         net (fo=1, routed)           0.000    11.887    alum/divider/D_registers_q_reg[7][12]_i_631_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.001 r  alum/divider/D_registers_q_reg[7][12]_i_630/CO[3]
                         net (fo=19, routed)          0.970    12.971    alum/divider/D_registers_q_reg[7][12]_i_630_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    13.095 r  alum/divider/D_registers_q[7][12]_i_649/O
                         net (fo=1, routed)           0.000    13.095    alum/divider/D_registers_q[7][12]_i_649_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.628 r  alum/divider/D_registers_q_reg[7][12]_i_621/CO[3]
                         net (fo=1, routed)           0.000    13.628    alum/divider/D_registers_q_reg[7][12]_i_621_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.745 r  alum/divider/D_registers_q_reg[7][12]_i_616/CO[3]
                         net (fo=1, routed)           0.000    13.745    alum/divider/D_registers_q_reg[7][12]_i_616_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.862 r  alum/divider/D_registers_q_reg[7][12]_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.862    alum/divider/D_registers_q_reg[7][12]_i_611_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.979 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    13.979    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.233 r  alum/divider/D_registers_q_reg[7][12]_i_608/CO[0]
                         net (fo=21, routed)          0.885    15.118    alum/divider/D_registers_q_reg[7][12]_i_608_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    15.485 r  alum/divider/D_registers_q[7][12]_i_629/O
                         net (fo=1, routed)           0.000    15.485    alum/divider/D_registers_q[7][12]_i_629_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.018 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=1, routed)           0.000    16.018    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.135 r  alum/divider/D_registers_q_reg[7][12]_i_594/CO[3]
                         net (fo=1, routed)           0.000    16.135    alum/divider/D_registers_q_reg[7][12]_i_594_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.252 r  alum/divider/D_registers_q_reg[7][12]_i_589/CO[3]
                         net (fo=1, routed)           0.000    16.252    alum/divider/D_registers_q_reg[7][12]_i_589_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.369 r  alum/divider/D_registers_q_reg[7][12]_i_588/CO[3]
                         net (fo=1, routed)           0.000    16.369    alum/divider/D_registers_q_reg[7][12]_i_588_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.526 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[1]
                         net (fo=23, routed)          0.904    17.430    alum/divider/D_registers_q_reg[7][12]_i_585_n_2
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.332    17.762 r  alum/divider/D_registers_q[7][12]_i_607/O
                         net (fo=1, routed)           0.000    17.762    alum/divider/D_registers_q[7][12]_i_607_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.295 r  alum/divider/D_registers_q_reg[7][12]_i_576/CO[3]
                         net (fo=1, routed)           0.000    18.295    alum/divider/D_registers_q_reg[7][12]_i_576_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  alum/divider/D_registers_q_reg[7][12]_i_571/CO[3]
                         net (fo=1, routed)           0.000    18.412    alum/divider/D_registers_q_reg[7][12]_i_571_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  alum/divider/D_registers_q_reg[7][12]_i_566/CO[3]
                         net (fo=1, routed)           0.000    18.529    alum/divider/D_registers_q_reg[7][12]_i_566_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.646 r  alum/divider/D_registers_q_reg[7][12]_i_565/CO[3]
                         net (fo=1, routed)           0.000    18.646    alum/divider/D_registers_q_reg[7][12]_i_565_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.875 r  alum/divider/D_registers_q_reg[7][12]_i_561/CO[2]
                         net (fo=25, routed)          0.891    19.766    alum/divider/D_registers_q_reg[7][12]_i_561_n_1
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.310    20.076 r  alum/divider/D_registers_q[7][12]_i_584/O
                         net (fo=1, routed)           0.000    20.076    alum/divider/D_registers_q[7][12]_i_584_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.626 r  alum/divider/D_registers_q_reg[7][12]_i_552/CO[3]
                         net (fo=1, routed)           0.000    20.626    alum/divider/D_registers_q_reg[7][12]_i_552_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.740 r  alum/divider/D_registers_q_reg[7][12]_i_547/CO[3]
                         net (fo=1, routed)           0.000    20.740    alum/divider/D_registers_q_reg[7][12]_i_547_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.854 r  alum/divider/D_registers_q_reg[7][12]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/divider/D_registers_q_reg[7][12]_i_542_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.968 r  alum/divider/D_registers_q_reg[7][12]_i_541/CO[3]
                         net (fo=1, routed)           0.000    20.968    alum/divider/D_registers_q_reg[7][12]_i_541_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  alum/divider/D_registers_q_reg[7][12]_i_536/CO[3]
                         net (fo=27, routed)          1.402    22.483    alum/divider/D_registers_q_reg[7][12]_i_536_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.124    22.607 r  alum/divider/D_registers_q[7][12]_i_560/O
                         net (fo=1, routed)           0.000    22.607    alum/divider/D_registers_q[7][12]_i_560_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.157 r  alum/divider/D_registers_q_reg[7][12]_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/divider/D_registers_q_reg[7][12]_i_527_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/divider/D_registers_q_reg[7][12]_i_522/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/divider/D_registers_q_reg[7][12]_i_522_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/divider/D_registers_q_reg[7][12]_i_517/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/divider/D_registers_q_reg[7][12]_i_517_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.499 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    23.499    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.613 r  alum/divider/D_registers_q_reg[7][12]_i_515/CO[3]
                         net (fo=1, routed)           0.000    23.613    alum/divider/D_registers_q_reg[7][12]_i_515_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.884 r  alum/divider/D_registers_q_reg[7][12]_i_489/CO[0]
                         net (fo=29, routed)          0.919    24.803    alum/divider/D_registers_q_reg[7][12]_i_489_n_3
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.373    25.176 r  alum/divider/D_registers_q[7][12]_i_535/O
                         net (fo=1, routed)           0.000    25.176    alum/divider/D_registers_q[7][12]_i_535_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.726 r  alum/divider/D_registers_q_reg[7][12]_i_502/CO[3]
                         net (fo=1, routed)           0.000    25.726    alum/divider/D_registers_q_reg[7][12]_i_502_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.840 r  alum/divider/D_registers_q_reg[7][12]_i_497/CO[3]
                         net (fo=1, routed)           0.000    25.840    alum/divider/D_registers_q_reg[7][12]_i_497_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.954 r  alum/divider/D_registers_q_reg[7][12]_i_492/CO[3]
                         net (fo=1, routed)           0.000    25.954    alum/divider/D_registers_q_reg[7][12]_i_492_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.068 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    26.068    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.182 r  alum/divider/D_registers_q_reg[7][12]_i_488/CO[3]
                         net (fo=1, routed)           0.000    26.182    alum/divider/D_registers_q_reg[7][12]_i_488_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.339 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[1]
                         net (fo=31, routed)          0.985    27.324    alum/divider/D_registers_q_reg[7][12]_i_461_n_2
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.329    27.653 r  alum/divider/D_registers_q[7][12]_i_510/O
                         net (fo=1, routed)           0.000    27.653    alum/divider/D_registers_q[7][12]_i_510_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.203 r  alum/divider/D_registers_q_reg[7][12]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.203    alum/divider/D_registers_q_reg[7][12]_i_475_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.317 r  alum/divider/D_registers_q_reg[7][12]_i_470/CO[3]
                         net (fo=1, routed)           0.000    28.317    alum/divider/D_registers_q_reg[7][12]_i_470_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.431 r  alum/divider/D_registers_q_reg[7][12]_i_465/CO[3]
                         net (fo=1, routed)           0.000    28.431    alum/divider/D_registers_q_reg[7][12]_i_465_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.545 r  alum/divider/D_registers_q_reg[7][12]_i_464/CO[3]
                         net (fo=1, routed)           0.000    28.545    alum/divider/D_registers_q_reg[7][12]_i_464_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.659 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    28.659    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.887 r  alum/divider/D_registers_q_reg[7][12]_i_432/CO[2]
                         net (fo=33, routed)          0.527    29.414    alum/divider/D_registers_q_reg[7][12]_i_432_n_1
    SLICE_X44Y19         LUT2 (Prop_lut2_I1_O)        0.313    29.727 r  alum/divider/D_registers_q[7][12]_i_483/O
                         net (fo=1, routed)           0.000    29.727    alum/divider/D_registers_q[7][12]_i_483_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  alum/divider/D_registers_q_reg[7][12]_i_447/CO[3]
                         net (fo=1, routed)           0.000    30.277    alum/divider/D_registers_q_reg[7][12]_i_447_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  alum/divider/D_registers_q_reg[7][12]_i_442/CO[3]
                         net (fo=1, routed)           0.000    30.391    alum/divider/D_registers_q_reg[7][12]_i_442_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.505 r  alum/divider/D_registers_q_reg[7][12]_i_437/CO[3]
                         net (fo=1, routed)           0.000    30.505    alum/divider/D_registers_q_reg[7][12]_i_437_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.619 r  alum/divider/D_registers_q_reg[7][12]_i_436/CO[3]
                         net (fo=1, routed)           0.000    30.619    alum/divider/D_registers_q_reg[7][12]_i_436_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.733 r  alum/divider/D_registers_q_reg[7][12]_i_431/CO[3]
                         net (fo=1, routed)           0.000    30.733    alum/divider/D_registers_q_reg[7][12]_i_431_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.847 r  alum/divider/D_registers_q_reg[7][12]_i_402/CO[3]
                         net (fo=35, routed)          1.162    32.009    alum/divider/D_registers_q_reg[7][12]_i_402_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.124    32.133 r  alum/divider/D_registers_q[7][12]_i_455/O
                         net (fo=1, routed)           0.000    32.133    alum/divider/D_registers_q[7][12]_i_455_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.666 r  alum/divider/D_registers_q_reg[7][12]_i_418/CO[3]
                         net (fo=1, routed)           0.000    32.666    alum/divider/D_registers_q_reg[7][12]_i_418_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.783 r  alum/divider/D_registers_q_reg[7][12]_i_413/CO[3]
                         net (fo=1, routed)           0.000    32.783    alum/divider/D_registers_q_reg[7][12]_i_413_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.900 r  alum/divider/D_registers_q_reg[7][12]_i_408/CO[3]
                         net (fo=1, routed)           0.000    32.900    alum/divider/D_registers_q_reg[7][12]_i_408_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.017 r  alum/divider/D_registers_q_reg[7][12]_i_407/CO[3]
                         net (fo=1, routed)           0.000    33.017    alum/divider/D_registers_q_reg[7][12]_i_407_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.134 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[3]
                         net (fo=1, routed)           0.009    33.143    alum/divider/D_registers_q_reg[7][12]_i_401_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.260 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.260    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.514 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[0]
                         net (fo=37, routed)          0.936    34.450    alum/divider/D_registers_q_reg[7][12]_i_345_n_3
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.367    34.817 r  alum/divider/D_registers_q[7][12]_i_426/O
                         net (fo=1, routed)           0.000    34.817    alum/divider/D_registers_q[7][12]_i_426_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.367 r  alum/divider/D_registers_q_reg[7][12]_i_388/CO[3]
                         net (fo=1, routed)           0.000    35.367    alum/divider/D_registers_q_reg[7][12]_i_388_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.481 r  alum/divider/D_registers_q_reg[7][12]_i_383/CO[3]
                         net (fo=1, routed)           0.000    35.481    alum/divider/D_registers_q_reg[7][12]_i_383_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.595 r  alum/divider/D_registers_q_reg[7][12]_i_378/CO[3]
                         net (fo=1, routed)           0.000    35.595    alum/divider/D_registers_q_reg[7][12]_i_378_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.709 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    35.709    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.823 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=1, routed)           0.009    35.832    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.946 r  alum/divider/D_registers_q_reg[7][12]_i_344/CO[3]
                         net (fo=1, routed)           0.000    35.946    alum/divider/D_registers_q_reg[7][12]_i_344_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.103 r  alum/divider/D_registers_q_reg[7][12]_i_312/CO[1]
                         net (fo=39, routed)          0.941    37.044    alum/divider/D_registers_q_reg[7][12]_i_312_n_2
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.329    37.373 r  alum/divider/D_registers_q[7][12]_i_396/O
                         net (fo=1, routed)           0.000    37.373    alum/divider/D_registers_q[7][12]_i_396_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.923 r  alum/divider/D_registers_q_reg[7][12]_i_358/CO[3]
                         net (fo=1, routed)           0.000    37.923    alum/divider/D_registers_q_reg[7][12]_i_358_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.037 r  alum/divider/D_registers_q_reg[7][12]_i_353/CO[3]
                         net (fo=1, routed)           0.000    38.037    alum/divider/D_registers_q_reg[7][12]_i_353_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.151 r  alum/divider/D_registers_q_reg[7][12]_i_348/CO[3]
                         net (fo=1, routed)           0.000    38.151    alum/divider/D_registers_q_reg[7][12]_i_348_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.265 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    38.265    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.379 r  alum/divider/D_registers_q_reg[7][12]_i_339/CO[3]
                         net (fo=1, routed)           0.009    38.388    alum/divider/D_registers_q_reg[7][12]_i_339_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.502 r  alum/divider/D_registers_q_reg[7][12]_i_311/CO[3]
                         net (fo=1, routed)           0.000    38.502    alum/divider/D_registers_q_reg[7][12]_i_311_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.730 r  alum/divider/D_registers_q_reg[7][12]_i_278/CO[2]
                         net (fo=41, routed)          0.975    39.705    alum/divider/D_registers_q_reg[7][12]_i_278_n_1
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.313    40.018 r  alum/divider/D_registers_q[7][12]_i_366/O
                         net (fo=1, routed)           0.000    40.018    alum/divider/D_registers_q[7][12]_i_366_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.551 r  alum/divider/D_registers_q_reg[7][12]_i_326/CO[3]
                         net (fo=1, routed)           0.000    40.551    alum/divider/D_registers_q_reg[7][12]_i_326_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.668 r  alum/divider/D_registers_q_reg[7][12]_i_321/CO[3]
                         net (fo=1, routed)           0.000    40.668    alum/divider/D_registers_q_reg[7][12]_i_321_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.785 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.785    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.902 r  alum/divider/D_registers_q_reg[7][12]_i_315/CO[3]
                         net (fo=1, routed)           0.000    40.902    alum/divider/D_registers_q_reg[7][12]_i_315_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.019 r  alum/divider/D_registers_q_reg[7][12]_i_306/CO[3]
                         net (fo=1, routed)           0.000    41.019    alum/divider/D_registers_q_reg[7][12]_i_306_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.136 r  alum/divider/D_registers_q_reg[7][12]_i_277/CO[3]
                         net (fo=1, routed)           0.000    41.136    alum/divider/D_registers_q_reg[7][12]_i_277_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.253 r  alum/divider/D_registers_q_reg[7][12]_i_239/CO[3]
                         net (fo=43, routed)          1.232    42.485    alum/divider/D_registers_q_reg[7][12]_i_239_n_0
    SLICE_X32Y16         LUT2 (Prop_lut2_I1_O)        0.124    42.609 r  alum/divider/D_registers_q[7][12]_i_334/O
                         net (fo=1, routed)           0.000    42.609    alum/divider/D_registers_q[7][12]_i_334_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.159 r  alum/divider/D_registers_q_reg[7][12]_i_293/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/divider/D_registers_q_reg[7][12]_i_293_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/divider/D_registers_q_reg[7][12]_i_288/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/divider/D_registers_q_reg[7][12]_i_288_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/divider/D_registers_q_reg[7][12]_i_283/CO[3]
                         net (fo=1, routed)           0.000    43.387    alum/divider/D_registers_q_reg[7][12]_i_283_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.501 r  alum/divider/D_registers_q_reg[7][12]_i_282/CO[3]
                         net (fo=1, routed)           0.000    43.501    alum/divider/D_registers_q_reg[7][12]_i_282_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.615 r  alum/divider/D_registers_q_reg[7][12]_i_272/CO[3]
                         net (fo=1, routed)           0.000    43.615    alum/divider/D_registers_q_reg[7][12]_i_272_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  alum/divider/D_registers_q_reg[7][12]_i_238/CO[3]
                         net (fo=1, routed)           0.000    43.729    alum/divider/D_registers_q_reg[7][12]_i_238_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    43.843    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.114 r  alum/divider/D_registers_q_reg[7][12]_i_175/CO[0]
                         net (fo=45, routed)          0.951    45.065    alum/divider/D_registers_q_reg[7][12]_i_175_n_3
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.373    45.438 r  alum/divider/D_registers_q[7][12]_i_301/O
                         net (fo=1, routed)           0.000    45.438    alum/divider/D_registers_q[7][12]_i_301_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.988 r  alum/divider/D_registers_q_reg[7][12]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.988    alum/divider/D_registers_q_reg[7][12]_i_259_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.102 r  alum/divider/D_registers_q_reg[7][12]_i_254/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/divider/D_registers_q_reg[7][12]_i_254_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.216 r  alum/divider/D_registers_q_reg[7][12]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.216    alum/divider/D_registers_q_reg[7][12]_i_249_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.330 r  alum/divider/D_registers_q_reg[7][12]_i_248/CO[3]
                         net (fo=1, routed)           0.000    46.330    alum/divider/D_registers_q_reg[7][12]_i_248_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.444 r  alum/divider/D_registers_q_reg[7][12]_i_233/CO[3]
                         net (fo=1, routed)           0.000    46.444    alum/divider/D_registers_q_reg[7][12]_i_233_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    46.558    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  alum/divider/D_registers_q_reg[7][12]_i_174/CO[3]
                         net (fo=1, routed)           0.000    46.672    alum/divider/D_registers_q_reg[7][12]_i_174_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.829 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[1]
                         net (fo=47, routed)          1.083    47.912    alum/divider/D_registers_q_reg[7][12]_i_144_n_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I1_O)        0.329    48.241 r  alum/divider/D_registers_q[7][12]_i_267/O
                         net (fo=1, routed)           0.000    48.241    alum/divider/D_registers_q[7][12]_i_267_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.791 r  alum/divider/D_registers_q_reg[7][12]_i_224/CO[3]
                         net (fo=1, routed)           0.000    48.791    alum/divider/D_registers_q_reg[7][12]_i_224_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.905 r  alum/divider/D_registers_q_reg[7][12]_i_219/CO[3]
                         net (fo=1, routed)           0.000    48.905    alum/divider/D_registers_q_reg[7][12]_i_219_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.019 r  alum/divider/D_registers_q_reg[7][12]_i_214/CO[3]
                         net (fo=1, routed)           0.000    49.019    alum/divider/D_registers_q_reg[7][12]_i_214_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.133 r  alum/divider/D_registers_q_reg[7][12]_i_213/CO[3]
                         net (fo=1, routed)           0.000    49.133    alum/divider/D_registers_q_reg[7][12]_i_213_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.247 r  alum/divider/D_registers_q_reg[7][12]_i_197/CO[3]
                         net (fo=1, routed)           0.000    49.247    alum/divider/D_registers_q_reg[7][12]_i_197_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/divider/D_registers_q_reg[7][12]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/divider/D_registers_q_reg[7][12]_i_169_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.703 r  alum/divider/D_registers_q_reg[7][12]_i_112/CO[2]
                         net (fo=49, routed)          0.998    50.700    alum/divider/D_registers_q_reg[7][12]_i_112_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313    51.013 r  alum/divider/D_registers_q[7][12]_i_247/O
                         net (fo=1, routed)           0.000    51.013    alum/divider/D_registers_q[7][12]_i_247_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.563 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.677 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    51.677    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.791 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    51.791    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.905 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    51.905    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.019 r  alum/divider/D_registers_q_reg[7][12]_i_164/CO[3]
                         net (fo=1, routed)           0.000    52.019    alum/divider/D_registers_q_reg[7][12]_i_164_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.133 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    52.133    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.247 r  alum/divider/D_registers_q_reg[7][12]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.247    alum/divider/D_registers_q_reg[7][12]_i_111_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.361 r  alum/divider/D_registers_q_reg[7][12]_i_85/CO[3]
                         net (fo=51, routed)          1.385    53.746    alum/divider/D_registers_q_reg[7][12]_i_85_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.124    53.870 r  alum/divider/ram_reg_i_954/O
                         net (fo=1, routed)           0.000    53.870    alum/divider/ram_reg_i_954_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.403 r  alum/divider/ram_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    54.403    alum/divider/ram_reg_i_883_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.520 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    54.520    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.637 r  alum/divider/D_registers_q_reg[7][12]_i_155/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/divider/D_registers_q_reg[7][12]_i_155_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.754 r  alum/divider/D_registers_q_reg[7][12]_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.754    alum/divider/D_registers_q_reg[7][12]_i_154_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.871 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    54.871    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.988 r  alum/divider/D_registers_q_reg[7][12]_i_106/CO[3]
                         net (fo=1, routed)           0.000    54.988    alum/divider/D_registers_q_reg[7][12]_i_106_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.105 r  alum/divider/D_registers_q_reg[7][12]_i_84/CO[3]
                         net (fo=1, routed)           0.000    55.105    alum/divider/D_registers_q_reg[7][12]_i_84_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.222 r  alum/divider/D_registers_q_reg[7][12]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.222    alum/divider/D_registers_q_reg[7][12]_i_68_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.476 r  alum/divider/D_registers_q_reg[7][12]_i_47/CO[0]
                         net (fo=52, routed)          1.038    56.514    alum/divider/D_registers_q_reg[7][12]_i_47_n_3
    SLICE_X35Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    57.337 r  alum/divider/ram_reg_i_878/CO[3]
                         net (fo=1, routed)           0.000    57.337    alum/divider/ram_reg_i_878_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  alum/divider/ram_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    57.451    alum/divider/ram_reg_i_808_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  alum/divider/D_registers_q_reg[7][12]_i_153/CO[3]
                         net (fo=1, routed)           0.000    57.565    alum/divider/D_registers_q_reg[7][12]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  alum/divider/D_registers_q_reg[7][12]_i_128/CO[3]
                         net (fo=1, routed)           0.000    57.679    alum/divider/D_registers_q_reg[7][12]_i_128_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.793 r  alum/divider/D_registers_q_reg[7][12]_i_101/CO[3]
                         net (fo=1, routed)           0.000    57.793    alum/divider/D_registers_q_reg[7][12]_i_101_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.907 r  alum/divider/D_registers_q_reg[7][12]_i_79/CO[3]
                         net (fo=1, routed)           0.000    57.907    alum/divider/D_registers_q_reg[7][12]_i_79_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.021 r  alum/divider/D_registers_q_reg[7][12]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.021    alum/divider/D_registers_q_reg[7][12]_i_63_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.135 r  alum/divider/D_registers_q_reg[7][12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.135    alum/divider/D_registers_q_reg[7][12]_i_46_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.292 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[1]
                         net (fo=55, routed)          1.145    59.437    alum/divider/d0[12]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.222 r  alum/divider/ram_reg_i_873/CO[3]
                         net (fo=1, routed)           0.000    60.222    alum/divider/ram_reg_i_873_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.336 r  alum/divider/ram_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    60.336    alum/divider/ram_reg_i_803_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.450 r  alum/divider/ram_reg_i_741/CO[3]
                         net (fo=1, routed)           0.000    60.450    alum/divider/ram_reg_i_741_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.564 r  alum/divider/ram_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    60.564    alum/divider/ram_reg_i_735_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.678 r  alum/divider/ram_reg_i_667/CO[3]
                         net (fo=1, routed)           0.000    60.678    alum/divider/ram_reg_i_667_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.792 r  alum/divider/ram_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    60.792    alum/divider/ram_reg_i_589_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.906 r  alum/divider/ram_reg_i_501/CO[3]
                         net (fo=1, routed)           0.000    60.906    alum/divider/ram_reg_i_501_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.020 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.020    alum/divider/ram_reg_i_404_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.177 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          0.963    62.140    alum/divider/d0[11]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329    62.469 r  alum/divider/ram_reg_i_944/O
                         net (fo=1, routed)           0.000    62.469    alum/divider/ram_reg_i_944_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.002 r  alum/divider/ram_reg_i_872/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/ram_reg_i_872_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.119 r  alum/divider/ram_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    63.119    alum/divider/ram_reg_i_802_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.236 r  alum/divider/ram_reg_i_740/CO[3]
                         net (fo=1, routed)           0.000    63.236    alum/divider/ram_reg_i_740_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.353 r  alum/divider/ram_reg_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.353    alum/divider/ram_reg_i_677_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.470 r  alum/divider/ram_reg_i_601/CO[3]
                         net (fo=1, routed)           0.000    63.470    alum/divider/ram_reg_i_601_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.587 r  alum/divider/ram_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    63.587    alum/divider/ram_reg_i_514_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.704 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.704    alum/divider/ram_reg_i_419_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.821 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    63.821    alum/divider/ram_reg_i_314_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.978 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          0.989    64.967    alum/divider/d0[10]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    65.299 r  alum/divider/ram_reg_i_957/O
                         net (fo=1, routed)           0.000    65.299    alum/divider/ram_reg_i_957_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.849 r  alum/divider/ram_reg_i_888/CO[3]
                         net (fo=1, routed)           0.000    65.849    alum/divider/ram_reg_i_888_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.963 r  alum/divider/ram_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/divider/ram_reg_i_813_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.077 r  alum/divider/ram_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    66.077    alum/divider/ram_reg_i_746_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.191 r  alum/divider/ram_reg_i_682/CO[3]
                         net (fo=1, routed)           0.000    66.191    alum/divider/ram_reg_i_682_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.305 r  alum/divider/ram_reg_i_606/CO[3]
                         net (fo=1, routed)           0.000    66.305    alum/divider/ram_reg_i_606_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.419 r  alum/divider/ram_reg_i_519/CO[3]
                         net (fo=1, routed)           0.000    66.419    alum/divider/ram_reg_i_519_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.533 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    66.533    alum/divider/ram_reg_i_426_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.647 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    66.647    alum/divider/ram_reg_i_324_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.804 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          1.134    67.938    alum/divider/d0[9]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.267 r  alum/divider/ram_reg_i_963/O
                         net (fo=1, routed)           0.000    68.267    alum/divider/ram_reg_i_963_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.817 r  alum/divider/ram_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/divider/ram_reg_i_894_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.931 r  alum/divider/ram_reg_i_823/CO[3]
                         net (fo=1, routed)           0.000    68.931    alum/divider/ram_reg_i_823_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.045 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    69.045    alum/divider/ram_reg_i_757_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.159 r  alum/divider/ram_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    69.159    alum/divider/ram_reg_i_751_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.273 r  alum/divider/ram_reg_i_687/CO[3]
                         net (fo=1, routed)           0.000    69.273    alum/divider/ram_reg_i_687_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.387 r  alum/divider/ram_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    69.387    alum/divider/ram_reg_i_611_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.501 r  alum/divider/ram_reg_i_524/CO[3]
                         net (fo=1, routed)           0.000    69.501    alum/divider/ram_reg_i_524_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.615 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    69.615    alum/divider/ram_reg_i_431_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.772 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.104    70.876    alum/divider/d0[8]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    71.205 r  alum/divider/ram_reg_i_960/O
                         net (fo=1, routed)           0.000    71.205    alum/divider/ram_reg_i_960_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  alum/divider/ram_reg_i_893/CO[3]
                         net (fo=1, routed)           0.000    71.755    alum/divider/ram_reg_i_893_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  alum/divider/ram_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    71.869    alum/divider/ram_reg_i_822_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  alum/divider/ram_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    71.983    alum/divider/ram_reg_i_756_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  alum/divider/ram_reg_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.097    alum/divider/ram_reg_i_693_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.211 r  alum/divider/ram_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.211    alum/divider/ram_reg_i_619_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.325 r  alum/divider/ram_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    72.325    alum/divider/ram_reg_i_531_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.439 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.439    alum/divider/ram_reg_i_439_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.553    alum/divider/ram_reg_i_337_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.710 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.968    73.679    alum/divider/d0[7]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329    74.008 r  alum/divider/ram_reg_i_972/O
                         net (fo=1, routed)           0.000    74.008    alum/divider/ram_reg_i_972_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.558 r  alum/divider/ram_reg_i_913/CO[3]
                         net (fo=1, routed)           0.000    74.558    alum/divider/ram_reg_i_913_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.672 r  alum/divider/ram_reg_i_847/CO[3]
                         net (fo=1, routed)           0.000    74.672    alum/divider/ram_reg_i_847_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.786 r  alum/divider/ram_reg_i_832/CO[3]
                         net (fo=1, routed)           0.000    74.786    alum/divider/ram_reg_i_832_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.900 r  alum/divider/ram_reg_i_762/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/divider/ram_reg_i_762_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/divider/ram_reg_i_698/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/divider/ram_reg_i_698_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/divider/ram_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/divider/ram_reg_i_626_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/divider/ram_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/divider/ram_reg_i_540_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/divider/ram_reg_i_446_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.513 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.122    76.634    alum/divider/d0[6]
    SLICE_X40Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.419 r  alum/divider/ram_reg_i_908/CO[3]
                         net (fo=1, routed)           0.000    77.419    alum/divider/ram_reg_i_908_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  alum/divider/ram_reg_i_842/CO[3]
                         net (fo=1, routed)           0.000    77.533    alum/divider/ram_reg_i_842_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  alum/divider/ram_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    77.647    alum/divider/ram_reg_i_773_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  alum/divider/ram_reg_i_767/CO[3]
                         net (fo=1, routed)           0.000    77.761    alum/divider/ram_reg_i_767_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  alum/divider/ram_reg_i_703/CO[3]
                         net (fo=1, routed)           0.000    77.875    alum/divider/ram_reg_i_703_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.989 r  alum/divider/ram_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    77.989    alum/divider/ram_reg_i_631_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.103 r  alum/divider/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    78.103    alum/divider/ram_reg_i_546_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.217    alum/divider/ram_reg_i_457_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.374 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          0.966    79.340    alum/divider/d0[5]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.669 r  alum/divider/ram_reg_i_966/O
                         net (fo=1, routed)           0.000    79.669    alum/divider/ram_reg_i_966_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.202 r  alum/divider/ram_reg_i_907/CO[3]
                         net (fo=1, routed)           0.000    80.202    alum/divider/ram_reg_i_907_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.319 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    80.319    alum/divider/ram_reg_i_841_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.436 r  alum/divider/ram_reg_i_772/CO[3]
                         net (fo=1, routed)           0.000    80.436    alum/divider/ram_reg_i_772_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.553 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    80.553    alum/divider/ram_reg_i_708_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.670 r  alum/divider/ram_reg_i_636/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/divider/ram_reg_i_636_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.787 r  alum/divider/ram_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    80.787    alum/divider/ram_reg_i_551_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.904 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    80.904    alum/divider/ram_reg_i_460_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.021 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.021    alum/divider/ram_reg_i_356_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.178 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.972    82.150    alum/divider/d0[4]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    82.482 r  alum/divider/ram_reg_i_975/O
                         net (fo=1, routed)           0.000    82.482    alum/divider/ram_reg_i_975_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.015 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    83.015    alum/divider/ram_reg_i_922_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.132 r  alum/divider/ram_reg_i_852/CO[3]
                         net (fo=1, routed)           0.000    83.132    alum/divider/ram_reg_i_852_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.249 r  alum/divider/ram_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    83.249    alum/divider/ram_reg_i_778_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.366 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    83.366    alum/divider/ram_reg_i_713_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.483 r  alum/divider/ram_reg_i_641/CO[3]
                         net (fo=1, routed)           0.000    83.483    alum/divider/ram_reg_i_641_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.600 r  alum/divider/ram_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    83.600    alum/divider/ram_reg_i_556_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.717 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    83.717    alum/divider/ram_reg_i_465_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.834 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/divider/ram_reg_i_362_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.991 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          0.930    84.921    alum/divider/d0[3]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.253 r  alum/divider/ram_reg_i_978/O
                         net (fo=1, routed)           0.000    85.253    alum/divider/ram_reg_i_978_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.803 r  alum/divider/ram_reg_i_927/CO[3]
                         net (fo=1, routed)           0.000    85.803    alum/divider/ram_reg_i_927_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.917 r  alum/divider/ram_reg_i_857/CO[3]
                         net (fo=1, routed)           0.000    85.917    alum/divider/ram_reg_i_857_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.031 r  alum/divider/ram_reg_i_783/CO[3]
                         net (fo=1, routed)           0.000    86.031    alum/divider/ram_reg_i_783_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.145 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    86.145    alum/divider/ram_reg_i_718_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.259 r  alum/divider/ram_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    86.259    alum/divider/ram_reg_i_646_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.373 r  alum/divider/ram_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    86.373    alum/divider/ram_reg_i_561_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.487 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    86.487    alum/divider/ram_reg_i_473_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.601 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    86.601    alum/divider/ram_reg_i_375_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.758 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.920    87.678    alum/divider/d0[2]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.329    88.007 r  alum/divider/ram_reg_i_981/O
                         net (fo=1, routed)           0.000    88.007    alum/divider/ram_reg_i_981_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.557 r  alum/divider/ram_reg_i_932/CO[3]
                         net (fo=1, routed)           0.000    88.557    alum/divider/ram_reg_i_932_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.671 r  alum/divider/ram_reg_i_862/CO[3]
                         net (fo=1, routed)           0.000    88.671    alum/divider/ram_reg_i_862_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.785 r  alum/divider/ram_reg_i_788/CO[3]
                         net (fo=1, routed)           0.000    88.785    alum/divider/ram_reg_i_788_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.899 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    88.899    alum/divider/ram_reg_i_723_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.013 r  alum/divider/ram_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    89.013    alum/divider/ram_reg_i_651_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.127 r  alum/divider/ram_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    89.127    alum/divider/ram_reg_i_566_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.241 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.241    alum/divider/ram_reg_i_478_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.355 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.355    alum/divider/ram_reg_i_380_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.512 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          0.951    90.464    alum/divider/d0[1]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.793 r  alum/divider/ram_reg_i_990/O
                         net (fo=1, routed)           0.000    90.793    alum/divider/ram_reg_i_990_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.325 r  alum/divider/ram_reg_i_982/CO[3]
                         net (fo=1, routed)           0.000    91.325    alum/divider/ram_reg_i_982_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.439 r  alum/divider/ram_reg_i_937/CO[3]
                         net (fo=1, routed)           0.000    91.439    alum/divider/ram_reg_i_937_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.553 r  alum/divider/ram_reg_i_867/CO[3]
                         net (fo=1, routed)           0.000    91.553    alum/divider/ram_reg_i_867_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.667 r  alum/divider/ram_reg_i_793/CO[3]
                         net (fo=1, routed)           0.000    91.667    alum/divider/ram_reg_i_793_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.781 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    91.781    alum/divider/ram_reg_i_728_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.895 r  alum/divider/ram_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    91.895    alum/divider/ram_reg_i_656_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.009 r  alum/divider/ram_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    92.009    alum/divider/ram_reg_i_571_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.123 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.123    alum/divider/ram_reg_i_483_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.394 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.735    93.129    sm/d0[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.373    93.502 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.487    93.989    sm/ram_reg_i_254_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    94.113 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.113    sm/ram_reg_i_136_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    94.325 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.803    95.128    sm/M_alum_out[0]
    SLICE_X56Y9          LUT6 (Prop_lut6_I5_O)        0.299    95.427 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.746    96.173    L_reg/D[0]
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.517   101.517    L_reg/clk_out1
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/C
                         clock pessimism              0.080   101.597    
                         clock uncertainty           -0.149   101.448    
    SLICE_X60Y8          FDRE (Setup_fdre_C_D)       -0.031   101.417    L_reg/D_registers_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                        101.417    
                         arrival time                         -96.173    
  -------------------------------------------------------------------
                         slack                                  5.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.594     0.594    cond_butt_next_play/sync/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.791    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.075     0.669    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X62Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     0.870    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.030 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.030    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.069 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.070    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.124 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.124    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.864    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.591     0.591    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.811    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861     0.861    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.060     0.651    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.593     0.593    forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.813    forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863     0.863    forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.060     0.653    forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.583     0.583    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.803    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.850     0.850    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.060     0.643    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.125%)  route 0.109ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.581     0.581    sr1/clk_out1
    SLICE_X61Y24         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.109     0.830    sr1/D_waddr_q[1]
    SLICE_X60Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.875 r  sr1/D_mem_q[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.875    sr1/D_mem_q[3][0]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  sr1/D_mem_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.848     0.848    sr1/clk_out1
    SLICE_X60Y24         FDRE                                         r  sr1/D_mem_q_reg[3][0]/C
                         clock pessimism             -0.254     0.594    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121     0.715    sr1/D_mem_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.581     0.581    sr1/clk_out1
    SLICE_X61Y24         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.111     0.832    sr1/D_waddr_q[1]
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.045     0.877 r  sr1/D_mem_q[2][1]_i_1/O
                         net (fo=1, routed)           0.000     0.877    sr1/D_mem_q[2][1]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  sr1/D_mem_q_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.848     0.848    sr1/clk_out1
    SLICE_X60Y24         FDRE                                         r  sr1/D_mem_q_reg[2][1]/C
                         clock pessimism             -0.254     0.594    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121     0.715    sr1/D_mem_q_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X62Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     0.870    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.030 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.030    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.069 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.070    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.135 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.135    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X62Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism              0.000     0.864    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.591     0.591    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.811    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861     0.861    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.053     0.644    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.593     0.593    forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.813    forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863     0.863    forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.053     0.646    forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0      brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y2      brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y9      L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y7      L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y7      L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y10     L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y7      L_reg/D_registers_q_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y8      L_reg/D_registers_q_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y9      L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y9      L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y7      L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y7      L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y7      L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y7      L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y10     L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y10     L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y7      L_reg/D_registers_q_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y7      L_reg/D_registers_q_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y9      L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y9      L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y7      L_reg/D_registers_q_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y7      L_reg/D_registers_q_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y7      L_reg/D_registers_q_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y7      L_reg/D_registers_q_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y10     L_reg/D_registers_q_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y10     L_reg/D_registers_q_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y7      L_reg/D_registers_q_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y7      L_reg/D_registers_q_reg[0][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.661ns  (logic 0.580ns (10.246%)  route 5.081ns (89.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.353     6.433    aseg_driver/ctr/Q[0]
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.557 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.728     7.285    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X31Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X31Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.661ns  (logic 0.580ns (10.246%)  route 5.081ns (89.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.353     6.433    aseg_driver/ctr/Q[0]
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.557 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.728     7.285    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X31Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X31Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.570ns  (logic 0.580ns (10.413%)  route 4.990ns (89.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.114     6.194    bseg_driver/ctr/Q[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.318 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     7.194    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.843    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.570ns  (logic 0.580ns (10.413%)  route 4.990ns (89.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.114     6.194    bseg_driver/ctr/Q[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.318 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     7.194    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.843    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.570ns  (logic 0.580ns (10.413%)  route 4.990ns (89.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.114     6.194    bseg_driver/ctr/Q[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.318 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     7.194    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.843    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.570ns  (logic 0.580ns (10.413%)  route 4.990ns (89.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.114     6.194    bseg_driver/ctr/Q[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.318 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.876     7.194    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.843    bseg_driver/ctr/clk
    SLICE_X34Y15         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.503%)  route 4.942ns (89.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.353     6.433    aseg_driver/ctr/Q[0]
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.557 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.589     7.147    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.503%)  route 4.942ns (89.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.353     6.433    aseg_driver/ctr/Q[0]
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.557 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.589     7.147    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.503%)  route 4.942ns (89.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.353     6.433    aseg_driver/ctr/Q[0]
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.557 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.589     7.147    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 0.580ns (10.503%)  route 4.942ns (89.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.080 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         4.353     6.433    aseg_driver/ctr/Q[0]
    SLICE_X30Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.557 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.589     7.147    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X31Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.072ns  (logic 0.186ns (8.976%)  route 1.886ns (91.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.145     2.657    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.072ns  (logic 0.186ns (8.976%)  route 1.886ns (91.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.145     2.657    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.072ns  (logic 0.186ns (8.976%)  route 1.886ns (91.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.145     2.657    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.072ns  (logic 0.186ns (8.976%)  route 1.886ns (91.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.145     2.657    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.186ns (8.801%)  route 1.927ns (91.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.186     2.698    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    timerseg_driver/ctr/clk
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.186ns (8.801%)  route 1.927ns (91.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.186     2.698    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    timerseg_driver/ctr/clk
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.186ns (8.801%)  route 1.927ns (91.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.186     2.698    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    timerseg_driver/ctr/clk
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.186ns (8.801%)  route 1.927ns (91.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.186     2.698    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    timerseg_driver/ctr/clk
    SLICE_X58Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.186ns (8.749%)  route 1.940ns (91.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.199     2.711    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.186ns (8.749%)  route 1.940ns (91.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=149, routed)         1.742     2.467    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.512 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.199     2.711    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X58Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.398ns  (logic 4.692ns (35.017%)  route 8.707ns (64.983%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.658     7.335    timerseg_driver/ctr/S[1]
    SLICE_X65Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.459 f  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.741     8.200    L_reg/timerseg_OBUF[0]
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.324 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.943     9.267    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.391 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.442     9.833    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.116     9.949 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.923    14.872    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    18.620 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.620    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.310ns  (logic 4.499ns (33.801%)  route 8.811ns (66.199%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.658     7.335    timerseg_driver/ctr/S[1]
    SLICE_X65Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.459 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.741     8.200    L_reg/timerseg_OBUF[0]
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.324 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.943     9.267    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.391 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.856    10.247    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.371 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.614    14.985    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    18.532 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.532    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.803ns  (logic 4.478ns (34.973%)  route 8.326ns (65.026%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.658     7.335    timerseg_driver/ctr/S[1]
    SLICE_X65Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.459 f  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.741     8.200    L_reg/timerseg_OBUF[0]
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.324 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.943     9.267    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.391 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.453     9.844    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.968 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.531    14.499    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    18.025 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.025    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.808ns  (logic 4.785ns (37.362%)  route 8.023ns (62.638%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          2.277     7.936    bseg_driver/ctr/S[1]
    SLICE_X43Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.808     8.867    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.911     9.902    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.026 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.151    11.177    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I3_O)        0.154    11.331 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.876    14.207    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.741    17.949 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.949    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.692ns  (logic 4.531ns (35.704%)  route 8.160ns (64.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.658     7.335    timerseg_driver/ctr/S[1]
    SLICE_X65Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.459 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.741     8.200    L_reg/timerseg_OBUF[0]
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.324 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.943     9.267    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.391 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.837    10.228    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.124    10.352 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.982    14.334    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    17.913 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.913    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.557ns  (logic 4.776ns (38.035%)  route 7.781ns (61.965%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          2.277     7.936    bseg_driver/ctr/S[1]
    SLICE_X43Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.808     8.867    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.911     9.902    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.026 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.845    10.871    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I3_O)        0.150    11.021 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.940    13.961    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.736    17.697 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.697    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.508ns  (logic 4.550ns (36.379%)  route 7.958ns (63.621%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          2.277     7.936    bseg_driver/ctr/S[1]
    SLICE_X43Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.060 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.808     8.867    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.991 f  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.911     9.902    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.026 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.151    11.177    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I3_O)        0.124    11.301 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.811    14.112    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    17.649 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.649    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.326ns  (logic 4.686ns (38.015%)  route 7.640ns (61.985%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.658     7.335    timerseg_driver/ctr/S[1]
    SLICE_X65Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.459 f  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.741     8.200    L_reg/timerseg_OBUF[0]
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.324 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.943     9.267    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.391 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.453     9.844    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.117     9.961 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.846    13.807    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    17.547 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.547    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.399ns  (logic 4.558ns (36.758%)  route 7.841ns (63.242%))
  Logic Levels:           5  (LUT3=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          2.277     7.936    bseg_driver/ctr/S[1]
    SLICE_X43Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.808     8.867    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.991 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.911     9.902    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.026 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.146    11.172    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.296 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.700    13.996    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    17.539 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.539    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.384ns  (logic 4.546ns (36.712%)  route 7.837ns (63.288%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.140    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          2.277     7.936    bseg_driver/ctr/S[1]
    SLICE_X43Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.060 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.808     8.867    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.991 f  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.911     9.902    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.026 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.845    10.871    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.995 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.997    13.992    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    17.524 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.524    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.524ns (59.212%)  route 1.050ns (40.788%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X31Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.329     1.976    aseg_driver/ctr/S[1]
    SLICE_X30Y7          LUT2 (Prop_lut2_I1_O)        0.048     2.024 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.721     2.745    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         1.335     4.080 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.080    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.460ns (55.949%)  route 1.149ns (44.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X31Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.238     1.886    aseg_driver/ctr/S[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.911     2.842    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.274     4.116 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.116    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 1.434ns (48.911%)  route 1.498ns (51.089%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.397     2.076    timerseg_driver/ctr/S[0]
    SLICE_X65Y5          LUT2 (Prop_lut2_I0_O)        0.045     2.121 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.100     3.221    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     4.469 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.469    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.527ns (52.023%)  route 1.408ns (47.977%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    timerseg_driver/ctr/clk
    SLICE_X58Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.310     1.989    L_reg/M_ctr_value_5[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.034 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.201     2.235    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.049     2.284 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.897     3.181    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         1.292     4.472 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.472    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.988ns  (logic 1.518ns (50.818%)  route 1.469ns (49.182%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.665 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.581     2.245    bseg_driver/ctr/S[0]
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.046     2.291 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.889     3.180    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.308     4.488 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.488    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.998ns  (logic 1.460ns (48.685%)  route 1.538ns (51.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X31Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.238     1.886    aseg_driver/ctr/S[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.300     3.231    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.274     4.505 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.505    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.028ns  (logic 1.456ns (48.090%)  route 1.572ns (51.910%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.710     2.375    bseg_driver/ctr/S[0]
    SLICE_X46Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.420 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.862     3.282    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.529 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.529    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.040ns  (logic 1.449ns (47.654%)  route 1.591ns (52.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    aseg_driver/ctr/clk
    SLICE_X31Y5          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.288     1.936    L_reg/M_ctr_value[1]
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.981 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.370     2.351    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.045     2.396 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.934     3.329    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     4.547 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.547    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.498ns (48.534%)  route 1.589ns (51.466%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.455     2.119    L_reg/M_ctr_value_3[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.164 f  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.292     2.456    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y26         LUT3 (Prop_lut3_I1_O)        0.045     2.501 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.843     3.344    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         1.244     4.588 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.588    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.092ns  (logic 1.548ns (50.056%)  route 1.544ns (49.944%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X34Y16         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.665 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.581     2.245    bseg_driver/ctr/S[0]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.290 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.964     3.254    bseg_OBUF[5]
    N13                  OBUF (Prop_obuf_I_O)         1.339     4.593 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.593    bseg[5]
    N13                                                               r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.847ns  (logic 11.669ns (31.668%)  route 25.178ns (68.332%))
  Logic Levels:           32  (CARRY4=5 LUT2=9 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.170     3.160    L_reg/Q[5]
    SLICE_X58Y5          LUT5 (Prop_lut5_I1_O)        0.325     3.485 r  L_reg/L_5940eba0_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.866     4.351    L_reg/L_5940eba0_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I5_O)        0.326     4.677 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.575     5.252    L_reg/L_5940eba0_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.376 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           1.048     6.424    L_reg/L_5940eba0_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.548 r  L_reg/L_5940eba0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.845     7.393    L_reg/L_5940eba0_remainder0__0_carry_i_10__1_n_0
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.150     7.543 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.345     7.888    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X62Y7          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     8.648 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.679     9.327    L_reg/L_5940eba0_remainder0_6[10]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.302     9.629 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.741    10.370    L_reg/i__carry__0_i_20_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124    10.494 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          1.009    11.503    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.627 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.030    12.657    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.152    12.809 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.609    13.418    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.342    13.760 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.427    14.187    L_reg/i__carry_i_21__3_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I0_O)        0.326    14.513 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.960    15.473    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.124    15.597 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.474    16.071    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.597 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.597    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.836 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.951    17.787    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.089 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.263    18.352    L_reg/i__carry_i_25__0_n_0
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.124    18.476 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.668    19.143    L_reg/i__carry_i_11__1_n_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.267 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.970    20.238    L_reg/i__carry_i_30_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I0_O)        0.152    20.390 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.442    20.831    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.326    21.157 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.592    21.749    L_reg/i__carry_i_28_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I4_O)        0.124    21.873 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.809    22.683    L_reg/i__carry_i_15__3_n_0
    SLICE_X65Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.807 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.599    23.406    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X64Y0          LUT6 (Prop_lut6_I0_O)        0.124    23.530 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.063 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.063    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.386 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    25.198    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.306    25.504 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.433    25.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.124    26.061 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.807    26.868    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X65Y1          LUT4 (Prop_lut4_I3_O)        0.152    27.020 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.507    27.528    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.326    27.854 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.667    28.521    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    28.645 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.956    29.601    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I0_O)        0.146    29.747 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.923    34.670    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    38.418 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.418    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.412ns  (logic 11.462ns (31.480%)  route 24.950ns (68.520%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=1 LUT4=9 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          2.095     4.182    L_reg/D_registers_q_reg[3][9]_0[5]
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.306 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.667     4.973    L_reg/L_5940eba0_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.097 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.663     5.760    L_reg/L_5940eba0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.884 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.679     6.563    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.150     6.713 r  L_reg/L_5940eba0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.849     7.562    L_reg/L_5940eba0_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.348     7.910 r  L_reg/L_5940eba0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.910    bseg_driver/decimal_renderer/i__carry__1_i_11_0[1]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.460 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.469    bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.583    bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__0_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.917 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.803     9.720    L_reg/L_5940eba0_remainder0_4[9]
    SLICE_X48Y25         LUT5 (Prop_lut5_I3_O)        0.303    10.023 r  L_reg/i__carry__1_i_12/O
                         net (fo=4, routed)           1.984    12.007    L_reg/i__carry__1_i_12_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I0_O)        0.152    12.159 r  L_reg/i__carry_i_16__4/O
                         net (fo=8, routed)           1.614    13.773    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.332    14.105 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.628    14.733    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124    14.857 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.758    15.615    L_reg/i__carry_i_19__3_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124    15.739 r  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.754    16.493    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.150    16.643 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.869    17.513    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y25         LUT4 (Prop_lut4_I1_O)        0.332    17.845 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    17.845    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.377 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.377    bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.711 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.836    19.547    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.303    19.850 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           0.161    20.011    bseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.124    20.135 f  bseg_driver/decimal_renderer/i__carry_i_23__0/O
                         net (fo=4, routed)           1.367    21.502    L_reg/i__carry__0_i_2__1_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=6, routed)           0.457    22.083    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I3_O)        0.150    22.233 f  L_reg/i__carry_i_13__2/O
                         net (fo=4, routed)           0.819    23.051    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I0_O)        0.326    23.377 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.154    24.532    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    24.656 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    24.656    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_1[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.188 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.188    bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.501 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.819    26.319    bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y25         LUT6 (Prop_lut6_I2_O)        0.306    26.625 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    27.058    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I1_O)        0.124    27.182 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.833    28.015    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.139 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.954    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.078 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.804    29.882    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124    30.006 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.204    31.210    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.154    31.364 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.876    34.240    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.741    37.982 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.982    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.254ns  (logic 10.810ns (29.818%)  route 25.444ns (70.182%))
  Logic Levels:           30  (CARRY4=6 LUT2=5 LUT3=1 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X54Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.776     3.825    L_reg/M_aseg_driver_value[6]
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.296     4.121 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_8/O
                         net (fo=5, routed)           0.605     4.726    L_reg/L_5940eba0_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.850 f  L_reg/L_5940eba0_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.050     5.900    L_reg/L_5940eba0_remainder0__0_carry_i_12_n_0
    SLICE_X38Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.024 f  L_reg/L_5940eba0_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.822     6.845    L_reg/L_5940eba0_remainder0__0_carry_i_14_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.969 r  L_reg/L_5940eba0_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.006     7.976    L_reg/L_5940eba0_remainder0__0_carry_i_10_n_0
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.502     8.601    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     9.157 f  aseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824     9.981    L_reg/L_5940eba0_remainder0[10]
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.302    10.283 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.903    11.186    L_reg/i__carry__0_i_21_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.148    11.334 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.878    12.212    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.328    12.540 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.967    13.507    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X32Y8          LUT3 (Prop_lut3_I2_O)        0.152    13.659 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.866    14.524    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y8          LUT5 (Prop_lut5_I3_O)        0.326    14.850 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.670    15.520    L_reg/i__carry_i_12__4_n_0
    SLICE_X32Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.644 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.622    16.266    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.773 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.773    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.887 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.887    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.126 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.096    18.223    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y7          LUT5 (Prop_lut5_I4_O)        0.302    18.525 r  L_reg/i__carry__0_i_18/O
                         net (fo=2, routed)           0.445    18.969    aseg_driver/decimal_renderer/i__carry__0_i_17__0
    SLICE_X31Y7          LUT5 (Prop_lut5_I0_O)        0.124    19.093 r  aseg_driver/decimal_renderer/i__carry__0_i_16__0/O
                         net (fo=4, routed)           0.995    20.088    L_reg/i__carry__0_i_11_0
    SLICE_X28Y6          LUT2 (Prop_lut2_I1_O)        0.152    20.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.441    20.681    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.326    21.007 f  L_reg/i__carry__0_i_11/O
                         net (fo=7, routed)           0.860    21.867    L_reg/i__carry__0_i_11_n_0
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    21.991 r  L_reg/i__carry_i_15/O
                         net (fo=4, routed)           0.578    22.569    L_reg/i__carry_i_15_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.693 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.978    23.671    L_reg/i__carry_i_9_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I1_O)        0.124    23.795 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.475    24.270    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26[2]
    SLICE_X30Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.666 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.666    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.981 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.951    25.932    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X32Y5          LUT6 (Prop_lut6_I3_O)        0.307    26.239 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.647    26.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124    27.010 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.687    27.697    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I3_O)        0.152    27.849 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.967    28.816    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.326    29.142 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.973    30.115    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.152    30.267 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.862    34.129    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.696    37.826 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.826    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.211ns  (logic 11.425ns (31.550%)  route 24.786ns (68.450%))
  Logic Levels:           32  (CARRY4=5 LUT2=9 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.170     3.160    L_reg/Q[5]
    SLICE_X58Y5          LUT5 (Prop_lut5_I1_O)        0.325     3.485 r  L_reg/L_5940eba0_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.866     4.351    L_reg/L_5940eba0_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I5_O)        0.326     4.677 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.575     5.252    L_reg/L_5940eba0_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.376 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           1.048     6.424    L_reg/L_5940eba0_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.548 r  L_reg/L_5940eba0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.845     7.393    L_reg/L_5940eba0_remainder0__0_carry_i_10__1_n_0
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.150     7.543 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.345     7.888    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X62Y7          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     8.648 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.679     9.327    L_reg/L_5940eba0_remainder0_6[10]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.302     9.629 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.741    10.370    L_reg/i__carry__0_i_20_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124    10.494 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          1.009    11.503    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.627 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.030    12.657    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.152    12.809 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.609    13.418    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.342    13.760 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.427    14.187    L_reg/i__carry_i_21__3_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I0_O)        0.326    14.513 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.960    15.473    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.124    15.597 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.474    16.071    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.597 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.597    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.836 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.951    17.787    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.089 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.263    18.352    L_reg/i__carry_i_25__0_n_0
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.124    18.476 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.668    19.143    L_reg/i__carry_i_11__1_n_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.267 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.970    20.238    L_reg/i__carry_i_30_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I0_O)        0.152    20.390 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.442    20.831    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.326    21.157 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.592    21.749    L_reg/i__carry_i_28_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I4_O)        0.124    21.873 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.809    22.683    L_reg/i__carry_i_15__3_n_0
    SLICE_X65Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.807 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.599    23.406    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X64Y0          LUT6 (Prop_lut6_I0_O)        0.124    23.530 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.063 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.063    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.386 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    25.198    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.306    25.504 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.433    25.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.124    26.061 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.807    26.868    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X65Y1          LUT4 (Prop_lut4_I3_O)        0.152    27.020 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.507    27.528    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.326    27.854 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.667    28.521    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    28.645 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.957    29.601    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.124    29.725 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.531    34.257    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    37.783 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.783    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.127ns  (logic 10.847ns (30.024%)  route 25.280ns (69.976%))
  Logic Levels:           30  (CARRY4=6 LUT2=5 LUT3=1 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X54Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.776     3.825    L_reg/M_aseg_driver_value[6]
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.296     4.121 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_8/O
                         net (fo=5, routed)           0.605     4.726    L_reg/L_5940eba0_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.850 f  L_reg/L_5940eba0_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.050     5.900    L_reg/L_5940eba0_remainder0__0_carry_i_12_n_0
    SLICE_X38Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.024 f  L_reg/L_5940eba0_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.822     6.845    L_reg/L_5940eba0_remainder0__0_carry_i_14_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.969 r  L_reg/L_5940eba0_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.006     7.976    L_reg/L_5940eba0_remainder0__0_carry_i_10_n_0
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.502     8.601    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     9.157 f  aseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824     9.981    L_reg/L_5940eba0_remainder0[10]
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.302    10.283 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.903    11.186    L_reg/i__carry__0_i_21_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.148    11.334 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.878    12.212    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.328    12.540 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.967    13.507    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X32Y8          LUT3 (Prop_lut3_I2_O)        0.152    13.659 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.866    14.524    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y8          LUT5 (Prop_lut5_I3_O)        0.326    14.850 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.670    15.520    L_reg/i__carry_i_12__4_n_0
    SLICE_X32Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.644 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.622    16.266    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.773 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.773    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.887 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.887    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.126 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.096    18.223    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y7          LUT5 (Prop_lut5_I4_O)        0.302    18.525 r  L_reg/i__carry__0_i_18/O
                         net (fo=2, routed)           0.445    18.969    aseg_driver/decimal_renderer/i__carry__0_i_17__0
    SLICE_X31Y7          LUT5 (Prop_lut5_I0_O)        0.124    19.093 r  aseg_driver/decimal_renderer/i__carry__0_i_16__0/O
                         net (fo=4, routed)           0.995    20.088    L_reg/i__carry__0_i_11_0
    SLICE_X28Y6          LUT2 (Prop_lut2_I1_O)        0.152    20.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.441    20.681    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.326    21.007 f  L_reg/i__carry__0_i_11/O
                         net (fo=7, routed)           0.860    21.867    L_reg/i__carry__0_i_11_n_0
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    21.991 r  L_reg/i__carry_i_15/O
                         net (fo=4, routed)           0.578    22.569    L_reg/i__carry_i_15_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.693 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.978    23.671    L_reg/i__carry_i_9_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I1_O)        0.124    23.795 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.475    24.270    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26[2]
    SLICE_X30Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.666 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.666    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.981 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.951    25.932    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X32Y5          LUT6 (Prop_lut6_I3_O)        0.307    26.239 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.647    26.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124    27.010 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.687    27.697    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I3_O)        0.152    27.849 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.967    28.816    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.326    29.142 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.930    30.071    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.153    30.224 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.742    33.967    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    37.699 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.699    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.112ns  (logic 11.227ns (31.090%)  route 24.885ns (68.910%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=1 LUT4=9 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          2.095     4.182    L_reg/D_registers_q_reg[3][9]_0[5]
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.306 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.667     4.973    L_reg/L_5940eba0_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.097 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.663     5.760    L_reg/L_5940eba0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.884 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.679     6.563    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.150     6.713 r  L_reg/L_5940eba0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.849     7.562    L_reg/L_5940eba0_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.348     7.910 r  L_reg/L_5940eba0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.910    bseg_driver/decimal_renderer/i__carry__1_i_11_0[1]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.460 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.469    bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.583    bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__0_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.917 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.803     9.720    L_reg/L_5940eba0_remainder0_4[9]
    SLICE_X48Y25         LUT5 (Prop_lut5_I3_O)        0.303    10.023 r  L_reg/i__carry__1_i_12/O
                         net (fo=4, routed)           1.984    12.007    L_reg/i__carry__1_i_12_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I0_O)        0.152    12.159 r  L_reg/i__carry_i_16__4/O
                         net (fo=8, routed)           1.614    13.773    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.332    14.105 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.628    14.733    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124    14.857 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.758    15.615    L_reg/i__carry_i_19__3_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124    15.739 r  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.754    16.493    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.150    16.643 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.869    17.513    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y25         LUT4 (Prop_lut4_I1_O)        0.332    17.845 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    17.845    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.377 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.377    bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.711 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.836    19.547    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.303    19.850 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           0.161    20.011    bseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.124    20.135 f  bseg_driver/decimal_renderer/i__carry_i_23__0/O
                         net (fo=4, routed)           1.367    21.502    L_reg/i__carry__0_i_2__1_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=6, routed)           0.457    22.083    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I3_O)        0.150    22.233 f  L_reg/i__carry_i_13__2/O
                         net (fo=4, routed)           0.819    23.051    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I0_O)        0.326    23.377 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.154    24.532    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    24.656 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    24.656    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_1[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.188 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.188    bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.501 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.819    26.319    bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y25         LUT6 (Prop_lut6_I2_O)        0.306    26.625 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    27.058    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I1_O)        0.124    27.182 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.833    28.015    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.139 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.954    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.078 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.804    29.882    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124    30.006 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.204    31.210    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.124    31.334 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.811    34.145    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    37.682 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.682    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.065ns  (logic 10.846ns (30.074%)  route 25.219ns (69.926%))
  Logic Levels:           30  (CARRY4=6 LUT2=5 LUT3=1 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X54Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.776     3.825    L_reg/M_aseg_driver_value[6]
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.296     4.121 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_8/O
                         net (fo=5, routed)           0.605     4.726    L_reg/L_5940eba0_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.850 f  L_reg/L_5940eba0_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.050     5.900    L_reg/L_5940eba0_remainder0__0_carry_i_12_n_0
    SLICE_X38Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.024 f  L_reg/L_5940eba0_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.822     6.845    L_reg/L_5940eba0_remainder0__0_carry_i_14_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.969 r  L_reg/L_5940eba0_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.006     7.976    L_reg/L_5940eba0_remainder0__0_carry_i_10_n_0
    SLICE_X34Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.502     8.601    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     9.157 f  aseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824     9.981    L_reg/L_5940eba0_remainder0[10]
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.302    10.283 f  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.903    11.186    L_reg/i__carry__0_i_21_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.148    11.334 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=2, routed)           0.878    12.212    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.328    12.540 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.967    13.507    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X32Y8          LUT3 (Prop_lut3_I2_O)        0.152    13.659 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.866    14.524    L_reg/i__carry_i_20__4_n_0
    SLICE_X32Y8          LUT5 (Prop_lut5_I3_O)        0.326    14.850 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.670    15.520    L_reg/i__carry_i_12__4_n_0
    SLICE_X32Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.644 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.622    16.266    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.773 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.773    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.887 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.887    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.126 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.096    18.223    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y7          LUT5 (Prop_lut5_I4_O)        0.302    18.525 r  L_reg/i__carry__0_i_18/O
                         net (fo=2, routed)           0.445    18.969    aseg_driver/decimal_renderer/i__carry__0_i_17__0
    SLICE_X31Y7          LUT5 (Prop_lut5_I0_O)        0.124    19.093 r  aseg_driver/decimal_renderer/i__carry__0_i_16__0/O
                         net (fo=4, routed)           0.995    20.088    L_reg/i__carry__0_i_11_0
    SLICE_X28Y6          LUT2 (Prop_lut2_I1_O)        0.152    20.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.441    20.681    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.326    21.007 f  L_reg/i__carry__0_i_11/O
                         net (fo=7, routed)           0.860    21.867    L_reg/i__carry__0_i_11_n_0
    SLICE_X31Y6          LUT5 (Prop_lut5_I0_O)        0.124    21.991 r  L_reg/i__carry_i_15/O
                         net (fo=4, routed)           0.578    22.569    L_reg/i__carry_i_15_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.693 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.978    23.671    L_reg/i__carry_i_9_n_0
    SLICE_X29Y5          LUT2 (Prop_lut2_I1_O)        0.124    23.795 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.475    24.270    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26[2]
    SLICE_X30Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.666 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.666    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.981 r  aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.951    25.932    aseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X32Y5          LUT6 (Prop_lut6_I3_O)        0.307    26.239 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.647    26.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124    27.010 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.687    27.697    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I3_O)        0.152    27.849 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.967    28.816    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.326    29.142 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.972    30.114    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.152    30.266 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.638    33.904    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.732    37.636 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.636    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.041ns  (logic 11.421ns (31.688%)  route 24.620ns (68.312%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=1 LUT4=9 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     2.087 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          2.095     4.182    L_reg/D_registers_q_reg[3][9]_0[5]
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.306 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.667     4.973    L_reg/L_5940eba0_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.097 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.663     5.760    L_reg/L_5940eba0_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.884 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.679     6.563    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.150     6.713 r  L_reg/L_5940eba0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.849     7.562    L_reg/L_5940eba0_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.348     7.910 r  L_reg/L_5940eba0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     7.910    bseg_driver/decimal_renderer/i__carry__1_i_11_0[1]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.460 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.469    bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.583    bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__0_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.917 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.803     9.720    L_reg/L_5940eba0_remainder0_4[9]
    SLICE_X48Y25         LUT5 (Prop_lut5_I3_O)        0.303    10.023 r  L_reg/i__carry__1_i_12/O
                         net (fo=4, routed)           1.984    12.007    L_reg/i__carry__1_i_12_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I0_O)        0.152    12.159 r  L_reg/i__carry_i_16__4/O
                         net (fo=8, routed)           1.614    13.773    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.332    14.105 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.628    14.733    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124    14.857 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.758    15.615    L_reg/i__carry_i_19__3_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.124    15.739 r  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.754    16.493    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.150    16.643 r  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.869    17.513    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y25         LUT4 (Prop_lut4_I1_O)        0.332    17.845 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    17.845    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.377 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.377    bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.711 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.836    19.547    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.303    19.850 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           0.161    20.011    bseg_driver/decimal_renderer/i__carry__0_i_11__0
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.124    20.135 f  bseg_driver/decimal_renderer/i__carry_i_23__0/O
                         net (fo=4, routed)           1.367    21.502    L_reg/i__carry__0_i_2__1_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=6, routed)           0.457    22.083    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I3_O)        0.150    22.233 f  L_reg/i__carry_i_13__2/O
                         net (fo=4, routed)           0.819    23.051    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I0_O)        0.326    23.377 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.154    24.532    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    24.656 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    24.656    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_1[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.188 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.188    bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.501 r  bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.819    26.319    bseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y25         LUT6 (Prop_lut6_I2_O)        0.306    26.625 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    27.058    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I1_O)        0.124    27.182 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.833    28.015    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.139 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.815    28.954    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124    29.078 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.804    29.882    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124    30.006 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.810    30.817    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I1_O)        0.118    30.935 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.940    33.875    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.736    37.611 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.611    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.037ns  (logic 11.446ns (31.762%)  route 24.591ns (68.238%))
  Logic Levels:           32  (CARRY4=5 LUT2=9 LUT3=1 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.170     3.160    L_reg/Q[5]
    SLICE_X58Y5          LUT5 (Prop_lut5_I1_O)        0.325     3.485 r  L_reg/L_5940eba0_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.866     4.351    L_reg/L_5940eba0_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I5_O)        0.326     4.677 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.575     5.252    L_reg/L_5940eba0_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.376 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           1.048     6.424    L_reg/L_5940eba0_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.548 r  L_reg/L_5940eba0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.845     7.393    L_reg/L_5940eba0_remainder0__0_carry_i_10__1_n_0
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.150     7.543 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.345     7.888    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X62Y7          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     8.648 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.679     9.327    L_reg/L_5940eba0_remainder0_6[10]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.302     9.629 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.741    10.370    L_reg/i__carry__0_i_20_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124    10.494 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          1.009    11.503    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.627 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.030    12.657    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.152    12.809 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.609    13.418    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.342    13.760 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.427    14.187    L_reg/i__carry_i_21__3_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I0_O)        0.326    14.513 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.960    15.473    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.124    15.597 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.474    16.071    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.597 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.597    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.836 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.951    17.787    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.089 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.263    18.352    L_reg/i__carry_i_25__0_n_0
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.124    18.476 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.668    19.143    L_reg/i__carry_i_11__1_n_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.267 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.970    20.238    L_reg/i__carry_i_30_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I0_O)        0.152    20.390 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.442    20.831    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.326    21.157 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.592    21.749    L_reg/i__carry_i_28_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I4_O)        0.124    21.873 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.809    22.683    L_reg/i__carry_i_15__3_n_0
    SLICE_X65Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.807 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.599    23.406    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X64Y0          LUT6 (Prop_lut6_I0_O)        0.124    23.530 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.063 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.063    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.386 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    25.198    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.306    25.504 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.433    25.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.124    26.061 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.807    26.868    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X65Y1          LUT4 (Prop_lut4_I3_O)        0.152    27.020 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.507    27.528    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.326    27.854 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.667    28.521    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    28.645 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.679    29.323    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.124    29.447 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.614    34.061    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    37.608 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.608    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.921ns  (logic 11.478ns (31.954%)  route 24.443ns (68.046%))
  Logic Levels:           32  (CARRY4=5 LUT2=9 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.170     3.160    L_reg/Q[5]
    SLICE_X58Y5          LUT5 (Prop_lut5_I1_O)        0.325     3.485 r  L_reg/L_5940eba0_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.866     4.351    L_reg/L_5940eba0_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I5_O)        0.326     4.677 f  L_reg/L_5940eba0_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.575     5.252    L_reg/L_5940eba0_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     5.376 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_7__1/O
                         net (fo=4, routed)           1.048     6.424    L_reg/L_5940eba0_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.548 r  L_reg/L_5940eba0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.845     7.393    L_reg/L_5940eba0_remainder0__0_carry_i_10__1_n_0
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.150     7.543 r  L_reg/L_5940eba0_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.345     7.888    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X62Y7          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     8.648 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.679     9.327    L_reg/L_5940eba0_remainder0_6[10]
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.302     9.629 f  L_reg/i__carry__0_i_20/O
                         net (fo=5, routed)           0.741    10.370    L_reg/i__carry__0_i_20_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I3_O)        0.124    10.494 f  L_reg/i__carry_i_16__3/O
                         net (fo=11, routed)          1.009    11.503    L_reg/i__carry_i_16__3_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.627 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.030    12.657    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.152    12.809 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.609    13.418    L_reg/i__carry_i_20__3_n_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.342    13.760 f  L_reg/i__carry_i_21__3/O
                         net (fo=2, routed)           0.427    14.187    L_reg/i__carry_i_21__3_n_0
    SLICE_X64Y4          LUT2 (Prop_lut2_I0_O)        0.326    14.513 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.960    15.473    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y4          LUT2 (Prop_lut2_I1_O)        0.124    15.597 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.474    16.071    timerseg_driver/decimal_renderer/i__carry_i_12__2[0]
    SLICE_X61Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.597 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.597    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.836 f  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.951    17.787    L_reg/L_5940eba0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.302    18.089 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.263    18.352    L_reg/i__carry_i_25__0_n_0
    SLICE_X65Y2          LUT5 (Prop_lut5_I4_O)        0.124    18.476 f  L_reg/i__carry_i_11__1/O
                         net (fo=9, routed)           0.668    19.143    L_reg/i__carry_i_11__1_n_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    19.267 f  L_reg/i__carry_i_30/O
                         net (fo=9, routed)           0.970    20.238    L_reg/i__carry_i_30_n_0
    SLICE_X63Y0          LUT2 (Prop_lut2_I0_O)        0.152    20.390 f  L_reg/i__carry_i_18__4/O
                         net (fo=6, routed)           0.442    20.831    L_reg/i__carry_i_18__4_n_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.326    21.157 r  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.592    21.749    L_reg/i__carry_i_28_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I4_O)        0.124    21.873 r  L_reg/i__carry_i_15__3/O
                         net (fo=2, routed)           0.809    22.683    L_reg/i__carry_i_15__3_n_0
    SLICE_X65Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.807 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.599    23.406    L_reg/D_registers_q_reg[6][3]_3[0]
    SLICE_X64Y0          LUT6 (Prop_lut6_I0_O)        0.124    23.530 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.530    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.063 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.063    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.386 r  timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    25.198    timerseg_driver/decimal_renderer/L_5940eba0_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.306    25.504 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.433    25.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.124    26.061 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=3, routed)           0.807    26.868    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X65Y1          LUT4 (Prop_lut4_I3_O)        0.152    27.020 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.507    27.528    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.326    27.854 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.667    28.521    L_reg/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    28.645 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.163    29.807    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.124    29.931 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.982    33.913    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    37.493 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.493    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1586827228[3].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.409ns (75.473%)  route 0.458ns (24.527%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.592     0.592    forLoop_idx_0_1586827228[3].cond_butt_dirs/clk_out1
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1586827228[3].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_1586827228[3].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.832    forLoop_idx_0_1586827228[3].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X64Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.877 r  forLoop_idx_0_1586827228[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=29, routed)          0.359     1.236    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.459 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.459    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1586827228[1].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.413ns (75.494%)  route 0.459ns (24.506%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.589     0.589    forLoop_idx_0_1586827228[1].cond_butt_dirs/clk_out1
    SLICE_X63Y65         FDRE                                         r  forLoop_idx_0_1586827228[1].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  forLoop_idx_0_1586827228[1].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.839    forLoop_idx_0_1586827228[1].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  forLoop_idx_0_1586827228[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.350     1.233    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.460 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.460    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1586827228[0].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.412ns (73.153%)  route 0.518ns (26.847%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.586     0.586    forLoop_idx_0_1586827228[0].cond_butt_dirs/clk_out1
    SLICE_X65Y68         FDRE                                         r  forLoop_idx_0_1586827228[0].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  forLoop_idx_0_1586827228[0].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.826    forLoop_idx_0_1586827228[0].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  forLoop_idx_0_1586827228[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=30, routed)          0.419     1.290    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.515 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.515    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1586827228[2].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.408ns (72.914%)  route 0.523ns (27.086%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.591     0.591    forLoop_idx_0_1586827228[2].cond_butt_dirs/clk_out1
    SLICE_X61Y57         FDRE                                         r  forLoop_idx_0_1586827228[2].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  forLoop_idx_0_1586827228[2].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.831    forLoop_idx_0_1586827228[2].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.876 r  forLoop_idx_0_1586827228[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=33, routed)          0.424     1.300    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.522 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.522    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_48844315[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.415ns (73.163%)  route 0.519ns (26.837%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.592     0.592    forLoop_idx_0_48844315[1].cond_butt_sel_desel/clk_out1
    SLICE_X61Y53         FDRE                                         r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     0.832    forLoop_idx_0_48844315[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.877 r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.420     1.297    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.526 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.526    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.416ns (72.182%)  route 0.546ns (27.818%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X62Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.098     0.834    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.879 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.448     1.327    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.557 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.557    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_48844315[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.421ns (71.026%)  route 0.579ns (28.974%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.593     0.593    forLoop_idx_0_48844315[0].cond_butt_sel_desel/clk_out1
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.150     0.884    forLoop_idx_0_48844315[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.929 r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.430     1.358    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.593 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.593    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.373ns (65.558%)  route 0.721ns (34.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.585     0.585    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.726 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.721     1.447    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.679 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.679    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.420ns (65.878%)  route 0.736ns (34.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.563     0.563    display/clk_out1
    SLICE_X33Y4          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=13, routed)          0.736     1.439    matlat_OBUF
    R7                   OBUF (Prop_obuf_I_O)         1.279     2.718 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     2.718    matlat
    R7                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.420ns (64.502%)  route 0.782ns (35.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.563     0.563    display/clk_out1
    SLICE_X32Y3          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.782     1.485    matclk_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     2.764 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.764    matclk
    R6                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.628ns (34.015%)  route 3.158ns (65.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.350     3.853    reset_cond/butt_reset_IBUF
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.977 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.808     4.786    reset_cond/M_reset_cond_in
    SLICE_X58Y29         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.628ns (34.015%)  route 3.158ns (65.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.350     3.853    reset_cond/butt_reset_IBUF
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.977 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.808     4.786    reset_cond/M_reset_cond_in
    SLICE_X58Y29         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.628ns (34.015%)  route 3.158ns (65.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.350     3.853    reset_cond/butt_reset_IBUF
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.977 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.808     4.786    reset_cond/M_reset_cond_in
    SLICE_X58Y29         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.628ns (34.015%)  route 3.158ns (65.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.350     3.853    reset_cond/butt_reset_IBUF
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.977 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.808     4.786    reset_cond/M_reset_cond_in
    SLICE_X58Y29         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.781ns  (logic 1.628ns (34.045%)  route 3.153ns (65.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.350     3.853    reset_cond/butt_reset_IBUF
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.977 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.804     4.781    reset_cond/M_reset_cond_in
    SLICE_X59Y29         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X59Y29         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 1.619ns (41.455%)  route 2.286ns (58.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.286     3.781    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.905 r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.905    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.506     1.506    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.615ns (45.749%)  route 1.915ns (54.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.915     3.406    forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.530 r  forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.530    forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.495     1.495    forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.471ns  (logic 1.617ns (46.592%)  route 1.854ns (53.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.854     3.347    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.471 r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.471    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.506     1.506    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.461ns  (logic 1.625ns (46.939%)  route 1.837ns (53.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.837     3.337    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.461 r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.461    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.495     1.495    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.393ns  (logic 1.622ns (47.812%)  route 1.771ns (52.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.771     3.269    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.393 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.393    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         1.510     1.510    cond_butt_next_play/sync/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.307ns (32.826%)  route 0.628ns (67.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.628     0.890    forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.935 r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.935    forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863     0.863    forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.300ns (31.469%)  route 0.653ns (68.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.653     0.907    forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.952 r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.952    forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.863     0.863    forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_48844315[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.311ns (31.844%)  route 0.666ns (68.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.666     0.932    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.977 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.977    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.306ns (30.095%)  route 0.711ns (69.905%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.711     0.972    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.017 r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.017    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861     0.861    forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.313ns (29.704%)  route 0.742ns (70.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.742     1.010    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.055 r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.055    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.850     0.850    forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.304ns (28.415%)  route 0.765ns (71.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.765     1.024    forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.069 r  forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.069    forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.850     0.850    forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y72         FDRE                                         r  forLoop_idx_0_1586827228[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.307ns (25.024%)  route 0.921ns (74.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.921     1.183    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.228 r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.228    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.861     0.861    forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1586827228[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.316ns (19.460%)  route 1.309ns (80.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.181    reset_cond/butt_reset_IBUF
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.226 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.400     1.626    reset_cond/M_reset_cond_in
    SLICE_X59Y29         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.853     0.853    reset_cond/clk_out1
    SLICE_X59Y29         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.316ns (19.408%)  route 1.314ns (80.592%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.181    reset_cond/butt_reset_IBUF
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.226 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.404     1.630    reset_cond/M_reset_cond_in
    SLICE_X58Y29         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.853     0.853    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.316ns (19.408%)  route 1.314ns (80.592%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.181    reset_cond/butt_reset_IBUF
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.226 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.404     1.630    reset_cond/M_reset_cond_in
    SLICE_X58Y29         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=359, routed)         0.853     0.853    reset_cond/clk_out1
    SLICE_X58Y29         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





