<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_T_C_U_U_d99fc2dd</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_T_C_U_U_d99fc2dd'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_T_C_U_U_d99fc2dd')">rsnoc_z_H_R_O_T_C_U_U_d99fc2dd</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s7 cl rt"><a href="mod1281.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1281.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1281.html#Toggle" > 10.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1281.html#Branch" > 61.54</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1281.html#inst_tag_84286"  onclick="showContent('inst_tag_84286')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler</a></td>
<td class="s4 cl rt"> 49.23</td>
<td class="s7 cl rt"><a href="mod1281.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1281.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1281.html#Toggle" > 10.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1281.html#Branch" > 61.54</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_O_T_C_U_U_d99fc2dd'>
<hr>
<a name="inst_tag_84286"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_84286" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s7 cl rt"><a href="mod1281.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod1281.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1281.html#Toggle" > 10.39</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1281.html#Branch" > 61.54</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.54</td>
<td class="s5 cl rt"> 57.78</td>
<td class="s4 cl rt"> 43.48</td>
<td class="s0 cl rt">  7.99</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 48.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  4.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2176.html#inst_tag_209256" >DMA_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1965.html#inst_tag_188502" id="tag_urg_inst_188502">Cb</a></td>
<td class="s4 cl rt"> 48.64</td>
<td class="s7 cl rt"> 70.20</td>
<td class="s4 cl rt"> 42.11</td>
<td class="s2 cl rt"> 25.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.76</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_28746" id="tag_urg_inst_28746">Ma</a></td>
<td class="s5 cl rt"> 56.84</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.79</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_14725" id="tag_urg_inst_14725">Rb</a></td>
<td class="s2 cl rt"> 28.09</td>
<td class="s4 cl rt"> 47.41</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.70</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 39.34</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1060.html#inst_tag_75448" id="tag_urg_inst_75448">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1060.html#inst_tag_75449" id="tag_urg_inst_75449">upc175</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2558.html#inst_tag_252628" id="tag_urg_inst_252628">ursrrrg</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_T_C_U_U_d99fc2dd'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1281.html" >rsnoc_z_H_R_O_T_C_U_U_d99fc2dd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31068</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31073</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>31193</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31261</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>31276</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
31067                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31068      1/1          		if ( ! Sys_Clk_RstN )
31069      1/1          			uNsReg &lt;= #1.0 ( 10'b0 );
31070      1/1          		else if ( Io_En )
31071      <font color = "red">0/1     ==>  			uNsReg &lt;= #1.0 ( { FilterStat_0_Start , FilterStat_0_StartCxt , FilterStat_0_Stop , FilterStat_0_StopCxt } );</font>
                        MISSING_ELSE
31072                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31073      1/1          		if ( ! Sys_Clk_RstN )
31074      1/1          			uNsReg_17 &lt;= #1.0 ( 10'b0 );
31075      1/1          		else if ( Io_En )
31076      <font color = "red">0/1     ==>  			uNsReg_17 &lt;= #1.0 ( { FilterStat_1_Start , FilterStat_1_StartCxt , FilterStat_1_Stop , FilterStat_1_StopCxt } );</font>
                        MISSING_ELSE
31077                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_2 ursrrrg(
31078                   		.Clk( Sys_Clk )
31079                   	,	.Clk_ClkS( Sys_Clk_ClkS )
31080                   	,	.Clk_En( Sys_Clk_En )
31081                   	,	.Clk_EnS( Sys_Clk_EnS )
31082                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
31083                   	,	.Clk_RstN( Sys_Clk_RstN )
31084                   	,	.Clk_Tm( Sys_Clk_Tm )
31085                   	,	.O( Io_OverflowStatus )
31086                   	,	.Reset( Io_OverflowReset )
31087                   	,	.Set( { Overflow_1 , Overflow_0 } )
31088                   	);
31089                   	rsnoc_z_H_R_U_S_Rb_U_a725d8f4 Rb(
31090                   		.Addr( )
31091                   	,	.Io_En( Io_En )
31092                   	,	.Io_Id_RevisionId_UserId( Io_Id_RevisionId_UserId )
31093                   	,	.Io_Mode( Io_Mode )
31094                   	,	.Io_NTenureLines_0( Io_NTenureLines_0 )
31095                   	,	.Io_ObservedSel_0( Io_ObservedSel_0 )
31096                   	,	.Io_ObservedSel_1( Io_ObservedSel_1 )
31097                   	,	.Io_OverflowReset( Io_OverflowReset )
31098                   	,	.Io_OverflowStatus( Io_OverflowStatus )
31099                   	,	.Io_PendingEventMode( Io_PendingEventMode )
31100                   	,	.Io_PreScaler( Io_PreScaler )
31101                   	,	.Io_Thresholds_0_0( Io_Thresholds_0_0 )
31102                   	,	.Io_Thresholds_0_1( Io_Thresholds_0_1 )
31103                   	,	.Io_Thresholds_0_2( Io_Thresholds_0_2 )
31104                   	,	.Io_Thresholds_0_3( Io_Thresholds_0_3 )
31105                   	,	.Io_Thresholds_0_4( Io_Thresholds_0_4 )
31106                   	,	.Io_Thresholds_0_5( Io_Thresholds_0_5 )
31107                   	,	.Io_Thresholds_0_6( Io_Thresholds_0_6 )
31108                   	,	.Io_Thresholds_0_7( Io_Thresholds_0_7 )
31109                   	,	.Io_Thresholds_1_0( Io_Thresholds_1_0 )
31110                   	,	.Io_Thresholds_1_1( Io_Thresholds_1_1 )
31111                   	,	.Io_Thresholds_1_2( Io_Thresholds_1_2 )
31112                   	,	.Io_Thresholds_1_3( Io_Thresholds_1_3 )
31113                   	,	.Io_Thresholds_1_4( Io_Thresholds_1_4 )
31114                   	,	.Io_Thresholds_1_5( Io_Thresholds_1_5 )
31115                   	,	.Io_Thresholds_1_6( Io_Thresholds_1_6 )
31116                   	,	.Io_Thresholds_1_7( Io_Thresholds_1_7 )
31117                   	,	.RdEn( )
31118                   	,	.Srv_Req_Data( Srv_Req_Data )
31119                   	,	.Srv_Req_Head( Srv_Req_Head )
31120                   	,	.Srv_Req_Rdy( Srv_Req_Rdy )
31121                   	,	.Srv_Req_Tail( Srv_Req_Tail )
31122                   	,	.Srv_Req_Vld( Srv_Req_Vld )
31123                   	,	.Srv_Rsp_Data( Srv_Rsp_Data )
31124                   	,	.Srv_Rsp_Head( Srv_Rsp_Head )
31125                   	,	.Srv_Rsp_Rdy( Srv_Rsp_Rdy )
31126                   	,	.Srv_Rsp_Tail( Srv_Rsp_Tail )
31127                   	,	.Srv_Rsp_Vld( Srv_Rsp_Vld )
31128                   	,	.Sys_Clk( Sys_Clk )
31129                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
31130                   	,	.Sys_Clk_En( Sys_Clk_En )
31131                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
31132                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
31133                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
31134                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
31135                   	,	.Sys_Pwr_Idle( Pwr_Srv_Idle )
31136                   	,	.Sys_Pwr_WakeUp( Pwr_Srv_WakeUp )
31137                   	,	.WrEn( )
31138                   	);
31139                   	assign En = Io_En;
31140                   	assign ThIdx_0_0 = Io_Thresholds_0_0;
31141                   	assign ObsCntLtThIdx_0_0 = ~ ( ObsCnt_0 &gt;= ThIdx_0_0 );
31142                   	assign Evt0_0 = ObsTrig_0 &amp; ObsCntLtThIdx_0_0;
31143                   	assign ThIdx_0_1 = Io_Thresholds_0_1;
31144                   	assign ObsCntLtThIdx_0_1 = ~ ( ObsCnt_0 &gt;= ThIdx_0_1 );
31145                   	assign Evt0_1 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_0 &amp; ObsCntLtThIdx_0_1;
31146                   	assign ThIdx_0_2 = Io_Thresholds_0_2;
31147                   	assign ObsCntLtThIdx_0_2 = ~ ( ObsCnt_0 &gt;= ThIdx_0_2 );
31148                   	assign Evt0_2 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_1 &amp; ObsCntLtThIdx_0_2;
31149                   	assign ThIdx_0_3 = Io_Thresholds_0_3;
31150                   	assign ObsCntLtThIdx_0_3 = ~ ( ObsCnt_0 &gt;= ThIdx_0_3 );
31151                   	assign Evt0_3 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_2 &amp; ObsCntLtThIdx_0_3;
31152                   	assign ThIdx_0_4 = Io_Thresholds_0_4;
31153                   	assign ObsCntLtThIdx_0_4 = ~ ( ObsCnt_0 &gt;= ThIdx_0_4 );
31154                   	assign Evt0_4 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_3 &amp; ObsCntLtThIdx_0_4;
31155                   	assign ThIdx_0_5 = Io_Thresholds_0_5;
31156                   	assign ObsCntLtThIdx_0_5 = ~ ( ObsCnt_0 &gt;= ThIdx_0_5 );
31157                   	assign Evt0_5 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_4 &amp; ObsCntLtThIdx_0_5;
31158                   	assign ThIdx_0_6 = Io_Thresholds_0_6;
31159                   	assign ObsCntLtThIdx_0_6 = ~ ( ObsCnt_0 &gt;= ThIdx_0_6 );
31160                   	assign Evt0_6 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_5 &amp; ObsCntLtThIdx_0_6;
31161                   	assign ThIdx_0_7 = Io_Thresholds_0_7;
31162                   	assign ObsCntLtThIdx_0_7 = ~ ( ObsCnt_0 &gt;= ThIdx_0_7 );
31163                   	assign Evt0_7 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_6 &amp; ObsCntLtThIdx_0_7;
31164                   	assign Evt0_8 = ObsTrig_0 &amp; ~ ObsCntLtThIdx_0_7;
31165                   	assign ThIdx_1_0 = Io_Thresholds_1_0;
31166                   	assign ObsCntLtThIdx_1_0 = ~ ( ObsCnt_1 &gt;= ThIdx_1_0 );
31167                   	assign Evt0_9 = ObsTrig_1 &amp; ObsCntLtThIdx_1_0;
31168                   	assign ThIdx_1_1 = Io_Thresholds_1_1;
31169                   	assign ObsCntLtThIdx_1_1 = ~ ( ObsCnt_1 &gt;= ThIdx_1_1 );
31170                   	assign Evt0_10 = ObsTrig_1 &amp; ~ ObsCntLtThIdx_1_0 &amp; ObsCntLtThIdx_1_1;
31171                   	assign ThIdx_1_2 = Io_Thresholds_1_2;
31172                   	assign ObsCntLtThIdx_1_2 = ~ ( ObsCnt_1 &gt;= ThIdx_1_2 );
31173                   	assign Evt0_11 = ObsTrig_1 &amp; ~ ObsCntLtThIdx_1_1 &amp; ObsCntLtThIdx_1_2;
31174                   	assign ThIdx_1_3 = Io_Thresholds_1_3;
31175                   	assign ObsCntLtThIdx_1_3 = ~ ( ObsCnt_1 &gt;= ThIdx_1_3 );
31176                   	assign Evt0_12 = ObsTrig_1 &amp; ~ ObsCntLtThIdx_1_2 &amp; ObsCntLtThIdx_1_3;
31177                   	assign ThIdx_1_4 = Io_Thresholds_1_4;
31178                   	assign ObsCntLtThIdx_1_4 = ~ ( ObsCnt_1 &gt;= ThIdx_1_4 );
31179                   	assign Evt0_13 = ObsTrig_1 &amp; ~ ObsCntLtThIdx_1_3 &amp; ObsCntLtThIdx_1_4;
31180                   	assign ThIdx_1_5 = Io_Thresholds_1_5;
31181                   	assign ObsCntLtThIdx_1_5 = ~ ( ObsCnt_1 &gt;= ThIdx_1_5 );
31182                   	assign Evt0_14 = ObsTrig_1 &amp; ~ ObsCntLtThIdx_1_4 &amp; ObsCntLtThIdx_1_5;
31183                   	assign ThIdx_1_6 = Io_Thresholds_1_6;
31184                   	assign ObsCntLtThIdx_1_6 = ~ ( ObsCnt_1 &gt;= ThIdx_1_6 );
31185                   	assign Evt0_15 = ObsTrig_1 &amp; ~ ObsCntLtThIdx_1_5 &amp; ObsCntLtThIdx_1_6;
31186                   	assign ThIdx_1_7 = Io_Thresholds_1_7;
31187                   	assign ObsCntLtThIdx_1_7 = ~ ( ObsCnt_1 &gt;= ThIdx_1_7 );
31188                   	assign Evt0_16 = ObsTrig_1 &amp; ~ ObsCntLtThIdx_1_6 &amp; ObsCntLtThIdx_1_7;
31189                   	assign Evt0_17 = ObsTrig_1 &amp; ~ ObsCntLtThIdx_1_7;
31190                   	assign EvtSNet = { 18 { Io_En }  } &amp; u_5731;
31191                   	assign Evt_0 = EvtSNet [17];
31192                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
31193      1/1          		if ( ! Sys_Clk_RstN )
31194      1/1          			u_5731 &lt;= #1.0 ( 18'b0 );
31195      1/1          		else if ( Io_En )
31196      <font color = "red">0/1     ==>  			u_5731 &lt;=</font>
                        MISSING_ELSE
31197                   				#1.0
31198                   				(					{
31199                   	Evt0_0
31200                   					,
31201                   					Evt0_1
31202                   					,
31203                   					Evt0_2
31204                   					,
31205                   					Evt0_3
31206                   					,
31207                   					Evt0_4
31208                   					,
31209                   					Evt0_5
31210                   					,
31211                   					Evt0_6
31212                   					,
31213                   					Evt0_7
31214                   					,
31215                   					Evt0_8
31216                   					,
31217                   					Evt0_9
31218                   					,
31219                   					Evt0_10
31220                   					,
31221                   					Evt0_11
31222                   					,
31223                   					Evt0_12
31224                   					,
31225                   					Evt0_13
31226                   					,
31227                   					Evt0_14
31228                   					,
31229                   					Evt0_15
31230                   					,
31231                   					Evt0_16
31232                   					,
31233                   					Evt0_17
31234                   					}
31235                   				);
31236                   	assign Evt_1 = EvtSNet [16];
31237                   	assign Evt_10 = EvtSNet [7];
31238                   	assign Evt_11 = EvtSNet [6];
31239                   	assign Evt_12 = EvtSNet [5];
31240                   	assign Evt_13 = EvtSNet [4];
31241                   	assign Evt_14 = EvtSNet [3];
31242                   	assign Evt_15 = EvtSNet [2];
31243                   	assign Evt_16 = EvtSNet [1];
31244                   	assign Evt_17 = EvtSNet [0];
31245                   	assign Evt_2 = EvtSNet [15];
31246                   	assign Evt_3 = EvtSNet [14];
31247                   	assign Evt_4 = EvtSNet [13];
31248                   	assign Evt_5 = EvtSNet [12];
31249                   	assign Evt_6 = EvtSNet [11];
31250                   	assign Evt_7 = EvtSNet [10];
31251                   	assign Evt_8 = EvtSNet [9];
31252                   	assign Evt_9 = EvtSNet [8];
31253                   	assign Pwr_Local_Idle = ~ Io_En;
31254                   	assign Sys_Pwr_Idle = Pwr_Local_Idle &amp; Pwr_Srv_Idle;
31255                   	assign Sys_Pwr_WakeUp = Pwr_Srv_WakeUp;
31256                   	assign WakeUp_Srv = Pwr_Srv_WakeUp;
31257                   		rsnoc_z_H_R_U_A_Pc_I8 upc( .I( AllocCxtEn_0 ) , .O( u_167 ) );
31258                   	// synopsys translate_off
31259                   	// synthesis translate_off
31260                   	always @( posedge Sys_Clk )
31261      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31262      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; AllocVld_0 &amp; ( ~ ( 4'b0001 &gt;= u_167 ) ) !== 1'b0 ) begin
31263      <font color = "grey">unreachable  </font>				dontStop = 0;
31264      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31265      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31266      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;allocation error on AllocCxtEn 0&quot; );
31267      <font color = "grey">unreachable  </font>					$stop;
31268                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31269                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
31270                   	// synthesis translate_on
31271                   	// synopsys translate_on
31272                   		rsnoc_z_H_R_U_A_Pc_I8 upc175( .I( AllocCxtEn_1 ) , .O( u_174 ) );
31273                   	// synopsys translate_off
31274                   	// synthesis translate_off
31275                   	always @( posedge Sys_Clk )
31276      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
31277      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; AllocVld_1 &amp; ( ~ ( 4'b0001 &gt;= u_174 ) ) !== 1'b0 ) begin
31278      <font color = "grey">unreachable  </font>				dontStop = 0;
31279      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
31280      <font color = "grey">unreachable  </font>				if (!dontStop) begin
31281      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;allocation error on AllocCxtEn 1&quot; );
31282      <font color = "grey">unreachable  </font>					$stop;
31283                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
31284                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1281.html" >rsnoc_z_H_R_O_T_C_U_U_d99fc2dd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       30962
 EXPRESSION 
 Number  Term
      1  Io_ObservedSel_1 ? ({uqual_86_Start, uqual_86_StartCxt, uqual_86_Stop, uqual_86_StopCxt}) : ({uqual_73_Start, uqual_73_StartCxt, uqual_73_Stop, uqual_73_StopCxt}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       30978
 EXPRESSION 
 Number  Term
      1  Io_ObservedSel_0 ? ({uqual_39_Start, uqual_39_StartCxt, uqual_39_Stop, uqual_39_StopCxt}) : ({uqual_Start, uqual_StartCxt, uqual_Stop, uqual_StopCxt}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1281.html" >rsnoc_z_H_R_O_T_C_U_U_d99fc2dd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">7</td>
<td class="rt">14.89 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">154</td>
<td class="rt">16</td>
<td class="rt">10.39 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">77</td>
<td class="rt">9</td>
<td class="rt">11.69 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">77</td>
<td class="rt">7</td>
<td class="rt">9.09  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">47</td>
<td class="rt">7</td>
<td class="rt">14.89 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">154</td>
<td class="rt">16</td>
<td class="rt">10.39 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">77</td>
<td class="rt">9</td>
<td class="rt">11.69 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">77</td>
<td class="rt">7</td>
<td class="rt">9.09  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_11</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_12</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_16</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Evt_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>FilterStat_0_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_0_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_0_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_0_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_1_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_1_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_1_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FilterStat_1_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Req_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Rsp_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Rsp_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Srv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1281.html" >rsnoc_z_H_R_O_T_C_U_U_d99fc2dd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">8</td>
<td class="rt">61.54 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">30962</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">30978</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31068</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31073</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">31193</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
30962      	assign uFsSNetMux_103 =
           	                       
30963      		Io_ObservedSel_1 ?
           		                 <font color = "red">-1-</font>  
           		                 <font color = "red">==></font>  
           		                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
30978      	assign uFsSNetMux =
           	                   
30979      		Io_ObservedSel_0 ?
           		                 <font color = "red">-1-</font>  
           		                 <font color = "red">==></font>  
           		                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31068      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31069      			uNsReg <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
31070      		else if ( Io_En )
           		     <font color = "red">-2-</font>  
31071      			uNsReg <= #1.0 ( { FilterStat_0_Start , FilterStat_0_StartCxt , FilterStat_0_Stop , FilterStat_0_StopCxt } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31073      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31074      			uNsReg_17 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
31075      		else if ( Io_En )
           		     <font color = "red">-2-</font>  
31076      			uNsReg_17 <= #1.0 ( { FilterStat_1_Start , FilterStat_1_StartCxt , FilterStat_1_Stop , FilterStat_1_StopCxt } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31193      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
31194      			u_5731 <= #1.0 ( 18'b0 );
           <font color = "green">			==></font>
31195      		else if ( Io_En )
           		     <font color = "red">-2-</font>  
31196      			u_5731 <=
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_84286">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_T_C_U_U_d99fc2dd">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
