---
title: "SystemVerilog 运算符"
categories: ["SystemVerilog"]
tags: "sv"
titleIcon: "fa-solid"
weight: 5
---


运算符是代表特定数学或逻辑动作或过程的字符。

![Untitled Diagram-Page-2 drawio (16)](https://user-images.githubusercontent.com/106074838/188924259-c1baf802-b992-462a-9edc-033773c113c4.png)     


 

|s.No.| Operator|  
|:------|:-------|
|1.| [算术运算符](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/05.operators#1-arithmetic-operators)|
|2.| [关系运算符](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/05.operators#2relational-operator)|
|3.| [相等运算符](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/05.operators#3equality-operator)|
|4.| [逻辑运算符](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/05.operators#4logical-operator)|
|5.| [按位运算符](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/05.operators#5bitwise-operator)|
|6.| [移位运算符](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/05.operators#6shift-operator)|
|7.| [条件运算符](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/05.operators#7conditional-operator)|
|8.| [约简运算符](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/05.operators#8reduction-operator)|
|9.| [串联和复制运算符](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/05.operators#9concatenation-和-replication-operators)|

## 1. 算术运算符

我们使用算术运算符对变量执行基本数学函数。这些运算符应该已经很熟悉，因为它们大多是常见数学符号的复制。

**下表显示了 SystemVerilog 中算术运算符的完整列表。**    
![airthmatic_1](https://user-images.githubusercontent.com/106074838/188830091-fab594b8-522f-4c59-8fad-6268427aab03.PNG)  

## 2. 关系运算符

**关系运算符一览表**

运算符 | 描述
-- | --
a < b | a 小于 b
a > b | a 大于 b
a <= b | a 小于 或等于 b
a >= b | a 大于 或等于 b


这些运算符比较操作数并产生 1 位标量布尔值。

* 0：如果关系为 false   
* 1：如果关系为 true   
* x：如果任何操作数具有未知的 x 位  

## 3. 相等运算符 

相等运算符用于比较表达式。如果比较失败，则结果为 0，否则为 1。 等式运算符有两种类型。



**相等运算符一览表**

运算符 | 描述
-- | --
a === b | a 相等于 b, 包括 x 和 z 
a !== b | a 不相等于 b, 包括 x 和 z 
a == b | a 相等于 b, 结果可能是 unknown
a != b | a 不相等于 b, 结果可能是 unknown 
  
* 如果逻辑相等 (==) 或逻辑不等 (!=) 的两个操作数都包含未知 (x) 或高阻抗 (z) 值，则比较结果将为未知 (x)。否则，要么是真，要么是假。

* 如果大小写相等（===）或大小写不等（!==）的操作数包含未知（x）或高阻（z）值，则将逐位计算结果。 
 
## 4. 逻辑操作符 

逻辑运算符与按位运算符类似 在逻辑运算符中，这些表达式返回 1（真）或 0（假）。 为了更好地理解，只有三个逻辑运算符，请遵循下面的备忘单   

**逻辑操作符cheat sheet**   
![logical11](https://user-images.githubusercontent.com/106074838/188828213-e579ba4e-f5b2-40ae-aaca-03c14515a34e.PNG)



## 5. 按位运算符

位运算符对两个操作数执行按位运算。 它们获取一个操作数中的每一位，并与另一操作数中的相应位执行操作。如果一个操作数比另一个操作数短，它将在左侧用零扩展以匹配较长操作数的长度。 

**按位运算符一览表**  
Operator | Description
-- | --
~ | negation
& | 和
\| | inclusive or
^ | exclusive or
^~ or ~^ | exclusive nor (equivalence)



## 6. 移位运算符

有 2 种类型的移位运算符 
* 逻辑移位运算符  
* 算术移位运算符

**移位运算符一览表**  

|Operator | Description|
|-- | --|
|<< | shift left logical|
|>> | shift right logical|
|<<< | shift left arithmetic|
|>>> | shift right arithmetic|


The shift operator actually requires two arguments. The first of these is the name of the signal which we want to shift. The second argument is the number of bits we want to shift.    

When we use the logical shift operators, all the blank positions are filled with 0's after the signal has been shifted by the required number of bits.

****示例：****  
Consider, a = 101    
*  **a <<1**: a is Logical shifted to the left by a 1-bit position 和 the result is 010. 
*  **a >>1**: a is Logical shifted to the right by a 1-bit position 和 the result is 010.      
*  **a <<<2**: a is shifted to the left by a 2-bit position 和 the result is 100.   
*  **a >>>2**: a is Arithmetic shifted to the right by a 2-bit position 和 when we use unsigned data type in the code, then Arithmetic right will take shifted 2 - bit position 和 filled with 0's. 和 the result is 001. 
*  **a >>>2**: a is Arithmetic shifted to the right by a 2-bit position. when we use signed data type in the code, then Arithmetic right will take shifted 2- bit position 和 filled with 1's. 和 the result is 111.    

![a1 drawio (2)](https://user-images.githubusercontent.com/106074838/188954310-9f39ee50-34d7-4ed5-b487-c66a94f3c01a.png)  

 

                     Figure.7. the output of the shift operator.   

**GitHub lab code link**  https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/operators/shift/shift_code.sv   

**GitHub lab output link** https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/operators/shift/shift_code_output.log 

---

## 7.Conditional Operator 
To use the conditional operator, we write a logical expression before the? the operator which is then evaluated to see if it is true or false.
The output is assigned to one of two values depending on whether the expression is true or false.  
 
the general syntax for the conditional operator.  

`output = <condition> ? <true> : <false>`

****示例：****  
Consider, y = enable ? data1 : data2
 
In the above example enable condition is true it will execute the data otherwise it going to the data2. 
 
![conditional](https://user-images.githubusercontent.com/106074838/188886981-dc5abfe0-6d61-498a-a1da-a8bcb976c779.png)  
     

               Figure.8. the output of the Condition operator.   

**GitHub lab code link**  https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/operators/conditional/conditional_code.sv   

**GitHub lab output link** https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/operators/conditional/conditional_code_output.log 

***


## 8.Reduction operator   

Reduction operators are unary.  
They perform a bit-wise operation on a single oper和 to produce a single-bit result.  

**Reduction operator cheat sheet**
Operator | Description
-- | --
& | 和
~& | n和
\| | or
~\| | nor
^ | xor
^~ or ~^ | xnor

****Example****  
Consider, a = 1010    
   
*  **&a**:  Here we performing the Reduction 和 operation, 和 the result is 0.  
*  **|a**: Here we performing the Reduction or operation, 和 the result is 1.  
*  **~&a**: Here we performing the Reduction N和 operation, 和 the result is 1.  
*  **~|a**: Here we performing the Reduction or operation, 和 the result is 0.  
*  **^a**: Here we performing the Reduction or operation, 和 the result is 0.  
*  **~^a**: Here we performing the Reduction or operation, 和 the result is 1. 
  
![reduction](https://user-images.githubusercontent.com/106074838/188919502-6de9155c-d618-4697-9b38-2d9586a87eca.png)

             Figure.9. the output of the Reduction operator.
   
**GitHub lab code link** https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/operators/reduction/reduction_code.sv  

**GitHub lab output link** https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/operators/reduction/reduction_code_output.log   

***

## 9.Concatenation 和 Replication Operators    

**Concatenation 和 Replication operator cheat sheet**  
Operator | Description
-- | --
{ } | Concatenation operator
{{ }} | Replication operator 

* concatenation operator to combine two or more signals into a vector.  
Concatenations are expressed using the brace characters { 和 },   
with commas separating the expressions within.  

**示例：**
a=4'b1010;
b=4'b1110; 
 {a,b} -if a 和 b both are 8-bit numbers, 和 the results has 8 bits.  
  Concatenation output is  10101110   

**Replication Operator**  
The replication operator is used to replicate a group of bits n times. Say you have a 4-bit variable 和 you want to replicate it 4 times to get a 16-bit variable.  
a=4'b1010;
b=4'b1110; 
{2{a},b} - this is equivalent to {a, a, b} 和 total number of bit is 12-bit.   
Replication Output is 101010101110  



![a1 drawio (1)](https://user-images.githubusercontent.com/106074838/188945957-401470d7-c4cd-4264-a817-a97c5d4792e5.png)



               Figure.10. the output of the Concatenation 和 Replication operator.
   
**GitHub lab code link** https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/operators/concatenation_Replication/concatenation_code.sv    

**GitHub lab output link** https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/operators/concatenation_Replication/concatenation_code_output.log  




