
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: ASUS

Implementation : impl_1
Synopsys HDL compiler and linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

Modified Files: 5
FID:  path (prevtimestamp, timestamp)
6        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.0\rtl\apb0.v (2023-05-21 23:48:21, N/A)
56       C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54)
9        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11)
57       C:\fpga\my_soc\reginit.bin (N/A, 2025-06-21 19:49:43)
58       C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29)

*******************************************************************
Modules that may have changed as a result of file changes: 67
MID:  lib.cell.view
75       work.lscc_add_sub.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
76       work.lscc_adder.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
77       work.lscc_cntr.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
78       work.lscc_complex_mult.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
79       work.lscc_distributed_dpram.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
80       work.lscc_distributed_rom.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
81       work.lscc_distributed_spram.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
82       work.lscc_fifo.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
83       work.lscc_fifo_dc.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
84       work.lscc_fifo_dc_fwft_fabric.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
85       work.lscc_fifo_dc_hw_core.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
86       work.lscc_fifo_dc_main.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
87       work.lscc_fifo_fwft_fabric.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
88       work.lscc_fifo_hw_core.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
89       work.lscc_fifo_main.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
90       work.lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
91       work.lscc_fifo_mem_main.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
92       work.lscc_fifo_soft_mem.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
93       work.lscc_hard_fifo.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
94       work.lscc_hard_fifo_dc.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
95       work.lscc_mult_accumulate.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
96       work.lscc_mult_add_sub.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
97       work.lscc_mult_add_sub_sum.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
98       work.lscc_multiplier.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
99       work.lscc_multiplier_dsp.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
100      work.lscc_multiplier_lut.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
101      work.lscc_ram_dp.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
102      work.lscc_ram_dp_core.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
103      work.lscc_ram_dp_main.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
104      work.lscc_ram_dp_true.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
105      work.lscc_ram_dp_true_core.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
106      work.lscc_ram_dp_true_inst.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
107      work.lscc_ram_dp_true_main.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
108      work.lscc_ram_dq.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
109      work.lscc_ram_dq_core.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
110      work.lscc_ram_dq_inst.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
111      work.lscc_ram_dq_main.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
112      work.lscc_reset_async.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
113      work.lscc_rom.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
114      work.lscc_rom_inst.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
115      work.lscc_rom_inst_core.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
116      work.lscc_shift_register.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
117      work.lscc_soft_fifo.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
118      work.lscc_soft_fifo_dc.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
119      work.lscc_subtractor.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
120      work.lscc_write_through.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
127      work.pmi_add.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
128      work.pmi_addsub.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
129      work.pmi_complex_mult.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
130      work.pmi_counter.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
131      work.pmi_distributed_dpram.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
132      work.pmi_distributed_rom.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
133      work.pmi_distributed_shift_reg.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
134      work.pmi_distributed_spram.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
135      work.pmi_fifo.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
136      work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
137      work.pmi_mac.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
138      work.pmi_mult.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
139      work.pmi_multaddsub.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
140      work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
141      work.pmi_ram_dp.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
142      work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (module definition)
143      work.pmi_ram_dp_true.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (module definition)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
144      work.pmi_ram_dq.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
145      work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
146      work.pmi_rom.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)
147      work.pmi_sub.verilog may have changed because the following files changed:
                        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v (N/A, 2025-06-21 21:01:54) <-- (may instantiate this module)
                        C:\fpga\my_soc\my_soc\my_soc.v (2025-06-21 19:49:38, 2025-06-21 20:36:11) <-- (may instantiate this module)
                        C:\fpga\my_soc\source\impl_1\apb_pwm.v (N/A, 2025-06-21 20:50:29) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 54
FID:  path (timestamp)
0        C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v (2023-05-21 23:48:08)
1        C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v (2023-05-21 23:48:10)
2        C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v (2023-05-21 23:48:12)
3        C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2023-05-21 23:48:14)
4        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v (2023-05-21 23:48:18)
5        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v (2023-05-21 23:48:19)
7        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v (2023-05-21 23:48:21)
8        C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v (2023-05-21 23:48:23)
10       C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl/lscc_adder.v (2024-08-02 03:07:31)
11       C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl/lscc_add_sub.v (2023-05-07 20:30:52)
12       C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl/lscc_complex_mult.v (2023-10-25 03:09:00)
13       C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl/lscc_cntr.v (2019-08-05 01:41:47)
14       C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl/lscc_distributed_dpram.v (2023-09-18 00:20:57)
15       C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl/lscc_distributed_rom.v (2023-09-18 00:21:20)
16       C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl/lscc_distributed_spram.v (2023-09-18 00:21:44)
17       C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl/lscc_fifo.v (2024-07-08 23:37:48)
18       C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl/lscc_fifo_dc.v (2024-07-08 23:37:08)
19       C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2023-10-25 03:39:25)
20       C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2023-10-25 03:44:01)
21       C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2023-10-25 03:46:56)
22       C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl/lscc_multiplier.v (2023-10-25 03:49:49)
23       C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl/lscc_ram_dp.v (2024-04-10 17:27:09)
24       C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl/lscc_ram_dp_true.v (2024-08-28 02:15:32)
25       C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl/lscc_ram_dq.v (2024-03-31 08:52:16)
26       C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl/lscc_shift_register.v (2023-09-18 00:37:22)
27       C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl/lscc_rom.v (2024-03-31 09:13:20)
28       C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl/lscc_subtractor.v (2019-08-05 01:43:15)
29       C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v (2019-07-10 17:12:46)
30       C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v (2019-07-10 17:13:20)
31       C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v (2019-07-10 17:14:03)
32       C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v (2019-07-10 17:14:35)
33       C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v (2019-08-05 20:55:15)
34       C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v (2019-08-05 20:55:15)
35       C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v (2022-10-18 02:05:48)
36       C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v (2019-08-05 20:55:15)
37       C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v (2024-09-12 00:24:35)
38       C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v (2024-09-12 00:24:35)
39       C:\lscc\radiant\2024.1\ip\pmi\pmi_lfd2nx.v (2020-05-10 19:31:40)
40       C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v (2019-07-10 17:15:11)
41       C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v (2019-07-10 17:15:37)
42       C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v (2019-07-10 17:16:06)
43       C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v (2019-07-10 17:16:55)
44       C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v (2024-05-23 19:20:09)
45       C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v (2024-04-10 18:35:29)
46       C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v (2024-05-23 19:36:54)
47       C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v (2024-05-23 19:39:31)
48       C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v (2024-04-10 18:35:39)
49       C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v (2024-04-10 18:35:41)
50       C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v (2019-07-10 17:17:30)
51       C:\lscc\radiant\2024.1\synpbase\lib\lucent\lfd2nx.v (2024-06-18 20:15:54)
52       C:\lscc\radiant\2024.1\synpbase\lib\lucent\pmi_def.v (2024-05-15 11:52:00)
53       C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v (2024-05-15 11:52:21)
54       C:\lscc\radiant\2024.1\synpbase\lib\vlog\scemi_objects.v (2024-05-15 11:52:21)
55       C:\lscc\radiant\2024.1\synpbase\lib\vlog\scemi_pipes.svh (2024-05-15 11:52:21)

*******************************************************************
Unchanged modules: 100
MID:  lib.cell.view
166      work.APB_PWM.verilog
0        work.ahbl0.verilog
1        work.ahbl0_ipgen_lscc_ahbl_arbiter.verilog
2        work.ahbl0_ipgen_lscc_ahbl_arbmux.verilog
3        work.ahbl0_ipgen_lscc_ahbl_bus.verilog
4        work.ahbl0_ipgen_lscc_ahbl_crossbar.verilog
5        work.ahbl0_ipgen_lscc_ahbl_decoder.verilog
6        work.ahbl0_ipgen_lscc_ahbl_decoder_comp.verilog
7        work.ahbl0_ipgen_lscc_ahbl_decoder_prim.verilog
8        work.ahbl0_ipgen_lscc_ahbl_default_slv.verilog
9        work.ahbl0_ipgen_lscc_ahbl_fair_arb.verilog
10       work.ahbl0_ipgen_lscc_ahbl_input_stage.verilog
11       work.ahbl0_ipgen_lscc_ahbl_interconnect.verilog
12       work.ahbl0_ipgen_lscc_ahbl_multiplexor.verilog
13       work.ahbl0_ipgen_lscc_ahbl_prio_arb.verilog
14       work.ahbl2apb0.verilog
15       work.ahbl2apb0_ipgen_lscc_ahbl2apb.verilog
16       work.apb0.verilog
17       work.apb0_ipgen_lscc_apb_arbiter.verilog
18       work.apb0_ipgen_lscc_apb_arbmux.verilog
19       work.apb0_ipgen_lscc_apb_bus.verilog
20       work.apb0_ipgen_lscc_apb_crossbar.verilog
21       work.apb0_ipgen_lscc_apb_decoder.verilog
22       work.apb0_ipgen_lscc_apb_decoder_comp.verilog
23       work.apb0_ipgen_lscc_apb_decoder_prim.verilog
24       work.apb0_ipgen_lscc_apb_interconnect.verilog
25       work.apb0_ipgen_lscc_apb_multiplexor.verilog
26       work.apb0_ipgen_lscc_apb_prio_arb.verilog
27       work.apb0_ipgen_lscc_apb_thermo_mask.verilog
28       work.cpu0.verilog
29       work.cpu0_ipgen_BufferCC_1_.verilog
30       work.cpu0_ipgen_DataCache_Cache_Dbg_I.verilog
31       work.cpu0_ipgen_DataCache_Cache_Dbg_IC.verilog
32       work.cpu0_ipgen_DataCache_Cache_Dbg_IMAC.verilog
33       work.cpu0_ipgen_DataCache_Cache_NoDbg_I.verilog
34       work.cpu0_ipgen_DataCache_Cache_NoDbg_IC.verilog
35       work.cpu0_ipgen_DataCache_Cache_NoDbg_IMAC.verilog
36       work.cpu0_ipgen_FlowCCByToggle.verilog
37       work.cpu0_ipgen_InstructionCache_Cache_Dbg_I.verilog
38       work.cpu0_ipgen_InstructionCache_Cache_Dbg_IC.verilog
39       work.cpu0_ipgen_InstructionCache_Cache_Dbg_IMAC.verilog
40       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_I.verilog
41       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_IC.verilog
42       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_IMAC.verilog
43       work.cpu0_ipgen_JtagBridge.verilog
44       work.cpu0_ipgen_Riscv_Cache_Dbg_I.verilog
45       work.cpu0_ipgen_Riscv_Cache_Dbg_IC.verilog
46       work.cpu0_ipgen_Riscv_Cache_Dbg_IMAC.verilog
47       work.cpu0_ipgen_Riscv_Cache_NoDbg_I.verilog
48       work.cpu0_ipgen_Riscv_Cache_NoDbg_IC.verilog
49       work.cpu0_ipgen_Riscv_Cache_NoDbg_IMAC.verilog
50       work.cpu0_ipgen_Riscv_Dbg_I.verilog
51       work.cpu0_ipgen_Riscv_Dbg_IC.verilog
52       work.cpu0_ipgen_Riscv_Dbg_IMAC.verilog
53       work.cpu0_ipgen_Riscv_NoDbg_I.verilog
54       work.cpu0_ipgen_Riscv_NoDbg_IC.verilog
55       work.cpu0_ipgen_Riscv_NoDbg_IMAC.verilog
56       work.cpu0_ipgen_StreamFifoLowLatency_Dbg_I.verilog
57       work.cpu0_ipgen_StreamFifoLowLatency_Dbg_IC.verilog
58       work.cpu0_ipgen_StreamFifoLowLatency_Dbg_IMAC.verilog
59       work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_I.verilog
60       work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_IC.verilog
61       work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_IMAC.verilog
62       work.cpu0_ipgen_SystemDebugger.verilog
63       work.cpu0_ipgen_d_ff_plain_rst_t.verilog
64       work.cpu0_ipgen_d_ff_plain_rst_we_t.verilog
65       work.cpu0_ipgen_lscc_cpu_ahbl_mux.verilog
66       work.cpu0_ipgen_pic.verilog
67       work.cpu0_ipgen_riscvsmall.verilog
68       work.cpu0_ipgen_timer_32.verilog
69       work.cpu0_ipgen_vex_debug.verilog
70       work.cpu0_ipgen_vex_jtag_bridge.verilog
71       work.gpio0.verilog
72       work.gpio0_ipgen_lscc_apb2lmmi.verilog
73       work.gpio0_ipgen_lscc_gpio.verilog
74       work.gpio0_ipgen_lscc_gpio_lmmi.verilog
121      work.my_soc.verilog
122      work.osc0.verilog
123      work.osc0_ipgen_lscc_osc.verilog
124      work.pll0.verilog
125      work.pll0_ipgen_lscc_apb2lmmi.verilog
126      work.pll0_ipgen_lscc_pll.verilog
148      work.sysmem0.verilog
149      work.sysmem0_ipgen_lscc_ahblmem_arbiter.verilog
150      work.sysmem0_ipgen_lscc_ahblmem_slave.verilog
151      work.sysmem0_ipgen_lscc_axi4mem_arbiter.verilog
152      work.sysmem0_ipgen_lscc_axi4mem_subordinate.verilog
153      work.sysmem0_ipgen_lscc_axi4stream_rx.verilog
154      work.sysmem0_ipgen_lscc_fifo_streamer.verilog
155      work.sysmem0_ipgen_lscc_lram_core.verilog
156      work.sysmem0_ipgen_lscc_mem.verilog
157      work.sysmem0_ipgen_lscc_smem_lram.verilog
158      work.sysmem0_ipgen_lscc_sys_mem.verilog
159      work.uart0.verilog
160      work.uart0_ipgen_lscc_uart.verilog
161      work.uart0_ipgen_lscc_uart_intface.verilog
162      work.uart0_ipgen_lscc_uart_rxcver.verilog
163      work.uart0_ipgen_lscc_uart_rxcver_fifo.verilog
164      work.uart0_ipgen_lscc_uart_txcver_fifo.verilog
165      work.uart0_ipgen_lscc_uart_txmitt.verilog
