
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k RC_tpu_16x16_int8.v Dual_port_ram.v

yosys> verific -vlog2k RC_tpu_16x16_int8.v Dual_port_ram.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'RC_tpu_16x16_int8.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'Dual_port_ram.v'

yosys> synth_rs -top matmul_16x16_systolic -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top matmul_16x16_systolic

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] RC_tpu_16x16_int8.v:311: compiling module 'matmul_16x16_systolic'
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:404: expression size 32 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:413: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:417: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:422: expression size 9 truncated to fit in target size 8
VERIFIC-INFO [VERI-1018] RC_tpu_16x16_int8.v:2438: compiling module 'systolic_data_setup'
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:2594: expression size 16 truncated to fit in target size 10
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:2603: expression size 16 truncated to fit in target size 10
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:2618: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:3048: expression size 16 truncated to fit in target size 10
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:3057: expression size 16 truncated to fit in target size 10
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:3072: expression size 9 truncated to fit in target size 8
VERIFIC-INFO [VERI-1018] RC_tpu_16x16_int8.v:1738: compiling module 'output_logic'
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:2325: expression size 16 truncated to fit in target size 10
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:2347: expression size 16 truncated to fit in target size 10
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:2369: expression size 16 truncated to fit in target size 10
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:2390: expression size 16 truncated to fit in target size 10
VERIFIC-WARNING [VERI-1209] RC_tpu_16x16_int8.v:2410: expression size 16 truncated to fit in target size 10
VERIFIC-INFO [VERI-1018] RC_tpu_16x16_int8.v:3496: compiling module 'systolic_pe_matrix'
VERIFIC-INFO [VERI-1018] RC_tpu_16x16_int8.v:4392: compiling module 'processing_element'
VERIFIC-INFO [VERI-1018] RC_tpu_16x16_int8.v:4433: compiling module 'seq_mac'
VERIFIC-INFO [VERI-1018] RC_tpu_16x16_int8.v:4500: compiling module 'qmult'
VERIFIC-INFO [VERI-1018] RC_tpu_16x16_int8.v:4510: compiling module 'qadd'
Importing module matmul_16x16_systolic.
Importing module output_logic.
Importing module systolic_data_setup.
Importing module systolic_pe_matrix.
Importing module processing_element.
Importing module seq_mac.
Importing module qadd.
Importing module qmult.

3.4.1. Analyzing design hierarchy..
Top module:  \matmul_16x16_systolic
Used module:     \systolic_pe_matrix
Used module:         \processing_element
Used module:             \seq_mac
Used module:                 \qadd
Used module:                 \qmult
Used module:     \output_logic
Used module:     \systolic_data_setup

3.4.2. Analyzing design hierarchy..
Top module:  \matmul_16x16_systolic
Used module:     \systolic_pe_matrix
Used module:         \processing_element
Used module:             \seq_mac
Used module:                 \qadd
Used module:                 \qmult
Used module:     \output_logic
Used module:     \systolic_data_setup
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module qmult.
Optimizing module qadd.
Optimizing module seq_mac.
<suppressed ~7 debug messages>
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module systolic_data_setup.
<suppressed ~2 debug messages>
Optimizing module output_logic.
<suppressed ~2 debug messages>
Optimizing module matmul_16x16_systolic.
<suppressed ~5 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module output_logic.
Deleting now unused module processing_element.
Deleting now unused module qadd.
Deleting now unused module qmult.
Deleting now unused module seq_mac.
Deleting now unused module systolic_data_setup.
Deleting now unused module systolic_pe_matrix.
<suppressed ~262 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 257 unused cells and 51775 unused wires.
<suppressed ~3707 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module matmul_16x16_systolic...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $verific$i23$RC_tpu_16x16_int8.v:423$74: \done_mat_mul -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1838 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 1 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~3072 debug messages>
Removed a total of 1024 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\u_output_logic.$verific$c_addr_reg$RC_tpu_16x16_int8.v:2430$6094 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_10_reg$RC_tpu_16x16_int8.v:2430$6106 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $verific$clk_cnt_reg$RC_tpu_16x16_int8.v:424$79 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_5_reg$RC_tpu_16x16_int8.v:2430$6101 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_4_reg$RC_tpu_16x16_int8.v:2430$6100 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe9_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_3_reg$RC_tpu_16x16_int8.v:2430$6099 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_2_reg$RC_tpu_16x16_int8.v:2430$6098 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe8_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b_mem_access_counter_reg$RC_tpu_16x16_int8.v:3077$7603 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b_addr_reg$RC_tpu_16x16_int8.v:3061$7597 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b9_data_delayed_9_reg$RC_tpu_16x16_int8.v:3489$8001 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b9_data_delayed_8_reg$RC_tpu_16x16_int8.v:3489$8000 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b9_data_delayed_7_reg$RC_tpu_16x16_int8.v:3489$7999 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b9_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$7998 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b9_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$7997 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b9_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$7996 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b9_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$7995 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b9_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$7994 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b9_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$7993 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b8_data_delayed_8_reg$RC_tpu_16x16_int8.v:3489$7992 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b8_data_delayed_7_reg$RC_tpu_16x16_int8.v:3489$7991 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b8_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$7990 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b8_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$7989 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b8_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$7988 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_1_reg$RC_tpu_16x16_int8.v:2430$6097 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_15_reg$RC_tpu_16x16_int8.v:2430$6111 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b8_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$7987 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b8_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$7986 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b8_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$7985 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b7_data_delayed_7_reg$RC_tpu_16x16_int8.v:3489$7984 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b7_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$7983 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b7_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$7982 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b7_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$7981 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b7_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$7980 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b7_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$7979 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b7_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$7978 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe7_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b6_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$7977 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b6_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$7976 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b6_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$7975 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b6_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$7974 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b6_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$7973 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b6_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$7972 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b5_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$7971 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b5_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$7970 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b5_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$7969 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b5_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$7968 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b5_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$7967 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b4_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$7966 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b4_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$7965 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b4_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$7964 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b4_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$7963 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b3_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$7962 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b3_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$7961 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b3_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$7960 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b2_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$7959 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b2_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$7958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b1_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$7957 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_9_reg$RC_tpu_16x16_int8.v:3489$8070 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_8_reg$RC_tpu_16x16_int8.v:3489$8069 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_7_reg$RC_tpu_16x16_int8.v:3489$8068 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$8067 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$8066 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_14_reg$RC_tpu_16x16_int8.v:2430$6110 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_13_reg$RC_tpu_16x16_int8.v:2430$6109 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$8065 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$8064 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$8063 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$8062 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_15_reg$RC_tpu_16x16_int8.v:3489$8076 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_14_reg$RC_tpu_16x16_int8.v:3489$8075 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe6_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_13_reg$RC_tpu_16x16_int8.v:3489$8074 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_12_reg$RC_tpu_16x16_int8.v:3489$8073 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_11_reg$RC_tpu_16x16_int8.v:3489$8072 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b15_data_delayed_10_reg$RC_tpu_16x16_int8.v:3489$8071 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_9_reg$RC_tpu_16x16_int8.v:3489$8056 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_8_reg$RC_tpu_16x16_int8.v:3489$8055 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_7_reg$RC_tpu_16x16_int8.v:3489$8054 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$8053 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$8052 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$8051 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$8050 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$8049 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$8048 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_14_reg$RC_tpu_16x16_int8.v:3489$8061 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_13_reg$RC_tpu_16x16_int8.v:3489$8060 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_12_reg$RC_tpu_16x16_int8.v:3489$8059 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_11_reg$RC_tpu_16x16_int8.v:3489$8058 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b14_data_delayed_10_reg$RC_tpu_16x16_int8.v:3489$8057 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_9_reg$RC_tpu_16x16_int8.v:3489$8043 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_8_reg$RC_tpu_16x16_int8.v:3489$8042 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_7_reg$RC_tpu_16x16_int8.v:3489$8041 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$8040 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$8039 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$8038 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$8037 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$8036 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$8035 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_13_reg$RC_tpu_16x16_int8.v:3489$8047 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_12_reg$RC_tpu_16x16_int8.v:3489$8046 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_11_reg$RC_tpu_16x16_int8.v:3489$8045 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_12_reg$RC_tpu_16x16_int8.v:2430$6108 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_11_reg$RC_tpu_16x16_int8.v:2430$6107 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b13_data_delayed_10_reg$RC_tpu_16x16_int8.v:3489$8044 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_9_reg$RC_tpu_16x16_int8.v:3489$8031 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe5_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_8_reg$RC_tpu_16x16_int8.v:3489$8030 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_7_reg$RC_tpu_16x16_int8.v:3489$8029 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$8028 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$8027 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$8026 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$8025 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$8024 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$8023 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_12_reg$RC_tpu_16x16_int8.v:3489$8034 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_11_reg$RC_tpu_16x16_int8.v:3489$8033 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b12_data_delayed_10_reg$RC_tpu_16x16_int8.v:3489$8032 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_9_reg$RC_tpu_16x16_int8.v:3489$8020 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_8_reg$RC_tpu_16x16_int8.v:3489$8019 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_7_reg$RC_tpu_16x16_int8.v:3489$8018 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$8017 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$8016 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$8015 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$8014 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$8013 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$8012 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_11_reg$RC_tpu_16x16_int8.v:3489$8022 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b11_data_delayed_10_reg$RC_tpu_16x16_int8.v:3489$8021 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_9_reg$RC_tpu_16x16_int8.v:3489$8010 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_8_reg$RC_tpu_16x16_int8.v:3489$8009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_7_reg$RC_tpu_16x16_int8.v:3489$8008 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_6_reg$RC_tpu_16x16_int8.v:3489$8007 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_5_reg$RC_tpu_16x16_int8.v:3489$8006 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_4_reg$RC_tpu_16x16_int8.v:3489$8005 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_3_reg$RC_tpu_16x16_int8.v:3489$8004 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_2_reg$RC_tpu_16x16_int8.v:3489$8003 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_1_reg$RC_tpu_16x16_int8.v:3489$8002 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$b10_data_delayed_10_reg$RC_tpu_16x16_int8.v:3489$8011 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe4_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe3_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe2_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a_mem_access_counter_reg$RC_tpu_16x16_int8.v:2623$7104 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a_addr_reg$RC_tpu_16x16_int8.v:2607$7097 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a9_data_delayed_9_reg$RC_tpu_16x16_int8.v:3035$7505 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a9_data_delayed_8_reg$RC_tpu_16x16_int8.v:3035$7504 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a9_data_delayed_7_reg$RC_tpu_16x16_int8.v:3035$7503 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a9_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7502 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a9_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7501 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a9_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7500 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a9_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7499 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a9_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7498 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a9_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7497 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a8_data_delayed_8_reg$RC_tpu_16x16_int8.v:3035$7496 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a8_data_delayed_7_reg$RC_tpu_16x16_int8.v:3035$7495 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a8_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7494 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a8_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7493 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a8_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7492 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a8_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7491 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a8_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7490 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a8_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7489 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a7_data_delayed_7_reg$RC_tpu_16x16_int8.v:3035$7488 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a7_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7487 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a7_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7486 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a7_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7485 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a7_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7484 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a7_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7483 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe1_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a7_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7482 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a6_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7481 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a6_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7480 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a6_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7479 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a6_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7478 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a6_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7477 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a6_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7476 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a5_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7475 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a5_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7474 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a5_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7473 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a5_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7472 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a5_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7471 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a4_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7470 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a4_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7469 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a4_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7468 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a4_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7467 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a3_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7466 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a3_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7465 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a3_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7464 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a2_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7463 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a2_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7462 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a1_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7461 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_9_reg$RC_tpu_16x16_int8.v:3035$7574 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_8_reg$RC_tpu_16x16_int8.v:3035$7573 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_7_reg$RC_tpu_16x16_int8.v:3035$7572 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7571 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7570 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7569 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7568 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7567 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7566 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_15_reg$RC_tpu_16x16_int8.v:3035$7580 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe15_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_14_reg$RC_tpu_16x16_int8.v:3035$7579 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_13_reg$RC_tpu_16x16_int8.v:3035$7578 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_12_reg$RC_tpu_16x16_int8.v:3035$7577 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_11_reg$RC_tpu_16x16_int8.v:3035$7576 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a15_data_delayed_10_reg$RC_tpu_16x16_int8.v:3035$7575 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_9_reg$RC_tpu_16x16_int8.v:3035$7560 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_8_reg$RC_tpu_16x16_int8.v:3035$7559 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_7_reg$RC_tpu_16x16_int8.v:3035$7558 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7557 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7556 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7555 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7554 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7553 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7552 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_14_reg$RC_tpu_16x16_int8.v:3035$7565 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_13_reg$RC_tpu_16x16_int8.v:3035$7564 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_12_reg$RC_tpu_16x16_int8.v:3035$7563 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_11_reg$RC_tpu_16x16_int8.v:3035$7562 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a14_data_delayed_10_reg$RC_tpu_16x16_int8.v:3035$7561 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_9_reg$RC_tpu_16x16_int8.v:3035$7547 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_8_reg$RC_tpu_16x16_int8.v:3035$7546 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_7_reg$RC_tpu_16x16_int8.v:3035$7545 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7544 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7543 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7542 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7541 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7540 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7539 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_13_reg$RC_tpu_16x16_int8.v:3035$7551 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_12_reg$RC_tpu_16x16_int8.v:3035$7550 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_11_reg$RC_tpu_16x16_int8.v:3035$7549 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a13_data_delayed_10_reg$RC_tpu_16x16_int8.v:3035$7548 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe14_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_9_reg$RC_tpu_16x16_int8.v:3035$7535 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_8_reg$RC_tpu_16x16_int8.v:3035$7534 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_7_reg$RC_tpu_16x16_int8.v:3035$7533 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7532 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7531 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7530 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7529 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7528 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7527 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_12_reg$RC_tpu_16x16_int8.v:3035$7538 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_11_reg$RC_tpu_16x16_int8.v:3035$7537 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a12_data_delayed_10_reg$RC_tpu_16x16_int8.v:3035$7536 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_9_reg$RC_tpu_16x16_int8.v:3035$7524 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_8_reg$RC_tpu_16x16_int8.v:3035$7523 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_7_reg$RC_tpu_16x16_int8.v:3035$7522 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7521 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7520 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7519 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7518 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7517 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7516 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_11_reg$RC_tpu_16x16_int8.v:3035$7526 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a11_data_delayed_10_reg$RC_tpu_16x16_int8.v:3035$7525 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_9_reg$RC_tpu_16x16_int8.v:3035$7514 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_8_reg$RC_tpu_16x16_int8.v:3035$7513 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_7_reg$RC_tpu_16x16_int8.v:3035$7512 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_6_reg$RC_tpu_16x16_int8.v:3035$7511 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_5_reg$RC_tpu_16x16_int8.v:3035$7510 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_4_reg$RC_tpu_16x16_int8.v:3035$7509 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_3_reg$RC_tpu_16x16_int8.v:3035$7508 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_2_reg$RC_tpu_16x16_int8.v:3035$7507 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_1_reg$RC_tpu_16x16_int8.v:3035$7506 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe13_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_data_setup.$verific$a10_data_delayed_10_reg$RC_tpu_16x16_int8.v:3035$7515 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe12_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe11_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_13.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_13.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_12.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_12.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_12.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_12.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_11.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_11.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_11.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_11.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_10.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_10.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_10.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_10.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_1.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_1.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_1.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_1.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_0.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_0.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_0.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe10_0.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_9.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_9.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_9.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_9.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_8.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_8.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_8.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_8.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_7.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_7.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_7.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_7.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_6.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_6.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_6.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_6.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_5.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_5.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_5.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_5.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_4.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_4.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_4.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_4.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_3.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_3.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_3.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_3.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_2.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_2.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_2.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_2.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_15.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$counter_reg$RC_tpu_16x16_int8.v:2430$6096 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_reg$RC_tpu_16x16_int8.v:2430$6095 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_15.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_15.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_15.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_14.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_9_reg$RC_tpu_16x16_int8.v:2430$6105 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_8_reg$RC_tpu_16x16_int8.v:2430$6104 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_14.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_14.$verific$out_b_reg$RC_tpu_16x16_int8.v:4429$18876 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_14.$verific$out_a_reg$RC_tpu_16x16_int8.v:4429$18875 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_13.\u_mac.$verific$out_temp_reg$RC_tpu_16x16_int8.v:4481$19009 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_7_reg$RC_tpu_16x16_int8.v:2430$6103 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_output_logic.$verific$c_data_out_6_reg$RC_tpu_16x16_int8.v:2430$6102 ($aldff) from module matmul_16x16_systolic.
Removing never-active async load on $flatten\u_systolic_pe_matrix.\pe0_13.\u_mac.$verific$mul_out_temp_reg_reg$RC_tpu_16x16_int8.v:4469$18958 ($aldff) from module matmul_16x16_systolic.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 0 unused cells and 519 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1294 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.32. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.32.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..

yosys> fsm_opt

3.32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_merge -nomux

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1294 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_systolic_data_setup.$verific$b_mem_access_reg$RC_tpu_16x16_int8.v:3061$7598 ($dff) from module matmul_16x16_systolic (D = $flatten\u_systolic_data_setup.$verific$n5108$6199, Q = \u_systolic_data_setup.b_mem_access).
Adding EN signal on $flatten\u_systolic_data_setup.$verific$b_addr_reg$RC_tpu_16x16_int8.v:3061$7597 ($dff) from module matmul_16x16_systolic (D = $flatten\u_systolic_data_setup.$verific$n5097$6676, Q = \u_systolic_data_setup.b_addr).
Adding EN signal on $flatten\u_systolic_data_setup.$verific$a_mem_access_reg$RC_tpu_16x16_int8.v:2607$7098 ($dff) from module matmul_16x16_systolic (D = $flatten\u_systolic_data_setup.$verific$n104$6125, Q = \u_systolic_data_setup.a_mem_access).
Adding EN signal on $flatten\u_systolic_data_setup.$verific$a_addr_reg$RC_tpu_16x16_int8.v:2607$7097 ($dff) from module matmul_16x16_systolic (D = $flatten\u_systolic_data_setup.$verific$n93$6271, Q = \u_systolic_data_setup.a_addr).
Adding EN signal on $flatten\u_output_logic.$verific$start_capturing_c_data_reg$RC_tpu_16x16_int8.v:2430$6092 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19164$5803, Q = \u_output_logic.start_capturing_c_data).
Adding EN signal on $flatten\u_output_logic.$verific$counter_reg$RC_tpu_16x16_int8.v:2430$6096 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19306$5922, Q = \u_output_logic.counter).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_reg$RC_tpu_16x16_int8.v:2430$6095 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19177$5921, Q = \u_output_logic.c_data_out).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_9_reg$RC_tpu_16x16_int8.v:2430$6105 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n20371$5931, Q = \u_output_logic.c_data_out_9).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_8_reg$RC_tpu_16x16_int8.v:2430$6104 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n20242$5930, Q = \u_output_logic.c_data_out_8).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_7_reg$RC_tpu_16x16_int8.v:2430$6103 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n20113$5929, Q = \u_output_logic.c_data_out_7).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_6_reg$RC_tpu_16x16_int8.v:2430$6102 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19984$5928, Q = \u_output_logic.c_data_out_6).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_5_reg$RC_tpu_16x16_int8.v:2430$6101 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19855$5927, Q = \u_output_logic.c_data_out_5).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_4_reg$RC_tpu_16x16_int8.v:2430$6100 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19726$5926, Q = \u_output_logic.c_data_out_4).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_3_reg$RC_tpu_16x16_int8.v:2430$6099 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19597$5925, Q = \u_output_logic.c_data_out_3).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_2_reg$RC_tpu_16x16_int8.v:2430$6098 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19468$5924, Q = \u_output_logic.c_data_out_2).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_1_reg$RC_tpu_16x16_int8.v:2430$6097 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19339$5923, Q = \u_output_logic.c_data_out_1).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_15_reg$RC_tpu_16x16_int8.v:2430$6111 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n21145$5937, Q = \u_output_logic.c_data_out_15).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_14_reg$RC_tpu_16x16_int8.v:2430$6110 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n21016$5936, Q = \u_output_logic.c_data_out_14).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_13_reg$RC_tpu_16x16_int8.v:2430$6109 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n20887$5935, Q = \u_output_logic.c_data_out_13).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_12_reg$RC_tpu_16x16_int8.v:2430$6108 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n20758$5934, Q = \u_output_logic.c_data_out_12).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_11_reg$RC_tpu_16x16_int8.v:2430$6107 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n20629$5933, Q = \u_output_logic.c_data_out_11).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_out_10_reg$RC_tpu_16x16_int8.v:2430$6106 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n20500$5932, Q = \u_output_logic.c_data_out_10).
Adding EN signal on $flatten\u_output_logic.$verific$c_data_available_reg$RC_tpu_16x16_int8.v:2430$6093 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19165$5804, Q = \u_output_logic.c_data_available).
Adding EN signal on $flatten\u_output_logic.$verific$c_addr_reg$RC_tpu_16x16_int8.v:2430$6094 ($dff) from module matmul_16x16_systolic (D = $flatten\u_output_logic.$verific$n19166$5920, Q = \u_output_logic.c_addr).

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
<suppressed ~24 debug messages>

yosys> opt_muxtree

3.42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1294 debug messages>

yosys> opt_reduce

3.43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

yosys> opt_share

3.45. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.46. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1294 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.56. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 11) from port A of cell matmul_16x16_systolic.$verific$sub_3$RC_tpu_16x16_int8.v:404$60 ($sub).
Removed top 9 bits (of 11) from port B of cell matmul_16x16_systolic.$verific$sub_3$RC_tpu_16x16_int8.v:404$60 ($sub).
Removed top 30 bits (of 32) from port B of cell matmul_16x16_systolic.$verific$add_4$RC_tpu_16x16_int8.v:404$61 ($add).
Removed top 24 bits (of 32) from port Y of cell matmul_16x16_systolic.$verific$add_4$RC_tpu_16x16_int8.v:404$61 ($add).
Removed top 24 bits (of 32) from port A of cell matmul_16x16_systolic.$verific$add_4$RC_tpu_16x16_int8.v:404$61 ($add).
Removed top 7 bits (of 8) from port B of cell matmul_16x16_systolic.$verific$add_13$RC_tpu_16x16_int8.v:413$70 ($add).
Removed top 2 bits (of 4) from port B of cell matmul_16x16_systolic.$auto$opt_dff.cc:195:make_patterns_logic$19062 ($ne).
Removed top 2 bits (of 3) from port B of cell matmul_16x16_systolic.$auto$opt_dff.cc:195:make_patterns_logic$19064 ($ne).
Removed top 7 bits (of 8) from port A of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$LessThan_731$RC_tpu_16x16_int8.v:3098$7667 ($le).
Removed top 7 bits (of 8) from port A of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$LessThan_99$RC_tpu_16x16_int8.v:2644$7168 ($le).
Removed top 6 bits (of 16) from port A of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$add_16$RC_tpu_16x16_int8.v:2603$7089 ($add).
Removed top 6 bits (of 16) from port Y of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$add_16$RC_tpu_16x16_int8.v:2603$7089 ($add).
Removed top 6 bits (of 16) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$add_16$RC_tpu_16x16_int8.v:2603$7089 ($add).
Removed top 7 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$add_30$RC_tpu_16x16_int8.v:2618$7100 ($add).
Removed top 6 bits (of 16) from port A of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$add_648$RC_tpu_16x16_int8.v:3057$7590 ($add).
Removed top 6 bits (of 16) from port Y of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$add_648$RC_tpu_16x16_int8.v:3057$7590 ($add).
Removed top 6 bits (of 16) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$add_648$RC_tpu_16x16_int8.v:3057$7590 ($add).
Removed top 7 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$add_662$RC_tpu_16x16_int8.v:3072$7599 ($add).
Removed top 7 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_37$RC_tpu_16x16_int8.v:2627$7106 ($eq).
Removed top 6 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_40$RC_tpu_16x16_int8.v:2628$7109 ($eq).
Removed top 6 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_44$RC_tpu_16x16_int8.v:2629$7113 ($eq).
Removed top 5 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_48$RC_tpu_16x16_int8.v:2630$7117 ($eq).
Removed top 5 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_52$RC_tpu_16x16_int8.v:2631$7121 ($eq).
Removed top 5 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_56$RC_tpu_16x16_int8.v:2632$7125 ($eq).
Removed top 5 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_60$RC_tpu_16x16_int8.v:2633$7129 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_64$RC_tpu_16x16_int8.v:2634$7133 ($eq).
Removed top 7 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_669$RC_tpu_16x16_int8.v:3081$7605 ($eq).
Removed top 6 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_672$RC_tpu_16x16_int8.v:3082$7608 ($eq).
Removed top 6 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_676$RC_tpu_16x16_int8.v:3083$7612 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_68$RC_tpu_16x16_int8.v:2635$7137 ($eq).
Removed top 5 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_680$RC_tpu_16x16_int8.v:3084$7616 ($eq).
Removed top 5 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_684$RC_tpu_16x16_int8.v:3085$7620 ($eq).
Removed top 5 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_688$RC_tpu_16x16_int8.v:3086$7624 ($eq).
Removed top 5 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_692$RC_tpu_16x16_int8.v:3087$7628 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_696$RC_tpu_16x16_int8.v:3088$7632 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_700$RC_tpu_16x16_int8.v:3089$7636 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_704$RC_tpu_16x16_int8.v:3090$7640 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_708$RC_tpu_16x16_int8.v:3091$7644 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_712$RC_tpu_16x16_int8.v:3092$7648 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_716$RC_tpu_16x16_int8.v:3093$7652 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_72$RC_tpu_16x16_int8.v:2636$7141 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_720$RC_tpu_16x16_int8.v:3094$7656 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_724$RC_tpu_16x16_int8.v:3095$7660 ($eq).
Removed top 3 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_728$RC_tpu_16x16_int8.v:3096$7664 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_76$RC_tpu_16x16_int8.v:2637$7145 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_80$RC_tpu_16x16_int8.v:2638$7149 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_84$RC_tpu_16x16_int8.v:2639$7153 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_88$RC_tpu_16x16_int8.v:2640$7157 ($eq).
Removed top 4 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_92$RC_tpu_16x16_int8.v:2641$7161 ($eq).
Removed top 3 bits (of 8) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$equal_96$RC_tpu_16x16_int8.v:2642$7165 ($eq).
Removed top 6 bits (of 16) from port A of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$sub_641$RC_tpu_16x16_int8.v:3048$7584 ($sub).
Removed top 6 bits (of 16) from port Y of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$sub_641$RC_tpu_16x16_int8.v:3048$7584 ($sub).
Removed top 6 bits (of 16) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$sub_641$RC_tpu_16x16_int8.v:3048$7584 ($sub).
Removed top 6 bits (of 16) from port A of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$sub_9$RC_tpu_16x16_int8.v:2594$7082 ($sub).
Removed top 6 bits (of 16) from port Y of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$sub_9$RC_tpu_16x16_int8.v:2594$7082 ($sub).
Removed top 6 bits (of 16) from port B of cell matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$sub_9$RC_tpu_16x16_int8.v:2594$7082 ($sub).
Removed top 1 bits (of 32) from port B of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$LessThan_75$RC_tpu_16x16_int8.v:2388$5977 ($le).
Removed top 6 bits (of 16) from port A of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$add_14$RC_tpu_16x16_int8.v:2325$5950 ($add).
Removed top 6 bits (of 16) from port Y of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$add_14$RC_tpu_16x16_int8.v:2325$5950 ($add).
Removed top 6 bits (of 16) from port B of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$add_14$RC_tpu_16x16_int8.v:2325$5950 ($add).
Removed top 30 bits (of 32) from port B of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$add_5$RC_tpu_16x16_int8.v:2293$5943 ($add).
Removed top 31 bits (of 32) from port B of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$add_53$RC_tpu_16x16_int8.v:2365$5975 ($add).
Removed top 24 bits (of 32) from port A of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$equal_6$RC_tpu_16x16_int8.v:2293$5944 ($eq).
Removed top 1 bits (of 11) from port A of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$sub_3$RC_tpu_16x16_int8.v:2293$5941 ($sub).
Removed top 3 bits (of 11) from port B of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$sub_3$RC_tpu_16x16_int8.v:2293$5941 ($sub).
Removed top 6 bits (of 16) from port A of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$sub_35$RC_tpu_16x16_int8.v:2347$5956 ($sub).
Removed top 6 bits (of 16) from port Y of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$sub_35$RC_tpu_16x16_int8.v:2347$5956 ($sub).
Removed top 6 bits (of 16) from port B of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$sub_35$RC_tpu_16x16_int8.v:2347$5956 ($sub).
Removed top 31 bits (of 32) from port B of cell matmul_16x16_systolic.$flatten\u_output_logic.$verific$sub_4$RC_tpu_16x16_int8.v:2293$5942 ($sub).
Removed top 3 bits (of 11) from port Y of cell matmul_16x16_systolic.$verific$sub_3$RC_tpu_16x16_int8.v:404$60 ($sub).
Removed top 2 bits (of 10) from port A of cell matmul_16x16_systolic.$verific$sub_3$RC_tpu_16x16_int8.v:404$60 ($sub).
Removed top 6 bits (of 16) from wire matmul_16x16_systolic.$flatten\u_output_logic.$verific$n2219$5812.
Removed top 6 bits (of 16) from wire matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$n14$6266.
Removed top 5 bits (of 8) from wire matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$n158$6276.
Removed top 5 bits (of 8) from wire matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$n167$6277.
Removed top 6 bits (of 16) from wire matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$n5018$6671.
Removed top 6 bits (of 16) from wire matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$n5056$6673.
Removed top 6 bits (of 16) from wire matmul_16x16_systolic.$flatten\u_systolic_data_setup.$verific$n52$6268.
Removed top 3 bits (of 11) from wire matmul_16x16_systolic.$verific$n4$15.

yosys> peepopt

3.57. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.59. Executing BMUXMAP pass.

yosys> demuxmap

3.60. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.61. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module matmul_16x16_systolic:
  creating $macc model for $flatten\u_output_logic.$verific$add_14$RC_tpu_16x16_int8.v:2325$5950 ($add).
  creating $macc model for $flatten\u_output_logic.$verific$add_5$RC_tpu_16x16_int8.v:2293$5943 ($add).
  creating $macc model for $flatten\u_output_logic.$verific$add_53$RC_tpu_16x16_int8.v:2365$5975 ($add).
  creating $macc model for $flatten\u_output_logic.$verific$sub_3$RC_tpu_16x16_int8.v:2293$5941 ($sub).
  creating $macc model for $flatten\u_output_logic.$verific$sub_35$RC_tpu_16x16_int8.v:2347$5956 ($sub).
  creating $macc model for $flatten\u_output_logic.$verific$sub_4$RC_tpu_16x16_int8.v:2293$5942 ($sub).
  creating $macc model for $flatten\u_systolic_data_setup.$verific$add_16$RC_tpu_16x16_int8.v:2603$7089 ($add).
  creating $macc model for $flatten\u_systolic_data_setup.$verific$add_30$RC_tpu_16x16_int8.v:2618$7100 ($add).
  creating $macc model for $flatten\u_systolic_data_setup.$verific$add_6$RC_tpu_16x16_int8.v:2592$7079 ($add).
  creating $macc model for $flatten\u_systolic_data_setup.$verific$add_638$RC_tpu_16x16_int8.v:3046$7581 ($add).
  creating $macc model for $flatten\u_systolic_data_setup.$verific$add_648$RC_tpu_16x16_int8.v:3057$7590 ($add).
  creating $macc model for $flatten\u_systolic_data_setup.$verific$add_662$RC_tpu_16x16_int8.v:3072$7599 ($add).
  creating $macc model for $flatten\u_systolic_data_setup.$verific$sub_641$RC_tpu_16x16_int8.v:3048$7584 ($sub).
  creating $macc model for $flatten\u_systolic_data_setup.$verific$sub_9$RC_tpu_16x16_int8.v:2594$7082 ($sub).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe0_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe10_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe11_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe12_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe13_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe14_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe15_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe1_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe2_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe3_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe4_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe5_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe6_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe7_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe8_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038 ($add).
  creating $macc model for $flatten\u_systolic_pe_matrix.\pe9_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041 ($mul).
  creating $macc model for $verific$add_13$RC_tpu_16x16_int8.v:413$70 ($add).
  creating $macc model for $verific$add_4$RC_tpu_16x16_int8.v:404$61 ($add).
  creating $macc model for $verific$sub_3$RC_tpu_16x16_int8.v:404$60 ($sub).
  merging $macc model for $verific$sub_3$RC_tpu_16x16_int8.v:404$60 into $verific$add_4$RC_tpu_16x16_int8.v:404$61.
  merging $macc model for $flatten\u_output_logic.$verific$sub_4$RC_tpu_16x16_int8.v:2293$5942 into $flatten\u_output_logic.$verific$add_5$RC_tpu_16x16_int8.v:2293$5943.
  creating $alu model for $macc $verific$add_13$RC_tpu_16x16_int8.v:413$70.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe9_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe8_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe7_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe6_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe5_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe4_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe3_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe2_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe1_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe15_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe14_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe13_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe12_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe11_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe10_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_pe_matrix.\pe0_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038.
  creating $alu model for $macc $flatten\u_systolic_data_setup.$verific$sub_9$RC_tpu_16x16_int8.v:2594$7082.
  creating $alu model for $macc $flatten\u_systolic_data_setup.$verific$sub_641$RC_tpu_16x16_int8.v:3048$7584.
  creating $alu model for $macc $flatten\u_systolic_data_setup.$verific$add_662$RC_tpu_16x16_int8.v:3072$7599.
  creating $alu model for $macc $flatten\u_systolic_data_setup.$verific$add_648$RC_tpu_16x16_int8.v:3057$7590.
  creating $alu model for $macc $flatten\u_systolic_data_setup.$verific$add_638$RC_tpu_16x16_int8.v:3046$7581.
  creating $alu model for $macc $flatten\u_systolic_data_setup.$verific$add_6$RC_tpu_16x16_int8.v:2592$7079.
  creating $alu model for $macc $flatten\u_systolic_data_setup.$verific$add_30$RC_tpu_16x16_int8.v:2618$7100.
  creating $alu model for $macc $flatten\u_systolic_data_setup.$verific$add_16$RC_tpu_16x16_int8.v:2603$7089.
  creating $alu model for $macc $flatten\u_output_logic.$verific$sub_35$RC_tpu_16x16_int8.v:2347$5956.
  creating $alu model for $macc $flatten\u_output_logic.$verific$sub_3$RC_tpu_16x16_int8.v:2293$5941.
  creating $alu model for $macc $flatten\u_output_logic.$verific$add_53$RC_tpu_16x16_int8.v:2365$5975.
  creating $alu model for $macc $flatten\u_output_logic.$verific$add_14$RC_tpu_16x16_int8.v:2325$5950.
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19133
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19134
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19135
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19136
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19137
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19138
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19139
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19140
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19141
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19142
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19143
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19144
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19145
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19146
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19147
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19148
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19149
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19150
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19151
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19152
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19153
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19154
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19155
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19156
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19157
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19158
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19159
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19160
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19161
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19162
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19163
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19164
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19165
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19166
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19167
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19168
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19169
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19170
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19171
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19172
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19173
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19174
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19175
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19176
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19177
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19178
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19179
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19180
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19181
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19182
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe15_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19183
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19184
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19185
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19186
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19187
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19188
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19189
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19190
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19191
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19192
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19193
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19194
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19195
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19196
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19197
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19198
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19199
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19200
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19201
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19202
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19203
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19204
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19205
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe6_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19206
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19207
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19208
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19209
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19210
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19211
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19212
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19213
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19214
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe14_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19215
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19216
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19217
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19218
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19219
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19220
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19221
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19222
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19223
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19224
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19225
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19226
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19227
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19228
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19229
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19230
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19231
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19232
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19233
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19234
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19235
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19236
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19237
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19238
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19239
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19240
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19241
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19242
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19243
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19244
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19245
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19246
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe13_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19247
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19248
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19249
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19250
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19251
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19252
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19253
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19254
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19255
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19256
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19257
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19258
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19259
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19260
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19261
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19262
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19263
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19264
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19265
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19266
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19267
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19268
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19269
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe7_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19270
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19271
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19272
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19273
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19274
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19275
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19276
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19277
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19278
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe12_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19279
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19280
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19281
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19282
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19283
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19284
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19285
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19286
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19287
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19288
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19289
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19290
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19291
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19292
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19293
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19294
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19295
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19296
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19297
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19298
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19299
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19300
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19301
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19302
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19303
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19304
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19305
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19306
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19307
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19308
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19309
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19310
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe11_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19311
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19312
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19313
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19314
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19315
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19316
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19317
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19318
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19319
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19320
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19321
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19322
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19323
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19324
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19325
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19326
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19327
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19328
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19329
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19330
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19331
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19332
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19333
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe8_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19334
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19335
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19336
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19337
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19338
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19339
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19340
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19341
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19342
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe10_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19343
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19344
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19345
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19346
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19347
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe2_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19348
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19349
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19350
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19351
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19352
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19353
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19354
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19355
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19356
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19357
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19358
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19359
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19360
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19361
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19362
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19363
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19364
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_13.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19365
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_15.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19366
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_12.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19367
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19368
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_11.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19369
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_2.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19370
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_10.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19371
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19372
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_1.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19373
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_3.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19374
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe0_0.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19375
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19376
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19377
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19378
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19379
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe4_14.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19380
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19381
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19382
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_7.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19383
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe5_6.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19384
  creating $macc cell for $verific$add_4$RC_tpu_16x16_int8.v:404$61: $auto$alumacc.cc:365:replace_macc$19385
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_8.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19386
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe1_4.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19387
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe9_9.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19388
  creating $macc cell for $flatten\u_output_logic.$verific$add_5$RC_tpu_16x16_int8.v:2293$5943: $auto$alumacc.cc:365:replace_macc$19389
  creating $macc cell for $flatten\u_systolic_pe_matrix.\pe3_5.\u_mac.\mult_u1.$verific$mult_3$RC_tpu_16x16_int8.v:4505$19041: $auto$alumacc.cc:365:replace_macc$19390
  creating $alu model for $flatten\u_output_logic.$verific$LessThan_75$RC_tpu_16x16_int8.v:2388$5977 ($le): new $alu
  creating $alu model for $flatten\u_systolic_data_setup.$verific$LessThan_12$RC_tpu_16x16_int8.v:2601$7086 ($le): new $alu
  creating $alu model for $flatten\u_systolic_data_setup.$verific$LessThan_639$RC_tpu_16x16_int8.v:3046$7582 ($le): new $alu
  creating $alu model for $flatten\u_systolic_data_setup.$verific$LessThan_644$RC_tpu_16x16_int8.v:3055$7587 ($le): new $alu
  creating $alu model for $flatten\u_systolic_data_setup.$verific$LessThan_7$RC_tpu_16x16_int8.v:2592$7080 ($le): new $alu
  creating $alu model for $flatten\u_systolic_data_setup.$verific$LessThan_731$RC_tpu_16x16_int8.v:3098$7667 ($le): new $alu
  creating $alu model for $flatten\u_systolic_data_setup.$verific$LessThan_99$RC_tpu_16x16_int8.v:2644$7168 ($le): new $alu
  creating $alu model for $flatten\u_systolic_data_setup.$verific$equal_37$RC_tpu_16x16_int8.v:2627$7106 ($eq): merged with $flatten\u_systolic_data_setup.$verific$LessThan_99$RC_tpu_16x16_int8.v:2644$7168.
  creating $alu model for $flatten\u_systolic_data_setup.$verific$equal_669$RC_tpu_16x16_int8.v:3081$7605 ($eq): merged with $flatten\u_systolic_data_setup.$verific$LessThan_731$RC_tpu_16x16_int8.v:3098$7667.
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$LessThan_7$RC_tpu_16x16_int8.v:2592$7080: $auto$alumacc.cc:485:replace_alu$19398
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$LessThan_644$RC_tpu_16x16_int8.v:3055$7587: $auto$alumacc.cc:485:replace_alu$19411
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$LessThan_639$RC_tpu_16x16_int8.v:3046$7582: $auto$alumacc.cc:485:replace_alu$19424
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$LessThan_12$RC_tpu_16x16_int8.v:2601$7086: $auto$alumacc.cc:485:replace_alu$19437
  creating $alu cell for $flatten\u_output_logic.$verific$LessThan_75$RC_tpu_16x16_int8.v:2388$5977: $auto$alumacc.cc:485:replace_alu$19450
  creating $alu cell for $flatten\u_output_logic.$verific$add_14$RC_tpu_16x16_int8.v:2325$5950: $auto$alumacc.cc:485:replace_alu$19463
  creating $alu cell for $flatten\u_output_logic.$verific$add_53$RC_tpu_16x16_int8.v:2365$5975: $auto$alumacc.cc:485:replace_alu$19466
  creating $alu cell for $flatten\u_output_logic.$verific$sub_3$RC_tpu_16x16_int8.v:2293$5941: $auto$alumacc.cc:485:replace_alu$19469
  creating $alu cell for $flatten\u_output_logic.$verific$sub_35$RC_tpu_16x16_int8.v:2347$5956: $auto$alumacc.cc:485:replace_alu$19472
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$add_16$RC_tpu_16x16_int8.v:2603$7089: $auto$alumacc.cc:485:replace_alu$19475
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$LessThan_99$RC_tpu_16x16_int8.v:2644$7168, $flatten\u_systolic_data_setup.$verific$equal_37$RC_tpu_16x16_int8.v:2627$7106: $auto$alumacc.cc:485:replace_alu$19478
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$add_30$RC_tpu_16x16_int8.v:2618$7100: $auto$alumacc.cc:485:replace_alu$19487
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$add_6$RC_tpu_16x16_int8.v:2592$7079: $auto$alumacc.cc:485:replace_alu$19490
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$add_638$RC_tpu_16x16_int8.v:3046$7581: $auto$alumacc.cc:485:replace_alu$19493
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$add_648$RC_tpu_16x16_int8.v:3057$7590: $auto$alumacc.cc:485:replace_alu$19496
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$LessThan_731$RC_tpu_16x16_int8.v:3098$7667, $flatten\u_systolic_data_setup.$verific$equal_669$RC_tpu_16x16_int8.v:3081$7605: $auto$alumacc.cc:485:replace_alu$19499
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$add_662$RC_tpu_16x16_int8.v:3072$7599: $auto$alumacc.cc:485:replace_alu$19508
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$sub_641$RC_tpu_16x16_int8.v:3048$7584: $auto$alumacc.cc:485:replace_alu$19511
  creating $alu cell for $flatten\u_systolic_data_setup.$verific$sub_9$RC_tpu_16x16_int8.v:2594$7082: $auto$alumacc.cc:485:replace_alu$19514
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19517
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19520
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19523
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19526
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19529
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19532
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19535
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19538
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19541
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19544
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19547
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19550
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19553
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19556
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19559
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe0_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19562
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19565
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19568
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19571
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19574
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19577
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19580
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19583
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19586
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19589
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19592
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19595
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19598
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19601
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19604
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19607
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe10_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19610
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19613
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19616
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19619
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19622
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19625
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19628
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19631
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19634
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19637
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19640
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19643
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19646
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19649
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19652
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19655
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe11_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19658
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19661
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19664
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19667
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19670
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19673
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19676
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19679
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19682
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19685
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19688
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19691
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19694
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19697
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19700
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19703
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe12_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19706
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19709
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19712
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19715
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19718
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19721
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19724
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19727
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19730
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19733
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19736
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19739
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19742
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19745
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19748
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19751
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe13_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19754
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19757
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19760
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19763
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19766
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19769
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19772
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19775
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19778
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19781
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19784
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19787
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19790
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19793
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19796
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19799
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe14_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19802
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19805
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19808
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19811
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19814
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19817
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19820
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19823
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19826
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19829
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19832
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19835
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19838
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19841
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19844
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19847
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe15_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19850
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19853
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19856
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19859
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19862
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19865
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19868
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19871
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19874
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19877
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19880
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19883
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19886
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19889
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19892
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19895
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe1_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19898
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19901
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19904
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19907
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19910
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19913
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19916
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19919
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19922
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19925
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19928
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19931
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19934
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19937
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19940
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19943
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe2_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19946
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19949
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19952
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19955
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19958
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19961
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19964
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19967
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19970
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19973
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19976
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19979
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19982
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19985
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19988
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19991
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe3_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19994
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$19997
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20000
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20003
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20006
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20009
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20012
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20015
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20018
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20021
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20024
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20027
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20030
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20033
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20036
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20039
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe4_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20042
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20045
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20048
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20051
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20054
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20057
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20060
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20063
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20066
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20069
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20072
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20075
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20078
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20081
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20084
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20087
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe5_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20090
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20093
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20096
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20099
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20102
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20105
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20108
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20111
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20114
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20117
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20120
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20123
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20126
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20129
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20132
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20135
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe6_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20138
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20141
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20144
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20147
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20150
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20153
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20156
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20159
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20162
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20165
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20168
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20171
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20174
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20177
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20180
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20183
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe7_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20186
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20189
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20192
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20195
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20198
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20201
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20204
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20207
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20210
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20213
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20216
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20219
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20222
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20225
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20228
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20231
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe8_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20234
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_0.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20237
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_1.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20240
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_10.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20243
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_11.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20246
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_12.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20249
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_13.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20252
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_14.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20255
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_15.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20258
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_2.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20261
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_3.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20264
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_4.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20267
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_5.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20270
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_6.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20273
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_7.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20276
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_8.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20279
  creating $alu cell for $flatten\u_systolic_pe_matrix.\pe9_9.\u_mac.\add_u1.$verific$add_3$RC_tpu_16x16_int8.v:4515$19038: $auto$alumacc.cc:485:replace_alu$20282
  creating $alu cell for $verific$add_13$RC_tpu_16x16_int8.v:413$70: $auto$alumacc.cc:485:replace_alu$20285
  created 276 $alu and 258 $macc cells.

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_merge -nomux

3.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1294 debug messages>

yosys> opt_reduce

3.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.67. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.68. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 2 unused cells and 11 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_muxtree

3.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1294 debug messages>

yosys> opt_reduce

3.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.74. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.75. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..

yosys> opt_expr

3.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
MAX OPT ITERATION = 2

yosys> stat

3.78. Printing statistics.

=== matmul_16x16_systolic ===

   Number of wires:              14173
   Number of wire bits:         115991
   Number of public wires:        8175
   Number of public wire bits:   78074
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9111
     $alu                          276
     $and                           98
     $dff                         1268
     $dffe                          24
     $eq                            32
     $logic_not                      3
     $macc                         258
     $mux                         6787
     $ne                             2
     $not                           47
     $or                            40
     $reduce_and                     9
     $reduce_bool                    4
     $reduce_or                    263


yosys> memory -nomap

3.79. Executing MEMORY pass.

yosys> opt_mem

3.79.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.79.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.79.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.79.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.79.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.79.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..

yosys> memory_share

3.79.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.79.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.79.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..

yosys> memory_collect

3.79.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.80. Printing statistics.

=== matmul_16x16_systolic ===

   Number of wires:              14173
   Number of wire bits:         115991
   Number of public wires:        8175
   Number of public wire bits:   78074
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9111
     $alu                          276
     $and                           98
     $dff                         1268
     $dffe                          24
     $eq                            32
     $logic_not                      3
     $macc                         258
     $mux                         6787
     $ne                             2
     $not                           47
     $or                            40
     $reduce_and                     9
     $reduce_bool                    4
     $reduce_or                    263


yosys> muxpack

3.81. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4992 debug messages>

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..

yosys> pmuxtree

3.83. Executing PMUXTREE pass.

yosys> muxpack

3.84. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4992 debug messages>

yosys> memory_map

3.85. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.86. Printing statistics.

=== matmul_16x16_systolic ===

   Number of wires:              14173
   Number of wire bits:         115991
   Number of public wires:        8175
   Number of public wire bits:   78074
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9111
     $alu                          276
     $and                           98
     $dff                         1268
     $dffe                          24
     $eq                            32
     $logic_not                      3
     $macc                         258
     $mux                         6787
     $ne                             2
     $not                           47
     $or                            40
     $reduce_and                     9
     $reduce_bool                    4
     $reduce_or                    263


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.87. Executing TECHMAP pass (map to technology primitives).

3.87.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.87.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.87.3. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add \u_systolic_pe_matrix.pe1_3.out_a * \u_systolic_pe_matrix.pe1_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_8.out_a * \u_systolic_pe_matrix.pe9_8.out_b (8x8 bits, unsigned)
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
  add \u_systolic_pe_matrix.pe5_5.out_a * \u_systolic_pe_matrix.pe5_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_3.out_a * \u_systolic_pe_matrix.pe9_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_7.out_a * \u_systolic_pe_matrix.pe1_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_2.out_a * \u_systolic_pe_matrix.pe9_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_6.out_a * \u_systolic_pe_matrix.pe3_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_15.out_a * \u_systolic_pe_matrix.pe9_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_8.out_a * \u_systolic_pe_matrix.pe1_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_14.out_a * \u_systolic_pe_matrix.pe9_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_4.out_a * \u_systolic_pe_matrix.pe5_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_13.out_a * \u_systolic_pe_matrix.pe9_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_9.out_a * \u_systolic_pe_matrix.pe1_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_12.out_a * \u_systolic_pe_matrix.pe9_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_5.out_a * \u_systolic_pe_matrix.pe4_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_11.out_a * \u_systolic_pe_matrix.pe9_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_0.out_a * \u_systolic_pe_matrix.pe2_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_10.out_a * \u_systolic_pe_matrix.pe9_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_3.out_a * \u_systolic_pe_matrix.pe5_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_1.out_a * \u_systolic_pe_matrix.pe9_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_1.out_a * \u_systolic_pe_matrix.pe2_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_0.out_a * \u_systolic_pe_matrix.pe9_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_7.out_a * \u_systolic_pe_matrix.pe3_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_9.out_a * \u_systolic_pe_matrix.pe8_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_10.out_a * \u_systolic_pe_matrix.pe2_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_8.out_a * \u_systolic_pe_matrix.pe8_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_2.out_a * \u_systolic_pe_matrix.pe5_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_7.out_a * \u_systolic_pe_matrix.pe8_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_11.out_a * \u_systolic_pe_matrix.pe2_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_6.out_a * \u_systolic_pe_matrix.pe8_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_12.out_a * \u_systolic_pe_matrix.pe4_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_5.out_a * \u_systolic_pe_matrix.pe8_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_12.out_a * \u_systolic_pe_matrix.pe2_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_4.out_a * \u_systolic_pe_matrix.pe8_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_15.out_a * \u_systolic_pe_matrix.pe5_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_3.out_a * \u_systolic_pe_matrix.pe8_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_13.out_a * \u_systolic_pe_matrix.pe2_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_2.out_a * \u_systolic_pe_matrix.pe8_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_8.out_a * \u_systolic_pe_matrix.pe3_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_15.out_a * \u_systolic_pe_matrix.pe8_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_14.out_a * \u_systolic_pe_matrix.pe2_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_14.out_a * \u_systolic_pe_matrix.pe8_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_14.out_a * \u_systolic_pe_matrix.pe5_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_13.out_a * \u_systolic_pe_matrix.pe8_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_15.out_a * \u_systolic_pe_matrix.pe2_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_12.out_a * \u_systolic_pe_matrix.pe8_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_4.out_a * \u_systolic_pe_matrix.pe4_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_11.out_a * \u_systolic_pe_matrix.pe8_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_2.out_a * \u_systolic_pe_matrix.pe2_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_10.out_a * \u_systolic_pe_matrix.pe8_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_13.out_a * \u_systolic_pe_matrix.pe5_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_1.out_a * \u_systolic_pe_matrix.pe8_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_3.out_a * \u_systolic_pe_matrix.pe2_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe8_0.out_a * \u_systolic_pe_matrix.pe8_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_9.out_a * \u_systolic_pe_matrix.pe3_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_9.out_a * \u_systolic_pe_matrix.pe7_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_4.out_a * \u_systolic_pe_matrix.pe2_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_8.out_a * \u_systolic_pe_matrix.pe7_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_12.out_a * \u_systolic_pe_matrix.pe5_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_7.out_a * \u_systolic_pe_matrix.pe7_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_5.out_a * \u_systolic_pe_matrix.pe2_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_6.out_a * \u_systolic_pe_matrix.pe7_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_15.out_a * \u_systolic_pe_matrix.pe4_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_5.out_a * \u_systolic_pe_matrix.pe7_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_6.out_a * \u_systolic_pe_matrix.pe2_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_4.out_a * \u_systolic_pe_matrix.pe7_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_11.out_a * \u_systolic_pe_matrix.pe5_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_3.out_a * \u_systolic_pe_matrix.pe7_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_7.out_a * \u_systolic_pe_matrix.pe2_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_2.out_a * \u_systolic_pe_matrix.pe7_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_0.out_a * \u_systolic_pe_matrix.pe4_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_15.out_a * \u_systolic_pe_matrix.pe7_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_8.out_a * \u_systolic_pe_matrix.pe2_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_14.out_a * \u_systolic_pe_matrix.pe7_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_10.out_a * \u_systolic_pe_matrix.pe5_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_13.out_a * \u_systolic_pe_matrix.pe7_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe2_9.out_a * \u_systolic_pe_matrix.pe2_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_12.out_a * \u_systolic_pe_matrix.pe7_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_3.out_a * \u_systolic_pe_matrix.pe4_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_11.out_a * \u_systolic_pe_matrix.pe7_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_0.out_a * \u_systolic_pe_matrix.pe3_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_10.out_a * \u_systolic_pe_matrix.pe7_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_1.out_a * \u_systolic_pe_matrix.pe5_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_1.out_a * \u_systolic_pe_matrix.pe7_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_1.out_a * \u_systolic_pe_matrix.pe3_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe7_0.out_a * \u_systolic_pe_matrix.pe7_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_1.out_a * \u_systolic_pe_matrix.pe4_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_9.out_a * \u_systolic_pe_matrix.pe6_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_10.out_a * \u_systolic_pe_matrix.pe3_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_8.out_a * \u_systolic_pe_matrix.pe6_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_0.out_a * \u_systolic_pe_matrix.pe5_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_7.out_a * \u_systolic_pe_matrix.pe6_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_11.out_a * \u_systolic_pe_matrix.pe3_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_6.out_a * \u_systolic_pe_matrix.pe6_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_13.out_a * \u_systolic_pe_matrix.pe4_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_5.out_a * \u_systolic_pe_matrix.pe6_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_12.out_a * \u_systolic_pe_matrix.pe3_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_4.out_a * \u_systolic_pe_matrix.pe6_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_9.out_a * \u_systolic_pe_matrix.pe4_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_3.out_a * \u_systolic_pe_matrix.pe6_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_13.out_a * \u_systolic_pe_matrix.pe3_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_2.out_a * \u_systolic_pe_matrix.pe6_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_10.out_a * \u_systolic_pe_matrix.pe4_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_15.out_a * \u_systolic_pe_matrix.pe6_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_14.out_a * \u_systolic_pe_matrix.pe3_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_14.out_a * \u_systolic_pe_matrix.pe6_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_8.out_a * \u_systolic_pe_matrix.pe4_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_13.out_a * \u_systolic_pe_matrix.pe6_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_15.out_a * \u_systolic_pe_matrix.pe3_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_12.out_a * \u_systolic_pe_matrix.pe6_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_2.out_a * \u_systolic_pe_matrix.pe4_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_11.out_a * \u_systolic_pe_matrix.pe6_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_2.out_a * \u_systolic_pe_matrix.pe3_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_10.out_a * \u_systolic_pe_matrix.pe6_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_7.out_a * \u_systolic_pe_matrix.pe4_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_1.out_a * \u_systolic_pe_matrix.pe6_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_3.out_a * \u_systolic_pe_matrix.pe3_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe6_0.out_a * \u_systolic_pe_matrix.pe6_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_11.out_a * \u_systolic_pe_matrix.pe4_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_9.out_a * \u_systolic_pe_matrix.pe5_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe3_4.out_a * \u_systolic_pe_matrix.pe3_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_8.out_a * \u_systolic_pe_matrix.pe5_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_6.out_a * \u_systolic_pe_matrix.pe4_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_7.out_a * \u_systolic_pe_matrix.pe5_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_9.out_a * \u_systolic_pe_matrix.pe9_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_7.out_a * \u_systolic_pe_matrix.pe9_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_5.out_a * \u_systolic_pe_matrix.pe9_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_1.out_a * \u_systolic_pe_matrix.pe0_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_13.out_a * \u_systolic_pe_matrix.pe0_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_3.out_a * \u_systolic_pe_matrix.pe0_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_7.out_a * \u_systolic_pe_matrix.pe0_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_1.out_a * \u_systolic_pe_matrix.pe10_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_13.out_a * \u_systolic_pe_matrix.pe10_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_3.out_a * \u_systolic_pe_matrix.pe10_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_7.out_a * \u_systolic_pe_matrix.pe10_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_1.out_a * \u_systolic_pe_matrix.pe11_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_13.out_a * \u_systolic_pe_matrix.pe11_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_3.out_a * \u_systolic_pe_matrix.pe11_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_7.out_a * \u_systolic_pe_matrix.pe11_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_1.out_a * \u_systolic_pe_matrix.pe12_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_13.out_a * \u_systolic_pe_matrix.pe12_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_3.out_a * \u_systolic_pe_matrix.pe12_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_7.out_a * \u_systolic_pe_matrix.pe12_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_1.out_a * \u_systolic_pe_matrix.pe13_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_13.out_a * \u_systolic_pe_matrix.pe13_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_3.out_a * \u_systolic_pe_matrix.pe13_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_7.out_a * \u_systolic_pe_matrix.pe13_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_1.out_a * \u_systolic_pe_matrix.pe14_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_13.out_a * \u_systolic_pe_matrix.pe14_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_3.out_a * \u_systolic_pe_matrix.pe14_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_7.out_a * \u_systolic_pe_matrix.pe14_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_1.out_a * \u_systolic_pe_matrix.pe15_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_13.out_a * \u_systolic_pe_matrix.pe15_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_3.out_a * \u_systolic_pe_matrix.pe15_3.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_7.out_a * \u_systolic_pe_matrix.pe15_7.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_1.out_a * \u_systolic_pe_matrix.pe1_1.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_13.out_a * \u_systolic_pe_matrix.pe1_13.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_11.out_a * \u_systolic_pe_matrix.pe0_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_11.out_a * \u_systolic_pe_matrix.pe10_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_11.out_a * \u_systolic_pe_matrix.pe11_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_11.out_a * \u_systolic_pe_matrix.pe12_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_11.out_a * \u_systolic_pe_matrix.pe13_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_11.out_a * \u_systolic_pe_matrix.pe14_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_11.out_a * \u_systolic_pe_matrix.pe15_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_11.out_a * \u_systolic_pe_matrix.pe1_11.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_5.out_a * \u_systolic_pe_matrix.pe10_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_5.out_a * \u_systolic_pe_matrix.pe14_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_6.out_a * \u_systolic_pe_matrix.pe9_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_5.out_a * \u_systolic_pe_matrix.pe12_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_5.out_a * \u_systolic_pe_matrix.pe15_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_5.out_a * \u_systolic_pe_matrix.pe13_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_5.out_a * \u_systolic_pe_matrix.pe11_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_5.out_a * \u_systolic_pe_matrix.pe0_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_15.out_a * \u_systolic_pe_matrix.pe1_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_9.out_a * \u_systolic_pe_matrix.pe15_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_15.out_a * \u_systolic_pe_matrix.pe15_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_9.out_a * \u_systolic_pe_matrix.pe14_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_15.out_a * \u_systolic_pe_matrix.pe14_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_9.out_a * \u_systolic_pe_matrix.pe13_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_15.out_a * \u_systolic_pe_matrix.pe13_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_9.out_a * \u_systolic_pe_matrix.pe12_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_15.out_a * \u_systolic_pe_matrix.pe12_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_9.out_a * \u_systolic_pe_matrix.pe11_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_15.out_a * \u_systolic_pe_matrix.pe11_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_9.out_a * \u_systolic_pe_matrix.pe10_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_15.out_a * \u_systolic_pe_matrix.pe10_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_9.out_a * \u_systolic_pe_matrix.pe0_9.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_15.out_a * \u_systolic_pe_matrix.pe0_15.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe9_4.out_a * \u_systolic_pe_matrix.pe9_4.out_b (8x8 bits, unsigned)
  add { \final_mat_mul_size [5:0] 2'00 } (8 bits, unsigned)
  add 8'00000001 (8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_2.out_a * \u_systolic_pe_matrix.pe1_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_14.out_a * \u_systolic_pe_matrix.pe1_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_12.out_a * \u_systolic_pe_matrix.pe1_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_10.out_a * \u_systolic_pe_matrix.pe1_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_0.out_a * \u_systolic_pe_matrix.pe1_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_8.out_a * \u_systolic_pe_matrix.pe15_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_6.out_a * \u_systolic_pe_matrix.pe15_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_4.out_a * \u_systolic_pe_matrix.pe15_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_2.out_a * \u_systolic_pe_matrix.pe15_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_14.out_a * \u_systolic_pe_matrix.pe15_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_12.out_a * \u_systolic_pe_matrix.pe15_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_10.out_a * \u_systolic_pe_matrix.pe15_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe15_0.out_a * \u_systolic_pe_matrix.pe15_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_8.out_a * \u_systolic_pe_matrix.pe14_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_6.out_a * \u_systolic_pe_matrix.pe14_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_4.out_a * \u_systolic_pe_matrix.pe14_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_2.out_a * \u_systolic_pe_matrix.pe14_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_14.out_a * \u_systolic_pe_matrix.pe14_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_12.out_a * \u_systolic_pe_matrix.pe14_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_10.out_a * \u_systolic_pe_matrix.pe14_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe14_0.out_a * \u_systolic_pe_matrix.pe14_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_8.out_a * \u_systolic_pe_matrix.pe13_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_6.out_a * \u_systolic_pe_matrix.pe13_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_4.out_a * \u_systolic_pe_matrix.pe13_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_2.out_a * \u_systolic_pe_matrix.pe13_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_14.out_a * \u_systolic_pe_matrix.pe13_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_12.out_a * \u_systolic_pe_matrix.pe13_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_10.out_a * \u_systolic_pe_matrix.pe13_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe13_0.out_a * \u_systolic_pe_matrix.pe13_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_8.out_a * \u_systolic_pe_matrix.pe12_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_6.out_a * \u_systolic_pe_matrix.pe12_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_4.out_a * \u_systolic_pe_matrix.pe12_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_2.out_a * \u_systolic_pe_matrix.pe12_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_14.out_a * \u_systolic_pe_matrix.pe12_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_12.out_a * \u_systolic_pe_matrix.pe12_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_10.out_a * \u_systolic_pe_matrix.pe12_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe12_0.out_a * \u_systolic_pe_matrix.pe12_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_8.out_a * \u_systolic_pe_matrix.pe11_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_6.out_a * \u_systolic_pe_matrix.pe11_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_4.out_a * \u_systolic_pe_matrix.pe11_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_2.out_a * \u_systolic_pe_matrix.pe11_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_14.out_a * \u_systolic_pe_matrix.pe11_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_12.out_a * \u_systolic_pe_matrix.pe11_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_10.out_a * \u_systolic_pe_matrix.pe11_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe11_0.out_a * \u_systolic_pe_matrix.pe11_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_8.out_a * \u_systolic_pe_matrix.pe10_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_6.out_a * \u_systolic_pe_matrix.pe10_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_4.out_a * \u_systolic_pe_matrix.pe10_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_2.out_a * \u_systolic_pe_matrix.pe10_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_14.out_a * \u_systolic_pe_matrix.pe10_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_12.out_a * \u_systolic_pe_matrix.pe10_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_10.out_a * \u_systolic_pe_matrix.pe10_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe10_0.out_a * \u_systolic_pe_matrix.pe10_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_8.out_a * \u_systolic_pe_matrix.pe0_8.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_6.out_a * \u_systolic_pe_matrix.pe0_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_4.out_a * \u_systolic_pe_matrix.pe0_4.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_2.out_a * \u_systolic_pe_matrix.pe0_2.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_14.out_a * \u_systolic_pe_matrix.pe0_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_12.out_a * \u_systolic_pe_matrix.pe0_12.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_10.out_a * \u_systolic_pe_matrix.pe0_10.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe0_0.out_a * \u_systolic_pe_matrix.pe0_0.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_6.out_a * \u_systolic_pe_matrix.pe1_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe4_14.out_a * \u_systolic_pe_matrix.pe4_14.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_5.out_a * \u_systolic_pe_matrix.pe1_5.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe5_6.out_a * \u_systolic_pe_matrix.pe5_6.out_b (8x8 bits, unsigned)
  add \u_systolic_pe_matrix.pe1_4.out_a * \u_systolic_pe_matrix.pe1_4.out_b (8x8 bits, unsigned)
  add { $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 [10] $flatten\u_output_logic.$verific$n4$5805 } (32 bits, unsigned)
  add 2 (32 bits, unsigned)
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$e891e6b399cf52748460a311fafe476815d24bd7\_90_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
  add \u_systolic_pe_matrix.pe3_5.out_a * \u_systolic_pe_matrix.pe3_5.out_b (8x8 bits, unsigned)
Using template $paramod$f84917c635151f5ebfd5ce85516ec4ee82942683\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~60920 debug messages>

yosys> stat

3.88. Printing statistics.

=== matmul_16x16_systolic ===

   Number of wires:              80122
   Number of wire bits:         1300307
   Number of public wires:        8175
   Number of public wire bits:   78074
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             282428
     $_AND_                     110978
     $_DFFE_PP_                   2114
     $_DFF_P_                    14233
     $_MUX_                      38823
     $_NOT_                       8519
     $_OR_                       40915
     $_XOR_                      66846


yosys> opt_expr

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
<suppressed ~105314 debug messages>

yosys> opt_merge -nomux

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~1236 debug messages>
Removed a total of 412 cells.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 13703 unused cells and 38178 unused wires.
<suppressed ~13704 debug messages>

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_muxtree

3.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.101. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.102. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..

yosys> opt_expr

3.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
<suppressed ~7869 debug messages>

yosys> techmap -map +/techmap.v

3.106. Executing TECHMAP pass (map to technology primitives).

3.106.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_merge -nomux

3.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.112. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 0 unused cells and 47 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
MAX OPT ITERATION = 1

yosys> abc -dff

3.115. Executing ABC pass (technology mapping using ABC).

3.115.1. Summary of detected clock domains:
  211 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$19065, arst={ }, srst={ }
  5 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$19120, arst={ }, srst={ }
  7870 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$19059, arst={ }, srst={ }
  199 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$19050, arst={ }, srst={ }
  4 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$19056, arst={ }, srst={ }
  193 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$19044, arst={ }, srst={ }
  152734 cells in clk=\clk, en={ }, arst={ }, srst={ }

3.115.2. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$19065
Extracted 211 gates and 216 wires to a netlist network with 4 inputs and 46 outputs.

3.115.2.1. Executing ABC.

3.115.3. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$19120
Extracted 5 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.115.3.1. Executing ABC.

3.115.4. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$19059
Extracted 7870 gates and 10077 wires to a netlist network with 2206 inputs and 399 outputs.

3.115.4.1. Executing ABC.

3.115.5. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$19050
Extracted 199 gates and 254 wires to a netlist network with 55 inputs and 21 outputs.

3.115.5.1. Executing ABC.

3.115.6. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$19056
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.115.6.1. Executing ABC.

3.115.7. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$19044
Extracted 193 gates and 245 wires to a netlist network with 52 inputs and 21 outputs.

3.115.7.1. Executing ABC.

3.115.8. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 152734 gates and 153806 wires to a netlist network with 1071 inputs and 2511 outputs.

3.115.8.1. Executing ABC.

yosys> abc -dff

3.116. Executing ABC pass (technology mapping using ABC).

3.116.1. Summary of detected clock domains:
  5 cells in clk=\clk, en=$abc$314710$auto$opt_dff.cc:219:make_patterns_logic$19120, arst={ }, srst={ }
  6 cells in clk=\clk, en=$abc$324557$auto$opt_dff.cc:194:make_patterns_logic$19056, arst={ }, srst={ }
  143 cells in clk=\clk, en=$abc$324563$auto$opt_dff.cc:194:make_patterns_logic$19044, arst={ }, srst={ }
  149 cells in clk=\clk, en=$abc$324398$auto$opt_dff.cc:194:make_patterns_logic$19050, arst={ }, srst={ }
  202 cells in clk=\clk, en=$abc$314506$auto$opt_dff.cc:219:make_patterns_logic$19065, arst={ }, srst={ }
  11334 cells in clk=\clk, en=$abc$314717$auto$opt_dff.cc:194:make_patterns_logic$19059, arst={ }, srst={ }
  142456 cells in clk=\clk, en={ }, arst={ }, srst={ }

3.116.2. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$314710$auto$opt_dff.cc:219:make_patterns_logic$19120
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.116.2.1. Executing ABC.

3.116.3. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$324557$auto$opt_dff.cc:194:make_patterns_logic$19056
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.116.3.1. Executing ABC.

3.116.4. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$324563$auto$opt_dff.cc:194:make_patterns_logic$19044
Extracted 143 gates and 196 wires to a netlist network with 53 inputs and 22 outputs.

3.116.4.1. Executing ABC.

3.116.5. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$324398$auto$opt_dff.cc:194:make_patterns_logic$19050
Extracted 149 gates and 207 wires to a netlist network with 58 inputs and 21 outputs.

3.116.5.1. Executing ABC.

3.116.6. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$314506$auto$opt_dff.cc:219:make_patterns_logic$19065
Extracted 202 gates and 206 wires to a netlist network with 4 inputs and 43 outputs.

3.116.6.1. Executing ABC.

3.116.7. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$314717$auto$opt_dff.cc:194:make_patterns_logic$19059
Extracted 11334 gates and 13795 wires to a netlist network with 2461 inputs and 401 outputs.

3.116.7.1. Executing ABC.

3.116.8. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 142456 gates and 143524 wires to a netlist network with 1068 inputs and 2769 outputs.

3.116.8.1. Executing ABC.

yosys> abc -dff

3.117. Executing ABC pass (technology mapping using ABC).

3.117.1. Summary of detected clock domains:
  5 cells in clk=\clk, en=$abc$469224$abc$314710$auto$opt_dff.cc:219:make_patterns_logic$19120, arst={ }, srst={ }
  6 cells in clk=\clk, en=$abc$469231$abc$324557$auto$opt_dff.cc:194:make_patterns_logic$19056, arst={ }, srst={ }
  146 cells in clk=\clk, en=$abc$469238$abc$324563$auto$opt_dff.cc:194:make_patterns_logic$19044, arst={ }, srst={ }
  151 cells in clk=\clk, en=$abc$469394$abc$324398$auto$opt_dff.cc:194:make_patterns_logic$19050, arst={ }, srst={ }
  202 cells in clk=\clk, en=$abc$469556$abc$314506$auto$opt_dff.cc:219:make_patterns_logic$19065, arst={ }, srst={ }
  9972 cells in clk=\clk, en=$abc$469757$abc$314717$auto$opt_dff.cc:194:make_patterns_logic$19059, arst={ }, srst={ }
  143411 cells in clk=\clk, en={ }, arst={ }, srst={ }

3.117.2. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$469224$abc$314710$auto$opt_dff.cc:219:make_patterns_logic$19120
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.117.2.1. Executing ABC.

3.117.3. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$469231$abc$324557$auto$opt_dff.cc:194:make_patterns_logic$19056
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.117.3.1. Executing ABC.

3.117.4. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$469238$abc$324563$auto$opt_dff.cc:194:make_patterns_logic$19044
Extracted 146 gates and 200 wires to a netlist network with 54 inputs and 23 outputs.

3.117.4.1. Executing ABC.

3.117.5. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$469394$abc$324398$auto$opt_dff.cc:194:make_patterns_logic$19050
Extracted 151 gates and 209 wires to a netlist network with 58 inputs and 21 outputs.

3.117.5.1. Executing ABC.

3.117.6. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$469556$abc$314506$auto$opt_dff.cc:219:make_patterns_logic$19065
Extracted 202 gates and 206 wires to a netlist network with 4 inputs and 44 outputs.

3.117.6.1. Executing ABC.

3.117.7. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$469757$abc$314717$auto$opt_dff.cc:194:make_patterns_logic$19059
Extracted 9972 gates and 12449 wires to a netlist network with 2477 inputs and 399 outputs.

3.117.7.1. Executing ABC.

3.117.8. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 143411 gates and 144463 wires to a netlist network with 1052 inputs and 2769 outputs.

3.117.8.1. Executing ABC.

yosys> abc -dff

3.118. Executing ABC pass (technology mapping using ABC).

3.118.1. Summary of detected clock domains:
  5 cells in clk=\clk, en=$abc$623539$abc$469224$abc$314710$auto$opt_dff.cc:219:make_patterns_logic$19120, arst={ }, srst={ }
  8 cells in clk=\clk, en=$abc$623546$abc$469231$abc$324557$auto$opt_dff.cc:194:make_patterns_logic$19056, arst={ }, srst={ }
  152 cells in clk=\clk, en=$abc$623553$abc$469238$abc$324563$auto$opt_dff.cc:194:make_patterns_logic$19044, arst={ }, srst={ }
  151 cells in clk=\clk, en=$abc$623716$abc$469394$abc$324398$auto$opt_dff.cc:194:make_patterns_logic$19050, arst={ }, srst={ }
  200 cells in clk=\clk, en=$abc$623878$abc$469556$abc$314506$auto$opt_dff.cc:219:make_patterns_logic$19065, arst={ }, srst={ }
  9972 cells in clk=\clk, en=$abc$624080$abc$469757$abc$314717$auto$opt_dff.cc:194:make_patterns_logic$19059, arst={ }, srst={ }
  142801 cells in clk=\clk, en={ }, arst={ }, srst={ }

3.118.2. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$623539$abc$469224$abc$314710$auto$opt_dff.cc:219:make_patterns_logic$19120
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.118.2.1. Executing ABC.

3.118.3. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$623546$abc$469231$abc$324557$auto$opt_dff.cc:194:make_patterns_logic$19056
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.118.3.1. Executing ABC.

3.118.4. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$623553$abc$469238$abc$324563$auto$opt_dff.cc:194:make_patterns_logic$19044
Extracted 152 gates and 206 wires to a netlist network with 54 inputs and 23 outputs.

3.118.4.1. Executing ABC.

3.118.5. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$623716$abc$469394$abc$324398$auto$opt_dff.cc:194:make_patterns_logic$19050
Extracted 151 gates and 209 wires to a netlist network with 58 inputs and 21 outputs.

3.118.5.1. Executing ABC.

3.118.6. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$623878$abc$469556$abc$314506$auto$opt_dff.cc:219:make_patterns_logic$19065
Extracted 200 gates and 204 wires to a netlist network with 4 inputs and 43 outputs.

3.118.6.1. Executing ABC.

3.118.7. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$624080$abc$469757$abc$314717$auto$opt_dff.cc:194:make_patterns_logic$19059
Extracted 9972 gates and 12449 wires to a netlist network with 2477 inputs and 399 outputs.

3.118.7.1. Executing ABC.

3.118.8. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 142801 gates and 143853 wires to a netlist network with 1052 inputs and 2769 outputs.

3.118.8.1. Executing ABC.

yosys> opt_ffinv

3.119. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~720 debug messages>
Removed a total of 240 cells.

yosys> opt_muxtree

3.122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.123. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.125. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.126. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 0 unused cells and 517308 unused wires.
<suppressed ~5192 debug messages>

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.129. Executing BMUXMAP pass.

yosys> demuxmap

3.130. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_zYVWWD/abc_tmp_1.scr

3.131. Executing ABC pass (technology mapping using ABC).

3.131.1. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Extracted 140704 gates and 153619 wires to a netlist network with 12915 inputs and 12275 outputs.

3.131.1.1. Executing ABC.
DE:   #PIs = 12915  #Luts = 45484  Max Lvl =   9  Avg Lvl =   3.40  [   2.63 sec. at Pass 0]{firstMap}
DE:   #PIs = 12915  #Luts = 40264  Max Lvl =  14  Avg Lvl =   4.22  [ 209.18 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 12915  #Luts = 39865  Max Lvl =  15  Avg Lvl =   4.32  [  98.70 sec. at Pass 2]{map}
DE:   #PIs = 12915  #Luts = 39660  Max Lvl =  14  Avg Lvl =   4.61  [ 124.44 sec. at Pass 3]{postMap}
DE:   #PIs = 12915  #Luts = 39569  Max Lvl =  14  Avg Lvl =   4.58  [  23.90 sec. at Pass 4]{finalMap}

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_merge -nomux

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.137. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.138. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 0 unused cells and 153522 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.141. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.142. Printing statistics.

=== matmul_16x16_systolic ===

   Number of wires:              54643
   Number of wire bits:          77712
   Number of public wires:        2983
   Number of public wire bits:   26052
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              52076
     $_DFFE_PP_                   2114
     $_DFF_P_                    10394
     $lut                        39568


yosys> shregmap -minlen 8 -maxlen 20

3.143. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.144. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.145. Printing statistics.

=== matmul_16x16_systolic ===

   Number of wires:              54643
   Number of wire bits:          77712
   Number of public wires:        2983
   Number of public wire bits:   26052
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              52076
     $_DFFE_PP0P_                 2114
     $_DFF_P_                    10394
     $lut                        39568


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.146. Executing TECHMAP pass (map to technology primitives).

3.146.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.146.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.146.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~54326 debug messages>

yosys> opt_expr -mux_undef

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
<suppressed ~777917 debug messages>

yosys> simplemap

3.148. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_merge

3.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~861840 debug messages>
Removed a total of 287280 cells.

yosys> opt_dff -nodffe -nosdff

3.151. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 1 unused cells and 112069 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
<suppressed ~25928 debug messages>

yosys> opt_merge -nomux

3.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~312 debug messages>
Removed a total of 104 cells.

yosys> opt_muxtree

3.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.158. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.159. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_zYVWWD/abc_tmp_2.scr

3.162. Executing ABC pass (technology mapping using ABC).

3.162.1. Extracting gate netlist of module `\matmul_16x16_systolic' to `<abc-temp-dir>/input.blif'..
Extracted 248010 gates and 260926 wires to a netlist network with 12914 inputs and 12274 outputs.

3.162.1.1. Executing ABC.
DE:   #PIs = 12914  #Luts = 39620  Max Lvl =  12  Avg Lvl =   3.83  [   4.36 sec. at Pass 0]{firstMap}
DE:   #PIs = 12914  #Luts = 39527  Max Lvl =  15  Avg Lvl =   4.36  [ 211.15 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 12914  #Luts = 39445  Max Lvl =  14  Avg Lvl =   4.30  [  58.99 sec. at Pass 2]{map}
DE:   #PIs = 12914  #Luts = 39290  Max Lvl =  15  Avg Lvl =   4.33  [ 107.69 sec. at Pass 3]{postMap}
DE:   #PIs = 12914  #Luts = 39241  Max Lvl =  15  Avg Lvl =   4.33  [  21.33 sec. at Pass 4]{finalMap}

yosys> opt_expr

3.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.

yosys> opt_merge -nomux

3.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 0 changes.

yosys> opt_merge

3.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 0 cells.

yosys> opt_share

3.168. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.169. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 0 unused cells and 163708 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module matmul_16x16_systolic.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.172. Executing HIERARCHY pass (managing design hierarchy).

3.172.1. Analyzing design hierarchy..
Top module:  \matmul_16x16_systolic

3.172.2. Analyzing design hierarchy..
Top module:  \matmul_16x16_systolic
Removed 0 unused modules.

yosys> stat

3.173. Printing statistics.

=== matmul_16x16_systolic ===

   Number of wires:              54314
   Number of wire bits:          77383
   Number of public wires:        2983
   Number of public wire bits:   26052
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              51747
     $lut                        39239
     dffsre                      12508


yosys> opt_clean -purge

3.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 0 unused cells and 2953 unused wires.
<suppressed ~2953 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.175. Executing Verilog backend.
Dumping module `\matmul_16x16_systolic'.

Warnings: 15 unique messages, 15 total
End of script. Logfile hash: 3afc3c9aa4, CPU: user 567.87s system 4.43s, MEM: 2476.78 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 87% 6x abc (3610 sec), 5% 40x opt_expr (218 sec), ...
real 3332.94
user 4019.82
sys 94.41
