--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Framework.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 431512 paths analyzed, 1381 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.904ns.
--------------------------------------------------------------------------------

Paths for end point M3/XLXI_1/buffer_4 (SLICE_X77Y101.B6), 19996 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_1/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.466ns (Levels of Logic = 21)
  Clock Path Skew:      -0.403ns (1.169 - 1.572)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y83.CQ     Tcko                  0.269   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X104Y79.A6     net (fanout=73)       0.607   SW_OK<4>
    SLICE_X104Y79.A      Tilo                  0.053   Ai<3>
                                                       XLXI_12/Mxor_Bo_3_xo<0>1
    SLICE_X104Y79.B5     net (fanout=2)        0.222   XLXI_12/Bo<3>
    SLICE_X104Y79.B      Tilo                  0.053   Ai<3>
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_1/XLXI_1
    SLICE_X105Y78.C4     net (fanout=4)        0.438   XLXI_12/ADD_32/XLXI_1/XLXN_3
    SLICE_X105Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_10
    SLICE_X105Y78.D4     net (fanout=1)        0.306   XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXN_3
    SLICE_X105Y78.D      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_16
    SLICE_X106Y84.A6     net (fanout=4)        0.532   XLXI_12/ADD_32/XLXN_2
    SLICE_X106Y84.A      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_10
    SLICE_X106Y84.B5     net (fanout=1)        0.202   XLXI_12/ADD_32/XLXI_10/XLXN_3
    SLICE_X106Y84.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_16
    SLICE_X88Y83.B6      net (fanout=1)        0.760   XLXI_12/ADD_32/XLXN_35
    SLICE_X88Y83.B       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_12
    SLICE_X88Y83.A4      net (fanout=8)        0.366   XLXI_12/ADD_32/XLXN_34
    SLICE_X88Y83.A       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_12
    SLICE_X86Y98.A5      net (fanout=1)        0.882   XLXI_12/ADD_32/XLXI_11/XLXN_19
    SLICE_X86Y98.A       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_17
    SLICE_X86Y98.B5      net (fanout=4)        0.243   XLXI_12/ADD_32/XLXN_21
    SLICE_X86Y98.B       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_12
    SLICE_X86Y99.B5      net (fanout=1)        0.312   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
    SLICE_X86Y99.B       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_17
    SLICE_X86Y99.C6      net (fanout=1)        0.135   XLXI_12/ADD_32/XLXI_8/XLXN_1
    SLICE_X86Y99.C       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_1/XLXI_2
    SLICE_X87Y100.B6     net (fanout=2)        0.348   XLXI_12/Sum<31>
    SLICE_X87Y100.B      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_32
    SLICE_X87Y100.A4     net (fanout=1)        0.302   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_15
    SLICE_X87Y100.A      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_34
    SLICE_X82Y100.A6     net (fanout=1)        0.351   XLXI_12/MUX1/XLXI_8/o2<3>
    SLICE_X82Y100.A      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       XLXI_12/MUX1/XLXI_8/XLXI_22
    SLICE_X78Y100.C6     net (fanout=2)        0.359   XLXN_67<31>
    SLICE_X78Y100.C      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_39/XLXI_34
    SLICE_X78Y100.D4     net (fanout=1)        0.331   M5/MUX1_DispData/XLXI_8/o3<3>
    SLICE_X78Y100.D      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_22
    SLICE_X79Y101.A5     net (fanout=15)       0.446   Disp_num<31>
    SLICE_X79Y101.A      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/AND19
    SLICE_X79Y101.D5     net (fanout=2)        0.489   M3/XLXI_2/HTS0/MSEG/XLXN_39
    SLICE_X79Y101.D      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/XLXI_32
    SLICE_X77Y101.C6     net (fanout=1)        0.359   M3/XLXI_2/HTS0/MSEG/XLXN_63
    SLICE_X77Y101.C      Tilo                  0.053   M3/XLXI_1/buffer<4>
                                                       M3/XLXI_4/Mmux_o451
    SLICE_X77Y101.B6     net (fanout=1)        0.128   M3/XLXN_14<4>
    SLICE_X77Y101.CLK    Tas                   0.019   M3/XLXI_1/buffer<4>
                                                       M3/XLXI_1/buffer_4_rstpot
                                                       M3/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      9.466ns (1.348ns logic, 8.118ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_1/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.439ns (Levels of Logic = 21)
  Clock Path Skew:      -0.403ns (1.169 - 1.572)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y83.CQ     Tcko                  0.269   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X104Y79.A6     net (fanout=73)       0.607   SW_OK<4>
    SLICE_X104Y79.A      Tilo                  0.053   Ai<3>
                                                       XLXI_12/Mxor_Bo_3_xo<0>1
    SLICE_X104Y79.B5     net (fanout=2)        0.222   XLXI_12/Bo<3>
    SLICE_X104Y79.B      Tilo                  0.053   Ai<3>
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_1/XLXI_1
    SLICE_X105Y78.C4     net (fanout=4)        0.438   XLXI_12/ADD_32/XLXI_1/XLXN_3
    SLICE_X105Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_10
    SLICE_X105Y78.D4     net (fanout=1)        0.306   XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXN_3
    SLICE_X105Y78.D      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_16
    SLICE_X106Y84.A6     net (fanout=4)        0.532   XLXI_12/ADD_32/XLXN_2
    SLICE_X106Y84.A      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_10
    SLICE_X106Y84.B5     net (fanout=1)        0.202   XLXI_12/ADD_32/XLXI_10/XLXN_3
    SLICE_X106Y84.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_16
    SLICE_X88Y83.B6      net (fanout=1)        0.760   XLXI_12/ADD_32/XLXN_35
    SLICE_X88Y83.B       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_12
    SLICE_X88Y83.A4      net (fanout=8)        0.366   XLXI_12/ADD_32/XLXN_34
    SLICE_X88Y83.A       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_12
    SLICE_X86Y98.A5      net (fanout=1)        0.882   XLXI_12/ADD_32/XLXI_11/XLXN_19
    SLICE_X86Y98.A       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_17
    SLICE_X86Y98.B5      net (fanout=4)        0.243   XLXI_12/ADD_32/XLXN_21
    SLICE_X86Y98.B       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_12
    SLICE_X86Y99.B5      net (fanout=1)        0.312   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
    SLICE_X86Y99.B       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_17
    SLICE_X86Y99.C6      net (fanout=1)        0.135   XLXI_12/ADD_32/XLXI_8/XLXN_1
    SLICE_X86Y99.C       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_1/XLXI_2
    SLICE_X87Y100.B6     net (fanout=2)        0.348   XLXI_12/Sum<31>
    SLICE_X87Y100.B      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_32
    SLICE_X87Y100.A4     net (fanout=1)        0.302   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_15
    SLICE_X87Y100.A      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_34
    SLICE_X82Y100.A6     net (fanout=1)        0.351   XLXI_12/MUX1/XLXI_8/o2<3>
    SLICE_X82Y100.A      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       XLXI_12/MUX1/XLXI_8/XLXI_22
    SLICE_X82Y100.B5     net (fanout=2)        0.222   XLXN_67<31>
    SLICE_X82Y100.B      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_38/XLXI_34
    SLICE_X78Y100.D5     net (fanout=1)        0.441   M5/MUX1_DispData/XLXI_8/o2<3>
    SLICE_X78Y100.D      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_22
    SLICE_X79Y101.A5     net (fanout=15)       0.446   Disp_num<31>
    SLICE_X79Y101.A      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/AND19
    SLICE_X79Y101.D5     net (fanout=2)        0.489   M3/XLXI_2/HTS0/MSEG/XLXN_39
    SLICE_X79Y101.D      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/XLXI_32
    SLICE_X77Y101.C6     net (fanout=1)        0.359   M3/XLXI_2/HTS0/MSEG/XLXN_63
    SLICE_X77Y101.C      Tilo                  0.053   M3/XLXI_1/buffer<4>
                                                       M3/XLXI_4/Mmux_o451
    SLICE_X77Y101.B6     net (fanout=1)        0.128   M3/XLXN_14<4>
    SLICE_X77Y101.CLK    Tas                   0.019   M3/XLXI_1/buffer<4>
                                                       M3/XLXI_1/buffer_4_rstpot
                                                       M3/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      9.439ns (1.348ns logic, 8.091ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_1/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.439ns (Levels of Logic = 21)
  Clock Path Skew:      -0.403ns (1.169 - 1.572)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y83.CQ     Tcko                  0.269   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X103Y78.B6     net (fanout=73)       0.616   SW_OK<4>
    SLICE_X103Y78.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_1/XLXN_7
                                                       XLXI_12/Mxor_Bo_1_xo<0>1
    SLICE_X103Y78.C6     net (fanout=2)        0.138   XLXI_12/Bo<1>
    SLICE_X103Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXI_1/XLXN_7
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_3/XLXI_1
    SLICE_X105Y78.C3     net (fanout=6)        0.486   XLXI_12/ADD_32/XLXI_1/XLXN_7
    SLICE_X105Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_10
    SLICE_X105Y78.D4     net (fanout=1)        0.306   XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXN_3
    SLICE_X105Y78.D      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_16
    SLICE_X106Y84.A6     net (fanout=4)        0.532   XLXI_12/ADD_32/XLXN_2
    SLICE_X106Y84.A      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_10
    SLICE_X106Y84.B5     net (fanout=1)        0.202   XLXI_12/ADD_32/XLXI_10/XLXN_3
    SLICE_X106Y84.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_16
    SLICE_X88Y83.B6      net (fanout=1)        0.760   XLXI_12/ADD_32/XLXN_35
    SLICE_X88Y83.B       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_12
    SLICE_X88Y83.A4      net (fanout=8)        0.366   XLXI_12/ADD_32/XLXN_34
    SLICE_X88Y83.A       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_12
    SLICE_X86Y98.A5      net (fanout=1)        0.882   XLXI_12/ADD_32/XLXI_11/XLXN_19
    SLICE_X86Y98.A       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_17
    SLICE_X86Y98.B5      net (fanout=4)        0.243   XLXI_12/ADD_32/XLXN_21
    SLICE_X86Y98.B       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_12
    SLICE_X86Y99.B5      net (fanout=1)        0.312   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
    SLICE_X86Y99.B       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_17
    SLICE_X86Y99.C6      net (fanout=1)        0.135   XLXI_12/ADD_32/XLXI_8/XLXN_1
    SLICE_X86Y99.C       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_1/XLXI_2
    SLICE_X87Y100.B6     net (fanout=2)        0.348   XLXI_12/Sum<31>
    SLICE_X87Y100.B      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_32
    SLICE_X87Y100.A4     net (fanout=1)        0.302   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_15
    SLICE_X87Y100.A      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_34
    SLICE_X82Y100.A6     net (fanout=1)        0.351   XLXI_12/MUX1/XLXI_8/o2<3>
    SLICE_X82Y100.A      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       XLXI_12/MUX1/XLXI_8/XLXI_22
    SLICE_X78Y100.C6     net (fanout=2)        0.359   XLXN_67<31>
    SLICE_X78Y100.C      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_39/XLXI_34
    SLICE_X78Y100.D4     net (fanout=1)        0.331   M5/MUX1_DispData/XLXI_8/o3<3>
    SLICE_X78Y100.D      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_22
    SLICE_X79Y101.A5     net (fanout=15)       0.446   Disp_num<31>
    SLICE_X79Y101.A      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/AND19
    SLICE_X79Y101.D5     net (fanout=2)        0.489   M3/XLXI_2/HTS0/MSEG/XLXN_39
    SLICE_X79Y101.D      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/XLXI_32
    SLICE_X77Y101.C6     net (fanout=1)        0.359   M3/XLXI_2/HTS0/MSEG/XLXN_63
    SLICE_X77Y101.C      Tilo                  0.053   M3/XLXI_1/buffer<4>
                                                       M3/XLXI_4/Mmux_o451
    SLICE_X77Y101.B6     net (fanout=1)        0.128   M3/XLXN_14<4>
    SLICE_X77Y101.CLK    Tas                   0.019   M3/XLXI_1/buffer<4>
                                                       M3/XLXI_1/buffer_4_rstpot
                                                       M3/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      9.439ns (1.348ns logic, 8.091ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_1/buffer_2 (SLICE_X81Y100.B5), 12744 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_1/buffer_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.471ns (Levels of Logic = 21)
  Clock Path Skew:      -0.350ns (1.222 - 1.572)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_1/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y83.CQ     Tcko                  0.269   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X104Y79.A6     net (fanout=73)       0.607   SW_OK<4>
    SLICE_X104Y79.A      Tilo                  0.053   Ai<3>
                                                       XLXI_12/Mxor_Bo_3_xo<0>1
    SLICE_X104Y79.B5     net (fanout=2)        0.222   XLXI_12/Bo<3>
    SLICE_X104Y79.B      Tilo                  0.053   Ai<3>
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_1/XLXI_1
    SLICE_X105Y78.C4     net (fanout=4)        0.438   XLXI_12/ADD_32/XLXI_1/XLXN_3
    SLICE_X105Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_10
    SLICE_X105Y78.D4     net (fanout=1)        0.306   XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXN_3
    SLICE_X105Y78.D      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_16
    SLICE_X106Y84.A6     net (fanout=4)        0.532   XLXI_12/ADD_32/XLXN_2
    SLICE_X106Y84.A      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_10
    SLICE_X106Y84.B5     net (fanout=1)        0.202   XLXI_12/ADD_32/XLXI_10/XLXN_3
    SLICE_X106Y84.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_16
    SLICE_X88Y83.B6      net (fanout=1)        0.760   XLXI_12/ADD_32/XLXN_35
    SLICE_X88Y83.B       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_12
    SLICE_X88Y83.A4      net (fanout=8)        0.366   XLXI_12/ADD_32/XLXN_34
    SLICE_X88Y83.A       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_12
    SLICE_X86Y98.A5      net (fanout=1)        0.882   XLXI_12/ADD_32/XLXI_11/XLXN_19
    SLICE_X86Y98.A       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_17
    SLICE_X86Y98.B5      net (fanout=4)        0.243   XLXI_12/ADD_32/XLXN_21
    SLICE_X86Y98.B       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_12
    SLICE_X86Y99.B5      net (fanout=1)        0.312   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
    SLICE_X86Y99.B       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_17
    SLICE_X86Y99.C6      net (fanout=1)        0.135   XLXI_12/ADD_32/XLXI_8/XLXN_1
    SLICE_X86Y99.C       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_1/XLXI_2
    SLICE_X87Y100.B6     net (fanout=2)        0.348   XLXI_12/Sum<31>
    SLICE_X87Y100.B      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_32
    SLICE_X87Y100.A4     net (fanout=1)        0.302   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_15
    SLICE_X87Y100.A      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_34
    SLICE_X82Y100.A6     net (fanout=1)        0.351   XLXI_12/MUX1/XLXI_8/o2<3>
    SLICE_X82Y100.A      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       XLXI_12/MUX1/XLXI_8/XLXI_22
    SLICE_X78Y100.C6     net (fanout=2)        0.359   XLXN_67<31>
    SLICE_X78Y100.C      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_39/XLXI_34
    SLICE_X78Y100.D4     net (fanout=1)        0.331   M5/MUX1_DispData/XLXI_8/o3<3>
    SLICE_X78Y100.D      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_22
    SLICE_X78Y101.A6     net (fanout=15)       0.351   Disp_num<31>
    SLICE_X78Y101.A      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_46
                                                       M3/XLXI_2/HTS0/MSEG/AND18
    SLICE_X79Y100.D5     net (fanout=2)        0.347   M3/XLXI_2/HTS0/MSEG/XLXN_24
    SLICE_X79Y100.D      Tilo                  0.053   M3/XLXN_8<2>
                                                       M3/XLXI_2/HTS0/MSEG/XLXI_36
    SLICE_X81Y100.C4     net (fanout=1)        0.410   M3/XLXN_8<2>
    SLICE_X81Y100.CMUX   Tilo                  0.178   M3/XLXI_1/buffer<2>
                                                       M3/XLXI_4/Mmux_o231
    SLICE_X81Y100.B5     net (fanout=1)        0.194   M3/XLXN_14<2>
    SLICE_X81Y100.CLK    Tas                   0.019   M3/XLXI_1/buffer<2>
                                                       M3/XLXI_1/buffer_2_rstpot
                                                       M3/XLXI_1/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      9.471ns (1.473ns logic, 7.998ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_1/buffer_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.444ns (Levels of Logic = 21)
  Clock Path Skew:      -0.350ns (1.222 - 1.572)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_1/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y83.CQ     Tcko                  0.269   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X104Y79.A6     net (fanout=73)       0.607   SW_OK<4>
    SLICE_X104Y79.A      Tilo                  0.053   Ai<3>
                                                       XLXI_12/Mxor_Bo_3_xo<0>1
    SLICE_X104Y79.B5     net (fanout=2)        0.222   XLXI_12/Bo<3>
    SLICE_X104Y79.B      Tilo                  0.053   Ai<3>
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_1/XLXI_1
    SLICE_X105Y78.C4     net (fanout=4)        0.438   XLXI_12/ADD_32/XLXI_1/XLXN_3
    SLICE_X105Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_10
    SLICE_X105Y78.D4     net (fanout=1)        0.306   XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXN_3
    SLICE_X105Y78.D      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_16
    SLICE_X106Y84.A6     net (fanout=4)        0.532   XLXI_12/ADD_32/XLXN_2
    SLICE_X106Y84.A      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_10
    SLICE_X106Y84.B5     net (fanout=1)        0.202   XLXI_12/ADD_32/XLXI_10/XLXN_3
    SLICE_X106Y84.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_16
    SLICE_X88Y83.B6      net (fanout=1)        0.760   XLXI_12/ADD_32/XLXN_35
    SLICE_X88Y83.B       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_12
    SLICE_X88Y83.A4      net (fanout=8)        0.366   XLXI_12/ADD_32/XLXN_34
    SLICE_X88Y83.A       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_12
    SLICE_X86Y98.A5      net (fanout=1)        0.882   XLXI_12/ADD_32/XLXI_11/XLXN_19
    SLICE_X86Y98.A       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_17
    SLICE_X86Y98.B5      net (fanout=4)        0.243   XLXI_12/ADD_32/XLXN_21
    SLICE_X86Y98.B       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_12
    SLICE_X86Y99.B5      net (fanout=1)        0.312   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
    SLICE_X86Y99.B       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_17
    SLICE_X86Y99.C6      net (fanout=1)        0.135   XLXI_12/ADD_32/XLXI_8/XLXN_1
    SLICE_X86Y99.C       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_1/XLXI_2
    SLICE_X87Y100.B6     net (fanout=2)        0.348   XLXI_12/Sum<31>
    SLICE_X87Y100.B      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_32
    SLICE_X87Y100.A4     net (fanout=1)        0.302   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_15
    SLICE_X87Y100.A      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_34
    SLICE_X82Y100.A6     net (fanout=1)        0.351   XLXI_12/MUX1/XLXI_8/o2<3>
    SLICE_X82Y100.A      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       XLXI_12/MUX1/XLXI_8/XLXI_22
    SLICE_X82Y100.B5     net (fanout=2)        0.222   XLXN_67<31>
    SLICE_X82Y100.B      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_38/XLXI_34
    SLICE_X78Y100.D5     net (fanout=1)        0.441   M5/MUX1_DispData/XLXI_8/o2<3>
    SLICE_X78Y100.D      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_22
    SLICE_X78Y101.A6     net (fanout=15)       0.351   Disp_num<31>
    SLICE_X78Y101.A      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_46
                                                       M3/XLXI_2/HTS0/MSEG/AND18
    SLICE_X79Y100.D5     net (fanout=2)        0.347   M3/XLXI_2/HTS0/MSEG/XLXN_24
    SLICE_X79Y100.D      Tilo                  0.053   M3/XLXN_8<2>
                                                       M3/XLXI_2/HTS0/MSEG/XLXI_36
    SLICE_X81Y100.C4     net (fanout=1)        0.410   M3/XLXN_8<2>
    SLICE_X81Y100.CMUX   Tilo                  0.178   M3/XLXI_1/buffer<2>
                                                       M3/XLXI_4/Mmux_o231
    SLICE_X81Y100.B5     net (fanout=1)        0.194   M3/XLXN_14<2>
    SLICE_X81Y100.CLK    Tas                   0.019   M3/XLXI_1/buffer<2>
                                                       M3/XLXI_1/buffer_2_rstpot
                                                       M3/XLXI_1/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      9.444ns (1.473ns logic, 7.971ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_1/buffer_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.444ns (Levels of Logic = 21)
  Clock Path Skew:      -0.350ns (1.222 - 1.572)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_1/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y83.CQ     Tcko                  0.269   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X103Y78.B6     net (fanout=73)       0.616   SW_OK<4>
    SLICE_X103Y78.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_1/XLXN_7
                                                       XLXI_12/Mxor_Bo_1_xo<0>1
    SLICE_X103Y78.C6     net (fanout=2)        0.138   XLXI_12/Bo<1>
    SLICE_X103Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXI_1/XLXN_7
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_3/XLXI_1
    SLICE_X105Y78.C3     net (fanout=6)        0.486   XLXI_12/ADD_32/XLXI_1/XLXN_7
    SLICE_X105Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_10
    SLICE_X105Y78.D4     net (fanout=1)        0.306   XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXN_3
    SLICE_X105Y78.D      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_16
    SLICE_X106Y84.A6     net (fanout=4)        0.532   XLXI_12/ADD_32/XLXN_2
    SLICE_X106Y84.A      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_10
    SLICE_X106Y84.B5     net (fanout=1)        0.202   XLXI_12/ADD_32/XLXI_10/XLXN_3
    SLICE_X106Y84.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_16
    SLICE_X88Y83.B6      net (fanout=1)        0.760   XLXI_12/ADD_32/XLXN_35
    SLICE_X88Y83.B       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_12
    SLICE_X88Y83.A4      net (fanout=8)        0.366   XLXI_12/ADD_32/XLXN_34
    SLICE_X88Y83.A       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_12
    SLICE_X86Y98.A5      net (fanout=1)        0.882   XLXI_12/ADD_32/XLXI_11/XLXN_19
    SLICE_X86Y98.A       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_17
    SLICE_X86Y98.B5      net (fanout=4)        0.243   XLXI_12/ADD_32/XLXN_21
    SLICE_X86Y98.B       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_12
    SLICE_X86Y99.B5      net (fanout=1)        0.312   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
    SLICE_X86Y99.B       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_17
    SLICE_X86Y99.C6      net (fanout=1)        0.135   XLXI_12/ADD_32/XLXI_8/XLXN_1
    SLICE_X86Y99.C       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_1/XLXI_2
    SLICE_X87Y100.B6     net (fanout=2)        0.348   XLXI_12/Sum<31>
    SLICE_X87Y100.B      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_32
    SLICE_X87Y100.A4     net (fanout=1)        0.302   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_15
    SLICE_X87Y100.A      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_34
    SLICE_X82Y100.A6     net (fanout=1)        0.351   XLXI_12/MUX1/XLXI_8/o2<3>
    SLICE_X82Y100.A      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       XLXI_12/MUX1/XLXI_8/XLXI_22
    SLICE_X78Y100.C6     net (fanout=2)        0.359   XLXN_67<31>
    SLICE_X78Y100.C      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_39/XLXI_34
    SLICE_X78Y100.D4     net (fanout=1)        0.331   M5/MUX1_DispData/XLXI_8/o3<3>
    SLICE_X78Y100.D      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_22
    SLICE_X78Y101.A6     net (fanout=15)       0.351   Disp_num<31>
    SLICE_X78Y101.A      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_46
                                                       M3/XLXI_2/HTS0/MSEG/AND18
    SLICE_X79Y100.D5     net (fanout=2)        0.347   M3/XLXI_2/HTS0/MSEG/XLXN_24
    SLICE_X79Y100.D      Tilo                  0.053   M3/XLXN_8<2>
                                                       M3/XLXI_2/HTS0/MSEG/XLXI_36
    SLICE_X81Y100.C4     net (fanout=1)        0.410   M3/XLXN_8<2>
    SLICE_X81Y100.CMUX   Tilo                  0.178   M3/XLXI_1/buffer<2>
                                                       M3/XLXI_4/Mmux_o231
    SLICE_X81Y100.B5     net (fanout=1)        0.194   M3/XLXN_14<2>
    SLICE_X81Y100.CLK    Tas                   0.019   M3/XLXI_1/buffer<2>
                                                       M3/XLXI_1/buffer_2_rstpot
                                                       M3/XLXI_1/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      9.444ns (1.473ns logic, 7.971ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_1/buffer_7 (SLICE_X81Y101.B6), 24696 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_1/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.415ns (Levels of Logic = 21)
  Clock Path Skew:      -0.350ns (1.222 - 1.572)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y83.CQ     Tcko                  0.269   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X104Y79.A6     net (fanout=73)       0.607   SW_OK<4>
    SLICE_X104Y79.A      Tilo                  0.053   Ai<3>
                                                       XLXI_12/Mxor_Bo_3_xo<0>1
    SLICE_X104Y79.B5     net (fanout=2)        0.222   XLXI_12/Bo<3>
    SLICE_X104Y79.B      Tilo                  0.053   Ai<3>
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_1/XLXI_1
    SLICE_X105Y78.C4     net (fanout=4)        0.438   XLXI_12/ADD_32/XLXI_1/XLXN_3
    SLICE_X105Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_10
    SLICE_X105Y78.D4     net (fanout=1)        0.306   XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXN_3
    SLICE_X105Y78.D      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_16
    SLICE_X106Y84.A6     net (fanout=4)        0.532   XLXI_12/ADD_32/XLXN_2
    SLICE_X106Y84.A      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_10
    SLICE_X106Y84.B5     net (fanout=1)        0.202   XLXI_12/ADD_32/XLXI_10/XLXN_3
    SLICE_X106Y84.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_16
    SLICE_X88Y83.B6      net (fanout=1)        0.760   XLXI_12/ADD_32/XLXN_35
    SLICE_X88Y83.B       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_12
    SLICE_X88Y83.A4      net (fanout=8)        0.366   XLXI_12/ADD_32/XLXN_34
    SLICE_X88Y83.A       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_12
    SLICE_X86Y98.A5      net (fanout=1)        0.882   XLXI_12/ADD_32/XLXI_11/XLXN_19
    SLICE_X86Y98.A       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_17
    SLICE_X86Y98.B5      net (fanout=4)        0.243   XLXI_12/ADD_32/XLXN_21
    SLICE_X86Y98.B       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_12
    SLICE_X86Y99.B5      net (fanout=1)        0.312   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
    SLICE_X86Y99.B       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_17
    SLICE_X86Y99.C6      net (fanout=1)        0.135   XLXI_12/ADD_32/XLXI_8/XLXN_1
    SLICE_X86Y99.C       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_1/XLXI_2
    SLICE_X87Y100.B6     net (fanout=2)        0.348   XLXI_12/Sum<31>
    SLICE_X87Y100.B      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_32
    SLICE_X87Y100.A4     net (fanout=1)        0.302   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_15
    SLICE_X87Y100.A      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_34
    SLICE_X82Y100.A6     net (fanout=1)        0.351   XLXI_12/MUX1/XLXI_8/o2<3>
    SLICE_X82Y100.A      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       XLXI_12/MUX1/XLXI_8/XLXI_22
    SLICE_X78Y100.C6     net (fanout=2)        0.359   XLXN_67<31>
    SLICE_X78Y100.C      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_39/XLXI_34
    SLICE_X78Y100.D4     net (fanout=1)        0.331   M5/MUX1_DispData/XLXI_8/o3<3>
    SLICE_X78Y100.D      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_22
    SLICE_X79Y101.A5     net (fanout=15)       0.446   Disp_num<31>
    SLICE_X79Y101.A      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/AND19
    SLICE_X79Y101.C5     net (fanout=2)        0.491   M3/XLXI_2/HTS0/MSEG/XLXN_39
    SLICE_X79Y101.C      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/XLXI_41
    SLICE_X81Y101.C5     net (fanout=1)        0.306   M3/XLXN_8<7>
    SLICE_X81Y101.C      Tilo                  0.053   M3/XLXI_1/buffer<7>
                                                       M3/XLXI_4/Mmux_o621
    SLICE_X81Y101.B6     net (fanout=1)        0.128   M3/XLXN_14<7>
    SLICE_X81Y101.CLK    Tas                   0.019   M3/XLXI_1/buffer<7>
                                                       M3/XLXI_1/buffer_7_rstpot
                                                       M3/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      9.415ns (1.348ns logic, 8.067ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_1/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.388ns (Levels of Logic = 21)
  Clock Path Skew:      -0.350ns (1.222 - 1.572)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y83.CQ     Tcko                  0.269   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X104Y79.A6     net (fanout=73)       0.607   SW_OK<4>
    SLICE_X104Y79.A      Tilo                  0.053   Ai<3>
                                                       XLXI_12/Mxor_Bo_3_xo<0>1
    SLICE_X104Y79.B5     net (fanout=2)        0.222   XLXI_12/Bo<3>
    SLICE_X104Y79.B      Tilo                  0.053   Ai<3>
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_1/XLXI_1
    SLICE_X105Y78.C4     net (fanout=4)        0.438   XLXI_12/ADD_32/XLXI_1/XLXN_3
    SLICE_X105Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_10
    SLICE_X105Y78.D4     net (fanout=1)        0.306   XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXN_3
    SLICE_X105Y78.D      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_16
    SLICE_X106Y84.A6     net (fanout=4)        0.532   XLXI_12/ADD_32/XLXN_2
    SLICE_X106Y84.A      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_10
    SLICE_X106Y84.B5     net (fanout=1)        0.202   XLXI_12/ADD_32/XLXI_10/XLXN_3
    SLICE_X106Y84.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_16
    SLICE_X88Y83.B6      net (fanout=1)        0.760   XLXI_12/ADD_32/XLXN_35
    SLICE_X88Y83.B       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_12
    SLICE_X88Y83.A4      net (fanout=8)        0.366   XLXI_12/ADD_32/XLXN_34
    SLICE_X88Y83.A       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_12
    SLICE_X86Y98.A5      net (fanout=1)        0.882   XLXI_12/ADD_32/XLXI_11/XLXN_19
    SLICE_X86Y98.A       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_17
    SLICE_X86Y98.B5      net (fanout=4)        0.243   XLXI_12/ADD_32/XLXN_21
    SLICE_X86Y98.B       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_12
    SLICE_X86Y99.B5      net (fanout=1)        0.312   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
    SLICE_X86Y99.B       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_17
    SLICE_X86Y99.C6      net (fanout=1)        0.135   XLXI_12/ADD_32/XLXI_8/XLXN_1
    SLICE_X86Y99.C       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_1/XLXI_2
    SLICE_X87Y100.B6     net (fanout=2)        0.348   XLXI_12/Sum<31>
    SLICE_X87Y100.B      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_32
    SLICE_X87Y100.A4     net (fanout=1)        0.302   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_15
    SLICE_X87Y100.A      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_34
    SLICE_X82Y100.A6     net (fanout=1)        0.351   XLXI_12/MUX1/XLXI_8/o2<3>
    SLICE_X82Y100.A      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       XLXI_12/MUX1/XLXI_8/XLXI_22
    SLICE_X82Y100.B5     net (fanout=2)        0.222   XLXN_67<31>
    SLICE_X82Y100.B      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_38/XLXI_34
    SLICE_X78Y100.D5     net (fanout=1)        0.441   M5/MUX1_DispData/XLXI_8/o2<3>
    SLICE_X78Y100.D      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_22
    SLICE_X79Y101.A5     net (fanout=15)       0.446   Disp_num<31>
    SLICE_X79Y101.A      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/AND19
    SLICE_X79Y101.C5     net (fanout=2)        0.491   M3/XLXI_2/HTS0/MSEG/XLXN_39
    SLICE_X79Y101.C      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/XLXI_41
    SLICE_X81Y101.C5     net (fanout=1)        0.306   M3/XLXN_8<7>
    SLICE_X81Y101.C      Tilo                  0.053   M3/XLXI_1/buffer<7>
                                                       M3/XLXI_4/Mmux_o621
    SLICE_X81Y101.B6     net (fanout=1)        0.128   M3/XLXN_14<7>
    SLICE_X81Y101.CLK    Tas                   0.019   M3/XLXI_1/buffer<7>
                                                       M3/XLXI_1/buffer_7_rstpot
                                                       M3/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (1.348ns logic, 8.040ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/SW_OK_4 (FF)
  Destination:          M3/XLXI_1/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.388ns (Levels of Logic = 21)
  Clock Path Skew:      -0.350ns (1.222 - 1.572)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/SW_OK_4 to M3/XLXI_1/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y83.CQ     Tcko                  0.269   SW_OK<4>
                                                       M2/SW_OK_4
    SLICE_X103Y78.B6     net (fanout=73)       0.616   SW_OK<4>
    SLICE_X103Y78.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_1/XLXN_7
                                                       XLXI_12/Mxor_Bo_1_xo<0>1
    SLICE_X103Y78.C6     net (fanout=2)        0.138   XLXI_12/Bo<1>
    SLICE_X103Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXI_1/XLXN_7
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_3/XLXI_1
    SLICE_X105Y78.C3     net (fanout=6)        0.486   XLXI_12/ADD_32/XLXI_1/XLXN_7
    SLICE_X105Y78.C      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_10
    SLICE_X105Y78.D4     net (fanout=1)        0.306   XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXN_3
    SLICE_X105Y78.D      Tilo                  0.053   XLXI_12/ADD_32/XLXN_2
                                                       XLXI_12/ADD_32/XLXI_1/XLXI_5/XLXI_16
    SLICE_X106Y84.A6     net (fanout=4)        0.532   XLXI_12/ADD_32/XLXN_2
    SLICE_X106Y84.A      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_10
    SLICE_X106Y84.B5     net (fanout=1)        0.202   XLXI_12/ADD_32/XLXI_10/XLXN_3
    SLICE_X106Y84.B      Tilo                  0.053   XLXI_12/ADD_32/XLXI_3/XLXN_9
                                                       XLXI_12/ADD_32/XLXI_10/XLXI_16
    SLICE_X88Y83.B6      net (fanout=1)        0.760   XLXI_12/ADD_32/XLXN_35
    SLICE_X88Y83.B       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_12
    SLICE_X88Y83.A4      net (fanout=8)        0.366   XLXI_12/ADD_32/XLXN_34
    SLICE_X88Y83.A       Tilo                  0.053   XLXI_12/ADD_32/XLXN_34
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_12
    SLICE_X86Y98.A5      net (fanout=1)        0.882   XLXI_12/ADD_32/XLXI_11/XLXN_19
    SLICE_X86Y98.A       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_11/XLXI_17
    SLICE_X86Y98.B5      net (fanout=4)        0.243   XLXI_12/ADD_32/XLXN_21
    SLICE_X86Y98.B       Tilo                  0.053   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_12
    SLICE_X86Y99.B5      net (fanout=1)        0.312   XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXN_19
    SLICE_X86Y99.B       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_5/XLXI_17
    SLICE_X86Y99.C6      net (fanout=1)        0.135   XLXI_12/ADD_32/XLXI_8/XLXN_1
    SLICE_X86Y99.C       Tilo                  0.053   XLXI_12/Sum<30>
                                                       XLXI_12/ADD_32/XLXI_8/XLXI_1/XLXI_2
    SLICE_X87Y100.B6     net (fanout=2)        0.348   XLXI_12/Sum<31>
    SLICE_X87Y100.B      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_32
    SLICE_X87Y100.A4     net (fanout=1)        0.302   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_15
    SLICE_X87Y100.A      Tilo                  0.053   XLXI_12/MUX1/XLXI_8/XLXI_38/XLXN_30
                                                       XLXI_12/MUX1/XLXI_8/XLXI_38/XLXI_34
    SLICE_X82Y100.A6     net (fanout=1)        0.351   XLXI_12/MUX1/XLXI_8/o2<3>
    SLICE_X82Y100.A      Tilo                  0.053   M5/MUX1_DispData/XLXI_8/o2<3>
                                                       XLXI_12/MUX1/XLXI_8/XLXI_22
    SLICE_X78Y100.C6     net (fanout=2)        0.359   XLXN_67<31>
    SLICE_X78Y100.C      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_39/XLXI_34
    SLICE_X78Y100.D4     net (fanout=1)        0.331   M5/MUX1_DispData/XLXI_8/o3<3>
    SLICE_X78Y100.D      Tilo                  0.053   Disp_num<31>
                                                       M5/MUX1_DispData/XLXI_8/XLXI_22
    SLICE_X79Y101.A5     net (fanout=15)       0.446   Disp_num<31>
    SLICE_X79Y101.A      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/AND19
    SLICE_X79Y101.C5     net (fanout=2)        0.491   M3/XLXI_2/HTS0/MSEG/XLXN_39
    SLICE_X79Y101.C      Tilo                  0.053   M3/XLXI_2/HTS0/MSEG/XLXN_63
                                                       M3/XLXI_2/HTS0/MSEG/XLXI_41
    SLICE_X81Y101.C5     net (fanout=1)        0.306   M3/XLXN_8<7>
    SLICE_X81Y101.C      Tilo                  0.053   M3/XLXI_1/buffer<7>
                                                       M3/XLXI_4/Mmux_o621
    SLICE_X81Y101.B6     net (fanout=1)        0.128   M3/XLXN_14<7>
    SLICE_X81Y101.CLK    Tas                   0.019   M3/XLXI_1/buffer<7>
                                                       M3/XLXI_1/buffer_7_rstpot
                                                       M3/XLXI_1/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (1.348ns logic, 8.040ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M3/XLXI_1/buffer_1 (SLICE_X76Y98.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/XLXI_1/buffer_2 (FF)
  Destination:          M3/XLXI_1/buffer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.236ns (0.753 - 0.517)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/XLXI_1/buffer_2 to M3/XLXI_1/buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y100.BQ     Tcko                  0.100   M3/XLXI_1/buffer<2>
                                                       M3/XLXI_1/buffer_2
    SLICE_X76Y98.A6      net (fanout=2)        0.287   M3/XLXI_1/buffer<2>
    SLICE_X76Y98.CLK     Tah         (-Th)     0.059   M3/XLXI_1/buffer<1>
                                                       M3/XLXI_1/buffer_1_rstpot
                                                       M3/XLXI_1/buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.041ns logic, 0.287ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_1/buffer_59 (SLICE_X70Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/XLXI_1/buffer_60 (FF)
  Destination:          M3/XLXI_1/buffer_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/XLXI_1/buffer_60 to M3/XLXI_1/buffer_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y73.CQ      Tcko                  0.100   M3/XLXI_1/buffer<60>
                                                       M3/XLXI_1/buffer_60
    SLICE_X70Y73.A6      net (fanout=2)        0.067   M3/XLXI_1/buffer<60>
    SLICE_X70Y73.CLK     Tah         (-Th)     0.059   M3/XLXI_1/buffer<59>
                                                       M3/XLXI_1/buffer_59_rstpot
                                                       M3/XLXI_1/buffer_59
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.041ns logic, 0.067ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_1/state_FSM_FFd1 (SLICE_X38Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/XLXI_1/shift_count_5 (FF)
  Destination:          M3/XLXI_1/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/XLXI_1/shift_count_5 to M3/XLXI_1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y81.CQ      Tcko                  0.100   M3/XLXI_1/shift_count<5>
                                                       M3/XLXI_1/shift_count_5
    SLICE_X38Y81.B6      net (fanout=4)        0.087   M3/XLXI_1/shift_count<5>
    SLICE_X38Y81.CLK     Tah         (-Th)     0.059   M3/XLXI_1/state_FSM_FFd2
                                                       M3/XLXI_1/state_FSM_FFd1-In11
                                                       M3/XLXI_1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.041ns logic, 0.087ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X47Y81.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X47Y81.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    9.904|    3.374|    4.242|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 431512 paths, 0 nets, and 4474 connections

Design statistics:
   Minimum period:   9.904ns{1}   (Maximum frequency: 100.969MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 22 15:43:36 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 484 MB



