
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.643;
1.643
set RST_NAME "reset";
reset
set TOP_MOD_NAME "network_4_8_12_16_30_16";
network_4_8_12_16_30_16
set SRC_FILE "network_4_8_12_16_30_16.sv";
network_4_8_12_16_30_16.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./network_4_8_12_16_30_16.sv
Compiling source file ./network_4_8_12_16_30_16.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'network_4_8_12_16_30_16'.
Information: Building the design 'layer1_8_4_8_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mvm_controlpath_layer1_8_4_8_16'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:547: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:588: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:604: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:596: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:596: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:622: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 511 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           527            |     no/auto      |
===============================================

Statistics for case statements in always block at line 616 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           619            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine mvm_controlpath_layer1_8_4_8_16 line 511 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_state_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     s_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_W_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_B_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      en_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_X_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    accum_src_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cntr_x_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     sel_out_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mvm_datapath_layer1_8_4_8_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mvm_controlpath_layer2_12_8_6_16'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1047: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1088: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1104: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1096: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1096: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1122: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 1011 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1027           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1116 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1119           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine mvm_controlpath_layer2_12_8_6_16 line 1011 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_state_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     s_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_W_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_B_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      en_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_X_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    accum_src_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cntr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     sel_out_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mvm_datapath_layer2_12_8_6_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mvm_controlpath_layer3_16_12_16_16'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1977: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2018: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2034: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2026: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2026: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2052: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 1941 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1957           |     no/auto      |
===============================================

Statistics for case statements in always block at line 2046 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2049           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine mvm_controlpath_layer3_16_12_16_16 line 1941 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_state_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     s_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_W_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_B_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      en_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_X_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    accum_src_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cntr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     sel_out_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mvm_datapath_layer3_16_12_16_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:165: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 160 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom0 line 160 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:274: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 272 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           273            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom0 line 272 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:178: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:179: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 174 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           175            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom1 line 174 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:285: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 283 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           284            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom1 line 283 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:190: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 188 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom2 line 188 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom2'. (HDL-193)

Statistics for case statements in always block at line 294 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           295            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom2 line 294 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:204: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:206: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:207: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 202 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           203            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom3 line 202 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom3'. (HDL-193)

Statistics for case statements in always block at line 305 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           306            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom3 line 305 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:219: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:220: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:221: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 216 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom4 line 216 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom4'. (HDL-193)

Statistics for case statements in always block at line 316 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           317            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom4 line 316 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:234: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:235: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 230 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           231            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom5 line 230 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom5'. (HDL-193)

Statistics for case statements in always block at line 327 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           328            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom5 line 327 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom6'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:249: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 244 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           245            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom6 line 244 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom6'. (HDL-193)

Statistics for case statements in always block at line 338 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           339            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom6 line 338 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom7'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:262: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:263: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 258 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           259            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom7 line 258 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom7'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:351: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 349 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           350            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom7 line 349 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux1layer1_8_4_8_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'mvm_datapath_layer1_8_4_8_16' with
	the parameters "16,4,2". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:55: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:57: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4_LOGSIZE2 line 54 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================
|         block name/line          | Inputs | Outputs | # sel inputs | MB |
===========================================================================
| memory_WIDTH16_SIZE4_LOGSIZE2/55 |   4    |   16    |      2       | N  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:660: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:664: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:665: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:667: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:671: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:673: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:674: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 658 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           659            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom0 line 658 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:816: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 814 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           815            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom0 line 814 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:688: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:693: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:694: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:696: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:697: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:700: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 684 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           685            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom1 line 684 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:829: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 826 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           827            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom1 line 826 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:715: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:716: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:717: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:720: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:724: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:726: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:727: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 710 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           711            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom2 line 710 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:840: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:841: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 838 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           839            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom2 line 838 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:738: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:739: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:741: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:746: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:748: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:752: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 736 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           737            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom3 line 736 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:852: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:853: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 850 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           851            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom3 line 850 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:764: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:765: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:769: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:770: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:772: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:773: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:774: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:777: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:779: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 762 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           763            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom4 line 762 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:865: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 862 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           863            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom4 line 862 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:790: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:792: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:795: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:796: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:797: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:798: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:800: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:801: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:802: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:803: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:804: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:805: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 788 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           789            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom5 line 788 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:877: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 874 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           875            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom5 line 874 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux1layer2_12_8_6_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'mvm_datapath_layer2_12_8_6_16' with
	the parameters "16,8,3". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:55: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:57: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8_LOGSIZE3 line 54 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================
|         block name/line          | Inputs | Outputs | # sel inputs | MB |
===========================================================================
| memory_WIDTH16_SIZE8_LOGSIZE3/55 |   8    |   16    |      3       | N  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1161: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1171: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1158 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1159           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom0 line 1158 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1512: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1510 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1511           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom0 line 1510 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1190: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1180 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1181           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom1 line 1180 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom1'. (HDL-193)

Statistics for case statements in always block at line 1521 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1522           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom1 line 1521 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1205: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1207: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1212: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1213: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1202 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1203           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom2 line 1202 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom2'. (HDL-193)

Statistics for case statements in always block at line 1532 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1533           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom2 line 1532 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1228: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1229: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1231: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1232: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1235: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1224 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1225           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom3 line 1224 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom3'. (HDL-193)

Statistics for case statements in always block at line 1543 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1544           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom3 line 1543 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1249: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1250: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1252: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1254: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1255: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1256: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1257: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1246 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1247           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom4 line 1246 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1556: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1554 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1555           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom4 line 1554 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1271: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1275: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1277: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1278: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1280: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1281: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1268 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1269           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom5 line 1268 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1567: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1565 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1566           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom5 line 1565 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom6'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1292: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1296: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1300: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1302: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1290 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1291           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom6 line 1290 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom6'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1578: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1576 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1577           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom6 line 1576 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom7'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1314: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1320: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1323: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1325: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1312 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1313           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom7 line 1312 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom7'. (HDL-193)

Statistics for case statements in always block at line 1587 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1588           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom7 line 1587 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom8'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1336: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1337: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1342: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1344: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1345: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1347: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1334 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1335           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom8 line 1334 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom8'. (HDL-193)

Statistics for case statements in always block at line 1598 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1599           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom8 line 1598 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom9'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1360: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1356 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1357           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom9 line 1356 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom9'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1611: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1609 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1610           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom9 line 1609 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom10'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1381: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1382: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1384: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1388: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1389: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1390: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1378 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1379           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom10 line 1378 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom10'. (HDL-193)

Statistics for case statements in always block at line 1620 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1621           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom10 line 1620 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom11'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1402: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1408: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1411: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1412: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1413: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1400 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1401           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom11 line 1400 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom11'. (HDL-193)

Statistics for case statements in always block at line 1631 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1632           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom11 line 1631 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom12'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1426: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1427: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1433: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1434: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1422 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1423           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom12 line 1422 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom12'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1644: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1642 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1643           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom12 line 1642 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom13'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1447: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1448: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1456: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1457: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1444 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1445           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom13 line 1444 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom13'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1655: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1653 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1654           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom13 line 1653 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom14'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1471: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1473: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1474: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1476: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1477: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1478: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1466 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1467           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom14 line 1466 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom14'. (HDL-193)

Statistics for case statements in always block at line 1664 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1665           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom14 line 1664 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom15'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1490: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1491: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1494: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1495: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1497: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1498: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1499: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1488 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1489           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom15 line 1488 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom15'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1677: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1675 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1676           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom15 line 1675 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux1layer3_16_12_16_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'mvm_datapath_layer3_16_12_16_16' with
	the parameters "16,12,4". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:55: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:57: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12_LOGSIZE4 line 54 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mult'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ff'. (HDL-193)

Inferred memory devices in process
	in routine ff line 30 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'adder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:78: unsigned to signed assignment occurs. (VER-318)
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 19 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'memory_WIDTH16_SIZE12_LOGSIZE4'
  Processing 'mux1layer3_16_12_16_16'
  Processing 'ff_0'
  Processing 'mux_0'
  Processing 'adder_0'
  Processing 'mult_0'
  Processing 'mac_0'
  Processing 'layer3_16_12_16_16_B_rom15'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom15'
  Processing 'layer3_16_12_16_16_B_rom14'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom14'
  Processing 'layer3_16_12_16_16_B_rom13'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom13'
  Processing 'layer3_16_12_16_16_B_rom12'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom12'
  Processing 'layer3_16_12_16_16_B_rom11'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom11'
  Processing 'layer3_16_12_16_16_B_rom10'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom10'
  Processing 'layer3_16_12_16_16_B_rom9'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom9'
  Processing 'layer3_16_12_16_16_B_rom8'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom8'
  Processing 'layer3_16_12_16_16_B_rom7'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom7'
  Processing 'layer3_16_12_16_16_B_rom6'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom6'
  Processing 'layer3_16_12_16_16_B_rom5'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom5'
  Processing 'layer3_16_12_16_16_B_rom4'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom4'
  Processing 'layer3_16_12_16_16_B_rom3'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom3'
  Processing 'layer3_16_12_16_16_B_rom2'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom2'
  Processing 'layer3_16_12_16_16_B_rom1'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom1'
  Processing 'layer3_16_12_16_16_B_rom0'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom0'
  Processing 'mvm_datapath_layer3_16_12_16_16'
  Processing 'mvm_controlpath_layer3_16_12_16_16'
Information: The register 'en_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'next_state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16'
  Processing 'memory_WIDTH16_SIZE8_LOGSIZE3'
  Processing 'mux1layer2_12_8_6_16'
  Processing 'layer2_12_8_6_16_B_rom5'
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W_rom5'
  Processing 'layer2_12_8_6_16_B_rom4'
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W_rom4'
  Processing 'layer2_12_8_6_16_B_rom3'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W_rom3'
  Processing 'layer2_12_8_6_16_B_rom2'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W_rom2'
  Processing 'layer2_12_8_6_16_B_rom1'
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W_rom1'
  Processing 'layer2_12_8_6_16_B_rom0'
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16_W_rom0'
  Processing 'mvm_datapath_layer2_12_8_6_16'
  Processing 'mvm_controlpath_layer2_12_8_6_16'
Information: The register 'en_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'next_state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_6_16'
  Processing 'memory_WIDTH16_SIZE4_LOGSIZE2'
  Processing 'mux1layer1_8_4_8_16'
  Processing 'layer1_8_4_8_16_B_rom7'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom7'
  Processing 'layer1_8_4_8_16_B_rom6'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom6'
  Processing 'layer1_8_4_8_16_B_rom5'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom5'
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B_rom4'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom4'
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B_rom3'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom3'
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B_rom2'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom2'
  Processing 'layer1_8_4_8_16_B_rom1'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom1'
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_B_rom0'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16_W_rom0'
  Processing 'mvm_datapath_layer1_8_4_8_16'
  Processing 'mvm_controlpath_layer1_8_4_8_16'
Information: The register 'cntr_x_reg[3]' will be removed. (OPT-1207)
Information: The register 'en_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'next_state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_8_16'
  Processing 'network_4_8_12_16_30_16'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'adder_1_DW01_add_0'
  Processing 'adder_2_DW01_add_0'
  Processing 'adder_3_DW01_add_0'
  Processing 'adder_4_DW01_add_0'
  Processing 'adder_5_DW01_add_0'
  Processing 'adder_6_DW01_add_0'
  Processing 'adder_7_DW01_add_0'
  Processing 'adder_8_DW01_add_0'
  Processing 'adder_9_DW01_add_0'
  Processing 'adder_10_DW01_add_0'
  Processing 'adder_11_DW01_add_0'
  Processing 'adder_12_DW01_add_0'
  Processing 'adder_13_DW01_add_0'
  Processing 'adder_14_DW01_add_0'
  Processing 'adder_15_DW01_add_0'
  Processing 'adder_16_DW01_add_0'
  Mapping 'mvm_controlpath_layer3_16_12_16_16_DW_cmp_0'
  Processing 'mvm_controlpath_layer3_16_12_16_16_DW01_inc_0'
  Processing 'mvm_controlpath_layer3_16_12_16_16_DW01_inc_1'
  Mapping 'mvm_controlpath_layer3_16_12_16_16_DW_cmp_1'
  Processing 'mvm_controlpath_layer3_16_12_16_16_DW01_inc_2'
  Processing 'adder_17_DW01_add_0'
  Processing 'adder_18_DW01_add_0'
  Processing 'adder_19_DW01_add_0'
  Processing 'adder_20_DW01_add_0'
  Processing 'adder_21_DW01_add_0'
  Processing 'adder_22_DW01_add_0'
  Processing 'mvm_controlpath_layer2_12_8_6_16_DW01_inc_0'
  Processing 'mvm_controlpath_layer2_12_8_6_16_DW01_inc_1'
  Processing 'adder_23_DW01_add_0'
  Processing 'adder_24_DW01_add_0'
  Processing 'adder_25_DW01_add_0'
  Processing 'adder_26_DW01_add_0'
  Processing 'adder_27_DW01_add_0'
  Processing 'adder_28_DW01_add_0'
  Processing 'adder_29_DW01_add_0'
  Processing 'adder_0_DW01_add_0'
  Mapping 'mult_1_DW_mult_tc_0'
  Mapping 'mult_2_DW_mult_tc_0'
  Mapping 'mult_3_DW_mult_tc_0'
  Mapping 'mult_4_DW_mult_tc_0'
  Mapping 'mult_5_DW_mult_tc_0'
  Mapping 'mult_6_DW_mult_tc_0'
  Mapping 'mult_7_DW_mult_tc_0'
  Mapping 'mult_8_DW_mult_tc_0'
  Mapping 'mult_9_DW_mult_tc_0'
  Mapping 'mult_10_DW_mult_tc_0'
  Mapping 'mult_11_DW_mult_tc_0'
  Mapping 'mult_12_DW_mult_tc_0'
  Mapping 'mult_13_DW_mult_tc_0'
  Mapping 'mult_14_DW_mult_tc_0'
  Mapping 'mult_15_DW_mult_tc_0'
  Mapping 'mult_16_DW_mult_tc_0'
  Mapping 'mult_17_DW_mult_tc_0'
  Mapping 'mult_18_DW_mult_tc_0'
  Mapping 'mult_19_DW_mult_tc_0'
  Mapping 'mult_20_DW_mult_tc_0'
  Mapping 'mult_21_DW_mult_tc_0'
  Mapping 'mult_22_DW_mult_tc_0'
  Mapping 'mult_23_DW_mult_tc_0'
  Mapping 'mult_24_DW_mult_tc_0'
  Mapping 'mult_25_DW_mult_tc_0'
  Mapping 'mult_26_DW_mult_tc_0'
  Mapping 'mult_27_DW_mult_tc_0'
  Mapping 'mult_28_DW_mult_tc_0'
  Mapping 'mult_29_DW_mult_tc_0'
  Mapping 'mult_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'mvm_controlpath_layer3_16_12_16_16'. (DDB-72)
Information: The register 'mod2/cp/cntr_x_reg[4]' will be removed. (OPT-1207)
Information: The register 'mod3/cp/cntr_x_reg[5]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   37094.2      2.17     899.8    8823.3                          
    0:00:12   37094.2      2.17     899.8    8823.3                          
    0:00:12   37260.7      1.94     347.1    7195.6                          
    0:00:12   37292.4      1.94     314.8    6262.7                          
    0:00:12   37316.6      1.94     302.4    5681.8                          
    0:00:12   37332.6      1.94     302.4    4710.7                          
    0:00:16   37906.1      0.35      19.3    1213.2                          
    0:00:16   37905.8      0.35      19.3    1213.2                          
    0:00:16   37905.8      0.35      19.3    1213.2                          
    0:00:16   37904.7      0.35      19.3    1211.4                          
    0:00:16   37904.7      0.35      19.3    1211.4                          
    0:00:20   33400.6      0.35      14.6       1.0                          
    0:00:20   33402.9      0.35      14.4       1.0                          
    0:00:21   33404.3      0.34      14.2       1.0                          
    0:00:21   33407.2      0.33      14.0       1.0                          
    0:00:22   33409.3      0.33      13.9       1.0                          
    0:00:22   33409.6      0.33      13.8       1.0                          
    0:00:22   33413.3      0.33      13.7       1.0                          
    0:00:22   33418.4      0.33      13.6       1.0                          
    0:00:22   33421.6      0.33      13.5       1.0                          
    0:00:23   33421.8      0.33      13.4       1.0                          
    0:00:23   33424.0      0.32      13.2       1.0                          
    0:00:23   33435.9      0.31      13.1       1.0                          
    0:00:23   33446.0      0.31      13.0       1.0                          
    0:00:23   33468.1      0.31      12.9       1.0                          
    0:00:23   33469.4      0.31      12.9       1.0                          
    0:00:23   33481.4      0.31      12.7       1.0                          
    0:00:24   33505.9      0.30      12.5       1.0                          
    0:00:24   33505.9      0.30      12.5       1.0                          
    0:00:24   33505.9      0.30      12.5       1.0                          
    0:00:24   33506.7      0.30      12.5       0.0                          
    0:00:24   33506.7      0.30      12.5       0.0                          
    0:00:24   33506.7      0.30      12.5       0.0                          
    0:00:24   33506.7      0.30      12.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   33506.7      0.30      12.5       0.0                          
    0:00:24   33539.1      0.30      12.3      47.7 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:24   33550.0      0.30      12.1      47.7 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:24   33592.3      0.29      11.8     143.9 mod1/datapath/mac7/pipe/out_reg[15]/D
    0:00:24   33613.9      0.28      11.6     143.9 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:24   33641.6      0.28      11.4     168.1 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:25   33660.7      0.28      11.2     191.7 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:25   33675.9      0.27      11.0     191.7 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:25   33705.4      0.27      10.8     215.9 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:25   33715.2      0.27      10.7     215.9 mod3/datapath/mac1/pipe/out_reg[15]/D
    0:00:25   33732.8      0.26      10.5     215.9 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:25   33741.8      0.26      10.4     215.9 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:25   33766.6      0.26      10.2     239.4 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:25   33779.1      0.26      10.1     239.4 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:25   33800.1      0.25       9.9     239.4 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:25   33838.4      0.25       9.6     262.9 mod1/datapath/mac6/pipe/out_reg[15]/D
    0:00:25   33861.8      0.25       9.4     262.9 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:26   33877.0      0.25       9.3     262.9 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:26   33895.8      0.24       9.2     262.9 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:26   33904.9      0.24       9.1     262.9 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:26   33921.4      0.24       8.9     262.9 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:26   33945.9      0.23       8.7     262.9 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:26   33961.0      0.23       8.6     262.9 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:26   33978.8      0.23       8.5     287.2 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:26   33986.8      0.23       8.4     287.2 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:26   33998.0      0.23       8.3     287.2 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:26   34007.3      0.23       8.2     287.2 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:26   34025.1      0.22       8.1     311.4 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:26   34035.2      0.22       8.1     311.4 mod1/datapath/mac7/pipe/out_reg[15]/D
    0:00:26   34050.4      0.22       8.0     311.4 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:27   34062.9      0.22       7.9     311.4 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:27   34084.2      0.22       7.9     335.6 mod1/datapath/mac6/pipe/out_reg[15]/D
    0:00:27   34094.3      0.21       7.8     335.6 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:27   34102.0      0.21       7.7     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:27   34109.2      0.21       7.7     335.6 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:27   34120.1      0.21       7.6     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:27   34127.5      0.21       7.6     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:27   34135.0      0.21       7.6     335.6 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:27   34154.4      0.20       7.5     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:27   34174.9      0.20       7.4     335.6 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:27   34186.1      0.20       7.4     335.6 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:27   34190.8      0.20       7.4     335.6 mod3/datapath/mac12/pipe/out_reg[15]/D
    0:00:27   34208.4      0.20       7.3     335.6 mod2/datapath/mac2/pipe/out_reg[15]/D
    0:00:27   34217.2      0.20       7.3     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:28   34240.1      0.20       7.2     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:28   34251.0      0.20       7.2     335.6 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:28   34264.3      0.19       7.1     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:28   34273.3      0.19       7.1     335.6 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:28   34288.2      0.19       7.0     335.6 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:28   34295.9      0.19       7.0     335.6 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:28   34306.0      0.19       6.9     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:28   34316.9      0.18       6.9     335.6 mod1/datapath/mac6/pipe/out_reg[15]/D
    0:00:28   34326.5      0.18       6.9     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:28   34341.1      0.18       6.8     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:28   34351.0      0.18       6.8     335.6 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:28   34356.0      0.18       6.8     335.6 mod3/datapath/mac1/pipe/out_reg[15]/D
    0:00:28   34362.9      0.18       6.7     335.6 mod1/datapath/mac7/pipe/out_reg[15]/D
    0:00:28   34369.6      0.18       6.7     335.6 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:28   34378.1      0.18       6.7     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:29   34382.1      0.18       6.7     335.6 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:29   34389.0      0.18       6.7     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:29   34397.8      0.18       6.6     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:29   34407.4      0.17       6.6     335.6 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:29   34421.2      0.17       6.5     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:29   34430.2      0.17       6.5     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:29   34440.6      0.17       6.4     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:29   34452.1      0.17       6.4     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:29   34460.6      0.17       6.4     335.6 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:29   34469.3      0.17       6.3     335.6 mod2/datapath/mac2/pipe/out_reg[15]/D
    0:00:29   34485.3      0.17       6.3     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:29   34498.6      0.16       6.2     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:29   34501.5      0.16       6.2     335.6 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:29   34507.6      0.16       6.2     335.6 mod1/datapath/mac6/pipe/out_reg[15]/D
    0:00:29   34514.0      0.16       6.2     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:29   34518.8      0.16       6.1     335.6 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:30   34531.6      0.16       6.1     335.6 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:30   34544.6      0.16       6.0     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:30   34550.2      0.16       6.0     335.6 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:30   34557.4      0.15       6.0     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:30   34568.6      0.15       6.0     335.6 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:30   34578.4      0.15       5.9     335.6 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:30   34580.5      0.15       5.9     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:30   34589.3      0.15       5.9     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:30   34594.1      0.15       5.9     335.6 mod2/datapath/mac4/pipe/out_reg[15]/D
    0:00:30   34601.8      0.15       5.9     335.6 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:30   34612.2      0.15       5.8     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:30   34625.5      0.15       5.8     335.6 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:30   34639.6      0.15       5.7     335.6 mod3/datapath/mac1/pipe/out_reg[15]/D
    0:00:31   34642.8      0.15       5.7     335.6 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:31   34648.4      0.15       5.7     335.6 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:31   34655.0      0.15       5.7     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:31   34657.9      0.14       5.7     335.6 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:31   34660.6      0.14       5.7     335.6 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:31   34670.4      0.14       5.6     335.6 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:31   34673.1      0.14       5.6     335.6 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:31   34684.5      0.14       5.6     335.6 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:31   34695.4      0.14       5.5     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:31   34704.0      0.14       5.5     335.6 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:31   34707.1      0.14       5.5     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:31   34713.8      0.14       5.4     335.6 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:31   34717.5      0.14       5.4     335.6 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:32   34723.1      0.13       5.4     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:32   34730.8      0.13       5.4     335.6 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:32   34735.1      0.13       5.3     335.6 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:32   34741.2      0.13       5.3     335.6 mod2/datapath/mac2/pipe/out_reg[15]/D
    0:00:32   34748.6      0.13       5.3     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:32   34756.4      0.13       5.3     335.6 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:32   34765.4      0.13       5.2     335.6 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:32   34776.8      0.13       5.2     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:32   34786.1      0.13       5.1     335.6 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:32   34793.9      0.13       5.1     335.6 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:32   34802.1      0.12       5.1     335.6 mod3/datapath/mac1/pipe/out_reg[15]/D
    0:00:32   34808.0      0.12       5.1     335.6 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:32   34810.4      0.12       5.1     335.6 mod1/datapath/mac7/pipe/out_reg[15]/D
    0:00:32   34820.7      0.12       5.0     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:32   34822.6      0.12       5.0     335.6 mod3/datapath/mac12/pipe/out_reg[15]/D
    0:00:32   34827.4      0.12       5.0     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:32   34828.2      0.12       5.0     335.6 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:33   34830.8      0.12       5.0     335.6 mod3/datapath/mac12/pipe/out_reg[15]/D
    0:00:33   34840.7      0.12       5.0     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:33   34845.2      0.12       4.9     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:33   34856.4      0.12       4.9     335.6 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:33   34869.4      0.12       4.9     335.6 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:33   34870.2      0.12       4.9     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:33   34876.3      0.12       4.9     335.6 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:33   34889.4      0.12       4.8     335.6 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:33   34898.9      0.11       4.8     335.6 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:33   34903.7      0.11       4.8     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:33   34920.7      0.11       4.7     335.6 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:33   34926.1      0.11       4.7     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:33   34932.4      0.11       4.7     335.6 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:33   34933.2      0.11       4.7     335.6 mod1/datapath/mac6/pipe/out_reg[15]/D
    0:00:33   34937.2      0.11       4.7     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:34   34944.2      0.11       4.6     335.6 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:34   34946.0      0.11       4.6     335.6 mod1/datapath/mac6/pipe/out_reg[15]/D
    0:00:34   34951.3      0.11       4.6     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:34   34955.1      0.11       4.6     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:34   34958.3      0.11       4.6     335.6 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:34   34963.0      0.11       4.6     335.6 mod1/datapath/mac7/pipe/out_reg[15]/D
    0:00:34   34966.8      0.11       4.6     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:34   34975.8      0.10       4.6     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:34   34974.7      0.10       4.6     335.6 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:34   34977.9      0.10       4.5     335.6 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:34   34983.0      0.10       4.5     335.6 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:34   34982.7      0.10       4.5     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:34   34983.5      0.10       4.5     335.6 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:34   34993.9      0.10       4.4     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:34   34999.7      0.10       4.4     335.6 mod1/datapath/mac7/pipe/out_reg[15]/D
    0:00:35   35002.4      0.10       4.4     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:35   35007.5      0.10       4.4     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:35   35008.0      0.10       4.4     335.6 mod2/datapath/mac4/pipe/out_reg[15]/D
    0:00:35   35010.1      0.10       4.4     335.6 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:35   35019.2      0.10       4.4     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:35   35019.2      0.10       4.4     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:35   35025.3      0.10       4.3     335.6 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:35   35031.1      0.10       4.3     335.6 mod2/datapath/mac2/pipe/out_reg[15]/D
    0:00:35   35031.4      0.10       4.3     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:35   35034.1      0.10       4.3     335.6 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:35   35033.3      0.10       4.3     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:35   35042.8      0.09       4.3     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:35   35050.0      0.09       4.2     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:35   35054.5      0.09       4.2     335.6 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:36   35068.1      0.09       4.2     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:36   35072.1      0.09       4.2     335.6 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:36   35072.1      0.09       4.2     335.6 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:36   35078.2      0.09       4.2     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:36   35083.3      0.09       4.2     335.6 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:36   35089.4      0.09       4.1     335.6 mod3/datapath/mac12/pipe/out_reg[15]/D
    0:00:36   35093.1      0.09       4.1     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:36   35101.9      0.09       4.1     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:36   35102.4      0.09       4.1     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:36   35107.2      0.09       4.1     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:36   35109.1      0.09       4.1     335.6 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:36   35109.1      0.09       4.1     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:36   35113.6      0.09       4.1     335.6 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:36   35116.5      0.09       4.1     335.6 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:36   35121.3      0.09       4.0     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:36   35125.6      0.09       4.0     335.6 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:37   35139.1      0.09       4.0     335.6 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:37   35139.7      0.09       4.0     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:37   35147.9      0.08       4.0     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:37   35147.1      0.08       4.0     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:37   35152.7      0.08       3.9     335.6 mod3/datapath/mac12/pipe/out_reg[15]/D
    0:00:37   35155.4      0.08       3.9     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:37   35161.5      0.08       3.9     335.6 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:37   35163.1      0.08       3.9     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:37   35163.9      0.08       3.9     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:37   35163.9      0.08       3.9     335.6 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:37   35169.5      0.08       3.9     335.6 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:37   35173.2      0.08       3.9     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:37   35183.8      0.08       3.8     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:37   35185.4      0.08       3.8     335.6 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:37   35198.2      0.08       3.8     335.6 mod3/datapath/mac1/pipe/out_reg[15]/D
    0:00:38   35198.4      0.08       3.8     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:38   35214.9      0.08       3.8     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:38   35222.1      0.08       3.7     335.6 mod2/datapath/mac4/pipe/out_reg[15]/D
    0:00:38   35226.4      0.08       3.7     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:38   35230.9      0.08       3.7     335.6 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:38   35234.1      0.08       3.7     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:38   35236.0      0.08       3.7     335.6 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:38   35239.7      0.08       3.7     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:38   35236.5      0.08       3.7     335.6 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:38   35243.1      0.08       3.7     335.6 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:38   35245.8      0.08       3.6     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:38   35249.5      0.07       3.6     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:38   35251.9      0.07       3.6     335.6 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:38   35257.8      0.07       3.6     335.6 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:38   35266.5      0.07       3.6     335.6 mod1/datapath/mac7/pipe/out_reg[15]/D
    0:00:39   35268.9      0.07       3.6     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:39   35271.3      0.07       3.5     335.6 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:39   35272.4      0.07       3.5     335.6 mod1/datapath/mac6/pipe/out_reg[15]/D
    0:00:39   35271.3      0.07       3.5     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:39   35271.3      0.07       3.5     335.6 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:39   35272.9      0.07       3.5     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:39   35275.1      0.07       3.5     335.6 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:39   35275.1      0.07       3.5     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:39   35282.0      0.07       3.5     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:39   35285.4      0.07       3.4     335.6 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:39   35291.3      0.07       3.4     335.6 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:39   35291.5      0.07       3.4     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:39   35296.3      0.07       3.4     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:39   35302.5      0.07       3.4     335.6 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:40   35302.5      0.07       3.4     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:40   35305.1      0.07       3.4     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:40   35307.5      0.07       3.4     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:40   35307.8      0.07       3.4     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:40   35316.6      0.07       3.3     335.6 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:40   35316.8      0.06       3.3     335.6 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:40   35320.3      0.06       3.3     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:40   35321.9      0.06       3.3     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:40   35325.1      0.06       3.3     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:40   35329.1      0.06       3.3     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:40   35335.7      0.06       3.2     335.6 mod3/datapath/mac1/pipe/out_reg[15]/D
    0:00:40   35336.0      0.06       3.2     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:40   35335.4      0.06       3.2     335.6 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:40   35336.2      0.06       3.2     335.6 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:40   35336.0      0.06       3.2     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:40   35336.0      0.06       3.2     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:40   35336.8      0.06       3.2     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:41   35337.3      0.06       3.2     335.6 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:41   35343.4      0.06       3.2     335.6 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:41   35344.2      0.06       3.2     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:41   35344.2      0.06       3.2     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:41   35352.5      0.06       3.1     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:41   35354.1      0.06       3.1     335.6 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:41   35354.1      0.06       3.1     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:41   35358.3      0.06       3.1     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:41   35366.8      0.06       3.1     335.6 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:41   35370.0      0.06       3.1     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:41   35376.1      0.05       3.1     335.6 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:41   35380.9      0.05       3.1     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:41   35388.9      0.05       3.0     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:41   35396.9      0.05       3.0     335.6 mod1/datapath/mac6/pipe/out_reg[15]/D
    0:00:41   35402.7      0.05       3.0     335.6 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:42   35424.8      0.05       2.9     335.6 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:42   35444.8      0.05       2.8     335.6 mod3/datapath/mac15/f1/out_reg[15]/D
    0:00:42   35462.3      0.05       2.7     335.6 mod2/datapath/mac4/f1/out_reg[15]/D
    0:00:42   35467.9      0.05       2.7     335.6 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:42   35468.7      0.05       2.7     335.6 mod3/datapath/mac12/pipe/out_reg[15]/D
    0:00:42   35476.7      0.05       2.7     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:42   35478.8      0.05       2.7     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:42   35487.1      0.05       2.6     335.6 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:42   35488.1      0.05       2.6     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:42   35492.1      0.05       2.6     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:42   35495.8      0.05       2.6     335.6 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:42   35498.8      0.05       2.6     335.6 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:42   35504.9      0.05       2.6     335.6 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:43   35508.3      0.05       2.5     335.6 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:43   35521.9      0.05       2.5     335.6 mod3/datapath/mac7/f1/out_reg[15]/D
    0:00:43   35541.9      0.05       2.4     335.6 mod1/datapath/mac4/f1/out_reg[15]/D
    0:00:43   35554.6      0.05       2.3     335.6 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:43   35559.1      0.05       2.3     335.6 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:43   35560.7      0.05       2.3     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:43   35563.4      0.05       2.3     335.6 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:43   35566.3      0.05       2.2     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:43   35568.2      0.05       2.2     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:43   35568.5      0.05       2.2     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:43   35568.7      0.04       2.2     335.6 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:44   35571.1      0.04       2.2     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:44   35575.9      0.04       2.2     335.6 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:44   35581.0      0.04       2.2     335.6 mod1/datapath/mac1/f1/out_reg[15]/D
    0:00:44   35587.1      0.04       2.2     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:44   35588.1      0.04       2.1     335.6 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:44   35590.3      0.04       2.1     335.6 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:44   35597.7      0.04       2.1     335.6 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:44   35602.8      0.04       2.1     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:44   35607.0      0.04       2.1     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:44   35618.5      0.04       2.0     335.6 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:44   35621.1      0.04       2.0     335.6 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:44   35628.0      0.04       2.0     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:44   35632.8      0.04       2.0     335.6 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:44   35641.3      0.04       1.9     335.6 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:44   35645.1      0.04       1.9     335.6 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:44   35653.6      0.04       1.9     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:44   35660.8      0.03       1.9     335.6 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:45   35663.9      0.03       1.9     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:45   35671.7      0.03       1.9     335.6 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:45   35676.7      0.03       1.9     335.6 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:45   35681.2      0.03       1.8     335.6 mod3/datapath/mac12/f1/out_reg[15]/D
    0:00:45   35690.8      0.03       1.8     335.6 mod1/datapath/mac4/pipe/out_reg[15]/D
    0:00:45   35692.7      0.03       1.8     335.6 mod2/datapath/mac2/pipe/out_reg[15]/D
    0:00:45   35699.6      0.03       1.8     335.6 mod2/datapath/mac3/f1/out_reg[15]/D
    0:00:45   35703.8      0.03       1.7     335.6 mod2/datapath/mac2/f1/out_reg[15]/D
    0:00:45   35710.5      0.03       1.7     335.6 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:45   35715.0      0.03       1.7     335.6 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:45   35723.0      0.03       1.7     335.6 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:45   35725.1      0.03       1.7     335.6 mod3/datapath/mac4/f1/out_reg[15]/D
    0:00:46   35739.8      0.03       1.6     335.6 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:46   35744.8      0.03       1.6     335.6 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:46   35750.7      0.03       1.6     335.6 mod1/datapath/mac7/f1/out_reg[15]/D
    0:00:47   35756.5      0.03       1.5     335.6 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:47   35771.1      0.03       1.3     335.6 mod2/datapath/mac4/pipe/out_reg[15]/D
    0:00:48   35780.7      0.03       1.2     335.6 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:48   35786.8      0.03       1.2     335.6 mod3/datapath/mac14/f1/out_reg[15]/D
    0:00:49   35793.5      0.02       1.2     335.6 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:49   35795.1      0.02       1.2     335.6                          
    0:00:49   35762.9      0.02       1.2     335.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49   35762.9      0.02       1.2     335.6                          
    0:00:50   35654.6      0.02       1.1       0.0 mod3/datapath/mac2/f1/out_reg[15]/D
    0:00:50   35661.6      0.02       1.1       0.0 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:50   35667.1      0.02       1.1       0.0 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:50   35665.5      0.02       1.1       0.0 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:50   35673.0      0.02       1.1       0.0 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:50   35684.7      0.02       1.0       0.0 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:50   35706.5      0.02       0.9       0.0 mod3/datapath/mac14/f1/out_reg[15]/D
    0:00:50   35707.0      0.02       0.9       0.0 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:50   35708.6      0.02       0.9       0.0 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:50   35713.2      0.02       0.9       0.0 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:50   35712.1      0.02       0.9       0.0 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:50   35715.8      0.02       0.9       0.0 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:50   35716.6      0.02       0.9       0.0 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:51   35721.4      0.02       0.9       0.0 mod3/datapath/mac15/f1/out_reg[15]/D
    0:00:51   35750.7      0.02       0.8       0.0 mod3/datapath/mac6/f1/out_reg[15]/D
    0:00:51   35761.3      0.02       0.8       0.0 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:51   35761.3      0.02       0.7       0.0 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:51   35761.3      0.02       0.7       0.0 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:51   35761.0      0.02       0.8       0.0 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:51   35763.4      0.02       0.7       0.0 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:51   35766.4      0.02       0.7       0.0 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:51   35770.9      0.02       0.7       0.0 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:51   35771.7      0.02       0.7       0.0 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:51   35772.5      0.02       0.7       0.0 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:51   35774.9      0.02       0.7       0.0 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:51   35782.1      0.02       0.7       0.0 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:51   35782.9      0.02       0.7       0.0 mod2/datapath/mac4/pipe/out_reg[15]/D
    0:00:51   35791.4      0.02       0.7       0.0 mod2/datapath/mac2/pipe/out_reg[15]/D
    0:00:52   35791.6      0.02       0.6       0.0 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:52   35791.6      0.02       0.6       0.0 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:52   35794.0      0.02       0.6       0.0 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:52   35796.2      0.02       0.6       0.0 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:52   35796.2      0.02       0.6       0.0 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:52   35796.2      0.02       0.6       0.0 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:52   35802.3      0.02       0.6       0.0 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:52   35802.5      0.02       0.6       0.0 mod1/datapath/mac7/pipe/out_reg[15]/D
    0:00:52   35802.5      0.02       0.6       0.0 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:52   35806.3      0.02       0.6       0.0 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:52   35805.2      0.02       0.6       0.0 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:52   35807.9      0.02       0.6       0.0 mod2/datapath/mac4/pipe/out_reg[15]/D
    0:00:52   35811.6      0.02       0.5       0.0 mod1/datapath/mac1/pipe/out_reg[15]/D
    0:00:52   35827.0      0.02       0.5       0.0 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:53   35838.2      0.02       0.5       0.0 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:53   35840.8      0.01       0.5       0.0 mod1/datapath/mac7/pipe/out_reg[15]/D
    0:00:53   35843.2      0.01       0.5       0.0 mod3/datapath/mac13/pipe/out_reg[15]/D
    0:00:53   35844.8      0.01       0.4       0.0 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:53   35863.4      0.01       0.4       0.0 mod3/datapath/mac2/f1/out_reg[15]/D
    0:00:53   35879.1      0.01       0.4       0.0 mod1/datapath/mac2/f1/out_reg[15]/D
    0:00:53   35883.1      0.01       0.4       0.0 mod2/datapath/mac5/pipe/out_reg[15]/D
    0:00:53   35884.5      0.01       0.4       0.0 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:53   35886.3      0.01       0.4       0.3 mod3/datapath/mac9/pipe/out_reg[15]/D
    0:00:53   35887.9      0.01       0.3       0.3 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:53   35891.1      0.01       0.3       0.3 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:53   35891.9      0.01       0.3       0.3 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:53   35903.3      0.01       0.3       0.3 mod3/datapath/mac8/f1/out_reg[15]/D
    0:00:53   35906.0      0.01       0.3       0.3 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:54   35913.5      0.01       0.3       0.3 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:54   35916.4      0.01       0.3       0.3 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:54   35916.1      0.01       0.3       0.3 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:54   35916.1      0.01       0.3       0.3 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:54   35920.9      0.01       0.3       0.3 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:54   35920.9      0.01       0.3       0.3 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:54   35921.7      0.01       0.3       0.3 mod3/datapath/mac12/pipe/out_reg[15]/D
    0:00:54   35924.9      0.01       0.3       0.3 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:54   35929.2      0.01       0.2       0.3 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:54   35929.9      0.01       0.2       0.3 mod2/datapath/mac1/pipe/out_reg[15]/D
    0:00:54   35932.1      0.01       0.2       0.3 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:54   35934.7      0.01       0.2       0.3 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:54   35936.6      0.01       0.2       0.0 mod3/datapath/mac12/pipe/out_reg[15]/D
    0:00:55   35936.3      0.01       0.2       0.0 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:55   35943.8      0.01       0.2       0.0 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:55   35949.9      0.01       0.2       0.0 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:55   35949.6      0.01       0.2       0.0 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:55   35951.2      0.01       0.2       0.0 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:55   35955.2      0.01       0.2       0.0 mod3/datapath/mac11/pipe/out_reg[15]/D
    0:00:55   35959.5      0.01       0.2       0.0 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:55   35960.5      0.01       0.1       0.0 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:55   35963.2      0.01       0.1       0.0 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:55   35964.8      0.01       0.1       0.0 mod3/datapath/mac5/pipe/out_reg[15]/D
    0:00:55   35964.8      0.01       0.1       0.0 mod3/datapath/mac14/pipe/out_reg[15]/D
    0:00:55   35971.2      0.01       0.1       0.0 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:55   35970.9      0.01       0.1       0.0 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:55   35976.0      0.01       0.1       0.0 mod2/datapath/mac0/pipe/out_reg[15]/D
    0:00:55   35975.7      0.01       0.1       0.0 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:56   35980.5      0.01       0.1       0.0 mod3/datapath/mac12/pipe/out_reg[15]/D
    0:00:56   35980.0      0.01       0.1       0.0 mod3/datapath/mac4/pipe/out_reg[15]/D
    0:00:56   35980.2      0.01       0.1       0.0 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:56   35980.8      0.01       0.1       0.0 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:56   35972.2      0.00       0.1       0.0 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:56   35975.4      0.00       0.1       0.0 mod3/datapath/mac1/pipe/out_reg[15]/D
    0:00:56   35979.2      0.00       0.1       0.0 mod1/datapath/mac3/pipe/out_reg[15]/D
    0:00:56   35979.4      0.00       0.1       0.0 mod3/datapath/mac15/pipe/out_reg[15]/D
    0:00:56   35984.5      0.00       0.1       0.0 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:56   35984.7      0.00       0.1       0.0 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:56   35988.5      0.00       0.0       0.0 mod3/datapath/mac1/f1/out_reg[15]/D
    0:00:56   35988.5      0.00       0.0       0.0 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:56   35989.3      0.00       0.0       0.0 mod3/datapath/mac8/pipe/out_reg[15]/D
    0:00:56   35993.3      0.00       0.0       0.0 mod3/datapath/mac2/pipe/out_reg[15]/D
    0:00:56   35995.7      0.00       0.0       0.0 mod3/datapath/mac10/pipe/out_reg[15]/D
    0:00:56   36000.4      0.00       0.0       0.0 mod1/datapath/mac2/f1/out_reg[15]/D
    0:00:56   36003.1      0.00       0.0       0.0 mod2/datapath/mac4/pipe/out_reg[15]/D
    0:00:57   36005.5      0.00       0.0       0.0 mod3/datapath/mac7/pipe/out_reg[15]/D
    0:00:57   36007.1      0.00       0.0       0.0 mod1/datapath/mac2/pipe/out_reg[15]/D
    0:00:57   36011.1      0.00       0.0       0.0 mod3/datapath/mac9/f1/out_reg[15]/D
    0:00:57   36011.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:57   36011.1      0.00       0.0       0.0                          
    0:00:57   36011.1      0.00       0.0       0.0                          
    0:00:58   35842.7      0.04       0.1       0.0                          
    0:00:58   35806.3      0.04       0.2       0.0                          
    0:00:58   35792.7      0.04       0.2       0.0                          
    0:00:58   35787.1      0.04       0.2       0.0                          
    0:00:58   35781.5      0.04       0.2       0.0                          
    0:00:58   35778.6      0.04       0.2       0.0                          
    0:00:58   35776.2      0.04       0.2       0.0                          
    0:00:58   35773.8      0.04       0.2       0.0                          
    0:00:58   35772.2      0.04       0.2       0.0                          
    0:00:58   35772.2      0.04       0.2       0.0                          
    0:00:58   35773.0      0.03       0.2       0.0 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:59   35779.7      0.03       0.2       0.0 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:59   35781.0      0.02       0.1       0.0 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:59   35786.0      0.02       0.1       0.0 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:59   35786.8      0.02       0.1       0.0 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:59   35785.8      0.02       0.1       0.0 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:59   35787.4      0.02       0.1       0.0 mod1/datapath/mac0/pipe/out_reg[15]/D
    0:00:59   35795.6      0.01       0.1       0.0 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:00:59   35802.8      0.01       0.1       0.0 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:59   35809.7      0.01       0.1       0.0 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:59   35813.7      0.01       0.0       0.0 mod1/datapath/mac5/pipe/out_reg[15]/D
    0:00:59   35815.0      0.01       0.0       0.0 mod2/datapath/mac4/pipe/out_reg[15]/D
    0:00:59   35815.8      0.01       0.0       0.0 mod2/datapath/mac3/pipe/out_reg[15]/D
    0:00:59   35816.6      0.00       0.0       0.0 mod3/datapath/mac0/pipe/out_reg[15]/D
    0:00:59   35816.9      0.00       0.0       0.0 mod3/datapath/mac3/pipe/out_reg[15]/D
    0:00:59   35817.7      0.00       0.0       0.0 mod3/datapath/mac6/pipe/out_reg[15]/D
    0:01:00   35818.5      0.00       0.0       0.0 mod3/datapath/mac1/pipe/out_reg[15]/D
    0:01:00   35820.1      0.00       0.0       0.0                          
    0:01:00   35821.4      0.00       0.0       0.0                          
    0:01:00   35822.5      0.00       0.0       0.0                          
    0:01:00   35829.1      0.00       0.0       0.0                          
    0:01:00   35831.0      0.00       0.0       0.0                          
    0:01:00   35833.4      0.00       0.0       0.0                          
    0:01:00   35835.3      0.00       0.0       0.0                          
    0:01:00   35836.8      0.00       0.0       0.0                          
    0:01:00   35841.1      0.00       0.0       0.0                          
    0:01:00   35841.1      0.00       0.0       0.0                          
    0:01:01   35694.3      0.05       0.1       0.0                          
    0:01:01   35690.5      0.05       0.1       0.0                          
    0:01:01   35690.5      0.05       0.1       0.0                          
    0:01:01   35690.5      0.05       0.1       0.0                          
    0:01:01   35690.5      0.05       0.1       0.0                          
    0:01:01   35690.5      0.05       0.1       0.0                          
    0:01:01   35690.5      0.05       0.1       0.0                          
    0:01:01   35696.1      0.00       0.0       0.0                          
    0:01:01   35699.3      0.00       0.0       0.0                          
    0:01:01   35679.6      0.00       0.0       0.0                          
    0:01:01   35628.6      0.00       0.0       0.0                          
    0:01:01   35592.9      0.00       0.0       0.0                          
    0:01:02   35582.0      0.00       0.0       0.0                          
    0:01:02   35559.7      0.00       0.0       0.0                          
    0:01:02   35546.9      0.00       0.0       0.0                          
    0:01:02   35537.6      0.00       0.0       0.0                          
    0:01:02   35535.5      0.00       0.0       0.0                          
    0:01:02   35518.4      0.00       0.0       0.0                          
    0:01:02   35507.0      0.00       0.0       0.0                          
    0:01:03   35505.4      0.00       0.0       0.0                          
    0:01:03   35503.0      0.00       0.0       0.0                          
    0:01:03   35500.9      0.00       0.0       0.0                          
    0:01:03   35497.4      0.00       0.0       0.0                          
    0:01:03   35497.4      0.00       0.0       0.0                          
    0:01:03   35495.0      0.01       0.0       0.0                          
    0:01:03   35495.0      0.01       0.0       0.0                          
    0:01:03   35495.0      0.01       0.0       0.0                          
    0:01:03   35495.0      0.01       0.0       0.0                          
    0:01:03   35495.0      0.01       0.0       0.0                          
    0:01:03   35495.0      0.01       0.0       0.0                          
    0:01:04   35497.4      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'network_4_8_12_16_30_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mod1/datapath/mac0/f1/clk': 1992 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  9 21:52:48 2016
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'network_4_8_12_16_30_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                            74
Number of cells:                            3
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:              26483.758059
Buf/Inv area:                     2111.242003
Noncombinational area:            9013.675674
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 35497.433733
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  9 21:52:51 2016
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
network_4_8_12_16_30_16
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   8.6532 mW   (87%)
  Net Switching Power  =   1.2949 mW   (13%)
                         ---------
Total Dynamic Power    =   9.9482 mW  (100%)

Cell Leakage Power     = 732.8214 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.5244e+03          194.8742        1.5460e+05        7.8738e+03  (  73.72%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1289e+03        1.1000e+03        5.7822e+05        2.8071e+03  (  26.28%)
--------------------------------------------------------------------------------------------------
Total          8.6532e+03 uW     1.2949e+03 uW     7.3282e+05 nW     1.0681e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  9 21:52:51 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: mod3/datapath/myMemInstX/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mod3/datapath/mac1/pipe/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  network_4_8_12_16_30_16
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mod3/datapath/myMemInstX/data_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  mod3/datapath/myMemInstX/data_out_reg[0]/Q (DFF_X1)     0.10       0.10 r
  mod3/datapath/myMemInstX/data_out[0] (memory_WIDTH16_SIZE12_LOGSIZE4)
                                                          0.00       0.10 r
  mod3/datapath/U15/Z (BUF_X2)                            0.06       0.16 r
  mod3/datapath/mac1/x_data_out[0] (mac_15)               0.00       0.16 r
  mod3/datapath/mac1/multiplier/in2[0] (mult_15)          0.00       0.16 r
  mod3/datapath/mac1/multiplier/mult_65/b[0] (mult_15_DW_mult_tc_0)
                                                          0.00       0.16 r
  mod3/datapath/mac1/multiplier/mult_65/U465/ZN (INV_X1)
                                                          0.04       0.20 f
  mod3/datapath/mac1/multiplier/mult_65/U332/ZN (INV_X1)
                                                          0.06       0.26 r
  mod3/datapath/mac1/multiplier/mult_65/U627/ZN (OAI21_X1)
                                                          0.05       0.31 f
  mod3/datapath/mac1/multiplier/mult_65/U49/CO (HA_X1)
                                                          0.06       0.37 f
  mod3/datapath/mac1/multiplier/mult_65/U432/ZN (NAND2_X1)
                                                          0.03       0.40 r
  mod3/datapath/mac1/multiplier/mult_65/U334/ZN (NAND3_X1)
                                                          0.04       0.44 f
  mod3/datapath/mac1/multiplier/mult_65/U418/ZN (NAND2_X1)
                                                          0.04       0.48 r
  mod3/datapath/mac1/multiplier/mult_65/U421/ZN (NAND3_X1)
                                                          0.04       0.51 f
  mod3/datapath/mac1/multiplier/mult_65/U372/ZN (NAND2_X1)
                                                          0.03       0.55 r
  mod3/datapath/mac1/multiplier/mult_65/U355/ZN (NAND3_X1)
                                                          0.04       0.58 f
  mod3/datapath/mac1/multiplier/mult_65/U436/ZN (NAND2_X1)
                                                          0.03       0.62 r
  mod3/datapath/mac1/multiplier/mult_65/U353/ZN (NAND3_X1)
                                                          0.04       0.66 f
  mod3/datapath/mac1/multiplier/mult_65/U378/ZN (NAND2_X1)
                                                          0.04       0.69 r
  mod3/datapath/mac1/multiplier/mult_65/U380/ZN (NAND3_X1)
                                                          0.04       0.74 f
  mod3/datapath/mac1/multiplier/mult_65/U424/ZN (NAND2_X1)
                                                          0.04       0.77 r
  mod3/datapath/mac1/multiplier/mult_65/U407/ZN (NAND3_X1)
                                                          0.05       0.82 f
  mod3/datapath/mac1/multiplier/mult_65/U330/ZN (NAND2_X1)
                                                          0.04       0.85 r
  mod3/datapath/mac1/multiplier/mult_65/U382/ZN (NAND3_X1)
                                                          0.03       0.89 f
  mod3/datapath/mac1/multiplier/mult_65/U386/ZN (NAND2_X1)
                                                          0.04       0.92 r
  mod3/datapath/mac1/multiplier/mult_65/U342/ZN (NAND3_X1)
                                                          0.04       0.96 f
  mod3/datapath/mac1/multiplier/mult_65/U349/ZN (NAND2_X1)
                                                          0.03       0.99 r
  mod3/datapath/mac1/multiplier/mult_65/U352/ZN (NAND3_X1)
                                                          0.04       1.03 f
  mod3/datapath/mac1/multiplier/mult_65/U443/ZN (NAND2_X1)
                                                          0.04       1.07 r
  mod3/datapath/mac1/multiplier/mult_65/U365/ZN (NAND3_X1)
                                                          0.04       1.11 f
  mod3/datapath/mac1/multiplier/mult_65/U449/ZN (NAND2_X1)
                                                          0.03       1.14 r
  mod3/datapath/mac1/multiplier/mult_65/U451/ZN (NAND3_X1)
                                                          0.04       1.18 f
  mod3/datapath/mac1/multiplier/mult_65/U404/ZN (NAND2_X1)
                                                          0.04       1.21 r
  mod3/datapath/mac1/multiplier/mult_65/U406/ZN (NAND3_X1)
                                                          0.04       1.25 f
  mod3/datapath/mac1/multiplier/mult_65/U398/ZN (NAND2_X1)
                                                          0.03       1.28 r
  mod3/datapath/mac1/multiplier/mult_65/U400/ZN (NAND3_X1)
                                                          0.03       1.32 f
  mod3/datapath/mac1/multiplier/mult_65/U467/ZN (XNOR2_X1)
                                                          0.05       1.36 r
  mod3/datapath/mac1/multiplier/mult_65/U466/ZN (XNOR2_X1)
                                                          0.06       1.42 r
  mod3/datapath/mac1/multiplier/mult_65/U468/ZN (XNOR2_X1)
                                                          0.06       1.48 r
  mod3/datapath/mac1/multiplier/mult_65/U463/ZN (XNOR2_X1)
                                                          0.06       1.54 r
  mod3/datapath/mac1/multiplier/mult_65/product[15] (mult_15_DW_mult_tc_0)
                                                          0.00       1.54 r
  mod3/datapath/mac1/multiplier/out[15] (mult_15)         0.00       1.54 r
  mod3/datapath/mac1/pipe/in[15] (ff_30)                  0.00       1.54 r
  mod3/datapath/mac1/pipe/U5/ZN (INV_X1)                  0.02       1.56 f
  mod3/datapath/mac1/pipe/U4/ZN (OAI22_X1)                0.04       1.60 r
  mod3/datapath/mac1/pipe/out_reg[15]/D (DFF_X2)          0.01       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.64       1.64
  clock network delay (ideal)                             0.00       1.64
  mod3/datapath/mac1/pipe/out_reg[15]/CK (DFF_X2)         0.00       1.64 r
  library setup time                                     -0.03       1.61
  data required time                                                 1.61
  --------------------------------------------------------------------------
  data required time                                                 1.61
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/rreddy/ese507kreddy/3_proj3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_29 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_28 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_27 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_26 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_25 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_24 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_23 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mvm_datapath_layer1_8_4_8_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_22 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_21 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_20 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_19 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_18 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_17 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 47 nets to module mvm_datapath_layer2_12_8_6_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_15 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_14 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_13 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_12 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_11 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_10 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mvm_datapath_layer3_16_12_16_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
