// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrixmul_HH_
#define _matrixmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrixmul_urem_3nbkb.h"
#include "matrixmul_urem_4ncud.h"
#include "matrixmul_mux_42_dEe.h"
#include "matrixmul_mul_32seOg.h"

namespace ap_rtl {

struct matrixmul : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const0;


    // Module declarations
    matrixmul(sc_module_name name);
    SC_HAS_PROCESS(matrixmul);

    ~matrixmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matrixmul_urem_3nbkb<1,7,3,3,3>* matrixmul_urem_3nbkb_U1;
    matrixmul_urem_4ncud<1,8,4,3,3>* matrixmul_urem_4ncud_U2;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U3;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U4;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U5;
    matrixmul_mux_42_dEe<1,1,32,32,32,32,2,32>* matrixmul_mux_42_dEe_U6;
    matrixmul_mul_32seOg<1,6,32,32,32>* matrixmul_mul_32seOg_U7;
    matrixmul_mul_32seOg<1,6,32,32,32>* matrixmul_mul_32seOg_U8;
    matrixmul_mul_32seOg<1,6,32,32,32>* matrixmul_mul_32seOg_U9;
    matrixmul_mul_32seOg<1,6,32,32,32>* matrixmul_mul_32seOg_U10;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_301;
    sc_signal< sc_lv<3> > i_reg_312;
    sc_signal< sc_lv<3> > j_reg_323;
    sc_signal< sc_lv<32> > reg_335;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1437;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1437;
    sc_signal< sc_lv<1> > tmp_3_mid2_reg_1478;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1478;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<32> > reg_339;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<32> > grp_fu_343_p3;
    sc_signal< sc_lv<32> > reg_350;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_378_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1437;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1437;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_384_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_1441;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_fu_396_p2;
    sc_signal< sc_lv<1> > exitcond_reg_1446;
    sc_signal< sc_lv<1> > tmp_mid2_fu_408_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1451;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1451;
    sc_signal< sc_lv<3> > newIndex1_mid2_v_v_fu_416_p3;
    sc_signal< sc_lv<3> > newIndex1_mid2_v_v_reg_1471;
    sc_signal< sc_lv<1> > tmp_3_mid2_fu_436_p3;
    sc_signal< sc_lv<1> > tmp_mid2_5_fu_450_p3;
    sc_signal< sc_lv<1> > tmp_mid2_5_reg_1485;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1485;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1485;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1485;
    sc_signal< sc_lv<3> > j_mid2_fu_471_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1494;
    sc_signal< sc_lv<2> > tmp_22_fu_478_p1;
    sc_signal< sc_lv<2> > tmp_22_reg_1503;
    sc_signal< sc_lv<3> > j_1_fu_482_p2;
    sc_signal< sc_lv<3> > j_1_reg_1514;
    sc_signal< sc_lv<5> > tmp_1_fu_488_p3;
    sc_signal< sc_lv<5> > tmp_1_reg_1519;
    sc_signal< sc_lv<64> > tmp_11_fu_496_p1;
    sc_signal< sc_lv<64> > tmp_11_reg_1526;
    sc_signal< sc_lv<64> > tmp_20_cast_fu_514_p1;
    sc_signal< sc_lv<64> > tmp_20_cast_reg_1536;
    sc_signal< sc_lv<64> > tmp_13_fu_524_p3;
    sc_signal< sc_lv<64> > tmp_13_reg_1551;
    sc_signal< sc_lv<32> > b_copy_0_3_19_reg_1571;
    sc_signal< sc_lv<32> > b_copy_2_3_19_reg_1579;
    sc_signal< sc_lv<64> > tmp_15_fu_594_p3;
    sc_signal< sc_lv<64> > tmp_15_reg_1587;
    sc_signal< sc_lv<3> > grp_fu_465_p2;
    sc_signal< sc_lv<3> > newIndex3_mid2_v_reg_1602;
    sc_signal< sc_lv<32> > tmp_4_fu_1010_p6;
    sc_signal< sc_lv<32> > tmp_4_reg_1607;
    sc_signal< sc_lv<32> > tmp_7_fu_1023_p6;
    sc_signal< sc_lv<32> > tmp_7_reg_1612;
    sc_signal< sc_lv<32> > tmp_9_fu_1036_p6;
    sc_signal< sc_lv<32> > tmp_9_reg_1617;
    sc_signal< sc_lv<32> > tmp_10_fu_1049_p6;
    sc_signal< sc_lv<32> > tmp_10_reg_1622;
    sc_signal< sc_lv<64> > tmp_17_fu_1147_p3;
    sc_signal< sc_lv<64> > tmp_17_reg_1627;
    sc_signal< sc_lv<1> > tmp_5_fu_1167_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_1642;
    sc_signal< sc_lv<1> > sel_tmp1_fu_1172_p2;
    sc_signal< sc_lv<1> > sel_tmp1_reg_1650;
    sc_signal< sc_lv<5> > tmp_21_fu_1180_p2;
    sc_signal< sc_lv<5> > tmp_21_reg_1658;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter2_tmp_21_reg_1658;
    sc_signal< sc_lv<32> > a_row_1_fu_1189_p3;
    sc_signal< sc_lv<32> > a_row_1_reg_1668;
    sc_signal< sc_lv<32> > a_row_0_2_fu_1203_p3;
    sc_signal< sc_lv<32> > a_row_1_2_fu_1229_p3;
    sc_signal< sc_lv<32> > a_row_3_2_fu_1258_p3;
    sc_signal< sc_lv<32> > a_row_3_2_reg_1689;
    sc_signal< sc_lv<32> > a_row_2_2_fu_1272_p3;
    sc_signal< sc_lv<32> > grp_fu_1210_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_1699;
    sc_signal< sc_lv<32> > grp_fu_1235_p2;
    sc_signal< sc_lv<32> > tmp_11_1_reg_1704;
    sc_signal< sc_lv<32> > grp_fu_1279_p2;
    sc_signal< sc_lv<32> > tmp_11_2_reg_1709;
    sc_signal< sc_lv<32> > grp_fu_1294_p2;
    sc_signal< sc_lv<32> > tmp_11_3_reg_1714;
    sc_signal< sc_lv<32> > tmp11_fu_1298_p2;
    sc_signal< sc_lv<32> > tmp11_reg_1719;
    sc_signal< sc_lv<4> > a_2_addr_2_reg_1724;
    sc_signal< sc_lv<32> > tmp_12_3_fu_1311_p2;
    sc_signal< sc_lv<32> > tmp_12_3_reg_1729;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_305_p4;
    sc_signal< sc_lv<3> > i_phi_fu_316_p4;
    sc_signal< sc_lv<3> > j_phi_fu_327_p4;
    sc_signal< sc_lv<64> > tmp_8_fu_501_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_533_p3;
    sc_signal< sc_lv<64> > tmp_22_cast_fu_1302_p1;
    sc_signal< sc_lv<32> > a_row_0_3_fu_94;
    sc_signal< sc_lv<32> > a_row_1_3_fu_98;
    sc_signal< sc_lv<32> > a_row_2_3_fu_102;
    sc_signal< sc_lv<32> > a_row_3_1_fu_106;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_110;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_1003_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_114;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_996_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_118;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_989_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_122;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_982_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_126;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_975_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_130;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_968_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_134;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_961_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_138;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_954_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_142;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_947_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_146;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_940_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_150;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_933_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_154;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_926_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_158;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_919_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_162;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_912_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_166;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_905_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_170;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_898_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<3> > tmp_1_off_fu_366_p2;
    sc_signal< sc_lv<3> > i_1_fu_390_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_402_p2;
    sc_signal< sc_lv<1> > tmp_fu_354_p2;
    sc_signal< sc_lv<3> > grp_fu_424_p0;
    sc_signal< sc_lv<1> > tmp_3_mid1_fu_430_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_360_p2;
    sc_signal< sc_lv<1> > tmp_mid1_4_fu_444_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_372_p2;
    sc_signal< sc_lv<4> > grp_fu_465_p0;
    sc_signal< sc_lv<3> > grp_fu_465_p1;
    sc_signal< sc_lv<3> > grp_fu_424_p2;
    sc_signal< sc_lv<4> > tmp_8_cast_fu_505_p1;
    sc_signal< sc_lv<4> > tmp_19_fu_508_p2;
    sc_signal< sc_lv<5> > tmp_12_fu_519_p2;
    sc_signal< sc_lv<5> > tmp_14_fu_589_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_603_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_615_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_608_p3;
    sc_signal< sc_lv<1> > sel_tmp9_fu_628_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_620_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_641_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_648_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_664_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_686_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_694_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_710_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_718_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_734_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_758_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_765_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_781_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_788_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_804_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_826_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_834_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_850_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_858_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_874_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_842_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_866_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_882_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_890_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_773_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_796_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_811_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_819_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_702_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_726_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_742_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_750_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_633_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_656_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_671_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_679_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_1010_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_1010_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_1010_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_1010_p4;
    sc_signal< sc_lv<32> > tmp_7_fu_1023_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_1023_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_1023_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_1023_p4;
    sc_signal< sc_lv<32> > tmp_9_fu_1036_p1;
    sc_signal< sc_lv<32> > tmp_9_fu_1036_p2;
    sc_signal< sc_lv<32> > tmp_9_fu_1036_p3;
    sc_signal< sc_lv<32> > tmp_9_fu_1036_p4;
    sc_signal< sc_lv<32> > tmp_10_fu_1049_p1;
    sc_signal< sc_lv<32> > tmp_10_fu_1049_p2;
    sc_signal< sc_lv<32> > tmp_10_fu_1049_p3;
    sc_signal< sc_lv<32> > tmp_10_fu_1049_p4;
    sc_signal< sc_lv<5> > tmp_16_fu_1142_p2;
    sc_signal< sc_lv<3> > tmp_18_fu_1156_p1;
    sc_signal< sc_lv<5> > tmp_19_cast_fu_1159_p3;
    sc_signal< sc_lv<5> > tmp_8_cast6_fu_1177_p1;
    sc_signal< sc_lv<32> > a_row_0_1_fu_1196_p3;
    sc_signal< sc_lv<32> > grp_fu_1210_p1;
    sc_signal< sc_lv<32> > a_row_1_1_fu_1223_p3;
    sc_signal< sc_lv<32> > grp_fu_1235_p1;
    sc_signal< sc_lv<32> > sel_tmp_fu_1251_p3;
    sc_signal< sc_lv<32> > a_row_2_1_fu_1265_p3;
    sc_signal< sc_lv<32> > grp_fu_1279_p1;
    sc_signal< sc_lv<32> > tmp12_fu_1307_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state23;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage4;
    static const sc_lv<8> ap_ST_fsm_pp0_stage5;
    static const sc_lv<8> ap_ST_fsm_state23;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<59> ap_const_lv59_0;
    static const sc_lv<61> ap_const_lv61_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_a_row_0_1_fu_1196_p3();
    void thread_a_row_0_2_fu_1203_p3();
    void thread_a_row_1_1_fu_1223_p3();
    void thread_a_row_1_2_fu_1229_p3();
    void thread_a_row_1_fu_1189_p3();
    void thread_a_row_2_1_fu_1265_p3();
    void thread_a_row_2_2_fu_1272_p3();
    void thread_a_row_3_2_fu_1258_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state23();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_copy_0_3_14_fu_671_p3();
    void thread_b_copy_0_3_15_fu_679_p3();
    void thread_b_copy_0_3_16_fu_989_p3();
    void thread_b_copy_0_3_17_fu_996_p3();
    void thread_b_copy_0_3_18_fu_1003_p3();
    void thread_b_copy_0_3_2_fu_633_p3();
    void thread_b_copy_0_3_3_fu_982_p3();
    void thread_b_copy_0_3_4_fu_620_p3();
    void thread_b_copy_0_3_5_fu_641_p3();
    void thread_b_copy_0_3_6_fu_648_p3();
    void thread_b_copy_0_3_7_fu_656_p3();
    void thread_b_copy_0_3_9_fu_664_p3();
    void thread_b_copy_0_3_fu_608_p3();
    void thread_b_copy_1_3_14_fu_742_p3();
    void thread_b_copy_1_3_15_fu_750_p3();
    void thread_b_copy_1_3_16_fu_961_p3();
    void thread_b_copy_1_3_17_fu_968_p3();
    void thread_b_copy_1_3_18_fu_975_p3();
    void thread_b_copy_1_3_2_fu_702_p3();
    void thread_b_copy_1_3_3_fu_954_p3();
    void thread_b_copy_1_3_4_fu_694_p3();
    void thread_b_copy_1_3_5_fu_710_p3();
    void thread_b_copy_1_3_6_fu_718_p3();
    void thread_b_copy_1_3_7_fu_726_p3();
    void thread_b_copy_1_3_9_fu_734_p3();
    void thread_b_copy_1_3_fu_686_p3();
    void thread_b_copy_2_3_14_fu_811_p3();
    void thread_b_copy_2_3_15_fu_819_p3();
    void thread_b_copy_2_3_16_fu_933_p3();
    void thread_b_copy_2_3_17_fu_940_p3();
    void thread_b_copy_2_3_18_fu_947_p3();
    void thread_b_copy_2_3_2_fu_773_p3();
    void thread_b_copy_2_3_3_fu_926_p3();
    void thread_b_copy_2_3_4_fu_765_p3();
    void thread_b_copy_2_3_5_fu_781_p3();
    void thread_b_copy_2_3_6_fu_788_p3();
    void thread_b_copy_2_3_7_fu_796_p3();
    void thread_b_copy_2_3_9_fu_804_p3();
    void thread_b_copy_2_3_fu_758_p3();
    void thread_b_copy_3_3_14_fu_882_p3();
    void thread_b_copy_3_3_15_fu_890_p3();
    void thread_b_copy_3_3_16_fu_905_p3();
    void thread_b_copy_3_3_17_fu_912_p3();
    void thread_b_copy_3_3_18_fu_919_p3();
    void thread_b_copy_3_3_2_fu_842_p3();
    void thread_b_copy_3_3_3_fu_898_p3();
    void thread_b_copy_3_3_4_fu_834_p3();
    void thread_b_copy_3_3_5_fu_850_p3();
    void thread_b_copy_3_3_6_fu_858_p3();
    void thread_b_copy_3_3_7_fu_866_p3();
    void thread_b_copy_3_3_9_fu_874_p3();
    void thread_b_copy_3_3_fu_826_p3();
    void thread_exitcond_flatten_fu_378_p2();
    void thread_exitcond_fu_396_p2();
    void thread_grp_fu_1210_p1();
    void thread_grp_fu_1235_p1();
    void thread_grp_fu_1279_p1();
    void thread_grp_fu_343_p3();
    void thread_grp_fu_424_p0();
    void thread_grp_fu_465_p0();
    void thread_grp_fu_465_p1();
    void thread_i_1_fu_390_p2();
    void thread_i_phi_fu_316_p4();
    void thread_indvar_flatten_next_fu_384_p2();
    void thread_indvar_flatten_phi_fu_305_p4();
    void thread_j_1_fu_482_p2();
    void thread_j_mid2_fu_471_p3();
    void thread_j_phi_fu_327_p4();
    void thread_newIndex1_mid2_v_v_fu_416_p3();
    void thread_sel_tmp1_fu_1172_p2();
    void thread_sel_tmp5_fu_603_p2();
    void thread_sel_tmp7_fu_615_p2();
    void thread_sel_tmp9_fu_628_p2();
    void thread_sel_tmp_fu_1251_p3();
    void thread_tmp11_fu_1298_p2();
    void thread_tmp12_fu_1307_p2();
    void thread_tmp_10_fu_1049_p1();
    void thread_tmp_10_fu_1049_p2();
    void thread_tmp_10_fu_1049_p3();
    void thread_tmp_10_fu_1049_p4();
    void thread_tmp_11_fu_496_p1();
    void thread_tmp_12_3_fu_1311_p2();
    void thread_tmp_12_fu_519_p2();
    void thread_tmp_13_fu_524_p3();
    void thread_tmp_14_fu_589_p2();
    void thread_tmp_15_fu_594_p3();
    void thread_tmp_16_fu_1142_p2();
    void thread_tmp_17_fu_1147_p3();
    void thread_tmp_18_fu_1156_p1();
    void thread_tmp_19_cast_fu_1159_p3();
    void thread_tmp_19_fu_508_p2();
    void thread_tmp_1_fu_488_p3();
    void thread_tmp_1_off_fu_366_p2();
    void thread_tmp_20_cast_fu_514_p1();
    void thread_tmp_20_fu_533_p3();
    void thread_tmp_21_fu_1180_p2();
    void thread_tmp_22_cast_fu_1302_p1();
    void thread_tmp_22_fu_478_p1();
    void thread_tmp_3_fu_360_p2();
    void thread_tmp_3_mid1_fu_430_p2();
    void thread_tmp_3_mid2_fu_436_p3();
    void thread_tmp_4_fu_1010_p1();
    void thread_tmp_4_fu_1010_p2();
    void thread_tmp_4_fu_1010_p3();
    void thread_tmp_4_fu_1010_p4();
    void thread_tmp_5_fu_1167_p2();
    void thread_tmp_7_fu_1023_p1();
    void thread_tmp_7_fu_1023_p2();
    void thread_tmp_7_fu_1023_p3();
    void thread_tmp_7_fu_1023_p4();
    void thread_tmp_8_cast6_fu_1177_p1();
    void thread_tmp_8_cast_fu_505_p1();
    void thread_tmp_8_fu_501_p1();
    void thread_tmp_9_fu_1036_p1();
    void thread_tmp_9_fu_1036_p2();
    void thread_tmp_9_fu_1036_p3();
    void thread_tmp_9_fu_1036_p4();
    void thread_tmp_fu_354_p2();
    void thread_tmp_mid1_4_fu_444_p2();
    void thread_tmp_mid1_fu_402_p2();
    void thread_tmp_mid2_5_fu_450_p3();
    void thread_tmp_mid2_fu_408_p3();
    void thread_tmp_s_fu_372_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
