{"metadata":{"kernelspec":{"language":"python","display_name":"Python 3","name":"python3"},"language_info":{"name":"python","version":"3.11.13","mimetype":"text/x-python","codemirror_mode":{"name":"ipython","version":3},"pygments_lexer":"ipython3","nbconvert_exporter":"python","file_extension":".py"},"kaggle":{"accelerator":"nvidiaTeslaT4","dataSources":[],"dockerImageVersionId":31090,"isInternetEnabled":true,"language":"python","sourceType":"notebook","isGpuEnabled":true}},"nbformat_minor":4,"nbformat":4,"cells":[{"cell_type":"code","source":"Hybrid_code = r\"\"\"\n#include <stdio.h>\n#include <stdlib.h>\n#include <math.h>\n#include <omp.h>\n#include <cuda_runtime.h>\n\n#define IDX(i,j,N) ((i)*(N)+(j))\n\n__global__ void update_gpu(double *u, double *uNew, int Nx, int Ny, int start, int end, \n                          double dx, double dy, double alpha, double dt) {\n    int i = blockIdx.x * blockDim.x + threadIdx.x + start;\n    int j = blockIdx.y * blockDim.y + threadIdx.y + 1;\n    if (i >= start && i < end && j < Ny-1) {\n        const double dx2 = dx*dx;\n        const double dy2 = dy*dy;\n        const double factor = alpha*dt;\n        \n        double uxx = (u[IDX(i+1,j,Ny)] - 2.0*u[IDX(i,j,Ny)] + u[IDX(i-1,j,Ny)]) / dx2;\n        double uyy = (u[IDX(i,j+1,Ny)] - 2.0*u[IDX(i,j,Ny)] + u[IDX(i,j-1,Ny)]) / dy2;\n        uNew[IDX(i,j,Ny)] = fma(factor, (uxx + uyy), u[IDX(i,j,Ny)]);\n    }\n}\n\nint main() {\n    int Nx = 200, Ny = 200, Nt = 1000;\n    double Lx = 1.0, Ly = 1.0;\n    double alpha = 0.0001;\n    double dx = Lx / (Nx - 1), dy = Ly / (Ny - 1);\n    double dt = 0.25 * fmin(dx*dx, dy*dy) / alpha;\n    size_t N = Nx * Ny;\n\n    double *u = (double*)malloc(N * sizeof(double));\n    double *uNew = (double*)malloc(N * sizeof(double));\n\n    for(int i = 0; i < Nx; i++) {\n        for(int j = 0; j < Ny; j++) {\n            double x = i * dx - Lx / 2, y = j * dy - Ly / 2;\n            u[IDX(i,j,Ny)] = exp(-50*(x*x + y*y));\n        }\n    }\n\n    double *d_u, *d_uNew;\n    cudaMalloc(&d_u, N * sizeof(double));\n    cudaMalloc(&d_uNew, N * sizeof(double));\n\n    cudaMemcpy(d_u, u, N * sizeof(double), cudaMemcpyHostToDevice);\n\n    int cpu_start = 1, cpu_end = Nx/2;\n    int gpu_start = Nx/2, gpu_end = Nx - 1;\n\n    dim3 block(16, 16);\n    dim3 grid((Nx + block.x - 1)/block.x, (Ny + block.y - 1)/block.y);\n\n\n    int num_threads = 4;  \n    omp_set_num_threads(num_threads);\n    \n\n    double t0 = omp_get_wtime();\n\n    for (int n = 0; n < Nt; n++) {\n        update_gpu<<<grid, block>>>(d_u, d_uNew, Nx, Ny, gpu_start, gpu_end, dx, dy, alpha, dt);\n        #pragma omp parallel for collapse(2)\n        for (int i = cpu_start; i < cpu_end; i++) {\n            for (int j = 1; j < Ny - 1; j++) {\n                double uxx = (u[IDX(i+1,j,Ny)] - 2*u[IDX(i,j,Ny)] + u[IDX(i-1,j,Ny)]) / (dx*dx);\n                double uyy = (u[IDX(i,j+1,Ny)] - 2*u[IDX(i,j,Ny)] + u[IDX(i,j-1,Ny)]) / (dy*dy);\n                uNew[IDX(i,j,Ny)] = u[IDX(i,j,Ny)] + alpha*dt*(uxx + uyy);\n            }\n            \n        }\n        // cudaDeviceSynchronize();\n\n        cudaMemcpy(&uNew[IDX(gpu_start,0,Ny)], &d_uNew[IDX(gpu_start,0,Ny)],\n                   (gpu_end - gpu_start) * Ny * sizeof(double), cudaMemcpyDeviceToHost);\n\n\n\n        double *tmp = u; u = uNew; uNew = tmp;\n\n        cudaMemcpy(d_u, u, N * sizeof(double), cudaMemcpyHostToDevice);\n    }\n\n    double t1 = omp_get_wtime();\n    double elapsed = t1 - t0;\n\n    double updates = (double)Nt*(Nx-2)*(Ny-2);\n    double mlups = updates / elapsed / 1e6;\n    FILE *file = fopen(\"hybrid_heat_distribution.csv\", \"w\");\n    for(int i = 0; i < Nx; i++) {\n        for(int j = 0; j < Ny; j++) {\n            fprintf(file, \"%.10e\", u[IDX(i,j,Ny)]);\n            if(j < Ny-1) fprintf(file, \",\");\n        }\n        fprintf(file, \"\\n\");\n    }\n\n    printf(\"Hybrid OpenMP + CUDA run:\\\\n\");\n    printf(\"  Time           : %.6f s\\\\n\", elapsed);\n    printf(\"  Throughput     : %.2f MLUPS\\\\n\", mlups);\n    printf(\"  u_center (mid) : %f\\\\n\", u[IDX(Nx/2, Ny/2, Ny)]);\n\n    free(u);\n    free(uNew);\n    cudaFree(d_u);\n    cudaFree(d_uNew);\n\n    return 0;\n}\n\"\"\"","metadata":{"_uuid":"8f2839f25d086af736a60e9eeb907d3b93b6e0e5","_cell_guid":"b1076dfc-b9ad-4769-8c92-a6c4dae69d19","trusted":true,"execution":{"iopub.status.busy":"2025-08-01T05:18:30.202993Z","iopub.execute_input":"2025-08-01T05:18:30.203285Z","iopub.status.idle":"2025-08-01T05:18:30.209365Z","shell.execute_reply.started":"2025-08-01T05:18:30.203259Z","shell.execute_reply":"2025-08-01T05:18:30.208622Z"}},"outputs":[],"execution_count":8},{"cell_type":"code","source":"with open(\"Hybrid_heat.cu\", \"w\") as f:\n    f.write(Hybrid_code)","metadata":{"trusted":true,"execution":{"iopub.status.busy":"2025-08-01T05:18:36.322311Z","iopub.execute_input":"2025-08-01T05:18:36.322591Z","iopub.status.idle":"2025-08-01T05:18:36.327073Z","shell.execute_reply.started":"2025-08-01T05:18:36.322571Z","shell.execute_reply":"2025-08-01T05:18:36.326386Z"}},"outputs":[],"execution_count":9},{"cell_type":"code","source":"# !nvcc -Xcompiler -prec-div -prec-sqrt -fopenmp -lgomp -o hybrid_run Hybrid_heat.cu","metadata":{"trusted":true,"execution":{"iopub.status.busy":"2025-08-01T05:01:05.911566Z","iopub.execute_input":"2025-08-01T05:01:05.912110Z","iopub.status.idle":"2025-08-01T05:01:06.055013Z","shell.execute_reply.started":"2025-08-01T05:01:05.912087Z","shell.execute_reply":"2025-08-01T05:01:06.054369Z"}},"outputs":[{"name":"stdout","text":"nvcc fatal   : '-fopenmp': expected true or false\n","output_type":"stream"}],"execution_count":4},{"cell_type":"code","source":"!nvcc -Xcompiler=\"-fopenmp\" --fmad=false --prec-div=true --prec-sqrt=true -o hybrid_run Hybrid_heat.cu -lgomp","metadata":{"trusted":true,"execution":{"iopub.status.busy":"2025-08-01T05:18:40.446777Z","iopub.execute_input":"2025-08-01T05:18:40.447059Z","iopub.status.idle":"2025-08-01T05:18:41.826427Z","shell.execute_reply.started":"2025-08-01T05:18:40.447039Z","shell.execute_reply":"2025-08-01T05:18:41.825538Z"}},"outputs":[],"execution_count":10},{"cell_type":"code","source":"!./hybrid_run","metadata":{"trusted":true,"execution":{"iopub.status.busy":"2025-08-01T05:18:45.793751Z","iopub.execute_input":"2025-08-01T05:18:45.794027Z","iopub.status.idle":"2025-08-01T05:18:46.405097Z","shell.execute_reply.started":"2025-08-01T05:18:45.794003Z","shell.execute_reply":"2025-08-01T05:18:46.404377Z"}},"outputs":[{"name":"stdout","text":"Hybrid OpenMP + CUDA run:\\n  Time           : 0.278468 s\\n  Throughput     : 140.78 MLUPS\\n  u_center (mid) : 0.441778\\n","output_type":"stream"}],"execution_count":11},{"cell_type":"code","source":"!nvidia-smi  ","metadata":{"trusted":true,"execution":{"iopub.status.busy":"2025-07-17T10:09:54.249716Z","iopub.execute_input":"2025-07-17T10:09:54.250029Z","iopub.status.idle":"2025-07-17T10:09:54.474730Z","shell.execute_reply.started":"2025-07-17T10:09:54.249991Z","shell.execute_reply":"2025-07-17T10:09:54.474056Z"}},"outputs":[{"name":"stdout","text":"Thu Jul 17 10:09:54 2025       \n+-----------------------------------------------------------------------------------------+\n| NVIDIA-SMI 560.35.03              Driver Version: 560.35.03      CUDA Version: 12.6     |\n|-----------------------------------------+------------------------+----------------------+\n| GPU  Name                 Persistence-M | Bus-Id          Disp.A | Volatile Uncorr. ECC |\n| Fan  Temp   Perf          Pwr:Usage/Cap |           Memory-Usage | GPU-Util  Compute M. |\n|                                         |                        |               MIG M. |\n|=========================================+========================+======================|\n|   0  Tesla T4                       Off |   00000000:00:04.0 Off |                    0 |\n| N/A   41C    P8              9W /   70W |       1MiB /  15360MiB |      0%      Default |\n|                                         |                        |                  N/A |\n+-----------------------------------------+------------------------+----------------------+\n|   1  Tesla T4                       Off |   00000000:00:05.0 Off |                    0 |\n| N/A   40C    P8              9W /   70W |       1MiB /  15360MiB |      0%      Default |\n|                                         |                        |                  N/A |\n+-----------------------------------------+------------------------+----------------------+\n                                                                                         \n+-----------------------------------------------------------------------------------------+\n| Processes:                                                                              |\n|  GPU   GI   CI        PID   Type   Process name                              GPU Memory |\n|        ID   ID                                                               Usage      |\n|=========================================================================================|\n|  No running processes found                                                             |\n+-----------------------------------------------------------------------------------------+\n","output_type":"stream"}],"execution_count":6},{"cell_type":"code","source":"!lscpu","metadata":{"trusted":true,"execution":{"iopub.status.busy":"2025-07-17T10:12:16.591716Z","iopub.execute_input":"2025-07-17T10:12:16.592047Z","iopub.status.idle":"2025-07-17T10:12:16.718344Z","shell.execute_reply.started":"2025-07-17T10:12:16.592018Z","shell.execute_reply":"2025-07-17T10:12:16.717640Z"}},"outputs":[{"name":"stdout","text":"Architecture:             x86_64\n  CPU op-mode(s):         32-bit, 64-bit\n  Address sizes:          46 bits physical, 48 bits virtual\n  Byte Order:             Little Endian\nCPU(s):                   4\n  On-line CPU(s) list:    0-3\nVendor ID:                GenuineIntel\n  Model name:             Intel(R) Xeon(R) CPU @ 2.00GHz\n    CPU family:           6\n    Model:                85\n    Thread(s) per core:   2\n    Core(s) per socket:   2\n    Socket(s):            1\n    Stepping:             3\n    BogoMIPS:             4000.34\n    Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge m\n                          ca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht sysc\n                          all nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xt\n                          opology nonstop_tsc cpuid tsc_known_freq pni pclmulqdq\n                           ssse3 fma cx16 pcid sse4_1 sse4_2 x2apic movbe popcnt\n                           aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dno\n                          wprefetch pti ssbd ibrs ibpb stibp fsgsbase tsc_adjust\n                           bmi1 hle avx2 smep bmi2 erms invpcid rtm mpx avx512f \n                          avx512dq rdseed adx smap clflushopt clwb avx512cd avx5\n                          12bw avx512vl xsaveopt xsavec xgetbv1 xsaves arat md_c\n                          lear arch_capabilities\nVirtualization features:  \n  Hypervisor vendor:      KVM\n  Virtualization type:    full\nCaches (sum of all):      \n  L1d:                    64 KiB (2 instances)\n  L1i:                    64 KiB (2 instances)\n  L2:                     2 MiB (2 instances)\n  L3:                     38.5 MiB (1 instance)\nNUMA:                     \n  NUMA node(s):           1\n  NUMA node0 CPU(s):      0-3\nVulnerabilities:          \n  Gather data sampling:   Not affected\n  Itlb multihit:          Not affected\n  L1tf:                   Mitigation; PTE Inversion\n  Mds:                    Mitigation; Clear CPU buffers; SMT Host state unknown\n  Meltdown:               Mitigation; PTI\n  Mmio stale data:        Vulnerable: Clear CPU buffers attempted, no microcode;\n                           SMT Host state unknown\n  Reg file data sampling: Not affected\n  Retbleed:               Mitigation; IBRS\n  Spec rstack overflow:   Not affected\n  Spec store bypass:      Mitigation; Speculative Store Bypass disabled via prct\n                          l\n  Spectre v1:             Mitigation; usercopy/swapgs barriers and __user pointe\n                          r sanitization\n  Spectre v2:             Mitigation; IBRS; IBPB conditional; STIBP conditional;\n                           RSB filling; PBRSB-eIBRS Not affected; BHI SW loop, K\n                          VM SW loop\n  Srbds:                  Not affected\n  Tsx async abort:        Mitigation; Clear CPU buffers; SMT Host state unknown\n","output_type":"stream"}],"execution_count":11},{"cell_type":"code","source":"rm hybrid_run hybrid_heat_distribution.csv Hybrid_heat.cu","metadata":{"trusted":true,"execution":{"iopub.status.busy":"2025-08-01T05:18:19.782991Z","iopub.execute_input":"2025-08-01T05:18:19.783623Z","iopub.status.idle":"2025-08-01T05:18:19.903151Z","shell.execute_reply.started":"2025-08-01T05:18:19.783591Z","shell.execute_reply":"2025-08-01T05:18:19.902059Z"}},"outputs":[],"execution_count":7},{"cell_type":"code","source":"","metadata":{"trusted":true},"outputs":[],"execution_count":null}]}