set_max_delay 4.0 -from clk* -rise_from port1 -fall_from port1 -rise_to core_clock
