

================================================================
== Vivado HLS Report for 'Loop_sizeLoop_proc'
================================================================
* Date:           Thu Dec 12 23:27:47 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myFuncAccel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- sizeLoop  |    ?|    ?|        38|          4|          4|     ?|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    280|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     23|    1601|   3404|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    611|
|Register         |        0|      -|    2499|    544|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     23|    4100|   4839|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       3|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |myFuncAccel_fcmp_32ns_32ns_1_1_1_U15           |myFuncAccel_fcmp_32ns_32ns_1_1_1            |        0|      0|   66|  239|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10  |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11  |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12  |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13  |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U14  |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                            |        0|     23| 1601| 3404|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_314_p2                        |     +    |      0|  0|  39|          32|           1|
    |ap_block_state36_pp0_stage2_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state39_pp0_stage1_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |tmp_10_fu_420_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_13_fu_425_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_17_fu_471_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_19_fu_476_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_23_fu_514_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_25_fu_519_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_6_fu_375_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_8_fu_380_p2                    |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_i_fu_309_p2             |   icmp   |      0|  0|  18|          32|          32|
    |notlhs1_fu_329_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |notlhs2_fu_402_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |notlhs4_fu_453_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |notlhs6_fu_498_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_357_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |notrhs1_fu_303_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |notrhs2_fu_408_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |notrhs4_fu_459_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |notrhs6_fu_504_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_363_p2                   |   icmp   |      0|  0|  18|          23|           1|
    |ap_block_pp0_stage0_00001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |tmp_16_fu_465_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_510_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_26_fu_430_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_27_fu_524_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_28_fu_529_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_369_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_335_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_s_fu_414_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i_8_fu_534_p3                |  select  |      0|  0|  30|           1|          30|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 280|         244|         103|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  38|          7|    1|          7|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9           |   9|          2|    1|          2|
    |ap_phi_mux_i_1_i_i_phi_fu_239_p4  |   9|          2|   32|         64|
    |data1_blk_n                       |   9|          2|    1|          2|
    |data2_blk_n                       |   9|          2|    1|          2|
    |grp_fu_246_p0                     |  27|          5|   32|        160|
    |grp_fu_246_p1                     |  27|          5|   32|        160|
    |grp_fu_251_p0                     |  27|          5|   32|        160|
    |grp_fu_251_p1                     |  27|          5|   32|        160|
    |grp_fu_256_p0                     |  27|          5|   32|        160|
    |grp_fu_256_p1                     |  27|          5|   32|        160|
    |grp_fu_261_p0                     |  27|          5|   32|        160|
    |grp_fu_261_p1                     |  27|          5|   32|        160|
    |grp_fu_266_p0                     |  27|          5|   32|        160|
    |grp_fu_266_p1                     |  27|          5|   32|        160|
    |grp_fu_270_p0                     |  27|          5|   32|        160|
    |grp_fu_270_p1                     |  27|          5|   32|        160|
    |grp_fu_274_p0                     |  27|          5|   32|        160|
    |grp_fu_274_p1                     |  27|          5|   32|        160|
    |grp_fu_278_p0                     |  27|          5|   32|        160|
    |grp_fu_278_p1                     |  27|          5|   32|        160|
    |grp_fu_282_p0                     |  27|          5|   32|        160|
    |grp_fu_282_p1                     |  15|          3|   32|         96|
    |grp_fu_286_p0                     |  27|          5|   32|        160|
    |i_1_i_i_reg_235                   |   9|          2|   32|         64|
    |size_blk_n                        |   9|          2|    1|          2|
    |threshold_blk_n                   |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 611|        116|  679|       3123|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |data1_read_1_reg_668                  |  32|   0|   32|          0|
    |data1_read_2_reg_676                  |  32|   0|   32|          0|
    |data1_read_3_reg_684                  |  32|   0|   32|          0|
    |data1_read_reg_660                    |  32|   0|   32|          0|
    |exitcond_i_i_reg_643                  |   1|   0|    1|          0|
    |i_1_i_i_reg_235                       |  32|   0|   32|          0|
    |i_reg_647                             |  32|   0|   32|          0|
    |notlhs6_reg_885                       |   1|   0|    1|          0|
    |notrhs1_reg_638                       |   1|   0|    1|          0|
    |notrhs6_reg_890                       |   1|   0|    1|          0|
    |reg_290                               |  32|   0|   32|          0|
    |size_read_reg_623                     |  32|   0|   32|          0|
    |tempVal_0_1_i_i_reg_712               |  32|   0|   32|          0|
    |tempVal_0_2_i_i_reg_732               |  32|   0|   32|          0|
    |tempVal_0_3_i_i_reg_752               |  32|   0|   32|          0|
    |tempVal_0_i_i_reg_692                 |  32|   0|   32|          0|
    |tempVal_1_1_i_i_reg_717               |  32|   0|   32|          0|
    |tempVal_1_2_i_i_reg_737               |  32|   0|   32|          0|
    |tempVal_1_3_i_i_reg_757               |  32|   0|   32|          0|
    |tempVal_1_i_i_reg_697                 |  32|   0|   32|          0|
    |tempVal_2_1_i_i_reg_722               |  32|   0|   32|          0|
    |tempVal_2_2_i_i_reg_742               |  32|   0|   32|          0|
    |tempVal_2_3_i_i_reg_762               |  32|   0|   32|          0|
    |tempVal_2_i_i_reg_702                 |  32|   0|   32|          0|
    |tempVal_3_1_i_i_reg_727               |  32|   0|   32|          0|
    |tempVal_3_2_i_i_reg_747               |  32|   0|   32|          0|
    |tempVal_3_3_i_i_reg_767               |  32|   0|   32|          0|
    |tempVal_3_i_i_reg_707                 |  32|   0|   32|          0|
    |threshold_load_to_in_reg_633          |  32|   0|   32|          0|
    |threshold_read_reg_628                |  32|   0|   32|          0|
    |tmp_12_reg_865                        |   1|   0|    1|          0|
    |tmp_18_reg_870                        |   1|   0|    1|          0|
    |tmp_19_reg_880                        |   1|   0|    1|          0|
    |tmp_20_0_1_i_i_reg_792                |  32|   0|   32|          0|
    |tmp_20_0_2_i_i_reg_812                |  32|   0|   32|          0|
    |tmp_20_0_3_i_i_reg_832                |  32|   0|   32|          0|
    |tmp_20_0_3_i_i_reg_832_pp0_iter7_reg  |  32|   0|   32|          0|
    |tmp_20_0_i_i_reg_772                  |  32|   0|   32|          0|
    |tmp_20_1_1_i_i_reg_797                |  32|   0|   32|          0|
    |tmp_20_1_2_i_i_reg_817                |  32|   0|   32|          0|
    |tmp_20_1_3_i_i_reg_839                |  32|   0|   32|          0|
    |tmp_20_1_i_i_reg_777                  |  32|   0|   32|          0|
    |tmp_20_2_1_i_i_reg_802                |  32|   0|   32|          0|
    |tmp_20_2_2_i_i_reg_822                |  32|   0|   32|          0|
    |tmp_20_2_3_i_i_reg_846                |  32|   0|   32|          0|
    |tmp_20_2_i_i_reg_782                  |  32|   0|   32|          0|
    |tmp_20_3_1_i_i_reg_807                |  32|   0|   32|          0|
    |tmp_20_3_2_i_i_reg_827                |  32|   0|   32|          0|
    |tmp_20_3_3_i_i_reg_853                |  32|   0|   32|          0|
    |tmp_20_3_i_i_reg_787                  |  32|   0|   32|          0|
    |tmp_24_reg_895                        |   1|   0|    1|          0|
    |tmp_26_reg_875                        |   1|   0|    1|          0|
    |tmp_5_reg_652                         |   1|   0|    1|          0|
    |tmp_7_reg_860                         |   1|   0|    1|          0|
    |tmp_i_i_8_reg_900                     |   7|   0|   32|         25|
    |exitcond_i_i_reg_643                  |  64|  32|    1|          0|
    |tempVal_0_1_i_i_reg_712               |  64|  32|   32|          0|
    |tempVal_0_2_i_i_reg_732               |  64|  32|   32|          0|
    |tempVal_0_3_i_i_reg_752               |  64|  32|   32|          0|
    |tempVal_1_1_i_i_reg_717               |  64|  32|   32|          0|
    |tempVal_1_2_i_i_reg_737               |  64|  32|   32|          0|
    |tempVal_1_3_i_i_reg_757               |  64|  32|   32|          0|
    |tempVal_2_1_i_i_reg_722               |  64|  32|   32|          0|
    |tempVal_2_2_i_i_reg_742               |  64|  32|   32|          0|
    |tempVal_2_3_i_i_reg_762               |  64|  32|   32|          0|
    |tempVal_3_1_i_i_reg_727               |  64|  32|   32|          0|
    |tempVal_3_2_i_i_reg_747               |  64|  32|   32|          0|
    |tempVal_3_3_i_i_reg_767               |  64|  32|   32|          0|
    |tmp_20_1_3_i_i_reg_839                |  64|  32|   32|          0|
    |tmp_20_2_3_i_i_reg_846                |  64|  32|   32|          0|
    |tmp_20_3_3_i_i_reg_853                |  64|  32|   32|          0|
    |tmp_5_reg_652                         |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |2499| 544| 1918|         25|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Loop_sizeLoop_proc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Loop_sizeLoop_proc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Loop_sizeLoop_proc | return value |
|ap_done            | out |    1| ap_ctrl_hs | Loop_sizeLoop_proc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Loop_sizeLoop_proc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Loop_sizeLoop_proc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Loop_sizeLoop_proc | return value |
|size_dout          |  in |   32|   ap_fifo  |        size        |    pointer   |
|size_empty_n       |  in |    1|   ap_fifo  |        size        |    pointer   |
|size_read          | out |    1|   ap_fifo  |        size        |    pointer   |
|data1_dout         |  in |   32|   ap_fifo  |        data1       |    pointer   |
|data1_empty_n      |  in |    1|   ap_fifo  |        data1       |    pointer   |
|data1_read         | out |    1|   ap_fifo  |        data1       |    pointer   |
|p_read             |  in |   32|   ap_none  |       p_read       |    scalar    |
|p_read1            |  in |   32|   ap_none  |       p_read1      |    scalar    |
|p_read2            |  in |   32|   ap_none  |       p_read2      |    scalar    |
|p_read3            |  in |   32|   ap_none  |       p_read3      |    scalar    |
|threshold_dout     |  in |   32|   ap_fifo  |      threshold     |    pointer   |
|threshold_empty_n  |  in |    1|   ap_fifo  |      threshold     |    pointer   |
|threshold_read     | out |    1|   ap_fifo  |      threshold     |    pointer   |
|p_read4            |  in |   32|   ap_none  |       p_read4      |    scalar    |
|p_read5            |  in |   32|   ap_none  |       p_read5      |    scalar    |
|p_read6            |  in |   32|   ap_none  |       p_read6      |    scalar    |
|p_read7            |  in |   32|   ap_none  |       p_read7      |    scalar    |
|p_read8            |  in |   32|   ap_none  |       p_read8      |    scalar    |
|p_read9            |  in |   32|   ap_none  |       p_read9      |    scalar    |
|p_read10           |  in |   32|   ap_none  |      p_read10      |    scalar    |
|p_read11           |  in |   32|   ap_none  |      p_read11      |    scalar    |
|p_read12           |  in |   32|   ap_none  |      p_read12      |    scalar    |
|p_read13           |  in |   32|   ap_none  |      p_read13      |    scalar    |
|p_read14           |  in |   32|   ap_none  |      p_read14      |    scalar    |
|p_read15           |  in |   32|   ap_none  |      p_read15      |    scalar    |
|data2_din          | out |   32|   ap_fifo  |        data2       |    pointer   |
|data2_full_n       |  in |    1|   ap_fifo  |        data2       |    pointer   |
|data2_write        | out |    1|   ap_fifo  |        data2       |    pointer   |
+-------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 4, D = 38, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	40  / (exitcond_i_i)
	3  / (!exitcond_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	2  / true
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str46, i32 0, i32 0, [1 x i8]* @p_str47, [1 x i8]* @p_str48, [1 x i8]* @p_str49, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str50, [11 x i8]* @ScalarProp_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [11 x i8]* @ScalarProp_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read15)"   --->   Operation 45 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %p_read14)"   --->   Operation 46 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %p_read13)"   --->   Operation 47 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %p_read12)"   --->   Operation 48 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %p_read11)"   --->   Operation 49 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_6 = call float @_ssdm_op_Read.ap_auto.float(float %p_read10)"   --->   Operation 50 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_7 = call float @_ssdm_op_Read.ap_auto.float(float %p_read9)"   --->   Operation 51 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_8 = call float @_ssdm_op_Read.ap_auto.float(float %p_read8)"   --->   Operation 52 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_9 = call float @_ssdm_op_Read.ap_auto.float(float %p_read7)"   --->   Operation 53 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_10 = call float @_ssdm_op_Read.ap_auto.float(float %p_read6)"   --->   Operation 54 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_11 = call float @_ssdm_op_Read.ap_auto.float(float %p_read5)"   --->   Operation 55 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_12 = call float @_ssdm_op_Read.ap_auto.float(float %p_read4)"   --->   Operation 56 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_13 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)"   --->   Operation 57 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_14 = call float @_ssdm_op_Read.ap_auto.float(float %p_read2)"   --->   Operation 58 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_15 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)"   --->   Operation 59 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read22 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)"   --->   Operation 60 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (3.63ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %size)"   --->   Operation 61 'read' 'size_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (3.63ns)   --->   "%threshold_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %threshold)"   --->   Operation 62 'read' 'threshold_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%threshold_load_to_in = bitcast float %threshold_read to i32" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 63 'bitcast' 'threshold_load_to_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %threshold_load_to_in to i23" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 64 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_1, 0" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 65 'icmp' 'notrhs1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader7.i.i"   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i_1_i_i = phi i32 [ %i, %.preheader6.preheader.i.i ], [ 0, %entry ]"   --->   Operation 67 'phi' 'i_1_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%exitcond_i_i = icmp eq i32 %i_1_i_i, %size_read" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:53]   --->   Operation 68 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%i = add i32 %i_1_i_i, 1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:53]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %.exit, label %.preheader6.preheader.i.i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:53]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %threshold_load_to_in, i32 23, i32 30)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 71 'partselect' 'tmp_2' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_2, -1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 72 'icmp' 'notlhs1' <Predicate = (!exitcond_i_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%tmp_5 = or i1 %notrhs1, %notlhs1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 73 'or' 'tmp_5' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 74 [1/1] (3.63ns)   --->   "%data1_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data1)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:71]   --->   Operation 74 'read' 'data1_read' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 75 [1/1] (3.63ns)   --->   "%data1_read_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data1)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:71]   --->   Operation 75 'read' 'data1_read_1' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 76 [4/4] (5.70ns)   --->   "%tempVal_0_i_i = fmul float %data1_read, %p_read22" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 76 'fmul' 'tempVal_0_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [4/4] (5.70ns)   --->   "%tempVal_1_i_i = fmul float %data1_read, %p_read_12" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 77 'fmul' 'tempVal_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [4/4] (5.70ns)   --->   "%tempVal_2_i_i = fmul float %data1_read, %p_read_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 78 'fmul' 'tempVal_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [4/4] (5.70ns)   --->   "%tempVal_3_i_i = fmul float %data1_read, %p_read_4" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 79 'fmul' 'tempVal_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 80 [1/1] (3.63ns)   --->   "%data1_read_2 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data1)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:71]   --->   Operation 80 'read' 'data1_read_2' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 81 [3/4] (5.70ns)   --->   "%tempVal_0_i_i = fmul float %data1_read, %p_read22" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 81 'fmul' 'tempVal_0_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [4/4] (5.70ns)   --->   "%tempVal_0_1_i_i = fmul float %data1_read_1, %p_read_15" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 82 'fmul' 'tempVal_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [3/4] (5.70ns)   --->   "%tempVal_1_i_i = fmul float %data1_read, %p_read_12" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 83 'fmul' 'tempVal_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [4/4] (5.70ns)   --->   "%tempVal_1_1_i_i = fmul float %data1_read_1, %p_read_11" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 84 'fmul' 'tempVal_1_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [3/4] (5.70ns)   --->   "%tempVal_2_i_i = fmul float %data1_read, %p_read_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 85 'fmul' 'tempVal_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [4/4] (5.70ns)   --->   "%tempVal_2_1_i_i = fmul float %data1_read_1, %p_read_7" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 86 'fmul' 'tempVal_2_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [3/4] (5.70ns)   --->   "%tempVal_3_i_i = fmul float %data1_read, %p_read_4" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 87 'fmul' 'tempVal_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [4/4] (5.70ns)   --->   "%tempVal_3_1_i_i = fmul float %data1_read_1, %p_read_3" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 88 'fmul' 'tempVal_3_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 89 [1/1] (3.63ns)   --->   "%data1_read_3 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data1)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:71]   --->   Operation 89 'read' 'data1_read_3' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 90 [2/4] (5.70ns)   --->   "%tempVal_0_i_i = fmul float %data1_read, %p_read22" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 90 'fmul' 'tempVal_0_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [3/4] (5.70ns)   --->   "%tempVal_0_1_i_i = fmul float %data1_read_1, %p_read_15" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 91 'fmul' 'tempVal_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [4/4] (5.70ns)   --->   "%tempVal_0_2_i_i = fmul float %data1_read_2, %p_read_14" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 92 'fmul' 'tempVal_0_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [2/4] (5.70ns)   --->   "%tempVal_1_i_i = fmul float %data1_read, %p_read_12" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 93 'fmul' 'tempVal_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [3/4] (5.70ns)   --->   "%tempVal_1_1_i_i = fmul float %data1_read_1, %p_read_11" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 94 'fmul' 'tempVal_1_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [4/4] (5.70ns)   --->   "%tempVal_1_2_i_i = fmul float %data1_read_2, %p_read_10" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 95 'fmul' 'tempVal_1_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [2/4] (5.70ns)   --->   "%tempVal_2_i_i = fmul float %data1_read, %p_read_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 96 'fmul' 'tempVal_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [3/4] (5.70ns)   --->   "%tempVal_2_1_i_i = fmul float %data1_read_1, %p_read_7" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 97 'fmul' 'tempVal_2_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [4/4] (5.70ns)   --->   "%tempVal_2_2_i_i = fmul float %data1_read_2, %p_read_6" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 98 'fmul' 'tempVal_2_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/4] (5.70ns)   --->   "%tempVal_3_i_i = fmul float %data1_read, %p_read_4" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 99 'fmul' 'tempVal_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [3/4] (5.70ns)   --->   "%tempVal_3_1_i_i = fmul float %data1_read_1, %p_read_3" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 100 'fmul' 'tempVal_3_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [4/4] (5.70ns)   --->   "%tempVal_3_2_i_i = fmul float %data1_read_2, %p_read_2" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 101 'fmul' 'tempVal_3_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 102 [1/4] (5.70ns)   --->   "%tempVal_0_i_i = fmul float %data1_read, %p_read22" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 102 'fmul' 'tempVal_0_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [2/4] (5.70ns)   --->   "%tempVal_0_1_i_i = fmul float %data1_read_1, %p_read_15" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 103 'fmul' 'tempVal_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [3/4] (5.70ns)   --->   "%tempVal_0_2_i_i = fmul float %data1_read_2, %p_read_14" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 104 'fmul' 'tempVal_0_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [4/4] (5.70ns)   --->   "%tempVal_0_3_i_i = fmul float %data1_read_3, %p_read_13" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 105 'fmul' 'tempVal_0_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/4] (5.70ns)   --->   "%tempVal_1_i_i = fmul float %data1_read, %p_read_12" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 106 'fmul' 'tempVal_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [2/4] (5.70ns)   --->   "%tempVal_1_1_i_i = fmul float %data1_read_1, %p_read_11" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 107 'fmul' 'tempVal_1_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [3/4] (5.70ns)   --->   "%tempVal_1_2_i_i = fmul float %data1_read_2, %p_read_10" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 108 'fmul' 'tempVal_1_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [4/4] (5.70ns)   --->   "%tempVal_1_3_i_i = fmul float %data1_read_3, %p_read_9" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 109 'fmul' 'tempVal_1_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/4] (5.70ns)   --->   "%tempVal_2_i_i = fmul float %data1_read, %p_read_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 110 'fmul' 'tempVal_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [2/4] (5.70ns)   --->   "%tempVal_2_1_i_i = fmul float %data1_read_1, %p_read_7" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 111 'fmul' 'tempVal_2_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [3/4] (5.70ns)   --->   "%tempVal_2_2_i_i = fmul float %data1_read_2, %p_read_6" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 112 'fmul' 'tempVal_2_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [4/4] (5.70ns)   --->   "%tempVal_2_3_i_i = fmul float %data1_read_3, %p_read_5" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 113 'fmul' 'tempVal_2_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/4] (5.70ns)   --->   "%tempVal_3_i_i = fmul float %data1_read, %p_read_4" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 114 'fmul' 'tempVal_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/4] (5.70ns)   --->   "%tempVal_3_1_i_i = fmul float %data1_read_1, %p_read_3" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 115 'fmul' 'tempVal_3_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [3/4] (5.70ns)   --->   "%tempVal_3_2_i_i = fmul float %data1_read_2, %p_read_2" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 116 'fmul' 'tempVal_3_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [4/4] (5.70ns)   --->   "%tempVal_3_3_i_i = fmul float %data1_read_3, %p_read_1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 117 'fmul' 'tempVal_3_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 118 [5/5] (7.25ns)   --->   "%tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 118 'fadd' 'tmp_20_0_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/4] (5.70ns)   --->   "%tempVal_0_1_i_i = fmul float %data1_read_1, %p_read_15" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 119 'fmul' 'tempVal_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [2/4] (5.70ns)   --->   "%tempVal_0_2_i_i = fmul float %data1_read_2, %p_read_14" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 120 'fmul' 'tempVal_0_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [3/4] (5.70ns)   --->   "%tempVal_0_3_i_i = fmul float %data1_read_3, %p_read_13" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 121 'fmul' 'tempVal_0_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [5/5] (7.25ns)   --->   "%tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 122 'fadd' 'tmp_20_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/4] (5.70ns)   --->   "%tempVal_1_1_i_i = fmul float %data1_read_1, %p_read_11" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 123 'fmul' 'tempVal_1_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [2/4] (5.70ns)   --->   "%tempVal_1_2_i_i = fmul float %data1_read_2, %p_read_10" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 124 'fmul' 'tempVal_1_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [3/4] (5.70ns)   --->   "%tempVal_1_3_i_i = fmul float %data1_read_3, %p_read_9" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 125 'fmul' 'tempVal_1_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [5/5] (7.25ns)   --->   "%tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 126 'fadd' 'tmp_20_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/4] (5.70ns)   --->   "%tempVal_2_1_i_i = fmul float %data1_read_1, %p_read_7" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 127 'fmul' 'tempVal_2_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [2/4] (5.70ns)   --->   "%tempVal_2_2_i_i = fmul float %data1_read_2, %p_read_6" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 128 'fmul' 'tempVal_2_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [3/4] (5.70ns)   --->   "%tempVal_2_3_i_i = fmul float %data1_read_3, %p_read_5" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 129 'fmul' 'tempVal_2_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [5/5] (7.25ns)   --->   "%tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 130 'fadd' 'tmp_20_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/4] (5.70ns)   --->   "%tempVal_3_1_i_i = fmul float %data1_read_1, %p_read_3" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 131 'fmul' 'tempVal_3_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [2/4] (5.70ns)   --->   "%tempVal_3_2_i_i = fmul float %data1_read_2, %p_read_2" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 132 'fmul' 'tempVal_3_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [3/4] (5.70ns)   --->   "%tempVal_3_3_i_i = fmul float %data1_read_3, %p_read_1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 133 'fmul' 'tempVal_3_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 134 [4/5] (7.25ns)   --->   "%tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 134 'fadd' 'tmp_20_0_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/4] (5.70ns)   --->   "%tempVal_0_2_i_i = fmul float %data1_read_2, %p_read_14" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 135 'fmul' 'tempVal_0_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [2/4] (5.70ns)   --->   "%tempVal_0_3_i_i = fmul float %data1_read_3, %p_read_13" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 136 'fmul' 'tempVal_0_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [4/5] (7.25ns)   --->   "%tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 137 'fadd' 'tmp_20_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/4] (5.70ns)   --->   "%tempVal_1_2_i_i = fmul float %data1_read_2, %p_read_10" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 138 'fmul' 'tempVal_1_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [2/4] (5.70ns)   --->   "%tempVal_1_3_i_i = fmul float %data1_read_3, %p_read_9" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 139 'fmul' 'tempVal_1_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [4/5] (7.25ns)   --->   "%tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 140 'fadd' 'tmp_20_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/4] (5.70ns)   --->   "%tempVal_2_2_i_i = fmul float %data1_read_2, %p_read_6" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 141 'fmul' 'tempVal_2_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [2/4] (5.70ns)   --->   "%tempVal_2_3_i_i = fmul float %data1_read_3, %p_read_5" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 142 'fmul' 'tempVal_2_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [4/5] (7.25ns)   --->   "%tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 143 'fadd' 'tmp_20_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/4] (5.70ns)   --->   "%tempVal_3_2_i_i = fmul float %data1_read_2, %p_read_2" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 144 'fmul' 'tempVal_3_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [2/4] (5.70ns)   --->   "%tempVal_3_3_i_i = fmul float %data1_read_3, %p_read_1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 145 'fmul' 'tempVal_3_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 146 [3/5] (7.25ns)   --->   "%tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 146 'fadd' 'tmp_20_0_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/4] (5.70ns)   --->   "%tempVal_0_3_i_i = fmul float %data1_read_3, %p_read_13" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 147 'fmul' 'tempVal_0_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [3/5] (7.25ns)   --->   "%tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 148 'fadd' 'tmp_20_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/4] (5.70ns)   --->   "%tempVal_1_3_i_i = fmul float %data1_read_3, %p_read_9" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 149 'fmul' 'tempVal_1_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [3/5] (7.25ns)   --->   "%tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 150 'fadd' 'tmp_20_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/4] (5.70ns)   --->   "%tempVal_2_3_i_i = fmul float %data1_read_3, %p_read_5" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 151 'fmul' 'tempVal_2_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [3/5] (7.25ns)   --->   "%tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 152 'fadd' 'tmp_20_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/4] (5.70ns)   --->   "%tempVal_3_3_i_i = fmul float %data1_read_3, %p_read_1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:76]   --->   Operation 153 'fmul' 'tempVal_3_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 154 [2/5] (7.25ns)   --->   "%tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 154 'fadd' 'tmp_20_0_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [2/5] (7.25ns)   --->   "%tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 155 'fadd' 'tmp_20_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [2/5] (7.25ns)   --->   "%tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 156 'fadd' 'tmp_20_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [2/5] (7.25ns)   --->   "%tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 157 'fadd' 'tmp_20_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 158 [1/5] (7.25ns)   --->   "%tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 158 'fadd' 'tmp_20_0_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/5] (7.25ns)   --->   "%tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 159 'fadd' 'tmp_20_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/5] (7.25ns)   --->   "%tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 160 'fadd' 'tmp_20_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/5] (7.25ns)   --->   "%tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 161 'fadd' 'tmp_20_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 162 [5/5] (7.25ns)   --->   "%tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 162 'fadd' 'tmp_20_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [5/5] (7.25ns)   --->   "%tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 163 'fadd' 'tmp_20_1_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [5/5] (7.25ns)   --->   "%tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 164 'fadd' 'tmp_20_2_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [5/5] (7.25ns)   --->   "%tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 165 'fadd' 'tmp_20_3_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 166 [4/5] (7.25ns)   --->   "%tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 166 'fadd' 'tmp_20_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [4/5] (7.25ns)   --->   "%tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 167 'fadd' 'tmp_20_1_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [4/5] (7.25ns)   --->   "%tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 168 'fadd' 'tmp_20_2_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [4/5] (7.25ns)   --->   "%tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 169 'fadd' 'tmp_20_3_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 170 [3/5] (7.25ns)   --->   "%tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 170 'fadd' 'tmp_20_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [3/5] (7.25ns)   --->   "%tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 171 'fadd' 'tmp_20_1_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [3/5] (7.25ns)   --->   "%tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 172 'fadd' 'tmp_20_2_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [3/5] (7.25ns)   --->   "%tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 173 'fadd' 'tmp_20_3_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 174 [2/5] (7.25ns)   --->   "%tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 174 'fadd' 'tmp_20_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [2/5] (7.25ns)   --->   "%tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 175 'fadd' 'tmp_20_1_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [2/5] (7.25ns)   --->   "%tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 176 'fadd' 'tmp_20_2_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [2/5] (7.25ns)   --->   "%tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 177 'fadd' 'tmp_20_3_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 178 [1/5] (7.25ns)   --->   "%tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 178 'fadd' 'tmp_20_0_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/5] (7.25ns)   --->   "%tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 179 'fadd' 'tmp_20_1_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/5] (7.25ns)   --->   "%tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 180 'fadd' 'tmp_20_2_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [1/5] (7.25ns)   --->   "%tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 181 'fadd' 'tmp_20_3_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 182 [5/5] (7.25ns)   --->   "%tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 182 'fadd' 'tmp_20_0_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [5/5] (7.25ns)   --->   "%tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 183 'fadd' 'tmp_20_1_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [5/5] (7.25ns)   --->   "%tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 184 'fadd' 'tmp_20_2_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [5/5] (7.25ns)   --->   "%tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 185 'fadd' 'tmp_20_3_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 186 [4/5] (7.25ns)   --->   "%tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 186 'fadd' 'tmp_20_0_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [4/5] (7.25ns)   --->   "%tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 187 'fadd' 'tmp_20_1_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [4/5] (7.25ns)   --->   "%tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 188 'fadd' 'tmp_20_2_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [4/5] (7.25ns)   --->   "%tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 189 'fadd' 'tmp_20_3_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 190 [3/5] (7.25ns)   --->   "%tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 190 'fadd' 'tmp_20_0_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [3/5] (7.25ns)   --->   "%tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 191 'fadd' 'tmp_20_1_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [3/5] (7.25ns)   --->   "%tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 192 'fadd' 'tmp_20_2_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 193 [3/5] (7.25ns)   --->   "%tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 193 'fadd' 'tmp_20_3_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 194 [2/5] (7.25ns)   --->   "%tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 194 'fadd' 'tmp_20_0_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [2/5] (7.25ns)   --->   "%tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 195 'fadd' 'tmp_20_1_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [2/5] (7.25ns)   --->   "%tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 196 'fadd' 'tmp_20_2_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 197 [2/5] (7.25ns)   --->   "%tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 197 'fadd' 'tmp_20_3_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 198 [1/5] (7.25ns)   --->   "%tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 198 'fadd' 'tmp_20_0_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 199 [1/5] (7.25ns)   --->   "%tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 199 'fadd' 'tmp_20_1_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 200 [1/5] (7.25ns)   --->   "%tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 200 'fadd' 'tmp_20_2_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/5] (7.25ns)   --->   "%tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 201 'fadd' 'tmp_20_3_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 202 [5/5] (7.25ns)   --->   "%tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 202 'fadd' 'tmp_20_0_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [5/5] (7.25ns)   --->   "%tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 203 'fadd' 'tmp_20_1_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 204 [5/5] (7.25ns)   --->   "%tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 204 'fadd' 'tmp_20_2_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [5/5] (7.25ns)   --->   "%tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 205 'fadd' 'tmp_20_3_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 206 [4/5] (7.25ns)   --->   "%tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 206 'fadd' 'tmp_20_0_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [4/5] (7.25ns)   --->   "%tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 207 'fadd' 'tmp_20_1_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [4/5] (7.25ns)   --->   "%tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 208 'fadd' 'tmp_20_2_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [4/5] (7.25ns)   --->   "%tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 209 'fadd' 'tmp_20_3_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 210 [3/5] (7.25ns)   --->   "%tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 210 'fadd' 'tmp_20_0_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 211 [3/5] (7.25ns)   --->   "%tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 211 'fadd' 'tmp_20_1_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 212 [3/5] (7.25ns)   --->   "%tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 212 'fadd' 'tmp_20_2_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 213 [3/5] (7.25ns)   --->   "%tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 213 'fadd' 'tmp_20_3_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 214 [2/5] (7.25ns)   --->   "%tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 214 'fadd' 'tmp_20_0_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 215 [2/5] (7.25ns)   --->   "%tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 215 'fadd' 'tmp_20_1_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 216 [2/5] (7.25ns)   --->   "%tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 216 'fadd' 'tmp_20_2_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 217 [2/5] (7.25ns)   --->   "%tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 217 'fadd' 'tmp_20_3_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 218 [1/5] (7.25ns)   --->   "%tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 218 'fadd' 'tmp_20_0_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 219 [1/5] (7.25ns)   --->   "%tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 219 'fadd' 'tmp_20_1_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 220 [1/5] (7.25ns)   --->   "%tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 220 'fadd' 'tmp_20_2_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 221 [1/5] (7.25ns)   --->   "%tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:77]   --->   Operation 221 'fadd' 'tmp_20_3_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.78>
ST_28 : Operation 222 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ole float %tmp_20_0_3_i_i, %threshold_read" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 222 'fcmp' 'tmp_7' <Predicate = (!exitcond_i_i)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.78>
ST_29 : Operation 223 [1/1] (6.78ns)   --->   "%tmp_12 = fcmp ole float %tmp_20_1_3_i_i, %threshold_read" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 223 'fcmp' 'tmp_12' <Predicate = (!exitcond_i_i)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.78>
ST_30 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_20_0_3_i_i_to_in = bitcast float %tmp_20_0_3_i_i to i32" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 224 'bitcast' 'tmp_20_0_3_i_i_to_in' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 225 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_20_0_3_i_i_to_in, i32 23, i32 30)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 225 'partselect' 'tmp' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %tmp_20_0_3_i_i_to_in to i23" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 226 'trunc' 'tmp_3' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 227 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 227 'icmp' 'notlhs' <Predicate = (!exitcond_i_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 228 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_3, 0" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 228 'icmp' 'notrhs' <Predicate = (!exitcond_i_i)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_8)   --->   "%tmp_4 = or i1 %notrhs, %notlhs" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 229 'or' 'tmp_4' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_8)   --->   "%tmp_6 = and i1 %tmp_4, %tmp_5" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 230 'and' 'tmp_6' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_8 = and i1 %tmp_6, %tmp_7" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 231 'and' 'tmp_8' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_20_1_3_i_i_to_in = bitcast float %tmp_20_1_3_i_i to i32" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 232 'bitcast' 'tmp_20_1_3_i_i_to_in' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_20_1_3_i_i_to_in, i32 23, i32 30)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 233 'partselect' 'tmp_9' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %tmp_20_1_3_i_i_to_in to i23" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 234 'trunc' 'tmp_11' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 235 [1/1] (1.55ns)   --->   "%notlhs2 = icmp ne i8 %tmp_9, -1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 235 'icmp' 'notlhs2' <Predicate = (!exitcond_i_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 236 [1/1] (2.44ns)   --->   "%notrhs2 = icmp eq i23 %tmp_11, 0" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 236 'icmp' 'notrhs2' <Predicate = (!exitcond_i_i)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_s = or i1 %notrhs2, %notlhs2" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 237 'or' 'tmp_s' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_10 = and i1 %tmp_s, %tmp_5" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 238 'and' 'tmp_10' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_13 = and i1 %tmp_10, %tmp_12" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 239 'and' 'tmp_13' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 240 [1/1] (6.78ns)   --->   "%tmp_18 = fcmp ole float %tmp_20_2_3_i_i, %threshold_read" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 240 'fcmp' 'tmp_18' <Predicate = (!exitcond_i_i)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_26 = or i1 %tmp_13, %tmp_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 241 'or' 'tmp_26' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.78>
ST_31 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_20_2_3_i_i_to_in = bitcast float %tmp_20_2_3_i_i to i32" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 242 'bitcast' 'tmp_20_2_3_i_i_to_in' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_31 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_20_2_3_i_i_to_in, i32 23, i32 30)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 243 'partselect' 'tmp_14' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %tmp_20_2_3_i_i_to_in to i23" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 244 'trunc' 'tmp_15' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (1.55ns)   --->   "%notlhs4 = icmp ne i8 %tmp_14, -1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 245 'icmp' 'notlhs4' <Predicate = (!exitcond_i_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 246 [1/1] (2.44ns)   --->   "%notrhs4 = icmp eq i23 %tmp_15, 0" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 246 'icmp' 'notrhs4' <Predicate = (!exitcond_i_i)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_16 = or i1 %notrhs4, %notlhs4" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 247 'or' 'tmp_16' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_17 = and i1 %tmp_16, %tmp_5" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 248 'and' 'tmp_17' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 249 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_19 = and i1 %tmp_17, %tmp_18" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 249 'and' 'tmp_19' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_20_3_3_i_i_to_in = bitcast float %tmp_20_3_3_i_i to i32" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 250 'bitcast' 'tmp_20_3_3_i_i_to_in' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_31 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_20_3_3_i_i_to_in, i32 23, i32 30)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 251 'partselect' 'tmp_20' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_31 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %tmp_20_3_3_i_i_to_in to i23" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 252 'trunc' 'tmp_21' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_31 : Operation 253 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_20, -1" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 253 'icmp' 'notlhs6' <Predicate = (!exitcond_i_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 254 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_21, 0" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 254 'icmp' 'notrhs6' <Predicate = (!exitcond_i_i)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 255 [1/1] (6.78ns)   --->   "%tmp_24 = fcmp ole float %tmp_20_3_3_i_i, %threshold_read" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 255 'fcmp' 'tmp_24' <Predicate = (!exitcond_i_i)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.68>
ST_32 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i_8)   --->   "%tmp_22 = or i1 %notrhs6, %notlhs6" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 256 'or' 'tmp_22' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i_8)   --->   "%tmp_23 = and i1 %tmp_22, %tmp_5" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 257 'and' 'tmp_23' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i_8)   --->   "%tmp_25 = and i1 %tmp_23, %tmp_24" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:80]   --->   Operation 258 'and' 'tmp_25' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i_8)   --->   "%tmp_27 = or i1 %tmp_25, %tmp_19" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 259 'or' 'tmp_27' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i_8)   --->   "%tmp_28 = or i1 %tmp_27, %tmp_26" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 260 'or' 'tmp_28' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 261 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_i_i_8 = select i1 %tmp_28, float 1.000000e+00, float 0.000000e+00" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 261 'select' 'tmp_i_i_8' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 262 [4/4] (5.70ns)   --->   "%tmp_10_i_i = fmul float %tmp_20_0_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 262 'fmul' 'tmp_10_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.70>
ST_33 : Operation 263 [4/4] (5.70ns)   --->   "%tmp_10_1_i_i = fmul float %tmp_20_1_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 263 'fmul' 'tmp_10_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 264 [3/4] (5.70ns)   --->   "%tmp_10_i_i = fmul float %tmp_20_0_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 264 'fmul' 'tmp_10_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.70>
ST_34 : Operation 265 [4/4] (5.70ns)   --->   "%tmp_10_2_i_i = fmul float %tmp_20_2_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 265 'fmul' 'tmp_10_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 266 [3/4] (5.70ns)   --->   "%tmp_10_1_i_i = fmul float %tmp_20_1_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 266 'fmul' 'tmp_10_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 267 [2/4] (5.70ns)   --->   "%tmp_10_i_i = fmul float %tmp_20_0_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 267 'fmul' 'tmp_10_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.70>
ST_35 : Operation 268 [4/4] (5.70ns)   --->   "%tmp_10_3_i_i = fmul float %tmp_20_3_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 268 'fmul' 'tmp_10_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 269 [3/4] (5.70ns)   --->   "%tmp_10_2_i_i = fmul float %tmp_20_2_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 269 'fmul' 'tmp_10_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 270 [2/4] (5.70ns)   --->   "%tmp_10_1_i_i = fmul float %tmp_20_1_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 270 'fmul' 'tmp_10_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 271 [1/4] (5.70ns)   --->   "%tmp_10_i_i = fmul float %tmp_20_0_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 271 'fmul' 'tmp_10_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.70>
ST_36 : Operation 272 [3/4] (5.70ns)   --->   "%tmp_10_3_i_i = fmul float %tmp_20_3_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 272 'fmul' 'tmp_10_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 273 [2/4] (5.70ns)   --->   "%tmp_10_2_i_i = fmul float %tmp_20_2_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 273 'fmul' 'tmp_10_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 274 [1/4] (5.70ns)   --->   "%tmp_10_1_i_i = fmul float %tmp_20_1_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 274 'fmul' 'tmp_10_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 275 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %data2, float %tmp_10_i_i)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:93]   --->   Operation 275 'write' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 37 <SV = 36> <Delay = 5.70>
ST_37 : Operation 276 [2/4] (5.70ns)   --->   "%tmp_10_3_i_i = fmul float %tmp_20_3_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 276 'fmul' 'tmp_10_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 277 [1/4] (5.70ns)   --->   "%tmp_10_2_i_i = fmul float %tmp_20_2_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 277 'fmul' 'tmp_10_2_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 278 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %data2, float %tmp_10_1_i_i)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:93]   --->   Operation 278 'write' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 38 <SV = 37> <Delay = 5.70>
ST_38 : Operation 279 [1/4] (5.70ns)   --->   "%tmp_10_3_i_i = fmul float %tmp_20_3_3_i_i, %tmp_i_i_8" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:89]   --->   Operation 279 'fmul' 'tmp_10_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 280 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %data2, float %tmp_10_2_i_i)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:93]   --->   Operation 280 'write' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 39 <SV = 38> <Delay = 3.63>
ST_39 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:54]   --->   Operation 281 'specloopname' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_39 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:54]   --->   Operation 282 'specregionbegin' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_39 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:55]   --->   Operation 283 'specpipeline' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_39 : Operation 284 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %data2, float %tmp_10_3_i_i)" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:93]   --->   Operation 284 'write' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_i_i) nounwind" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:99]   --->   Operation 285 'specregionend' 'empty' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.00ns)   --->   "br label %.preheader7.i.i" [/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/src/myAccel.c:53]   --->   Operation 286 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 40 <SV = 2> <Delay = 0.00>
ST_40 : Operation 287 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 287 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_41          (specinterface  ) [ 00000000000000000000000000000000000000000]
StgValue_42          (specinterface  ) [ 00000000000000000000000000000000000000000]
StgValue_43          (specinterface  ) [ 00000000000000000000000000000000000000000]
StgValue_44          (specinterface  ) [ 00000000000000000000000000000000000000000]
p_read_1             (read           ) [ 00111111111111111111111111111111111111110]
p_read_2             (read           ) [ 00111111111111111111111111111111111111110]
p_read_3             (read           ) [ 00111111111111111111111111111111111111110]
p_read_4             (read           ) [ 00111111111111111111111111111111111111110]
p_read_5             (read           ) [ 00111111111111111111111111111111111111110]
p_read_6             (read           ) [ 00111111111111111111111111111111111111110]
p_read_7             (read           ) [ 00111111111111111111111111111111111111110]
p_read_8             (read           ) [ 00111111111111111111111111111111111111110]
p_read_9             (read           ) [ 00111111111111111111111111111111111111110]
p_read_10            (read           ) [ 00111111111111111111111111111111111111110]
p_read_11            (read           ) [ 00111111111111111111111111111111111111110]
p_read_12            (read           ) [ 00111111111111111111111111111111111111110]
p_read_13            (read           ) [ 00111111111111111111111111111111111111110]
p_read_14            (read           ) [ 00111111111111111111111111111111111111110]
p_read_15            (read           ) [ 00111111111111111111111111111111111111110]
p_read22             (read           ) [ 00111111111111111111111111111111111111110]
size_read            (read           ) [ 00111111111111111111111111111111111111110]
threshold_read       (read           ) [ 00111111111111111111111111111111111111110]
threshold_load_to_in (bitcast        ) [ 00111111111111111111111111111111111111110]
tmp_1                (trunc          ) [ 00000000000000000000000000000000000000000]
notrhs1              (icmp           ) [ 00111111111111111111111111111111111111110]
StgValue_66          (br             ) [ 01111111111111111111111111111111111111110]
i_1_i_i              (phi            ) [ 00100000000000000000000000000000000000000]
exitcond_i_i         (icmp           ) [ 00111111111111111111111111111111111111110]
i                    (add            ) [ 01111111111111111111111111111111111111110]
StgValue_70          (br             ) [ 00000000000000000000000000000000000000000]
tmp_2                (partselect     ) [ 00000000000000000000000000000000000000000]
notlhs1              (icmp           ) [ 00000000000000000000000000000000000000000]
tmp_5                (or             ) [ 00111111111111111111111111111111100000000]
data1_read           (read           ) [ 00111111000000000000000000000000000000000]
data1_read_1         (read           ) [ 00111111100000000000000000000000000000000]
data1_read_2         (read           ) [ 00111111110000000000000000000000000000000]
data1_read_3         (read           ) [ 00111101111000000000000000000000000000000]
tempVal_0_i_i        (fmul           ) [ 00111100111110000000000000000000000000000]
tempVal_1_i_i        (fmul           ) [ 00111100111110000000000000000000000000000]
tempVal_2_i_i        (fmul           ) [ 00111100111110000000000000000000000000000]
tempVal_3_i_i        (fmul           ) [ 00111100111110000000000000000000000000000]
tempVal_0_1_i_i      (fmul           ) [ 00111100011111111100000000000000000000000]
tempVal_1_1_i_i      (fmul           ) [ 00111100011111111100000000000000000000000]
tempVal_2_1_i_i      (fmul           ) [ 00111100011111111100000000000000000000000]
tempVal_3_1_i_i      (fmul           ) [ 00111100011111111100000000000000000000000]
tempVal_0_2_i_i      (fmul           ) [ 00111100001111111111111000000000000000000]
tempVal_1_2_i_i      (fmul           ) [ 00111100001111111111111000000000000000000]
tempVal_2_2_i_i      (fmul           ) [ 00111100001111111111111000000000000000000]
tempVal_3_2_i_i      (fmul           ) [ 00111100001111111111111000000000000000000]
tempVal_0_3_i_i      (fmul           ) [ 00111100000111111111111111110000000000000]
tempVal_1_3_i_i      (fmul           ) [ 00111100000111111111111111110000000000000]
tempVal_2_3_i_i      (fmul           ) [ 00111100000111111111111111110000000000000]
tempVal_3_3_i_i      (fmul           ) [ 00111100000111111111111111110000000000000]
tmp_20_0_i_i         (fadd           ) [ 00111100000001111100000000000000000000000]
tmp_20_1_i_i         (fadd           ) [ 00111100000001111100000000000000000000000]
tmp_20_2_i_i         (fadd           ) [ 00111100000001111100000000000000000000000]
tmp_20_3_i_i         (fadd           ) [ 00111100000001111100000000000000000000000]
tmp_20_0_1_i_i       (fadd           ) [ 00111100000000000011111000000000000000000]
tmp_20_1_1_i_i       (fadd           ) [ 00111100000000000011111000000000000000000]
tmp_20_2_1_i_i       (fadd           ) [ 00111100000000000011111000000000000000000]
tmp_20_3_1_i_i       (fadd           ) [ 00111100000000000011111000000000000000000]
tmp_20_0_2_i_i       (fadd           ) [ 00111100000000000000000111110000000000000]
tmp_20_1_2_i_i       (fadd           ) [ 00111100000000000000000111110000000000000]
tmp_20_2_2_i_i       (fadd           ) [ 00111100000000000000000111110000000000000]
tmp_20_3_2_i_i       (fadd           ) [ 00111100000000000000000111110000000000000]
tmp_20_0_3_i_i       (fadd           ) [ 00111100000000000000000000001111111100000]
tmp_20_1_3_i_i       (fadd           ) [ 00111100000000000000000000001111111110000]
tmp_20_2_3_i_i       (fadd           ) [ 00111100000000000000000000001111111111000]
tmp_20_3_3_i_i       (fadd           ) [ 00111100000000000000000000001111111111100]
tmp_7                (fcmp           ) [ 00100100000000000000000000000110000000000]
tmp_12               (fcmp           ) [ 00100000000000000000000000000010000000000]
tmp_20_0_3_i_i_to_in (bitcast        ) [ 00000000000000000000000000000000000000000]
tmp                  (partselect     ) [ 00000000000000000000000000000000000000000]
tmp_3                (trunc          ) [ 00000000000000000000000000000000000000000]
notlhs               (icmp           ) [ 00000000000000000000000000000000000000000]
notrhs               (icmp           ) [ 00000000000000000000000000000000000000000]
tmp_4                (or             ) [ 00000000000000000000000000000000000000000]
tmp_6                (and            ) [ 00000000000000000000000000000000000000000]
tmp_8                (and            ) [ 00000000000000000000000000000000000000000]
tmp_20_1_3_i_i_to_in (bitcast        ) [ 00000000000000000000000000000000000000000]
tmp_9                (partselect     ) [ 00000000000000000000000000000000000000000]
tmp_11               (trunc          ) [ 00000000000000000000000000000000000000000]
notlhs2              (icmp           ) [ 00000000000000000000000000000000000000000]
notrhs2              (icmp           ) [ 00000000000000000000000000000000000000000]
tmp_s                (or             ) [ 00000000000000000000000000000000000000000]
tmp_10               (and            ) [ 00000000000000000000000000000000000000000]
tmp_13               (and            ) [ 00000000000000000000000000000000000000000]
tmp_18               (fcmp           ) [ 00010000000000000000000000000001000000000]
tmp_26               (or             ) [ 00011000000000000000000000000001100000000]
tmp_20_2_3_i_i_to_in (bitcast        ) [ 00000000000000000000000000000000000000000]
tmp_14               (partselect     ) [ 00000000000000000000000000000000000000000]
tmp_15               (trunc          ) [ 00000000000000000000000000000000000000000]
notlhs4              (icmp           ) [ 00000000000000000000000000000000000000000]
notrhs4              (icmp           ) [ 00000000000000000000000000000000000000000]
tmp_16               (or             ) [ 00000000000000000000000000000000000000000]
tmp_17               (and            ) [ 00000000000000000000000000000000000000000]
tmp_19               (and            ) [ 00001000000000000000000000000000100000000]
tmp_20_3_3_i_i_to_in (bitcast        ) [ 00000000000000000000000000000000000000000]
tmp_20               (partselect     ) [ 00000000000000000000000000000000000000000]
tmp_21               (trunc          ) [ 00000000000000000000000000000000000000000]
notlhs6              (icmp           ) [ 00001000000000000000000000000000100000000]
notrhs6              (icmp           ) [ 00001000000000000000000000000000100000000]
tmp_24               (fcmp           ) [ 00001000000000000000000000000000100000000]
tmp_22               (or             ) [ 00000000000000000000000000000000000000000]
tmp_23               (and            ) [ 00000000000000000000000000000000000000000]
tmp_25               (and            ) [ 00000000000000000000000000000000000000000]
tmp_27               (or             ) [ 00000000000000000000000000000000000000000]
tmp_28               (or             ) [ 00000000000000000000000000000000000000000]
tmp_i_i_8            (select         ) [ 00111100000000000000000000000000011111100]
tmp_10_i_i           (fmul           ) [ 00001000000000000000000000000000000010000]
tmp_10_1_i_i         (fmul           ) [ 00000100000000000000000000000000000001000]
StgValue_275         (write          ) [ 00000000000000000000000000000000000000000]
tmp_10_2_i_i         (fmul           ) [ 00100000000000000000000000000000000000100]
StgValue_278         (write          ) [ 00000000000000000000000000000000000000000]
tmp_10_3_i_i         (fmul           ) [ 00010000000000000000000000000000000000010]
StgValue_280         (write          ) [ 00000000000000000000000000000000000000000]
StgValue_281         (specloopname   ) [ 00000000000000000000000000000000000000000]
tmp_i_i              (specregionbegin) [ 00000000000000000000000000000000000000000]
StgValue_283         (specpipeline   ) [ 00000000000000000000000000000000000000000]
StgValue_284         (write          ) [ 00000000000000000000000000000000000000000]
empty                (specregionend  ) [ 00000000000000000000000000000000000000000]
StgValue_286         (br             ) [ 01111111111111111111111111111111111111110]
StgValue_287         (ret            ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="threshold">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.floatP"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.floatP"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_2_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_3_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_4_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read_5_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_6_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read_7_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_8_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_9_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read_10_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read_11_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read_12_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_13_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read_14_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read_15_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read22_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="size_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="threshold_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_read/3 data1_read_1/4 data1_read_2/5 data1_read_3/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="1"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_275/36 StgValue_278/37 StgValue_280/38 StgValue_284/39 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_1_i_i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_1_i_i_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i_i/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_20_0_i_i/8 tmp_20_0_1_i_i/13 tmp_20_0_2_i_i/18 tmp_20_0_3_i_i/23 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_20_1_i_i/8 tmp_20_1_1_i_i/13 tmp_20_1_2_i_i/18 tmp_20_1_3_i_i/23 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_20_2_i_i/8 tmp_20_2_1_i_i/13 tmp_20_2_2_i_i/18 tmp_20_2_3_i_i/23 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_20_3_i_i/8 tmp_20_3_1_i_i/13 tmp_20_3_2_i_i/18 tmp_20_3_3_i_i/23 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="3"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tempVal_0_i_i/4 tempVal_0_1_i_i/5 tempVal_0_2_i_i/6 tempVal_0_3_i_i/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="32" slack="3"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tempVal_1_i_i/4 tempVal_1_1_i_i/5 tempVal_1_2_i_i/6 tempVal_1_3_i_i/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="3"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tempVal_2_i_i/4 tempVal_2_1_i_i/5 tempVal_2_2_i_i/6 tempVal_2_3_i_i/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="32" slack="3"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tempVal_3_i_i/4 tempVal_3_1_i_i/5 tempVal_3_2_i_i/6 tempVal_3_3_i_i/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="5"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_10_i_i/32 tmp_10_1_i_i/33 tmp_10_2_i_i/34 tmp_10_3_i_i/35 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="27"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/28 tmp_12/29 tmp_18/30 tmp_24/31 "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i_i tmp_10_1_i_i tmp_10_2_i_i tmp_10_3_i_i "/>
</bind>
</comp>

<comp id="295" class="1004" name="threshold_load_to_in_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="threshold_load_to_in/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="notrhs1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="23" slack="0"/>
<pin id="305" dir="0" index="1" bw="23" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond_i_i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="notlhs1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_20_0_3_i_i_to_in_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="3"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_20_0_3_i_i_to_in/30 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/30 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/30 "/>
</bind>
</comp>

<comp id="357" class="1004" name="notlhs_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/30 "/>
</bind>
</comp>

<comp id="363" class="1004" name="notrhs_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="23" slack="0"/>
<pin id="365" dir="0" index="1" bw="23" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/30 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/30 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_6_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="28"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_6/30 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_8_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="2"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_8/30 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_20_1_3_i_i_to_in_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="3"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_20_1_3_i_i_to_in/30 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_9_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/30 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_11_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/30 "/>
</bind>
</comp>

<comp id="402" class="1004" name="notlhs2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/30 "/>
</bind>
</comp>

<comp id="408" class="1004" name="notrhs2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="23" slack="0"/>
<pin id="410" dir="0" index="1" bw="23" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/30 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/30 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_10_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="28"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/30 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_13_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="1"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_13/30 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_26_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/30 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_20_2_3_i_i_to_in_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="4"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_20_2_3_i_i_to_in/31 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_14_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/31 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_15_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/31 "/>
</bind>
</comp>

<comp id="453" class="1004" name="notlhs4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/31 "/>
</bind>
</comp>

<comp id="459" class="1004" name="notrhs4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="23" slack="0"/>
<pin id="461" dir="0" index="1" bw="23" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/31 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_16_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/31 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_17_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="29"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_17/31 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_19_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="1"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19/31 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_20_3_3_i_i_to_in_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="4"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_20_3_3_i_i_to_in/31 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_20_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="0" index="3" bw="6" slack="0"/>
<pin id="489" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/31 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_21_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/31 "/>
</bind>
</comp>

<comp id="498" class="1004" name="notlhs6_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/31 "/>
</bind>
</comp>

<comp id="504" class="1004" name="notrhs6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="23" slack="0"/>
<pin id="506" dir="0" index="1" bw="23" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/31 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_22_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="1" slack="1"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/32 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_23_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="30"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_23/32 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_25_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="1"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_25/32 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_27_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="1"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/32 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_28_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="2"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_28/32 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_i_i_8_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_8/32 "/>
</bind>
</comp>

<comp id="543" class="1005" name="p_read_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="6"/>
<pin id="545" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="p_read_2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="5"/>
<pin id="550" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="553" class="1005" name="p_read_3_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="4"/>
<pin id="555" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="558" class="1005" name="p_read_4_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="3"/>
<pin id="560" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="563" class="1005" name="p_read_5_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="6"/>
<pin id="565" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="568" class="1005" name="p_read_6_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="5"/>
<pin id="570" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="573" class="1005" name="p_read_7_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="4"/>
<pin id="575" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="578" class="1005" name="p_read_8_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="3"/>
<pin id="580" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="583" class="1005" name="p_read_9_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="6"/>
<pin id="585" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_read_10_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="5"/>
<pin id="590" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="593" class="1005" name="p_read_11_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="4"/>
<pin id="595" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="598" class="1005" name="p_read_12_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="3"/>
<pin id="600" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="603" class="1005" name="p_read_13_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="6"/>
<pin id="605" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="608" class="1005" name="p_read_14_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="5"/>
<pin id="610" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_read_15_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="4"/>
<pin id="615" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_read22_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="3"/>
<pin id="620" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read22 "/>
</bind>
</comp>

<comp id="623" class="1005" name="size_read_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="628" class="1005" name="threshold_read_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="27"/>
<pin id="630" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="633" class="1005" name="threshold_load_to_in_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threshold_load_to_in "/>
</bind>
</comp>

<comp id="638" class="1005" name="notrhs1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="exitcond_i_i_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i "/>
</bind>
</comp>

<comp id="647" class="1005" name="i_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_5_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="28"/>
<pin id="654" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="660" class="1005" name="data1_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="data1_read_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_read_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="data1_read_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_read_2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="data1_read_3_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_read_3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="tempVal_0_i_i_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempVal_0_i_i "/>
</bind>
</comp>

<comp id="697" class="1005" name="tempVal_1_i_i_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempVal_1_i_i "/>
</bind>
</comp>

<comp id="702" class="1005" name="tempVal_2_i_i_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempVal_2_i_i "/>
</bind>
</comp>

<comp id="707" class="1005" name="tempVal_3_i_i_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempVal_3_i_i "/>
</bind>
</comp>

<comp id="712" class="1005" name="tempVal_0_1_i_i_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="5"/>
<pin id="714" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tempVal_0_1_i_i "/>
</bind>
</comp>

<comp id="717" class="1005" name="tempVal_1_1_i_i_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="5"/>
<pin id="719" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tempVal_1_1_i_i "/>
</bind>
</comp>

<comp id="722" class="1005" name="tempVal_2_1_i_i_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="5"/>
<pin id="724" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tempVal_2_1_i_i "/>
</bind>
</comp>

<comp id="727" class="1005" name="tempVal_3_1_i_i_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="5"/>
<pin id="729" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tempVal_3_1_i_i "/>
</bind>
</comp>

<comp id="732" class="1005" name="tempVal_0_2_i_i_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="9"/>
<pin id="734" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tempVal_0_2_i_i "/>
</bind>
</comp>

<comp id="737" class="1005" name="tempVal_1_2_i_i_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="9"/>
<pin id="739" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tempVal_1_2_i_i "/>
</bind>
</comp>

<comp id="742" class="1005" name="tempVal_2_2_i_i_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="9"/>
<pin id="744" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tempVal_2_2_i_i "/>
</bind>
</comp>

<comp id="747" class="1005" name="tempVal_3_2_i_i_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="9"/>
<pin id="749" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tempVal_3_2_i_i "/>
</bind>
</comp>

<comp id="752" class="1005" name="tempVal_0_3_i_i_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="13"/>
<pin id="754" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tempVal_0_3_i_i "/>
</bind>
</comp>

<comp id="757" class="1005" name="tempVal_1_3_i_i_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="13"/>
<pin id="759" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tempVal_1_3_i_i "/>
</bind>
</comp>

<comp id="762" class="1005" name="tempVal_2_3_i_i_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="13"/>
<pin id="764" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tempVal_2_3_i_i "/>
</bind>
</comp>

<comp id="767" class="1005" name="tempVal_3_3_i_i_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="13"/>
<pin id="769" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tempVal_3_3_i_i "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_20_0_i_i_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_0_i_i "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_20_1_i_i_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_1_i_i "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_20_2_i_i_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_2_i_i "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_20_3_i_i_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_3_i_i "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_20_0_1_i_i_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_0_1_i_i "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_20_1_1_i_i_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_1_1_i_i "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_20_2_1_i_i_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_2_1_i_i "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_20_3_1_i_i_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_3_1_i_i "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_20_0_2_i_i_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_0_2_i_i "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_20_1_2_i_i_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_1_2_i_i "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_20_2_2_i_i_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_2_2_i_i "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_20_3_2_i_i_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_3_2_i_i "/>
</bind>
</comp>

<comp id="832" class="1005" name="tmp_20_0_3_i_i_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_0_3_i_i "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_20_1_3_i_i_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="2"/>
<pin id="841" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20_1_3_i_i "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_20_2_3_i_i_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="3"/>
<pin id="848" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_20_2_3_i_i "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_20_3_3_i_i_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="4"/>
<pin id="855" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_20_3_3_i_i "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_7_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="2"/>
<pin id="862" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_12_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_18_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_26_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="2"/>
<pin id="877" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_19_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="885" class="1005" name="notlhs6_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs6 "/>
</bind>
</comp>

<comp id="890" class="1005" name="notrhs6_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs6 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_24_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_i_i_8_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="76" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="76" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="76" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="76" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="76" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="76" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="76" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="76" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="76" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="76" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="76" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="76" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="78" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="80" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="94" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="100" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="96" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="96" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="96" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="96" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="298"><net_src comp="216" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="82" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="239" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="239" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="84" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="86" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="88" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="90" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="320" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="92" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="349"><net_src comp="86" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="88" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="90" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="340" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="343" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="92" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="353" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="82" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="357" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="394"><net_src comp="86" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="88" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="90" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="385" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="388" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="92" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="398" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="402" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="380" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="445"><net_src comp="86" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="88" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="90" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="436" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="439" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="449" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="82" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="490"><net_src comp="86" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="88" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="90" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="481" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="484" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="494" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="82" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="518"><net_src comp="510" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="98" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="96" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="542"><net_src comp="534" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="546"><net_src comp="114" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="551"><net_src comp="120" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="556"><net_src comp="126" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="561"><net_src comp="132" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="566"><net_src comp="138" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="571"><net_src comp="144" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="576"><net_src comp="150" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="581"><net_src comp="156" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="586"><net_src comp="162" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="591"><net_src comp="168" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="596"><net_src comp="174" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="601"><net_src comp="180" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="606"><net_src comp="186" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="611"><net_src comp="192" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="616"><net_src comp="198" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="621"><net_src comp="204" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="626"><net_src comp="210" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="631"><net_src comp="216" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="636"><net_src comp="295" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="641"><net_src comp="303" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="646"><net_src comp="309" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="314" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="655"><net_src comp="335" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="659"><net_src comp="652" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="663"><net_src comp="222" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="671"><net_src comp="222" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="679"><net_src comp="222" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="683"><net_src comp="676" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="687"><net_src comp="222" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="691"><net_src comp="684" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="695"><net_src comp="266" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="700"><net_src comp="270" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="705"><net_src comp="274" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="710"><net_src comp="278" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="715"><net_src comp="266" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="720"><net_src comp="270" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="725"><net_src comp="274" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="730"><net_src comp="278" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="735"><net_src comp="266" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="740"><net_src comp="270" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="745"><net_src comp="274" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="750"><net_src comp="278" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="755"><net_src comp="266" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="760"><net_src comp="270" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="765"><net_src comp="274" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="770"><net_src comp="278" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="775"><net_src comp="246" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="780"><net_src comp="251" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="785"><net_src comp="256" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="790"><net_src comp="261" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="795"><net_src comp="246" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="800"><net_src comp="251" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="805"><net_src comp="256" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="810"><net_src comp="261" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="815"><net_src comp="246" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="820"><net_src comp="251" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="825"><net_src comp="256" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="830"><net_src comp="261" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="835"><net_src comp="246" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="842"><net_src comp="251" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="849"><net_src comp="256" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="856"><net_src comp="261" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="863"><net_src comp="286" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="868"><net_src comp="286" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="873"><net_src comp="286" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="878"><net_src comp="430" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="883"><net_src comp="476" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="888"><net_src comp="498" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="893"><net_src comp="504" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="898"><net_src comp="286" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="903"><net_src comp="534" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="282" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data1 | {}
	Port: data2 | {36 37 38 39 }
 - Input state : 
	Port: Loop_sizeLoop_proc : size | {1 }
	Port: Loop_sizeLoop_proc : data1 | {3 4 5 6 }
	Port: Loop_sizeLoop_proc : p_read | {1 }
	Port: Loop_sizeLoop_proc : p_read1 | {1 }
	Port: Loop_sizeLoop_proc : p_read2 | {1 }
	Port: Loop_sizeLoop_proc : p_read3 | {1 }
	Port: Loop_sizeLoop_proc : threshold | {1 }
	Port: Loop_sizeLoop_proc : p_read4 | {1 }
	Port: Loop_sizeLoop_proc : p_read5 | {1 }
	Port: Loop_sizeLoop_proc : p_read6 | {1 }
	Port: Loop_sizeLoop_proc : p_read7 | {1 }
	Port: Loop_sizeLoop_proc : p_read8 | {1 }
	Port: Loop_sizeLoop_proc : p_read9 | {1 }
	Port: Loop_sizeLoop_proc : p_read10 | {1 }
	Port: Loop_sizeLoop_proc : p_read11 | {1 }
	Port: Loop_sizeLoop_proc : p_read12 | {1 }
	Port: Loop_sizeLoop_proc : p_read13 | {1 }
	Port: Loop_sizeLoop_proc : p_read14 | {1 }
	Port: Loop_sizeLoop_proc : p_read15 | {1 }
	Port: Loop_sizeLoop_proc : data2 | {}
  - Chain level:
	State 1
		tmp_1 : 1
		notrhs1 : 2
	State 2
		exitcond_i_i : 1
		i : 1
		StgValue_70 : 2
		notlhs1 : 1
		tmp_5 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		tmp : 1
		tmp_3 : 1
		notlhs : 2
		notrhs : 2
		tmp_4 : 3
		tmp_6 : 3
		tmp_8 : 3
		tmp_9 : 1
		tmp_11 : 1
		notlhs2 : 2
		notrhs2 : 2
		tmp_s : 3
		tmp_10 : 3
		tmp_13 : 3
		tmp_26 : 3
	State 31
		tmp_14 : 1
		tmp_15 : 1
		notlhs4 : 2
		notrhs4 : 2
		tmp_16 : 3
		tmp_17 : 3
		tmp_19 : 3
		tmp_20 : 1
		tmp_21 : 1
		notlhs6 : 2
		notrhs6 : 2
	State 32
		tmp_10_i_i : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		empty : 1
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_246         |    2    |   205   |   390   |
|   fadd   |         grp_fu_251         |    2    |   205   |   390   |
|          |         grp_fu_256         |    2    |   205   |   390   |
|          |         grp_fu_261         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_266         |    3    |   143   |   321   |
|          |         grp_fu_270         |    3    |   143   |   321   |
|   fmul   |         grp_fu_274         |    3    |   143   |   321   |
|          |         grp_fu_278         |    3    |   143   |   321   |
|          |         grp_fu_282         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_286         |    0    |    66   |   239   |
|----------|----------------------------|---------|---------|---------|
|          |       notrhs1_fu_303       |    0    |    0    |    18   |
|          |     exitcond_i_i_fu_309    |    0    |    0    |    18   |
|          |       notlhs1_fu_329       |    0    |    0    |    11   |
|          |        notlhs_fu_357       |    0    |    0    |    11   |
|          |        notrhs_fu_363       |    0    |    0    |    18   |
|   icmp   |       notlhs2_fu_402       |    0    |    0    |    11   |
|          |       notrhs2_fu_408       |    0    |    0    |    18   |
|          |       notlhs4_fu_453       |    0    |    0    |    11   |
|          |       notrhs4_fu_459       |    0    |    0    |    18   |
|          |       notlhs6_fu_498       |    0    |    0    |    11   |
|          |       notrhs6_fu_504       |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    add   |          i_fu_314          |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|  select  |      tmp_i_i_8_fu_534      |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_5_fu_335        |    0    |    0    |    2    |
|          |        tmp_4_fu_369        |    0    |    0    |    2    |
|          |        tmp_s_fu_414        |    0    |    0    |    2    |
|    or    |        tmp_26_fu_430       |    0    |    0    |    2    |
|          |        tmp_16_fu_465       |    0    |    0    |    2    |
|          |        tmp_22_fu_510       |    0    |    0    |    2    |
|          |        tmp_27_fu_524       |    0    |    0    |    2    |
|          |        tmp_28_fu_529       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_6_fu_375        |    0    |    0    |    2    |
|          |        tmp_8_fu_380        |    0    |    0    |    2    |
|          |        tmp_10_fu_420       |    0    |    0    |    2    |
|    and   |        tmp_13_fu_425       |    0    |    0    |    2    |
|          |        tmp_17_fu_471       |    0    |    0    |    2    |
|          |        tmp_19_fu_476       |    0    |    0    |    2    |
|          |        tmp_23_fu_514       |    0    |    0    |    2    |
|          |        tmp_25_fu_519       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |    p_read_1_read_fu_114    |    0    |    0    |    0    |
|          |    p_read_2_read_fu_120    |    0    |    0    |    0    |
|          |    p_read_3_read_fu_126    |    0    |    0    |    0    |
|          |    p_read_4_read_fu_132    |    0    |    0    |    0    |
|          |    p_read_5_read_fu_138    |    0    |    0    |    0    |
|          |    p_read_6_read_fu_144    |    0    |    0    |    0    |
|          |    p_read_7_read_fu_150    |    0    |    0    |    0    |
|          |    p_read_8_read_fu_156    |    0    |    0    |    0    |
|          |    p_read_9_read_fu_162    |    0    |    0    |    0    |
|   read   |    p_read_10_read_fu_168   |    0    |    0    |    0    |
|          |    p_read_11_read_fu_174   |    0    |    0    |    0    |
|          |    p_read_12_read_fu_180   |    0    |    0    |    0    |
|          |    p_read_13_read_fu_186   |    0    |    0    |    0    |
|          |    p_read_14_read_fu_192   |    0    |    0    |    0    |
|          |    p_read_15_read_fu_198   |    0    |    0    |    0    |
|          |    p_read22_read_fu_204    |    0    |    0    |    0    |
|          |    size_read_read_fu_210   |    0    |    0    |    0    |
|          | threshold_read_read_fu_216 |    0    |    0    |    0    |
|          |       grp_read_fu_222      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_228      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_299        |    0    |    0    |    0    |
|          |        tmp_3_fu_353        |    0    |    0    |    0    |
|   trunc  |        tmp_11_fu_398       |    0    |    0    |    0    |
|          |        tmp_15_fu_449       |    0    |    0    |    0    |
|          |        tmp_21_fu_494       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_2_fu_320        |    0    |    0    |    0    |
|          |         tmp_fu_343         |    0    |    0    |    0    |
|partselect|        tmp_9_fu_388        |    0    |    0    |    0    |
|          |        tmp_14_fu_439       |    0    |    0    |    0    |
|          |        tmp_20_fu_484       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    23   |   1601  |   3670  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    data1_read_1_reg_668    |   32   |
|    data1_read_2_reg_676    |   32   |
|    data1_read_3_reg_684    |   32   |
|     data1_read_reg_660     |   32   |
|    exitcond_i_i_reg_643    |    1   |
|       i_1_i_i_reg_235      |   32   |
|          i_reg_647         |   32   |
|       notlhs6_reg_885      |    1   |
|       notrhs1_reg_638      |    1   |
|       notrhs6_reg_890      |    1   |
|      p_read22_reg_618      |   32   |
|      p_read_10_reg_588     |   32   |
|      p_read_11_reg_593     |   32   |
|      p_read_12_reg_598     |   32   |
|      p_read_13_reg_603     |   32   |
|      p_read_14_reg_608     |   32   |
|      p_read_15_reg_613     |   32   |
|      p_read_1_reg_543      |   32   |
|      p_read_2_reg_548      |   32   |
|      p_read_3_reg_553      |   32   |
|      p_read_4_reg_558      |   32   |
|      p_read_5_reg_563      |   32   |
|      p_read_6_reg_568      |   32   |
|      p_read_7_reg_573      |   32   |
|      p_read_8_reg_578      |   32   |
|      p_read_9_reg_583      |   32   |
|           reg_290          |   32   |
|      size_read_reg_623     |   32   |
|   tempVal_0_1_i_i_reg_712  |   32   |
|   tempVal_0_2_i_i_reg_732  |   32   |
|   tempVal_0_3_i_i_reg_752  |   32   |
|    tempVal_0_i_i_reg_692   |   32   |
|   tempVal_1_1_i_i_reg_717  |   32   |
|   tempVal_1_2_i_i_reg_737  |   32   |
|   tempVal_1_3_i_i_reg_757  |   32   |
|    tempVal_1_i_i_reg_697   |   32   |
|   tempVal_2_1_i_i_reg_722  |   32   |
|   tempVal_2_2_i_i_reg_742  |   32   |
|   tempVal_2_3_i_i_reg_762  |   32   |
|    tempVal_2_i_i_reg_702   |   32   |
|   tempVal_3_1_i_i_reg_727  |   32   |
|   tempVal_3_2_i_i_reg_747  |   32   |
|   tempVal_3_3_i_i_reg_767  |   32   |
|    tempVal_3_i_i_reg_707   |   32   |
|threshold_load_to_in_reg_633|   32   |
|   threshold_read_reg_628   |   32   |
|       tmp_12_reg_865       |    1   |
|       tmp_18_reg_870       |    1   |
|       tmp_19_reg_880       |    1   |
|   tmp_20_0_1_i_i_reg_792   |   32   |
|   tmp_20_0_2_i_i_reg_812   |   32   |
|   tmp_20_0_3_i_i_reg_832   |   32   |
|    tmp_20_0_i_i_reg_772    |   32   |
|   tmp_20_1_1_i_i_reg_797   |   32   |
|   tmp_20_1_2_i_i_reg_817   |   32   |
|   tmp_20_1_3_i_i_reg_839   |   32   |
|    tmp_20_1_i_i_reg_777    |   32   |
|   tmp_20_2_1_i_i_reg_802   |   32   |
|   tmp_20_2_2_i_i_reg_822   |   32   |
|   tmp_20_2_3_i_i_reg_846   |   32   |
|    tmp_20_2_i_i_reg_782    |   32   |
|   tmp_20_3_1_i_i_reg_807   |   32   |
|   tmp_20_3_2_i_i_reg_827   |   32   |
|   tmp_20_3_3_i_i_reg_853   |   32   |
|    tmp_20_3_i_i_reg_787    |   32   |
|       tmp_24_reg_895       |    1   |
|       tmp_26_reg_875       |    1   |
|        tmp_5_reg_652       |    1   |
|        tmp_7_reg_860       |    1   |
|      tmp_i_i_8_reg_900     |   32   |
+----------------------------+--------+
|            Total           |  1899  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_246 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_246 |  p1  |   4  |  32  |   128  ||    21   |
| grp_fu_251 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_251 |  p1  |   4  |  32  |   128  ||    21   |
| grp_fu_256 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_256 |  p1  |   4  |  32  |   128  ||    21   |
| grp_fu_261 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_261 |  p1  |   4  |  32  |   128  ||    21   |
| grp_fu_266 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_266 |  p1  |   4  |  32  |   128  ||    21   |
| grp_fu_270 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_270 |  p1  |   4  |  32  |   128  ||    21   |
| grp_fu_274 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_274 |  p1  |   4  |  32  |   128  ||    21   |
| grp_fu_278 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_278 |  p1  |   4  |  32  |   128  ||    21   |
| grp_fu_282 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_282 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_286 |  p0  |   4  |  32  |   128  ||    21   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  2368  ||  35.258 ||   387   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |    -   |  1601  |  3670  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   35   |    -   |   387  |
|  Register |    -   |    -   |  1899  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   35   |  3500  |  4057  |
+-----------+--------+--------+--------+--------+
