COMM **********************************************************************************************
COMM   Test: Auto-Relock
COMM **********************************************************************************************
COMM
COMM ==============================================================================================
COMM   Asynchronous reset activated
COMM ----------------------------------------------------------------------------------------------
WDIS arst_n 0
WDIS frm_cnt_sc_rst 1
WAIT 80 ns
COMM
COMM ==============================================================================================
COMM   Asynchronous reset deactivated
COMM ----------------------------------------------------------------------------------------------
WDIS arst_n 1
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Wait internal reset deactivated
COMM ----------------------------------------------------------------------------------------------
WUDI rst 0
COMM
COMM ==============================================================================================
COMM  Check DELOCK_COUNTERS out of range table generate invalid register address status
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_DELOCK_COUNTERS(48)-XXXX W
WCMD W-C1_DELOCK_COUNTERS(48)-XXXX W
COMM
WCMD W-C2_DELOCK_COUNTERS(48)-XXXX R
CCMD R-Status-7FFF W
WCMD W-C3_DELOCK_COUNTERS(48)-XXXX R
CCMD R-Status-7FFF W
COMM
WCMD R-Status-XXXX R
CCMD R-Status-7FFF W
WCMD R-Status-XXXX R
CCMD R-Status-7FFF W
COMM
COMM ==============================================================================================
COMM   Configure DAC pulse shaping set 0: fc = No filter
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_PULSE_SHAPING_SELECTION-0000 W
WCMD W-C1_PULSE_SHAPING_SELECTION-0000 W
WCMD W-C2_PULSE_SHAPING_SELECTION-0000 W
WCMD W-C3_PULSE_SHAPING_SELECTION-0000 W
COMM
COMM ==============================================================================================
COMM   Configure sampling delay and boxcar length
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_SAMPLING_DELAY-0002 W
WCMD W-C1_SAMPLING_DELAY-0002 W
WCMD W-C2_SAMPLING_DELAY-0002 W
WCMD W-C3_SAMPLING_DELAY-0002 W
WCMD W-BOXCAR_LENGTH-EEEE W
COMM
COMM ==============================================================================================
COMM   CX_MUX_SQ_LOCKPOINT_V: writing a new table
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_LOCKPOINT_V(0)-0000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(1)-7FFF W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(2)-0000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(3)-7FFF W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(4)-4000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(5)-4FF4 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(6)-30A6 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(7)-6ACD W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(8)-0000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(9)-7FFF W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(10)-0000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(11)-7FFF W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(12)-4000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(13)-4FF4 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(14)-30A6 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(15)-6ACD W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(16)-0000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(17)-7FFF W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(18)-0000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(19)-7FFF W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(20)-4000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(21)-4FF4 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(22)-30A6 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(23)-6ACD W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(24)-0000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(25)-7FFF W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(26)-0000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(27)-7FFF W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(28)-4000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(29)-4FF4 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(30)-30A6 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(31)-6ACD W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(32)-0000 W
WCMD W-C0_MUX_SQ_LOCKPOINT_V(33)-7FFF W
COMM
WCMD W-C1_MUX_SQ_LOCKPOINT_V(0)-0000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(1)-7FFF W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(2)-0000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(3)-7FFF W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(4)-4000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(5)-4FF4 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(6)-30A6 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(7)-6ACD W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(8)-0000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(9)-7FFF W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(10)-0000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(11)-7FFF W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(12)-4000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(13)-4FF4 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(14)-30A6 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(15)-6ACD W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(16)-0000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(17)-7FFF W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(18)-0000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(19)-7FFF W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(20)-4000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(21)-4FF4 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(22)-30A6 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(23)-6ACD W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(24)-0000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(25)-7FFF W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(26)-0000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(27)-7FFF W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(28)-4000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(29)-4FF4 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(30)-30A6 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(31)-6ACD W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(32)-0000 W
WCMD W-C1_MUX_SQ_LOCKPOINT_V(33)-7FFF W
COMM
WCMD W-C2_MUX_SQ_LOCKPOINT_V(0)-0000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(1)-7FFF W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(2)-0000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(3)-7FFF W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(4)-4000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(5)-4FF4 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(6)-30A6 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(7)-6ACD W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(8)-0000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(9)-7FFF W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(10)-0000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(11)-7FFF W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(12)-4000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(13)-4FF4 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(14)-30A6 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(15)-6ACD W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(16)-0000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(17)-7FFF W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(18)-0000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(19)-7FFF W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(20)-4000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(21)-4FF4 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(22)-30A6 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(23)-6ACD W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(24)-0000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(25)-7FFF W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(26)-0000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(27)-7FFF W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(28)-4000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(29)-4FF4 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(30)-30A6 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(31)-6ACD W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(32)-0000 W
WCMD W-C2_MUX_SQ_LOCKPOINT_V(33)-7FFF W
COMM
WCMD W-C3_MUX_SQ_LOCKPOINT_V(0)-0000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(1)-7FFF W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(2)-0000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(3)-7FFF W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(4)-4000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(5)-4FF4 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(6)-30A6 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(7)-6ACD W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(8)-0000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(9)-7FFF W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(10)-0000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(11)-7FFF W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(12)-4000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(13)-4FF4 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(14)-30A6 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(15)-6ACD W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(16)-0000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(17)-7FFF W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(18)-0000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(19)-7FFF W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(20)-4000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(21)-4FF4 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(22)-30A6 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(23)-6ACD W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(24)-0000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(25)-7FFF W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(26)-0000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(27)-7FFF W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(28)-4000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(29)-4FF4 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(30)-30A6 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(31)-6ACD W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(32)-0000 W
WCMD W-C3_MUX_SQ_LOCKPOINT_V(33)-7FFF W
COMM
COMM ==============================================================================================
COMM   CX_KI_KNORM: writing a new table
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_KI_KNORM(0)-03E8 W
WCMD W-C0_KI_KNORM(1)-03E8 W
WCMD W-C0_KI_KNORM(2)-03E8 W
WCMD W-C0_KI_KNORM(3)-03E8 W
WCMD W-C0_KI_KNORM(4)-03E8 W
WCMD W-C0_KI_KNORM(5)-03E8 W
WCMD W-C0_KI_KNORM(6)-03E8 W
WCMD W-C0_KI_KNORM(7)-03E8 W
WCMD W-C0_KI_KNORM(8)-03E8 W
WCMD W-C0_KI_KNORM(9)-03E8 W
WCMD W-C0_KI_KNORM(10)-03E8 W
WCMD W-C0_KI_KNORM(11)-03E8 W
WCMD W-C0_KI_KNORM(12)-03E8 W
WCMD W-C0_KI_KNORM(13)-03E8 W
WCMD W-C0_KI_KNORM(14)-03E8 W
WCMD W-C0_KI_KNORM(15)-03E8 W
WCMD W-C0_KI_KNORM(16)-03E8 W
WCMD W-C0_KI_KNORM(17)-03E8 W
WCMD W-C0_KI_KNORM(18)-03E8 W
WCMD W-C0_KI_KNORM(19)-03E8 W
WCMD W-C0_KI_KNORM(20)-03E8 W
WCMD W-C0_KI_KNORM(21)-03E8 W
WCMD W-C0_KI_KNORM(22)-03E8 W
WCMD W-C0_KI_KNORM(23)-03E8 W
WCMD W-C0_KI_KNORM(24)-03E8 W
WCMD W-C0_KI_KNORM(25)-03E8 W
WCMD W-C0_KI_KNORM(26)-03E8 W
WCMD W-C0_KI_KNORM(27)-03E8 W
WCMD W-C0_KI_KNORM(28)-03E8 W
WCMD W-C0_KI_KNORM(29)-03E8 W
WCMD W-C0_KI_KNORM(30)-03E8 W
WCMD W-C0_KI_KNORM(31)-03E8 W
WCMD W-C0_KI_KNORM(32)-03E8 W
WCMD W-C0_KI_KNORM(33)-03E8 W
COMM
WCMD W-C1_KI_KNORM(0)-03E8 W
WCMD W-C1_KI_KNORM(1)-03E8 W
WCMD W-C1_KI_KNORM(2)-03E8 W
WCMD W-C1_KI_KNORM(3)-03E8 W
WCMD W-C1_KI_KNORM(4)-03E8 W
WCMD W-C1_KI_KNORM(5)-03E8 W
WCMD W-C1_KI_KNORM(6)-03E8 W
WCMD W-C1_KI_KNORM(7)-03E8 W
WCMD W-C1_KI_KNORM(8)-03E8 W
WCMD W-C1_KI_KNORM(9)-03E8 W
WCMD W-C1_KI_KNORM(10)-03E8 W
WCMD W-C1_KI_KNORM(11)-03E8 W
WCMD W-C1_KI_KNORM(12)-03E8 W
WCMD W-C1_KI_KNORM(13)-03E8 W
WCMD W-C1_KI_KNORM(14)-03E8 W
WCMD W-C1_KI_KNORM(15)-03E8 W
WCMD W-C1_KI_KNORM(16)-03E8 W
WCMD W-C1_KI_KNORM(17)-03E8 W
WCMD W-C1_KI_KNORM(18)-03E8 W
WCMD W-C1_KI_KNORM(19)-03E8 W
WCMD W-C1_KI_KNORM(20)-03E8 W
WCMD W-C1_KI_KNORM(21)-03E8 W
WCMD W-C1_KI_KNORM(22)-03E8 W
WCMD W-C1_KI_KNORM(23)-03E8 W
WCMD W-C1_KI_KNORM(24)-03E8 W
WCMD W-C1_KI_KNORM(25)-03E8 W
WCMD W-C1_KI_KNORM(26)-03E8 W
WCMD W-C1_KI_KNORM(27)-03E8 W
WCMD W-C1_KI_KNORM(28)-03E8 W
WCMD W-C1_KI_KNORM(29)-03E8 W
WCMD W-C1_KI_KNORM(30)-03E8 W
WCMD W-C1_KI_KNORM(31)-03E8 W
WCMD W-C1_KI_KNORM(32)-03E8 W
WCMD W-C1_KI_KNORM(33)-03E8 W
COMM
WCMD W-C2_KI_KNORM(0)-03E8 W
WCMD W-C2_KI_KNORM(1)-03E8 W
WCMD W-C2_KI_KNORM(2)-03E8 W
WCMD W-C2_KI_KNORM(3)-03E8 W
WCMD W-C2_KI_KNORM(4)-03E8 W
WCMD W-C2_KI_KNORM(5)-03E8 W
WCMD W-C2_KI_KNORM(6)-03E8 W
WCMD W-C2_KI_KNORM(7)-03E8 W
WCMD W-C2_KI_KNORM(8)-03E8 W
WCMD W-C2_KI_KNORM(9)-03E8 W
WCMD W-C2_KI_KNORM(10)-03E8 W
WCMD W-C2_KI_KNORM(11)-03E8 W
WCMD W-C2_KI_KNORM(12)-03E8 W
WCMD W-C2_KI_KNORM(13)-03E8 W
WCMD W-C2_KI_KNORM(14)-03E8 W
WCMD W-C2_KI_KNORM(15)-03E8 W
WCMD W-C2_KI_KNORM(16)-03E8 W
WCMD W-C2_KI_KNORM(17)-03E8 W
WCMD W-C2_KI_KNORM(18)-03E8 W
WCMD W-C2_KI_KNORM(19)-03E8 W
WCMD W-C2_KI_KNORM(20)-03E8 W
WCMD W-C2_KI_KNORM(21)-03E8 W
WCMD W-C2_KI_KNORM(22)-03E8 W
WCMD W-C2_KI_KNORM(23)-03E8 W
WCMD W-C2_KI_KNORM(24)-03E8 W
WCMD W-C2_KI_KNORM(25)-03E8 W
WCMD W-C2_KI_KNORM(26)-03E8 W
WCMD W-C2_KI_KNORM(27)-03E8 W
WCMD W-C2_KI_KNORM(28)-03E8 W
WCMD W-C2_KI_KNORM(29)-03E8 W
WCMD W-C2_KI_KNORM(30)-03E8 W
WCMD W-C2_KI_KNORM(31)-03E8 W
WCMD W-C2_KI_KNORM(32)-03E8 W
WCMD W-C2_KI_KNORM(33)-03E8 W
COMM
WCMD W-C3_KI_KNORM(0)-03E8 W
WCMD W-C3_KI_KNORM(1)-03E8 W
WCMD W-C3_KI_KNORM(2)-03E8 W
WCMD W-C3_KI_KNORM(3)-03E8 W
WCMD W-C3_KI_KNORM(4)-03E8 W
WCMD W-C3_KI_KNORM(5)-03E8 W
WCMD W-C3_KI_KNORM(6)-03E8 W
WCMD W-C3_KI_KNORM(7)-03E8 W
WCMD W-C3_KI_KNORM(8)-03E8 W
WCMD W-C3_KI_KNORM(9)-03E8 W
WCMD W-C3_KI_KNORM(10)-03E8 W
WCMD W-C3_KI_KNORM(11)-03E8 W
WCMD W-C3_KI_KNORM(12)-03E8 W
WCMD W-C3_KI_KNORM(13)-03E8 W
WCMD W-C3_KI_KNORM(14)-03E8 W
WCMD W-C3_KI_KNORM(15)-03E8 W
WCMD W-C3_KI_KNORM(16)-03E8 W
WCMD W-C3_KI_KNORM(17)-03E8 W
WCMD W-C3_KI_KNORM(18)-03E8 W
WCMD W-C3_KI_KNORM(19)-03E8 W
WCMD W-C3_KI_KNORM(20)-03E8 W
WCMD W-C3_KI_KNORM(21)-03E8 W
WCMD W-C3_KI_KNORM(22)-03E8 W
WCMD W-C3_KI_KNORM(23)-03E8 W
WCMD W-C3_KI_KNORM(24)-03E8 W
WCMD W-C3_KI_KNORM(25)-03E8 W
WCMD W-C3_KI_KNORM(26)-03E8 W
WCMD W-C3_KI_KNORM(27)-03E8 W
WCMD W-C3_KI_KNORM(28)-03E8 W
WCMD W-C3_KI_KNORM(29)-03E8 W
WCMD W-C3_KI_KNORM(30)-03E8 W
WCMD W-C3_KI_KNORM(31)-03E8 W
WCMD W-C3_KI_KNORM(32)-03E8 W
WCMD W-C3_KI_KNORM(33)-03E8 W
COMM
COMM ==============================================================================================
COMM   CX_KNORM: writing a new table
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_KNORM(0)-03E8 W
WCMD W-C0_KNORM(1)-03E8 W
WCMD W-C0_KNORM(2)-03E8 W
WCMD W-C0_KNORM(3)-03E8 W
WCMD W-C0_KNORM(4)-03E8 W
WCMD W-C0_KNORM(5)-03E8 W
WCMD W-C0_KNORM(6)-03E8 W
WCMD W-C0_KNORM(7)-03E8 W
WCMD W-C0_KNORM(8)-03E8 W
WCMD W-C0_KNORM(9)-03E8 W
WCMD W-C0_KNORM(10)-03E8 W
WCMD W-C0_KNORM(11)-03E8 W
WCMD W-C0_KNORM(12)-03E8 W
WCMD W-C0_KNORM(13)-03E8 W
WCMD W-C0_KNORM(14)-03E8 W
WCMD W-C0_KNORM(15)-03E8 W
WCMD W-C0_KNORM(16)-03E8 W
WCMD W-C0_KNORM(17)-03E8 W
WCMD W-C0_KNORM(18)-03E8 W
WCMD W-C0_KNORM(19)-03E8 W
WCMD W-C0_KNORM(20)-03E8 W
WCMD W-C0_KNORM(21)-03E8 W
WCMD W-C0_KNORM(22)-03E8 W
WCMD W-C0_KNORM(23)-03E8 W
WCMD W-C0_KNORM(24)-03E8 W
WCMD W-C0_KNORM(25)-03E8 W
WCMD W-C0_KNORM(26)-03E8 W
WCMD W-C0_KNORM(27)-03E8 W
WCMD W-C0_KNORM(28)-03E8 W
WCMD W-C0_KNORM(29)-03E8 W
WCMD W-C0_KNORM(30)-03E8 W
WCMD W-C0_KNORM(31)-03E8 W
WCMD W-C0_KNORM(32)-03E8 W
WCMD W-C0_KNORM(33)-03E8 W
COMM
WCMD W-C1_KNORM(0)-03E8 W
WCMD W-C1_KNORM(1)-03E8 W
WCMD W-C1_KNORM(2)-03E8 W
WCMD W-C1_KNORM(3)-03E8 W
WCMD W-C1_KNORM(4)-03E8 W
WCMD W-C1_KNORM(5)-03E8 W
WCMD W-C1_KNORM(6)-03E8 W
WCMD W-C1_KNORM(7)-03E8 W
WCMD W-C1_KNORM(8)-03E8 W
WCMD W-C1_KNORM(9)-03E8 W
WCMD W-C1_KNORM(10)-03E8 W
WCMD W-C1_KNORM(11)-03E8 W
WCMD W-C1_KNORM(12)-03E8 W
WCMD W-C1_KNORM(13)-03E8 W
WCMD W-C1_KNORM(14)-03E8 W
WCMD W-C1_KNORM(15)-03E8 W
WCMD W-C1_KNORM(16)-03E8 W
WCMD W-C1_KNORM(17)-03E8 W
WCMD W-C1_KNORM(18)-03E8 W
WCMD W-C1_KNORM(19)-03E8 W
WCMD W-C1_KNORM(20)-03E8 W
WCMD W-C1_KNORM(21)-03E8 W
WCMD W-C1_KNORM(22)-03E8 W
WCMD W-C1_KNORM(23)-03E8 W
WCMD W-C1_KNORM(24)-03E8 W
WCMD W-C1_KNORM(25)-03E8 W
WCMD W-C1_KNORM(26)-03E8 W
WCMD W-C1_KNORM(27)-03E8 W
WCMD W-C1_KNORM(28)-03E8 W
WCMD W-C1_KNORM(29)-03E8 W
WCMD W-C1_KNORM(30)-03E8 W
WCMD W-C1_KNORM(31)-03E8 W
WCMD W-C1_KNORM(32)-03E8 W
WCMD W-C1_KNORM(33)-03E8 W
COMM
WCMD W-C2_KNORM(0)-03E8 W
WCMD W-C2_KNORM(1)-03E8 W
WCMD W-C2_KNORM(2)-03E8 W
WCMD W-C2_KNORM(3)-03E8 W
WCMD W-C2_KNORM(4)-03E8 W
WCMD W-C2_KNORM(5)-03E8 W
WCMD W-C2_KNORM(6)-03E8 W
WCMD W-C2_KNORM(7)-03E8 W
WCMD W-C2_KNORM(8)-03E8 W
WCMD W-C2_KNORM(9)-03E8 W
WCMD W-C2_KNORM(10)-03E8 W
WCMD W-C2_KNORM(11)-03E8 W
WCMD W-C2_KNORM(12)-03E8 W
WCMD W-C2_KNORM(13)-03E8 W
WCMD W-C2_KNORM(14)-03E8 W
WCMD W-C2_KNORM(15)-03E8 W
WCMD W-C2_KNORM(16)-03E8 W
WCMD W-C2_KNORM(17)-03E8 W
WCMD W-C2_KNORM(18)-03E8 W
WCMD W-C2_KNORM(19)-03E8 W
WCMD W-C2_KNORM(20)-03E8 W
WCMD W-C2_KNORM(21)-03E8 W
WCMD W-C2_KNORM(22)-03E8 W
WCMD W-C2_KNORM(23)-03E8 W
WCMD W-C2_KNORM(24)-03E8 W
WCMD W-C2_KNORM(25)-03E8 W
WCMD W-C2_KNORM(26)-03E8 W
WCMD W-C2_KNORM(27)-03E8 W
WCMD W-C2_KNORM(28)-03E8 W
WCMD W-C2_KNORM(29)-03E8 W
WCMD W-C2_KNORM(30)-03E8 W
WCMD W-C2_KNORM(31)-03E8 W
WCMD W-C2_KNORM(32)-03E8 W
WCMD W-C2_KNORM(33)-03E8 W
COMM
WCMD W-C3_KNORM(0)-03E8 W
WCMD W-C3_KNORM(1)-03E8 W
WCMD W-C3_KNORM(2)-03E8 W
WCMD W-C3_KNORM(3)-03E8 W
WCMD W-C3_KNORM(4)-03E8 W
WCMD W-C3_KNORM(5)-03E8 W
WCMD W-C3_KNORM(6)-03E8 W
WCMD W-C3_KNORM(7)-03E8 W
WCMD W-C3_KNORM(8)-03E8 W
WCMD W-C3_KNORM(9)-03E8 W
WCMD W-C3_KNORM(10)-03E8 W
WCMD W-C3_KNORM(11)-03E8 W
WCMD W-C3_KNORM(12)-03E8 W
WCMD W-C3_KNORM(13)-03E8 W
WCMD W-C3_KNORM(14)-03E8 W
WCMD W-C3_KNORM(15)-03E8 W
WCMD W-C3_KNORM(16)-03E8 W
WCMD W-C3_KNORM(17)-03E8 W
WCMD W-C3_KNORM(18)-03E8 W
WCMD W-C3_KNORM(19)-03E8 W
WCMD W-C3_KNORM(20)-03E8 W
WCMD W-C3_KNORM(21)-03E8 W
WCMD W-C3_KNORM(22)-03E8 W
WCMD W-C3_KNORM(23)-03E8 W
WCMD W-C3_KNORM(24)-03E8 W
WCMD W-C3_KNORM(25)-03E8 W
WCMD W-C3_KNORM(26)-03E8 W
WCMD W-C3_KNORM(27)-03E8 W
WCMD W-C3_KNORM(28)-03E8 W
WCMD W-C3_KNORM(29)-03E8 W
WCMD W-C3_KNORM(30)-03E8 W
WCMD W-C3_KNORM(31)-03E8 W
WCMD W-C3_KNORM(32)-03E8 W
WCMD W-C3_KNORM(33)-03E8 W
COMM
COMM ==============================================================================================
COMM   CX_A: writing a new table
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_A(0)-0000 W
WCMD W-C0_A(1)-0000 W
WCMD W-C0_A(2)-0000 W
WCMD W-C0_A(3)-0000 W
WCMD W-C0_A(4)-0000 W
WCMD W-C0_A(5)-0000 W
WCMD W-C0_A(6)-0000 W
WCMD W-C0_A(7)-0000 W
WCMD W-C0_A(8)-0000 W
WCMD W-C0_A(9)-0000 W
WCMD W-C0_A(10)-0000 W
WCMD W-C0_A(11)-0000 W
WCMD W-C0_A(12)-0000 W
WCMD W-C0_A(13)-0000 W
WCMD W-C0_A(14)-0000 W
WCMD W-C0_A(15)-0000 W
WCMD W-C0_A(16)-0000 W
WCMD W-C0_A(17)-0000 W
WCMD W-C0_A(18)-0000 W
WCMD W-C0_A(19)-0000 W
WCMD W-C0_A(20)-0000 W
WCMD W-C0_A(21)-0000 W
WCMD W-C0_A(22)-0000 W
WCMD W-C0_A(23)-0000 W
WCMD W-C0_A(24)-0000 W
WCMD W-C0_A(25)-0000 W
WCMD W-C0_A(26)-0000 W
WCMD W-C0_A(27)-0000 W
WCMD W-C0_A(28)-0000 W
WCMD W-C0_A(29)-0000 W
WCMD W-C0_A(30)-0000 W
WCMD W-C0_A(31)-0000 W
WCMD W-C0_A(32)-0000 W
WCMD W-C0_A(33)-0000 W
COMM
WCMD W-C1_A(0)-0000 W
WCMD W-C1_A(1)-0000 W
WCMD W-C1_A(2)-0000 W
WCMD W-C1_A(3)-0000 W
WCMD W-C1_A(4)-0000 W
WCMD W-C1_A(5)-0000 W
WCMD W-C1_A(6)-0000 W
WCMD W-C1_A(7)-0000 W
WCMD W-C1_A(8)-0000 W
WCMD W-C1_A(9)-0000 W
WCMD W-C1_A(10)-0000 W
WCMD W-C1_A(11)-0000 W
WCMD W-C1_A(12)-0000 W
WCMD W-C1_A(13)-0000 W
WCMD W-C1_A(14)-0000 W
WCMD W-C1_A(15)-0000 W
WCMD W-C1_A(16)-0000 W
WCMD W-C1_A(17)-0000 W
WCMD W-C1_A(18)-0000 W
WCMD W-C1_A(19)-0000 W
WCMD W-C1_A(20)-0000 W
WCMD W-C1_A(21)-0000 W
WCMD W-C1_A(22)-0000 W
WCMD W-C1_A(23)-0000 W
WCMD W-C1_A(24)-0000 W
WCMD W-C1_A(25)-0000 W
WCMD W-C1_A(26)-0000 W
WCMD W-C1_A(27)-0000 W
WCMD W-C1_A(28)-0000 W
WCMD W-C1_A(29)-0000 W
WCMD W-C1_A(30)-0000 W
WCMD W-C1_A(31)-0000 W
WCMD W-C1_A(32)-0000 W
WCMD W-C1_A(33)-0000 W
COMM
WCMD W-C2_A(0)-0000 W
WCMD W-C2_A(1)-0000 W
WCMD W-C2_A(2)-0000 W
WCMD W-C2_A(3)-0000 W
WCMD W-C2_A(4)-0000 W
WCMD W-C2_A(5)-0000 W
WCMD W-C2_A(6)-0000 W
WCMD W-C2_A(7)-0000 W
WCMD W-C2_A(8)-0000 W
WCMD W-C2_A(9)-0000 W
WCMD W-C2_A(10)-0000 W
WCMD W-C2_A(11)-0000 W
WCMD W-C2_A(12)-0000 W
WCMD W-C2_A(13)-0000 W
WCMD W-C2_A(14)-0000 W
WCMD W-C2_A(15)-0000 W
WCMD W-C2_A(16)-0000 W
WCMD W-C2_A(17)-0000 W
WCMD W-C2_A(18)-0000 W
WCMD W-C2_A(19)-0000 W
WCMD W-C2_A(20)-0000 W
WCMD W-C2_A(21)-0000 W
WCMD W-C2_A(22)-0000 W
WCMD W-C2_A(23)-0000 W
WCMD W-C2_A(24)-0000 W
WCMD W-C2_A(25)-0000 W
WCMD W-C2_A(26)-0000 W
WCMD W-C2_A(27)-0000 W
WCMD W-C2_A(28)-0000 W
WCMD W-C2_A(29)-0000 W
WCMD W-C2_A(30)-0000 W
WCMD W-C2_A(31)-0000 W
WCMD W-C2_A(32)-0000 W
WCMD W-C2_A(33)-0000 W
COMM
WCMD W-C3_A(0)-0000 W
WCMD W-C3_A(1)-0000 W
WCMD W-C3_A(2)-0000 W
WCMD W-C3_A(3)-0000 W
WCMD W-C3_A(4)-0000 W
WCMD W-C3_A(5)-0000 W
WCMD W-C3_A(6)-0000 W
WCMD W-C3_A(7)-0000 W
WCMD W-C3_A(8)-0000 W
WCMD W-C3_A(9)-0000 W
WCMD W-C3_A(10)-0000 W
WCMD W-C3_A(11)-0000 W
WCMD W-C3_A(12)-0000 W
WCMD W-C3_A(13)-0000 W
WCMD W-C3_A(14)-0000 W
WCMD W-C3_A(15)-0000 W
WCMD W-C3_A(16)-0000 W
WCMD W-C3_A(17)-0000 W
WCMD W-C3_A(18)-0000 W
WCMD W-C3_A(19)-0000 W
WCMD W-C3_A(20)-0000 W
WCMD W-C3_A(21)-0000 W
WCMD W-C3_A(22)-0000 W
WCMD W-C3_A(23)-0000 W
WCMD W-C3_A(24)-0000 W
WCMD W-C3_A(25)-0000 W
WCMD W-C3_A(26)-0000 W
WCMD W-C3_A(27)-0000 W
WCMD W-C3_A(28)-0000 W
WCMD W-C3_A(29)-0000 W
WCMD W-C3_A(30)-0000 W
WCMD W-C3_A(31)-0000 W
WCMD W-C3_A(32)-0000 W
WCMD W-C3_A(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Writing a new table in feedback open loop memories
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB0(0)-7FFF W
WCMD W-C0_MUX_SQ_FB0(1)-8000 W
WCMD W-C0_MUX_SQ_FB0(2)-7FFF W
WCMD W-C0_MUX_SQ_FB0(3)-8000 W
WCMD W-C0_MUX_SQ_FB0(4)-8000 W
WCMD W-C0_MUX_SQ_FB0(5)-21D0 W
WCMD W-C0_MUX_SQ_FB0(6)-D204 W
WCMD W-C0_MUX_SQ_FB0(7)-F384 W
WCMD W-C0_MUX_SQ_FB0(8)-7FFF W
WCMD W-C0_MUX_SQ_FB0(9)-8000 W
WCMD W-C0_MUX_SQ_FB0(10)-7FFF W
WCMD W-C0_MUX_SQ_FB0(11)-8000 W
WCMD W-C0_MUX_SQ_FB0(12)-8000 W
WCMD W-C0_MUX_SQ_FB0(13)-21D0 W
WCMD W-C0_MUX_SQ_FB0(14)-D204 W
WCMD W-C0_MUX_SQ_FB0(15)-F384 W
WCMD W-C0_MUX_SQ_FB0(16)-7FFF W
WCMD W-C0_MUX_SQ_FB0(17)-8000 W
WCMD W-C0_MUX_SQ_FB0(18)-7FFF W
WCMD W-C0_MUX_SQ_FB0(19)-8000 W
WCMD W-C0_MUX_SQ_FB0(20)-8000 W
WCMD W-C0_MUX_SQ_FB0(21)-21D0 W
WCMD W-C0_MUX_SQ_FB0(22)-D204 W
WCMD W-C0_MUX_SQ_FB0(23)-F384 W
WCMD W-C0_MUX_SQ_FB0(24)-7FFF W
WCMD W-C0_MUX_SQ_FB0(25)-8000 W
WCMD W-C0_MUX_SQ_FB0(26)-7FFF W
WCMD W-C0_MUX_SQ_FB0(27)-8000 W
WCMD W-C0_MUX_SQ_FB0(28)-8000 W
WCMD W-C0_MUX_SQ_FB0(29)-21D0 W
WCMD W-C0_MUX_SQ_FB0(30)-D204 W
WCMD W-C0_MUX_SQ_FB0(31)-F384 W
WCMD W-C0_MUX_SQ_FB0(32)-7FFF W
WCMD W-C0_MUX_SQ_FB0(33)-8000 W
COMM
WCMD W-C1_MUX_SQ_FB0(0)-7FFF W
WCMD W-C1_MUX_SQ_FB0(1)-8000 W
WCMD W-C1_MUX_SQ_FB0(2)-7FFF W
WCMD W-C1_MUX_SQ_FB0(3)-8000 W
WCMD W-C1_MUX_SQ_FB0(4)-8000 W
WCMD W-C1_MUX_SQ_FB0(5)-21D0 W
WCMD W-C1_MUX_SQ_FB0(6)-D204 W
WCMD W-C1_MUX_SQ_FB0(7)-F384 W
WCMD W-C1_MUX_SQ_FB0(8)-7FFF W
WCMD W-C1_MUX_SQ_FB0(9)-8000 W
WCMD W-C1_MUX_SQ_FB0(10)-7FFF W
WCMD W-C1_MUX_SQ_FB0(11)-8000 W
WCMD W-C1_MUX_SQ_FB0(12)-8000 W
WCMD W-C1_MUX_SQ_FB0(13)-21D0 W
WCMD W-C1_MUX_SQ_FB0(14)-D204 W
WCMD W-C1_MUX_SQ_FB0(15)-F384 W
WCMD W-C1_MUX_SQ_FB0(16)-7FFF W
WCMD W-C1_MUX_SQ_FB0(17)-8000 W
WCMD W-C1_MUX_SQ_FB0(18)-7FFF W
WCMD W-C1_MUX_SQ_FB0(19)-8000 W
WCMD W-C1_MUX_SQ_FB0(20)-8000 W
WCMD W-C1_MUX_SQ_FB0(21)-21D0 W
WCMD W-C1_MUX_SQ_FB0(22)-D204 W
WCMD W-C1_MUX_SQ_FB0(23)-F384 W
WCMD W-C1_MUX_SQ_FB0(24)-7FFF W
WCMD W-C1_MUX_SQ_FB0(25)-8000 W
WCMD W-C1_MUX_SQ_FB0(26)-7FFF W
WCMD W-C1_MUX_SQ_FB0(27)-8000 W
WCMD W-C1_MUX_SQ_FB0(28)-8000 W
WCMD W-C1_MUX_SQ_FB0(29)-21D0 W
WCMD W-C1_MUX_SQ_FB0(30)-D204 W
WCMD W-C1_MUX_SQ_FB0(31)-F384 W
WCMD W-C1_MUX_SQ_FB0(32)-7FFF W
WCMD W-C1_MUX_SQ_FB0(33)-8000 W
COMM
WCMD W-C2_MUX_SQ_FB0(0)-7FFF W
WCMD W-C2_MUX_SQ_FB0(1)-8000 W
WCMD W-C2_MUX_SQ_FB0(2)-7FFF W
WCMD W-C2_MUX_SQ_FB0(3)-8000 W
WCMD W-C2_MUX_SQ_FB0(4)-8000 W
WCMD W-C2_MUX_SQ_FB0(5)-21D0 W
WCMD W-C2_MUX_SQ_FB0(6)-D204 W
WCMD W-C2_MUX_SQ_FB0(7)-F384 W
WCMD W-C2_MUX_SQ_FB0(8)-7FFF W
WCMD W-C2_MUX_SQ_FB0(9)-8000 W
WCMD W-C2_MUX_SQ_FB0(10)-7FFF W
WCMD W-C2_MUX_SQ_FB0(11)-8000 W
WCMD W-C2_MUX_SQ_FB0(12)-8000 W
WCMD W-C2_MUX_SQ_FB0(13)-21D0 W
WCMD W-C2_MUX_SQ_FB0(14)-D204 W
WCMD W-C2_MUX_SQ_FB0(15)-F384 W
WCMD W-C2_MUX_SQ_FB0(16)-7FFF W
WCMD W-C2_MUX_SQ_FB0(17)-8000 W
WCMD W-C2_MUX_SQ_FB0(18)-7FFF W
WCMD W-C2_MUX_SQ_FB0(19)-8000 W
WCMD W-C2_MUX_SQ_FB0(20)-8000 W
WCMD W-C2_MUX_SQ_FB0(21)-21D0 W
WCMD W-C2_MUX_SQ_FB0(22)-D204 W
WCMD W-C2_MUX_SQ_FB0(23)-F384 W
WCMD W-C2_MUX_SQ_FB0(24)-7FFF W
WCMD W-C2_MUX_SQ_FB0(25)-8000 W
WCMD W-C2_MUX_SQ_FB0(26)-7FFF W
WCMD W-C2_MUX_SQ_FB0(27)-8000 W
WCMD W-C2_MUX_SQ_FB0(28)-8000 W
WCMD W-C2_MUX_SQ_FB0(29)-21D0 W
WCMD W-C2_MUX_SQ_FB0(30)-D204 W
WCMD W-C2_MUX_SQ_FB0(31)-F384 W
WCMD W-C2_MUX_SQ_FB0(32)-7FFF W
WCMD W-C2_MUX_SQ_FB0(33)-8000 W
COMM
WCMD W-C3_MUX_SQ_FB0(0)-7FFF W
WCMD W-C3_MUX_SQ_FB0(1)-8000 W
WCMD W-C3_MUX_SQ_FB0(2)-7FFF W
WCMD W-C3_MUX_SQ_FB0(3)-8000 W
WCMD W-C3_MUX_SQ_FB0(4)-8000 W
WCMD W-C3_MUX_SQ_FB0(5)-21D0 W
WCMD W-C3_MUX_SQ_FB0(6)-D204 W
WCMD W-C3_MUX_SQ_FB0(7)-F384 W
WCMD W-C3_MUX_SQ_FB0(8)-7FFF W
WCMD W-C3_MUX_SQ_FB0(9)-8000 W
WCMD W-C3_MUX_SQ_FB0(10)-7FFF W
WCMD W-C3_MUX_SQ_FB0(11)-8000 W
WCMD W-C3_MUX_SQ_FB0(12)-8000 W
WCMD W-C3_MUX_SQ_FB0(13)-21D0 W
WCMD W-C3_MUX_SQ_FB0(14)-D204 W
WCMD W-C3_MUX_SQ_FB0(15)-F384 W
WCMD W-C3_MUX_SQ_FB0(16)-7FFF W
WCMD W-C3_MUX_SQ_FB0(17)-8000 W
WCMD W-C3_MUX_SQ_FB0(18)-7FFF W
WCMD W-C3_MUX_SQ_FB0(19)-8000 W
WCMD W-C3_MUX_SQ_FB0(20)-8000 W
WCMD W-C3_MUX_SQ_FB0(21)-21D0 W
WCMD W-C3_MUX_SQ_FB0(22)-D204 W
WCMD W-C3_MUX_SQ_FB0(23)-F384 W
WCMD W-C3_MUX_SQ_FB0(24)-7FFF W
WCMD W-C3_MUX_SQ_FB0(25)-8000 W
WCMD W-C3_MUX_SQ_FB0(26)-7FFF W
WCMD W-C3_MUX_SQ_FB0(27)-8000 W
WCMD W-C3_MUX_SQ_FB0(28)-8000 W
WCMD W-C3_MUX_SQ_FB0(29)-21D0 W
WCMD W-C3_MUX_SQ_FB0(30)-D204 W
WCMD W-C3_MUX_SQ_FB0(31)-F384 W
WCMD W-C3_MUX_SQ_FB0(32)-7FFF W
WCMD W-C3_MUX_SQ_FB0(33)-8000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 0 0000_007D
WMDC 0 1 0 0000_007D
WMDC 0 2 0 0000_007D
WMDC 0 3 0 0000_007D
WMDC 0 4 0 0000_007D
WMDC 0 5 0 0000_007D
WMDC 0 6 0 0000_007D
WMDC 0 7 0 0000_007D
WMDC 0 8 0 0000_007D
WMDC 0 9 0 0000_007D
WMDC 0 10 0 0000_007D
WMDC 0 11 0 0000_007D
WMDC 0 12 0 0000_007D
WMDC 0 13 0 0000_007D
WMDC 0 14 0 0000_007D
WMDC 0 15 0 0000_007D
WMDC 0 16 0 0000_007D
WMDC 0 17 0 0000_007D
WMDC 0 18 0 0000_007D
WMDC 0 19 0 0000_007D
WMDC 0 20 0 0000_007D
WMDC 0 21 0 0000_007D
WMDC 0 22 0 0000_007D
WMDC 0 23 0 0000_007D
WMDC 0 24 0 0000_007D
WMDC 0 25 0 0000_007D
WMDC 0 26 0 0000_007D
WMDC 0 27 0 0000_007D
WMDC 0 28 0 0000_007D
WMDC 0 29 0 0000_007D
WMDC 0 30 0 0000_007D
WMDC 0 31 0 0000_007D
COMM
WMDC 0 0 1 0000_FF06
WMDC 0 1 1 0000_FF06
WMDC 0 2 1 0000_FF06
WMDC 0 3 1 0000_FF06
WMDC 0 4 1 0000_FF06
WMDC 0 5 1 0000_FF06
WMDC 0 6 1 0000_FF06
WMDC 0 7 1 0000_FF06
WMDC 0 8 1 0000_FF06
WMDC 0 9 1 0000_FF06
WMDC 0 10 1 0000_FF06
WMDC 0 11 1 0000_FF06
WMDC 0 12 1 0000_FF06
WMDC 0 13 1 0000_FF06
WMDC 0 14 1 0000_FF06
WMDC 0 15 1 0000_FF06
WMDC 0 16 1 0000_FF06
WMDC 0 17 1 0000_FF06
WMDC 0 18 1 0000_FF06
WMDC 0 19 1 0000_FF06
WMDC 0 20 1 0000_FF06
WMDC 0 21 1 0000_FF06
WMDC 0 22 1 0000_FF06
WMDC 0 23 1 0000_FF06
WMDC 0 24 1 0000_FF06
WMDC 0 25 1 0000_FF06
WMDC 0 26 1 0000_FF06
WMDC 0 27 1 0000_FF06
WMDC 0 28 1 0000_FF06
WMDC 0 29 1 0000_FF06
WMDC 0 30 1 0000_FF06
WMDC 0 31 1 0000_FF06
COMM
WMDC 0 0 2 0000_007D
WMDC 0 1 2 0000_007D
WMDC 0 2 2 0000_007D
WMDC 0 3 2 0000_007D
WMDC 0 4 2 0000_007D
WMDC 0 5 2 0000_007D
WMDC 0 6 2 0000_007D
WMDC 0 7 2 0000_007D
WMDC 0 8 2 0000_007D
WMDC 0 9 2 0000_007D
WMDC 0 10 2 0000_007D
WMDC 0 11 2 0000_007D
WMDC 0 12 2 0000_007D
WMDC 0 13 2 0000_007D
WMDC 0 14 2 0000_007D
WMDC 0 15 2 0000_007D
WMDC 0 16 2 0000_007D
WMDC 0 17 2 0000_007D
WMDC 0 18 2 0000_007D
WMDC 0 19 2 0000_007D
WMDC 0 20 2 0000_007D
WMDC 0 21 2 0000_007D
WMDC 0 22 2 0000_007D
WMDC 0 23 2 0000_007D
WMDC 0 24 2 0000_007D
WMDC 0 25 2 0000_007D
WMDC 0 26 2 0000_007D
WMDC 0 27 2 0000_007D
WMDC 0 28 2 0000_007D
WMDC 0 29 2 0000_007D
WMDC 0 30 2 0000_007D
WMDC 0 31 2 0000_007D
COMM
WMDC 0 0 3 0000_FF06
WMDC 0 1 3 0000_FF06
WMDC 0 2 3 0000_FF06
WMDC 0 3 3 0000_FF06
WMDC 0 4 3 0000_FF06
WMDC 0 5 3 0000_FF06
WMDC 0 6 3 0000_FF06
WMDC 0 7 3 0000_FF06
WMDC 0 8 3 0000_FF06
WMDC 0 9 3 0000_FF06
WMDC 0 10 3 0000_FF06
WMDC 0 11 3 0000_FF06
WMDC 0 12 3 0000_FF06
WMDC 0 13 3 0000_FF06
WMDC 0 14 3 0000_FF06
WMDC 0 15 3 0000_FF06
WMDC 0 16 3 0000_FF06
WMDC 0 17 3 0000_FF06
WMDC 0 18 3 0000_FF06
WMDC 0 19 3 0000_FF06
WMDC 0 20 3 0000_FF06
WMDC 0 21 3 0000_FF06
WMDC 0 22 3 0000_FF06
WMDC 0 23 3 0000_FF06
WMDC 0 24 3 0000_FF06
WMDC 0 25 3 0000_FF06
WMDC 0 26 3 0000_FF06
WMDC 0 27 3 0000_FF06
WMDC 0 28 3 0000_FF06
WMDC 0 29 3 0000_FF06
WMDC 0 30 3 0000_FF06
WMDC 0 31 3 0000_FF06
COMM
WMDC 0 0 4 0000_FF45
WMDC 0 1 4 0000_FF45
WMDC 0 2 4 0000_FF45
WMDC 0 3 4 0000_FF45
WMDC 0 4 4 0000_FF45
WMDC 0 5 4 0000_FF45
WMDC 0 6 4 0000_FF45
WMDC 0 7 4 0000_FF45
WMDC 0 8 4 0000_FF45
WMDC 0 9 4 0000_FF45
WMDC 0 10 4 0000_FF45
WMDC 0 11 4 0000_FF45
WMDC 0 12 4 0000_FF45
WMDC 0 13 4 0000_FF45
WMDC 0 14 4 0000_FF45
WMDC 0 15 4 0000_FF45
WMDC 0 16 4 0000_FF45
WMDC 0 17 4 0000_FF45
WMDC 0 18 4 0000_FF45
WMDC 0 19 4 0000_FF45
WMDC 0 20 4 0000_FF45
WMDC 0 21 4 0000_FF45
WMDC 0 22 4 0000_FF45
WMDC 0 23 4 0000_FF45
WMDC 0 24 4 0000_FF45
WMDC 0 25 4 0000_FF45
WMDC 0 26 4 0000_FF45
WMDC 0 27 4 0000_FF45
WMDC 0 28 4 0000_FF45
WMDC 0 29 4 0000_FF45
WMDC 0 30 4 0000_FF45
WMDC 0 31 4 0000_FF45
COMM
WMDC 0 0 5 0000_FFD3
WMDC 0 1 5 0000_FFD3
WMDC 0 2 5 0000_FFD3
WMDC 0 3 5 0000_FFD3
WMDC 0 4 5 0000_FFD3
WMDC 0 5 5 0000_FFD3
WMDC 0 6 5 0000_FFD3
WMDC 0 7 5 0000_FFD3
WMDC 0 8 5 0000_FFD3
WMDC 0 9 5 0000_FFD3
WMDC 0 10 5 0000_FFD3
WMDC 0 11 5 0000_FFD3
WMDC 0 12 5 0000_FFD3
WMDC 0 13 5 0000_FFD3
WMDC 0 14 5 0000_FFD3
WMDC 0 15 5 0000_FFD3
WMDC 0 16 5 0000_FFD3
WMDC 0 17 5 0000_FFD3
WMDC 0 18 5 0000_FFD3
WMDC 0 19 5 0000_FFD3
WMDC 0 20 5 0000_FFD3
WMDC 0 21 5 0000_FFD3
WMDC 0 22 5 0000_FFD3
WMDC 0 23 5 0000_FFD3
WMDC 0 24 5 0000_FFD3
WMDC 0 25 5 0000_FFD3
WMDC 0 26 5 0000_FFD3
WMDC 0 27 5 0000_FFD3
WMDC 0 28 5 0000_FFD3
WMDC 0 29 5 0000_FFD3
WMDC 0 30 5 0000_FFD3
WMDC 0 31 5 0000_FFD3
COMM
WMDC 0 0 6 0000_FFA4
WMDC 0 1 6 0000_FFA4
WMDC 0 2 6 0000_FFA4
WMDC 0 3 6 0000_FFA4
WMDC 0 4 6 0000_FFA4
WMDC 0 5 6 0000_FFA4
WMDC 0 6 6 0000_FFA4
WMDC 0 7 6 0000_FFA4
WMDC 0 8 6 0000_FFA4
WMDC 0 9 6 0000_FFA4
WMDC 0 10 6 0000_FFA4
WMDC 0 11 6 0000_FFA4
WMDC 0 12 6 0000_FFA4
WMDC 0 13 6 0000_FFA4
WMDC 0 14 6 0000_FFA4
WMDC 0 15 6 0000_FFA4
WMDC 0 16 6 0000_FFA4
WMDC 0 17 6 0000_FFA4
WMDC 0 18 6 0000_FFA4
WMDC 0 19 6 0000_FFA4
WMDC 0 20 6 0000_FFA4
WMDC 0 21 6 0000_FFA4
WMDC 0 22 6 0000_FFA4
WMDC 0 23 6 0000_FFA4
WMDC 0 24 6 0000_FFA4
WMDC 0 25 6 0000_FFA4
WMDC 0 26 6 0000_FFA4
WMDC 0 27 6 0000_FFA4
WMDC 0 28 6 0000_FFA4
WMDC 0 29 6 0000_FFA4
WMDC 0 30 6 0000_FFA4
WMDC 0 31 6 0000_FFA4
COMM
WMDC 0 0 7 0000_FF8C
WMDC 0 1 7 0000_FF8C
WMDC 0 2 7 0000_FF8C
WMDC 0 3 7 0000_FF8C
WMDC 0 4 7 0000_FF8C
WMDC 0 5 7 0000_FF8C
WMDC 0 6 7 0000_FF8C
WMDC 0 7 7 0000_FF8C
WMDC 0 8 7 0000_FF8C
WMDC 0 9 7 0000_FF8C
WMDC 0 10 7 0000_FF8C
WMDC 0 11 7 0000_FF8C
WMDC 0 12 7 0000_FF8C
WMDC 0 13 7 0000_FF8C
WMDC 0 14 7 0000_FF8C
WMDC 0 15 7 0000_FF8C
WMDC 0 16 7 0000_FF8C
WMDC 0 17 7 0000_FF8C
WMDC 0 18 7 0000_FF8C
WMDC 0 19 7 0000_FF8C
WMDC 0 20 7 0000_FF8C
WMDC 0 21 7 0000_FF8C
WMDC 0 22 7 0000_FF8C
WMDC 0 23 7 0000_FF8C
WMDC 0 24 7 0000_FF8C
WMDC 0 25 7 0000_FF8C
WMDC 0 26 7 0000_FF8C
WMDC 0 27 7 0000_FF8C
WMDC 0 28 7 0000_FF8C
WMDC 0 29 7 0000_FF8C
WMDC 0 30 7 0000_FF8C
WMDC 0 31 7 0000_FF8C
COMM
WMDC 0 0 8 0000_007D
WMDC 0 1 8 0000_007D
WMDC 0 2 8 0000_007D
WMDC 0 3 8 0000_007D
WMDC 0 4 8 0000_007D
WMDC 0 5 8 0000_007D
WMDC 0 6 8 0000_007D
WMDC 0 7 8 0000_007D
WMDC 0 8 8 0000_007D
WMDC 0 9 8 0000_007D
WMDC 0 10 8 0000_007D
WMDC 0 11 8 0000_007D
WMDC 0 12 8 0000_007D
WMDC 0 13 8 0000_007D
WMDC 0 14 8 0000_007D
WMDC 0 15 8 0000_007D
WMDC 0 16 8 0000_007D
WMDC 0 17 8 0000_007D
WMDC 0 18 8 0000_007D
WMDC 0 19 8 0000_007D
WMDC 0 20 8 0000_007D
WMDC 0 21 8 0000_007D
WMDC 0 22 8 0000_007D
WMDC 0 23 8 0000_007D
WMDC 0 24 8 0000_007D
WMDC 0 25 8 0000_007D
WMDC 0 26 8 0000_007D
WMDC 0 27 8 0000_007D
WMDC 0 28 8 0000_007D
WMDC 0 29 8 0000_007D
WMDC 0 30 8 0000_007D
WMDC 0 31 8 0000_007D
COMM
WMDC 0 0 9 0000_FF06
WMDC 0 1 9 0000_FF06
WMDC 0 2 9 0000_FF06
WMDC 0 3 9 0000_FF06
WMDC 0 4 9 0000_FF06
WMDC 0 5 9 0000_FF06
WMDC 0 6 9 0000_FF06
WMDC 0 7 9 0000_FF06
WMDC 0 8 9 0000_FF06
WMDC 0 9 9 0000_FF06
WMDC 0 10 9 0000_FF06
WMDC 0 11 9 0000_FF06
WMDC 0 12 9 0000_FF06
WMDC 0 13 9 0000_FF06
WMDC 0 14 9 0000_FF06
WMDC 0 15 9 0000_FF06
WMDC 0 16 9 0000_FF06
WMDC 0 17 9 0000_FF06
WMDC 0 18 9 0000_FF06
WMDC 0 19 9 0000_FF06
WMDC 0 20 9 0000_FF06
WMDC 0 21 9 0000_FF06
WMDC 0 22 9 0000_FF06
WMDC 0 23 9 0000_FF06
WMDC 0 24 9 0000_FF06
WMDC 0 25 9 0000_FF06
WMDC 0 26 9 0000_FF06
WMDC 0 27 9 0000_FF06
WMDC 0 28 9 0000_FF06
WMDC 0 29 9 0000_FF06
WMDC 0 30 9 0000_FF06
WMDC 0 31 9 0000_FF06
COMM
WMDC 0 0 10 0000_007D
WMDC 0 1 10 0000_007D
WMDC 0 2 10 0000_007D
WMDC 0 3 10 0000_007D
WMDC 0 4 10 0000_007D
WMDC 0 5 10 0000_007D
WMDC 0 6 10 0000_007D
WMDC 0 7 10 0000_007D
WMDC 0 8 10 0000_007D
WMDC 0 9 10 0000_007D
WMDC 0 10 10 0000_007D
WMDC 0 11 10 0000_007D
WMDC 0 12 10 0000_007D
WMDC 0 13 10 0000_007D
WMDC 0 14 10 0000_007D
WMDC 0 15 10 0000_007D
WMDC 0 16 10 0000_007D
WMDC 0 17 10 0000_007D
WMDC 0 18 10 0000_007D
WMDC 0 19 10 0000_007D
WMDC 0 20 10 0000_007D
WMDC 0 21 10 0000_007D
WMDC 0 22 10 0000_007D
WMDC 0 23 10 0000_007D
WMDC 0 24 10 0000_007D
WMDC 0 25 10 0000_007D
WMDC 0 26 10 0000_007D
WMDC 0 27 10 0000_007D
WMDC 0 28 10 0000_007D
WMDC 0 29 10 0000_007D
WMDC 0 30 10 0000_007D
WMDC 0 31 10 0000_007D
COMM
WMDC 0 0 11 0000_FF06
WMDC 0 1 11 0000_FF06
WMDC 0 2 11 0000_FF06
WMDC 0 3 11 0000_FF06
WMDC 0 4 11 0000_FF06
WMDC 0 5 11 0000_FF06
WMDC 0 6 11 0000_FF06
WMDC 0 7 11 0000_FF06
WMDC 0 8 11 0000_FF06
WMDC 0 9 11 0000_FF06
WMDC 0 10 11 0000_FF06
WMDC 0 11 11 0000_FF06
WMDC 0 12 11 0000_FF06
WMDC 0 13 11 0000_FF06
WMDC 0 14 11 0000_FF06
WMDC 0 15 11 0000_FF06
WMDC 0 16 11 0000_FF06
WMDC 0 17 11 0000_FF06
WMDC 0 18 11 0000_FF06
WMDC 0 19 11 0000_FF06
WMDC 0 20 11 0000_FF06
WMDC 0 21 11 0000_FF06
WMDC 0 22 11 0000_FF06
WMDC 0 23 11 0000_FF06
WMDC 0 24 11 0000_FF06
WMDC 0 25 11 0000_FF06
WMDC 0 26 11 0000_FF06
WMDC 0 27 11 0000_FF06
WMDC 0 28 11 0000_FF06
WMDC 0 29 11 0000_FF06
WMDC 0 30 11 0000_FF06
WMDC 0 31 11 0000_FF06
COMM
WMDC 0 0 12 0000_FF45
WMDC 0 1 12 0000_FF45
WMDC 0 2 12 0000_FF45
WMDC 0 3 12 0000_FF45
WMDC 0 4 12 0000_FF45
WMDC 0 5 12 0000_FF45
WMDC 0 6 12 0000_FF45
WMDC 0 7 12 0000_FF45
WMDC 0 8 12 0000_FF45
WMDC 0 9 12 0000_FF45
WMDC 0 10 12 0000_FF45
WMDC 0 11 12 0000_FF45
WMDC 0 12 12 0000_FF45
WMDC 0 13 12 0000_FF45
WMDC 0 14 12 0000_FF45
WMDC 0 15 12 0000_FF45
WMDC 0 16 12 0000_FF45
WMDC 0 17 12 0000_FF45
WMDC 0 18 12 0000_FF45
WMDC 0 19 12 0000_FF45
WMDC 0 20 12 0000_FF45
WMDC 0 21 12 0000_FF45
WMDC 0 22 12 0000_FF45
WMDC 0 23 12 0000_FF45
WMDC 0 24 12 0000_FF45
WMDC 0 25 12 0000_FF45
WMDC 0 26 12 0000_FF45
WMDC 0 27 12 0000_FF45
WMDC 0 28 12 0000_FF45
WMDC 0 29 12 0000_FF45
WMDC 0 30 12 0000_FF45
WMDC 0 31 12 0000_FF45
COMM
WMDC 0 0 13 0000_FFD3
WMDC 0 1 13 0000_FFD3
WMDC 0 2 13 0000_FFD3
WMDC 0 3 13 0000_FFD3
WMDC 0 4 13 0000_FFD3
WMDC 0 5 13 0000_FFD3
WMDC 0 6 13 0000_FFD3
WMDC 0 7 13 0000_FFD3
WMDC 0 8 13 0000_FFD3
WMDC 0 9 13 0000_FFD3
WMDC 0 10 13 0000_FFD3
WMDC 0 11 13 0000_FFD3
WMDC 0 12 13 0000_FFD3
WMDC 0 13 13 0000_FFD3
WMDC 0 14 13 0000_FFD3
WMDC 0 15 13 0000_FFD3
WMDC 0 16 13 0000_FFD3
WMDC 0 17 13 0000_FFD3
WMDC 0 18 13 0000_FFD3
WMDC 0 19 13 0000_FFD3
WMDC 0 20 13 0000_FFD3
WMDC 0 21 13 0000_FFD3
WMDC 0 22 13 0000_FFD3
WMDC 0 23 13 0000_FFD3
WMDC 0 24 13 0000_FFD3
WMDC 0 25 13 0000_FFD3
WMDC 0 26 13 0000_FFD3
WMDC 0 27 13 0000_FFD3
WMDC 0 28 13 0000_FFD3
WMDC 0 29 13 0000_FFD3
WMDC 0 30 13 0000_FFD3
WMDC 0 31 13 0000_FFD3
COMM
WMDC 0 0 14 0000_FFA4
WMDC 0 1 14 0000_FFA4
WMDC 0 2 14 0000_FFA4
WMDC 0 3 14 0000_FFA4
WMDC 0 4 14 0000_FFA4
WMDC 0 5 14 0000_FFA4
WMDC 0 6 14 0000_FFA4
WMDC 0 7 14 0000_FFA4
WMDC 0 8 14 0000_FFA4
WMDC 0 9 14 0000_FFA4
WMDC 0 10 14 0000_FFA4
WMDC 0 11 14 0000_FFA4
WMDC 0 12 14 0000_FFA4
WMDC 0 13 14 0000_FFA4
WMDC 0 14 14 0000_FFA4
WMDC 0 15 14 0000_FFA4
WMDC 0 16 14 0000_FFA4
WMDC 0 17 14 0000_FFA4
WMDC 0 18 14 0000_FFA4
WMDC 0 19 14 0000_FFA4
WMDC 0 20 14 0000_FFA4
WMDC 0 21 14 0000_FFA4
WMDC 0 22 14 0000_FFA4
WMDC 0 23 14 0000_FFA4
WMDC 0 24 14 0000_FFA4
WMDC 0 25 14 0000_FFA4
WMDC 0 26 14 0000_FFA4
WMDC 0 27 14 0000_FFA4
WMDC 0 28 14 0000_FFA4
WMDC 0 29 14 0000_FFA4
WMDC 0 30 14 0000_FFA4
WMDC 0 31 14 0000_FFA4
COMM
WMDC 0 0 15 0000_FF8C
WMDC 0 1 15 0000_FF8C
WMDC 0 2 15 0000_FF8C
WMDC 0 3 15 0000_FF8C
WMDC 0 4 15 0000_FF8C
WMDC 0 5 15 0000_FF8C
WMDC 0 6 15 0000_FF8C
WMDC 0 7 15 0000_FF8C
WMDC 0 8 15 0000_FF8C
WMDC 0 9 15 0000_FF8C
WMDC 0 10 15 0000_FF8C
WMDC 0 11 15 0000_FF8C
WMDC 0 12 15 0000_FF8C
WMDC 0 13 15 0000_FF8C
WMDC 0 14 15 0000_FF8C
WMDC 0 15 15 0000_FF8C
WMDC 0 16 15 0000_FF8C
WMDC 0 17 15 0000_FF8C
WMDC 0 18 15 0000_FF8C
WMDC 0 19 15 0000_FF8C
WMDC 0 20 15 0000_FF8C
WMDC 0 21 15 0000_FF8C
WMDC 0 22 15 0000_FF8C
WMDC 0 23 15 0000_FF8C
WMDC 0 24 15 0000_FF8C
WMDC 0 25 15 0000_FF8C
WMDC 0 26 15 0000_FF8C
WMDC 0 27 15 0000_FF8C
WMDC 0 28 15 0000_FF8C
WMDC 0 29 15 0000_FF8C
WMDC 0 30 15 0000_FF8C
WMDC 0 31 15 0000_FF8C
COMM
WMDC 0 0 16 0000_007D
WMDC 0 1 16 0000_007D
WMDC 0 2 16 0000_007D
WMDC 0 3 16 0000_007D
WMDC 0 4 16 0000_007D
WMDC 0 5 16 0000_007D
WMDC 0 6 16 0000_007D
WMDC 0 7 16 0000_007D
WMDC 0 8 16 0000_007D
WMDC 0 9 16 0000_007D
WMDC 0 10 16 0000_007D
WMDC 0 11 16 0000_007D
WMDC 0 12 16 0000_007D
WMDC 0 13 16 0000_007D
WMDC 0 14 16 0000_007D
WMDC 0 15 16 0000_007D
WMDC 0 16 16 0000_007D
WMDC 0 17 16 0000_007D
WMDC 0 18 16 0000_007D
WMDC 0 19 16 0000_007D
WMDC 0 20 16 0000_007D
WMDC 0 21 16 0000_007D
WMDC 0 22 16 0000_007D
WMDC 0 23 16 0000_007D
WMDC 0 24 16 0000_007D
WMDC 0 25 16 0000_007D
WMDC 0 26 16 0000_007D
WMDC 0 27 16 0000_007D
WMDC 0 28 16 0000_007D
WMDC 0 29 16 0000_007D
WMDC 0 30 16 0000_007D
WMDC 0 31 16 0000_007D
COMM
WMDC 0 0 17 0000_FF06
WMDC 0 1 17 0000_FF06
WMDC 0 2 17 0000_FF06
WMDC 0 3 17 0000_FF06
WMDC 0 4 17 0000_FF06
WMDC 0 5 17 0000_FF06
WMDC 0 6 17 0000_FF06
WMDC 0 7 17 0000_FF06
WMDC 0 8 17 0000_FF06
WMDC 0 9 17 0000_FF06
WMDC 0 10 17 0000_FF06
WMDC 0 11 17 0000_FF06
WMDC 0 12 17 0000_FF06
WMDC 0 13 17 0000_FF06
WMDC 0 14 17 0000_FF06
WMDC 0 15 17 0000_FF06
WMDC 0 16 17 0000_FF06
WMDC 0 17 17 0000_FF06
WMDC 0 18 17 0000_FF06
WMDC 0 19 17 0000_FF06
WMDC 0 20 17 0000_FF06
WMDC 0 21 17 0000_FF06
WMDC 0 22 17 0000_FF06
WMDC 0 23 17 0000_FF06
WMDC 0 24 17 0000_FF06
WMDC 0 25 17 0000_FF06
WMDC 0 26 17 0000_FF06
WMDC 0 27 17 0000_FF06
WMDC 0 28 17 0000_FF06
WMDC 0 29 17 0000_FF06
WMDC 0 30 17 0000_FF06
WMDC 0 31 17 0000_FF06
COMM
WMDC 0 0 18 0000_007D
WMDC 0 1 18 0000_007D
WMDC 0 2 18 0000_007D
WMDC 0 3 18 0000_007D
WMDC 0 4 18 0000_007D
WMDC 0 5 18 0000_007D
WMDC 0 6 18 0000_007D
WMDC 0 7 18 0000_007D
WMDC 0 8 18 0000_007D
WMDC 0 9 18 0000_007D
WMDC 0 10 18 0000_007D
WMDC 0 11 18 0000_007D
WMDC 0 12 18 0000_007D
WMDC 0 13 18 0000_007D
WMDC 0 14 18 0000_007D
WMDC 0 15 18 0000_007D
WMDC 0 16 18 0000_007D
WMDC 0 17 18 0000_007D
WMDC 0 18 18 0000_007D
WMDC 0 19 18 0000_007D
WMDC 0 20 18 0000_007D
WMDC 0 21 18 0000_007D
WMDC 0 22 18 0000_007D
WMDC 0 23 18 0000_007D
WMDC 0 24 18 0000_007D
WMDC 0 25 18 0000_007D
WMDC 0 26 18 0000_007D
WMDC 0 27 18 0000_007D
WMDC 0 28 18 0000_007D
WMDC 0 29 18 0000_007D
WMDC 0 30 18 0000_007D
WMDC 0 31 18 0000_007D
COMM
WMDC 0 0 19 0000_FF06
WMDC 0 1 19 0000_FF06
WMDC 0 2 19 0000_FF06
WMDC 0 3 19 0000_FF06
WMDC 0 4 19 0000_FF06
WMDC 0 5 19 0000_FF06
WMDC 0 6 19 0000_FF06
WMDC 0 7 19 0000_FF06
WMDC 0 8 19 0000_FF06
WMDC 0 9 19 0000_FF06
WMDC 0 10 19 0000_FF06
WMDC 0 11 19 0000_FF06
WMDC 0 12 19 0000_FF06
WMDC 0 13 19 0000_FF06
WMDC 0 14 19 0000_FF06
WMDC 0 15 19 0000_FF06
WMDC 0 16 19 0000_FF06
WMDC 0 17 19 0000_FF06
WMDC 0 18 19 0000_FF06
WMDC 0 19 19 0000_FF06
WMDC 0 20 19 0000_FF06
WMDC 0 21 19 0000_FF06
WMDC 0 22 19 0000_FF06
WMDC 0 23 19 0000_FF06
WMDC 0 24 19 0000_FF06
WMDC 0 25 19 0000_FF06
WMDC 0 26 19 0000_FF06
WMDC 0 27 19 0000_FF06
WMDC 0 28 19 0000_FF06
WMDC 0 29 19 0000_FF06
WMDC 0 30 19 0000_FF06
WMDC 0 31 19 0000_FF06
COMM
WMDC 0 0 20 0000_FF45
WMDC 0 1 20 0000_FF45
WMDC 0 2 20 0000_FF45
WMDC 0 3 20 0000_FF45
WMDC 0 4 20 0000_FF45
WMDC 0 5 20 0000_FF45
WMDC 0 6 20 0000_FF45
WMDC 0 7 20 0000_FF45
WMDC 0 8 20 0000_FF45
WMDC 0 9 20 0000_FF45
WMDC 0 10 20 0000_FF45
WMDC 0 11 20 0000_FF45
WMDC 0 12 20 0000_FF45
WMDC 0 13 20 0000_FF45
WMDC 0 14 20 0000_FF45
WMDC 0 15 20 0000_FF45
WMDC 0 16 20 0000_FF45
WMDC 0 17 20 0000_FF45
WMDC 0 18 20 0000_FF45
WMDC 0 19 20 0000_FF45
WMDC 0 20 20 0000_FF45
WMDC 0 21 20 0000_FF45
WMDC 0 22 20 0000_FF45
WMDC 0 23 20 0000_FF45
WMDC 0 24 20 0000_FF45
WMDC 0 25 20 0000_FF45
WMDC 0 26 20 0000_FF45
WMDC 0 27 20 0000_FF45
WMDC 0 28 20 0000_FF45
WMDC 0 29 20 0000_FF45
WMDC 0 30 20 0000_FF45
WMDC 0 31 20 0000_FF45
COMM
WMDC 0 0 21 0000_FFD3
WMDC 0 1 21 0000_FFD3
WMDC 0 2 21 0000_FFD3
WMDC 0 3 21 0000_FFD3
WMDC 0 4 21 0000_FFD3
WMDC 0 5 21 0000_FFD3
WMDC 0 6 21 0000_FFD3
WMDC 0 7 21 0000_FFD3
WMDC 0 8 21 0000_FFD3
WMDC 0 9 21 0000_FFD3
WMDC 0 10 21 0000_FFD3
WMDC 0 11 21 0000_FFD3
WMDC 0 12 21 0000_FFD3
WMDC 0 13 21 0000_FFD3
WMDC 0 14 21 0000_FFD3
WMDC 0 15 21 0000_FFD3
WMDC 0 16 21 0000_FFD3
WMDC 0 17 21 0000_FFD3
WMDC 0 18 21 0000_FFD3
WMDC 0 19 21 0000_FFD3
WMDC 0 20 21 0000_FFD3
WMDC 0 21 21 0000_FFD3
WMDC 0 22 21 0000_FFD3
WMDC 0 23 21 0000_FFD3
WMDC 0 24 21 0000_FFD3
WMDC 0 25 21 0000_FFD3
WMDC 0 26 21 0000_FFD3
WMDC 0 27 21 0000_FFD3
WMDC 0 28 21 0000_FFD3
WMDC 0 29 21 0000_FFD3
WMDC 0 30 21 0000_FFD3
WMDC 0 31 21 0000_FFD3
COMM
WMDC 0 0 22 0000_FFA4
WMDC 0 1 22 0000_FFA4
WMDC 0 2 22 0000_FFA4
WMDC 0 3 22 0000_FFA4
WMDC 0 4 22 0000_FFA4
WMDC 0 5 22 0000_FFA4
WMDC 0 6 22 0000_FFA4
WMDC 0 7 22 0000_FFA4
WMDC 0 8 22 0000_FFA4
WMDC 0 9 22 0000_FFA4
WMDC 0 10 22 0000_FFA4
WMDC 0 11 22 0000_FFA4
WMDC 0 12 22 0000_FFA4
WMDC 0 13 22 0000_FFA4
WMDC 0 14 22 0000_FFA4
WMDC 0 15 22 0000_FFA4
WMDC 0 16 22 0000_FFA4
WMDC 0 17 22 0000_FFA4
WMDC 0 18 22 0000_FFA4
WMDC 0 19 22 0000_FFA4
WMDC 0 20 22 0000_FFA4
WMDC 0 21 22 0000_FFA4
WMDC 0 22 22 0000_FFA4
WMDC 0 23 22 0000_FFA4
WMDC 0 24 22 0000_FFA4
WMDC 0 25 22 0000_FFA4
WMDC 0 26 22 0000_FFA4
WMDC 0 27 22 0000_FFA4
WMDC 0 28 22 0000_FFA4
WMDC 0 29 22 0000_FFA4
WMDC 0 30 22 0000_FFA4
WMDC 0 31 22 0000_FFA4
COMM
WMDC 0 0 23 0000_FF8C
WMDC 0 1 23 0000_FF8C
WMDC 0 2 23 0000_FF8C
WMDC 0 3 23 0000_FF8C
WMDC 0 4 23 0000_FF8C
WMDC 0 5 23 0000_FF8C
WMDC 0 6 23 0000_FF8C
WMDC 0 7 23 0000_FF8C
WMDC 0 8 23 0000_FF8C
WMDC 0 9 23 0000_FF8C
WMDC 0 10 23 0000_FF8C
WMDC 0 11 23 0000_FF8C
WMDC 0 12 23 0000_FF8C
WMDC 0 13 23 0000_FF8C
WMDC 0 14 23 0000_FF8C
WMDC 0 15 23 0000_FF8C
WMDC 0 16 23 0000_FF8C
WMDC 0 17 23 0000_FF8C
WMDC 0 18 23 0000_FF8C
WMDC 0 19 23 0000_FF8C
WMDC 0 20 23 0000_FF8C
WMDC 0 21 23 0000_FF8C
WMDC 0 22 23 0000_FF8C
WMDC 0 23 23 0000_FF8C
WMDC 0 24 23 0000_FF8C
WMDC 0 25 23 0000_FF8C
WMDC 0 26 23 0000_FF8C
WMDC 0 27 23 0000_FF8C
WMDC 0 28 23 0000_FF8C
WMDC 0 29 23 0000_FF8C
WMDC 0 30 23 0000_FF8C
WMDC 0 31 23 0000_FF8C
COMM
WMDC 0 0 24 0000_007D
WMDC 0 1 24 0000_007D
WMDC 0 2 24 0000_007D
WMDC 0 3 24 0000_007D
WMDC 0 4 24 0000_007D
WMDC 0 5 24 0000_007D
WMDC 0 6 24 0000_007D
WMDC 0 7 24 0000_007D
WMDC 0 8 24 0000_007D
WMDC 0 9 24 0000_007D
WMDC 0 10 24 0000_007D
WMDC 0 11 24 0000_007D
WMDC 0 12 24 0000_007D
WMDC 0 13 24 0000_007D
WMDC 0 14 24 0000_007D
WMDC 0 15 24 0000_007D
WMDC 0 16 24 0000_007D
WMDC 0 17 24 0000_007D
WMDC 0 18 24 0000_007D
WMDC 0 19 24 0000_007D
WMDC 0 20 24 0000_007D
WMDC 0 21 24 0000_007D
WMDC 0 22 24 0000_007D
WMDC 0 23 24 0000_007D
WMDC 0 24 24 0000_007D
WMDC 0 25 24 0000_007D
WMDC 0 26 24 0000_007D
WMDC 0 27 24 0000_007D
WMDC 0 28 24 0000_007D
WMDC 0 29 24 0000_007D
WMDC 0 30 24 0000_007D
WMDC 0 31 24 0000_007D
COMM
WMDC 0 0 25 0000_FF06
WMDC 0 1 25 0000_FF06
WMDC 0 2 25 0000_FF06
WMDC 0 3 25 0000_FF06
WMDC 0 4 25 0000_FF06
WMDC 0 5 25 0000_FF06
WMDC 0 6 25 0000_FF06
WMDC 0 7 25 0000_FF06
WMDC 0 8 25 0000_FF06
WMDC 0 9 25 0000_FF06
WMDC 0 10 25 0000_FF06
WMDC 0 11 25 0000_FF06
WMDC 0 12 25 0000_FF06
WMDC 0 13 25 0000_FF06
WMDC 0 14 25 0000_FF06
WMDC 0 15 25 0000_FF06
WMDC 0 16 25 0000_FF06
WMDC 0 17 25 0000_FF06
WMDC 0 18 25 0000_FF06
WMDC 0 19 25 0000_FF06
WMDC 0 20 25 0000_FF06
WMDC 0 21 25 0000_FF06
WMDC 0 22 25 0000_FF06
WMDC 0 23 25 0000_FF06
WMDC 0 24 25 0000_FF06
WMDC 0 25 25 0000_FF06
WMDC 0 26 25 0000_FF06
WMDC 0 27 25 0000_FF06
WMDC 0 28 25 0000_FF06
WMDC 0 29 25 0000_FF06
WMDC 0 30 25 0000_FF06
WMDC 0 31 25 0000_FF06
COMM
WMDC 0 0 26 0000_007D
WMDC 0 1 26 0000_007D
WMDC 0 2 26 0000_007D
WMDC 0 3 26 0000_007D
WMDC 0 4 26 0000_007D
WMDC 0 5 26 0000_007D
WMDC 0 6 26 0000_007D
WMDC 0 7 26 0000_007D
WMDC 0 8 26 0000_007D
WMDC 0 9 26 0000_007D
WMDC 0 10 26 0000_007D
WMDC 0 11 26 0000_007D
WMDC 0 12 26 0000_007D
WMDC 0 13 26 0000_007D
WMDC 0 14 26 0000_007D
WMDC 0 15 26 0000_007D
WMDC 0 16 26 0000_007D
WMDC 0 17 26 0000_007D
WMDC 0 18 26 0000_007D
WMDC 0 19 26 0000_007D
WMDC 0 20 26 0000_007D
WMDC 0 21 26 0000_007D
WMDC 0 22 26 0000_007D
WMDC 0 23 26 0000_007D
WMDC 0 24 26 0000_007D
WMDC 0 25 26 0000_007D
WMDC 0 26 26 0000_007D
WMDC 0 27 26 0000_007D
WMDC 0 28 26 0000_007D
WMDC 0 29 26 0000_007D
WMDC 0 30 26 0000_007D
WMDC 0 31 26 0000_007D
COMM
WMDC 0 0 27 0000_FF06
WMDC 0 1 27 0000_FF06
WMDC 0 2 27 0000_FF06
WMDC 0 3 27 0000_FF06
WMDC 0 4 27 0000_FF06
WMDC 0 5 27 0000_FF06
WMDC 0 6 27 0000_FF06
WMDC 0 7 27 0000_FF06
WMDC 0 8 27 0000_FF06
WMDC 0 9 27 0000_FF06
WMDC 0 10 27 0000_FF06
WMDC 0 11 27 0000_FF06
WMDC 0 12 27 0000_FF06
WMDC 0 13 27 0000_FF06
WMDC 0 14 27 0000_FF06
WMDC 0 15 27 0000_FF06
WMDC 0 16 27 0000_FF06
WMDC 0 17 27 0000_FF06
WMDC 0 18 27 0000_FF06
WMDC 0 19 27 0000_FF06
WMDC 0 20 27 0000_FF06
WMDC 0 21 27 0000_FF06
WMDC 0 22 27 0000_FF06
WMDC 0 23 27 0000_FF06
WMDC 0 24 27 0000_FF06
WMDC 0 25 27 0000_FF06
WMDC 0 26 27 0000_FF06
WMDC 0 27 27 0000_FF06
WMDC 0 28 27 0000_FF06
WMDC 0 29 27 0000_FF06
WMDC 0 30 27 0000_FF06
WMDC 0 31 27 0000_FF06
COMM
WMDC 0 0 28 0000_FF45
WMDC 0 1 28 0000_FF45
WMDC 0 2 28 0000_FF45
WMDC 0 3 28 0000_FF45
WMDC 0 4 28 0000_FF45
WMDC 0 5 28 0000_FF45
WMDC 0 6 28 0000_FF45
WMDC 0 7 28 0000_FF45
WMDC 0 8 28 0000_FF45
WMDC 0 9 28 0000_FF45
WMDC 0 10 28 0000_FF45
WMDC 0 11 28 0000_FF45
WMDC 0 12 28 0000_FF45
WMDC 0 13 28 0000_FF45
WMDC 0 14 28 0000_FF45
WMDC 0 15 28 0000_FF45
WMDC 0 16 28 0000_FF45
WMDC 0 17 28 0000_FF45
WMDC 0 18 28 0000_FF45
WMDC 0 19 28 0000_FF45
WMDC 0 20 28 0000_FF45
WMDC 0 21 28 0000_FF45
WMDC 0 22 28 0000_FF45
WMDC 0 23 28 0000_FF45
WMDC 0 24 28 0000_FF45
WMDC 0 25 28 0000_FF45
WMDC 0 26 28 0000_FF45
WMDC 0 27 28 0000_FF45
WMDC 0 28 28 0000_FF45
WMDC 0 29 28 0000_FF45
WMDC 0 30 28 0000_FF45
WMDC 0 31 28 0000_FF45
COMM
WMDC 0 0 29 0000_FFD3
WMDC 0 1 29 0000_FFD3
WMDC 0 2 29 0000_FFD3
WMDC 0 3 29 0000_FFD3
WMDC 0 4 29 0000_FFD3
WMDC 0 5 29 0000_FFD3
WMDC 0 6 29 0000_FFD3
WMDC 0 7 29 0000_FFD3
WMDC 0 8 29 0000_FFD3
WMDC 0 9 29 0000_FFD3
WMDC 0 10 29 0000_FFD3
WMDC 0 11 29 0000_FFD3
WMDC 0 12 29 0000_FFD3
WMDC 0 13 29 0000_FFD3
WMDC 0 14 29 0000_FFD3
WMDC 0 15 29 0000_FFD3
WMDC 0 16 29 0000_FFD3
WMDC 0 17 29 0000_FFD3
WMDC 0 18 29 0000_FFD3
WMDC 0 19 29 0000_FFD3
WMDC 0 20 29 0000_FFD3
WMDC 0 21 29 0000_FFD3
WMDC 0 22 29 0000_FFD3
WMDC 0 23 29 0000_FFD3
WMDC 0 24 29 0000_FFD3
WMDC 0 25 29 0000_FFD3
WMDC 0 26 29 0000_FFD3
WMDC 0 27 29 0000_FFD3
WMDC 0 28 29 0000_FFD3
WMDC 0 29 29 0000_FFD3
WMDC 0 30 29 0000_FFD3
WMDC 0 31 29 0000_FFD3
COMM
WMDC 0 0 30 0000_FFA4
WMDC 0 1 30 0000_FFA4
WMDC 0 2 30 0000_FFA4
WMDC 0 3 30 0000_FFA4
WMDC 0 4 30 0000_FFA4
WMDC 0 5 30 0000_FFA4
WMDC 0 6 30 0000_FFA4
WMDC 0 7 30 0000_FFA4
WMDC 0 8 30 0000_FFA4
WMDC 0 9 30 0000_FFA4
WMDC 0 10 30 0000_FFA4
WMDC 0 11 30 0000_FFA4
WMDC 0 12 30 0000_FFA4
WMDC 0 13 30 0000_FFA4
WMDC 0 14 30 0000_FFA4
WMDC 0 15 30 0000_FFA4
WMDC 0 16 30 0000_FFA4
WMDC 0 17 30 0000_FFA4
WMDC 0 18 30 0000_FFA4
WMDC 0 19 30 0000_FFA4
WMDC 0 20 30 0000_FFA4
WMDC 0 21 30 0000_FFA4
WMDC 0 22 30 0000_FFA4
WMDC 0 23 30 0000_FFA4
WMDC 0 24 30 0000_FFA4
WMDC 0 25 30 0000_FFA4
WMDC 0 26 30 0000_FFA4
WMDC 0 27 30 0000_FFA4
WMDC 0 28 30 0000_FFA4
WMDC 0 29 30 0000_FFA4
WMDC 0 30 30 0000_FFA4
WMDC 0 31 30 0000_FFA4
COMM
WMDC 0 0 31 0000_FF8C
WMDC 0 1 31 0000_FF8C
WMDC 0 2 31 0000_FF8C
WMDC 0 3 31 0000_FF8C
WMDC 0 4 31 0000_FF8C
WMDC 0 5 31 0000_FF8C
WMDC 0 6 31 0000_FF8C
WMDC 0 7 31 0000_FF8C
WMDC 0 8 31 0000_FF8C
WMDC 0 9 31 0000_FF8C
WMDC 0 10 31 0000_FF8C
WMDC 0 11 31 0000_FF8C
WMDC 0 12 31 0000_FF8C
WMDC 0 13 31 0000_FF8C
WMDC 0 14 31 0000_FF8C
WMDC 0 15 31 0000_FF8C
WMDC 0 16 31 0000_FF8C
WMDC 0 17 31 0000_FF8C
WMDC 0 18 31 0000_FF8C
WMDC 0 19 31 0000_FF8C
WMDC 0 20 31 0000_FF8C
WMDC 0 21 31 0000_FF8C
WMDC 0 22 31 0000_FF8C
WMDC 0 23 31 0000_FF8C
WMDC 0 24 31 0000_FF8C
WMDC 0 25 31 0000_FF8C
WMDC 0 26 31 0000_FF8C
WMDC 0 27 31 0000_FF8C
WMDC 0 28 31 0000_FF8C
WMDC 0 29 31 0000_FF8C
WMDC 0 30 31 0000_FF8C
WMDC 0 31 31 0000_FF8C
COMM
WMDC 0 0 32 0000_007D
WMDC 0 1 32 0000_007D
WMDC 0 2 32 0000_007D
WMDC 0 3 32 0000_007D
WMDC 0 4 32 0000_007D
WMDC 0 5 32 0000_007D
WMDC 0 6 32 0000_007D
WMDC 0 7 32 0000_007D
WMDC 0 8 32 0000_007D
WMDC 0 9 32 0000_007D
WMDC 0 10 32 0000_007D
WMDC 0 11 32 0000_007D
WMDC 0 12 32 0000_007D
WMDC 0 13 32 0000_007D
WMDC 0 14 32 0000_007D
WMDC 0 15 32 0000_007D
WMDC 0 16 32 0000_007D
WMDC 0 17 32 0000_007D
WMDC 0 18 32 0000_007D
WMDC 0 19 32 0000_007D
WMDC 0 20 32 0000_007D
WMDC 0 21 32 0000_007D
WMDC 0 22 32 0000_007D
WMDC 0 23 32 0000_007D
WMDC 0 24 32 0000_007D
WMDC 0 25 32 0000_007D
WMDC 0 26 32 0000_007D
WMDC 0 27 32 0000_007D
WMDC 0 28 32 0000_007D
WMDC 0 29 32 0000_007D
WMDC 0 30 32 0000_007D
WMDC 0 31 32 0000_007D
COMM
WMDC 0 0 33 0000_FF06
WMDC 0 1 33 0000_FF06
WMDC 0 2 33 0000_FF06
WMDC 0 3 33 0000_FF06
WMDC 0 4 33 0000_FF06
WMDC 0 5 33 0000_FF06
WMDC 0 6 33 0000_FF06
WMDC 0 7 33 0000_FF06
WMDC 0 8 33 0000_FF06
WMDC 0 9 33 0000_FF06
WMDC 0 10 33 0000_FF06
WMDC 0 11 33 0000_FF06
WMDC 0 12 33 0000_FF06
WMDC 0 13 33 0000_FF06
WMDC 0 14 33 0000_FF06
WMDC 0 15 33 0000_FF06
WMDC 0 16 33 0000_FF06
WMDC 0 17 33 0000_FF06
WMDC 0 18 33 0000_FF06
WMDC 0 19 33 0000_FF06
WMDC 0 20 33 0000_FF06
WMDC 0 21 33 0000_FF06
WMDC 0 22 33 0000_FF06
WMDC 0 23 33 0000_FF06
WMDC 0 24 33 0000_FF06
WMDC 0 25 33 0000_FF06
WMDC 0 26 33 0000_FF06
WMDC 0 27 33 0000_FF06
WMDC 0 28 33 0000_FF06
WMDC 0 29 33 0000_FF06
WMDC 0 30 33 0000_FF06
WMDC 0 31 33 0000_FF06
COMM
WMDC 1 0 0 0000_007D
WMDC 1 1 0 0000_007D
WMDC 1 2 0 0000_007D
WMDC 1 3 0 0000_007D
WMDC 1 4 0 0000_007D
WMDC 1 5 0 0000_007D
WMDC 1 6 0 0000_007D
WMDC 1 7 0 0000_007D
WMDC 1 8 0 0000_007D
WMDC 1 9 0 0000_007D
WMDC 1 10 0 0000_007D
WMDC 1 11 0 0000_007D
WMDC 1 12 0 0000_007D
WMDC 1 13 0 0000_007D
WMDC 1 14 0 0000_007D
WMDC 1 15 0 0000_007D
WMDC 1 16 0 0000_007D
WMDC 1 17 0 0000_007D
WMDC 1 18 0 0000_007D
WMDC 1 19 0 0000_007D
WMDC 1 20 0 0000_007D
WMDC 1 21 0 0000_007D
WMDC 1 22 0 0000_007D
WMDC 1 23 0 0000_007D
WMDC 1 24 0 0000_007D
WMDC 1 25 0 0000_007D
WMDC 1 26 0 0000_007D
WMDC 1 27 0 0000_007D
WMDC 1 28 0 0000_007D
WMDC 1 29 0 0000_007D
WMDC 1 30 0 0000_007D
WMDC 1 31 0 0000_007D
COMM
WMDC 1 0 1 0000_FF06
WMDC 1 1 1 0000_FF06
WMDC 1 2 1 0000_FF06
WMDC 1 3 1 0000_FF06
WMDC 1 4 1 0000_FF06
WMDC 1 5 1 0000_FF06
WMDC 1 6 1 0000_FF06
WMDC 1 7 1 0000_FF06
WMDC 1 8 1 0000_FF06
WMDC 1 9 1 0000_FF06
WMDC 1 10 1 0000_FF06
WMDC 1 11 1 0000_FF06
WMDC 1 12 1 0000_FF06
WMDC 1 13 1 0000_FF06
WMDC 1 14 1 0000_FF06
WMDC 1 15 1 0000_FF06
WMDC 1 16 1 0000_FF06
WMDC 1 17 1 0000_FF06
WMDC 1 18 1 0000_FF06
WMDC 1 19 1 0000_FF06
WMDC 1 20 1 0000_FF06
WMDC 1 21 1 0000_FF06
WMDC 1 22 1 0000_FF06
WMDC 1 23 1 0000_FF06
WMDC 1 24 1 0000_FF06
WMDC 1 25 1 0000_FF06
WMDC 1 26 1 0000_FF06
WMDC 1 27 1 0000_FF06
WMDC 1 28 1 0000_FF06
WMDC 1 29 1 0000_FF06
WMDC 1 30 1 0000_FF06
WMDC 1 31 1 0000_FF06
COMM
WMDC 1 0 2 0000_007D
WMDC 1 1 2 0000_007D
WMDC 1 2 2 0000_007D
WMDC 1 3 2 0000_007D
WMDC 1 4 2 0000_007D
WMDC 1 5 2 0000_007D
WMDC 1 6 2 0000_007D
WMDC 1 7 2 0000_007D
WMDC 1 8 2 0000_007D
WMDC 1 9 2 0000_007D
WMDC 1 10 2 0000_007D
WMDC 1 11 2 0000_007D
WMDC 1 12 2 0000_007D
WMDC 1 13 2 0000_007D
WMDC 1 14 2 0000_007D
WMDC 1 15 2 0000_007D
WMDC 1 16 2 0000_007D
WMDC 1 17 2 0000_007D
WMDC 1 18 2 0000_007D
WMDC 1 19 2 0000_007D
WMDC 1 20 2 0000_007D
WMDC 1 21 2 0000_007D
WMDC 1 22 2 0000_007D
WMDC 1 23 2 0000_007D
WMDC 1 24 2 0000_007D
WMDC 1 25 2 0000_007D
WMDC 1 26 2 0000_007D
WMDC 1 27 2 0000_007D
WMDC 1 28 2 0000_007D
WMDC 1 29 2 0000_007D
WMDC 1 30 2 0000_007D
WMDC 1 31 2 0000_007D
COMM
WMDC 1 0 3 0000_FF06
WMDC 1 1 3 0000_FF06
WMDC 1 2 3 0000_FF06
WMDC 1 3 3 0000_FF06
WMDC 1 4 3 0000_FF06
WMDC 1 5 3 0000_FF06
WMDC 1 6 3 0000_FF06
WMDC 1 7 3 0000_FF06
WMDC 1 8 3 0000_FF06
WMDC 1 9 3 0000_FF06
WMDC 1 10 3 0000_FF06
WMDC 1 11 3 0000_FF06
WMDC 1 12 3 0000_FF06
WMDC 1 13 3 0000_FF06
WMDC 1 14 3 0000_FF06
WMDC 1 15 3 0000_FF06
WMDC 1 16 3 0000_FF06
WMDC 1 17 3 0000_FF06
WMDC 1 18 3 0000_FF06
WMDC 1 19 3 0000_FF06
WMDC 1 20 3 0000_FF06
WMDC 1 21 3 0000_FF06
WMDC 1 22 3 0000_FF06
WMDC 1 23 3 0000_FF06
WMDC 1 24 3 0000_FF06
WMDC 1 25 3 0000_FF06
WMDC 1 26 3 0000_FF06
WMDC 1 27 3 0000_FF06
WMDC 1 28 3 0000_FF06
WMDC 1 29 3 0000_FF06
WMDC 1 30 3 0000_FF06
WMDC 1 31 3 0000_FF06
COMM
WMDC 1 0 4 0000_FF45
WMDC 1 1 4 0000_FF45
WMDC 1 2 4 0000_FF45
WMDC 1 3 4 0000_FF45
WMDC 1 4 4 0000_FF45
WMDC 1 5 4 0000_FF45
WMDC 1 6 4 0000_FF45
WMDC 1 7 4 0000_FF45
WMDC 1 8 4 0000_FF45
WMDC 1 9 4 0000_FF45
WMDC 1 10 4 0000_FF45
WMDC 1 11 4 0000_FF45
WMDC 1 12 4 0000_FF45
WMDC 1 13 4 0000_FF45
WMDC 1 14 4 0000_FF45
WMDC 1 15 4 0000_FF45
WMDC 1 16 4 0000_FF45
WMDC 1 17 4 0000_FF45
WMDC 1 18 4 0000_FF45
WMDC 1 19 4 0000_FF45
WMDC 1 20 4 0000_FF45
WMDC 1 21 4 0000_FF45
WMDC 1 22 4 0000_FF45
WMDC 1 23 4 0000_FF45
WMDC 1 24 4 0000_FF45
WMDC 1 25 4 0000_FF45
WMDC 1 26 4 0000_FF45
WMDC 1 27 4 0000_FF45
WMDC 1 28 4 0000_FF45
WMDC 1 29 4 0000_FF45
WMDC 1 30 4 0000_FF45
WMDC 1 31 4 0000_FF45
COMM
WMDC 1 0 5 0000_FFD3
WMDC 1 1 5 0000_FFD3
WMDC 1 2 5 0000_FFD3
WMDC 1 3 5 0000_FFD3
WMDC 1 4 5 0000_FFD3
WMDC 1 5 5 0000_FFD3
WMDC 1 6 5 0000_FFD3
WMDC 1 7 5 0000_FFD3
WMDC 1 8 5 0000_FFD3
WMDC 1 9 5 0000_FFD3
WMDC 1 10 5 0000_FFD3
WMDC 1 11 5 0000_FFD3
WMDC 1 12 5 0000_FFD3
WMDC 1 13 5 0000_FFD3
WMDC 1 14 5 0000_FFD3
WMDC 1 15 5 0000_FFD3
WMDC 1 16 5 0000_FFD3
WMDC 1 17 5 0000_FFD3
WMDC 1 18 5 0000_FFD3
WMDC 1 19 5 0000_FFD3
WMDC 1 20 5 0000_FFD3
WMDC 1 21 5 0000_FFD3
WMDC 1 22 5 0000_FFD3
WMDC 1 23 5 0000_FFD3
WMDC 1 24 5 0000_FFD3
WMDC 1 25 5 0000_FFD3
WMDC 1 26 5 0000_FFD3
WMDC 1 27 5 0000_FFD3
WMDC 1 28 5 0000_FFD3
WMDC 1 29 5 0000_FFD3
WMDC 1 30 5 0000_FFD3
WMDC 1 31 5 0000_FFD3
COMM
WMDC 1 0 6 0000_FFA4
WMDC 1 1 6 0000_FFA4
WMDC 1 2 6 0000_FFA4
WMDC 1 3 6 0000_FFA4
WMDC 1 4 6 0000_FFA4
WMDC 1 5 6 0000_FFA4
WMDC 1 6 6 0000_FFA4
WMDC 1 7 6 0000_FFA4
WMDC 1 8 6 0000_FFA4
WMDC 1 9 6 0000_FFA4
WMDC 1 10 6 0000_FFA4
WMDC 1 11 6 0000_FFA4
WMDC 1 12 6 0000_FFA4
WMDC 1 13 6 0000_FFA4
WMDC 1 14 6 0000_FFA4
WMDC 1 15 6 0000_FFA4
WMDC 1 16 6 0000_FFA4
WMDC 1 17 6 0000_FFA4
WMDC 1 18 6 0000_FFA4
WMDC 1 19 6 0000_FFA4
WMDC 1 20 6 0000_FFA4
WMDC 1 21 6 0000_FFA4
WMDC 1 22 6 0000_FFA4
WMDC 1 23 6 0000_FFA4
WMDC 1 24 6 0000_FFA4
WMDC 1 25 6 0000_FFA4
WMDC 1 26 6 0000_FFA4
WMDC 1 27 6 0000_FFA4
WMDC 1 28 6 0000_FFA4
WMDC 1 29 6 0000_FFA4
WMDC 1 30 6 0000_FFA4
WMDC 1 31 6 0000_FFA4
COMM
WMDC 1 0 7 0000_FF8C
WMDC 1 1 7 0000_FF8C
WMDC 1 2 7 0000_FF8C
WMDC 1 3 7 0000_FF8C
WMDC 1 4 7 0000_FF8C
WMDC 1 5 7 0000_FF8C
WMDC 1 6 7 0000_FF8C
WMDC 1 7 7 0000_FF8C
WMDC 1 8 7 0000_FF8C
WMDC 1 9 7 0000_FF8C
WMDC 1 10 7 0000_FF8C
WMDC 1 11 7 0000_FF8C
WMDC 1 12 7 0000_FF8C
WMDC 1 13 7 0000_FF8C
WMDC 1 14 7 0000_FF8C
WMDC 1 15 7 0000_FF8C
WMDC 1 16 7 0000_FF8C
WMDC 1 17 7 0000_FF8C
WMDC 1 18 7 0000_FF8C
WMDC 1 19 7 0000_FF8C
WMDC 1 20 7 0000_FF8C
WMDC 1 21 7 0000_FF8C
WMDC 1 22 7 0000_FF8C
WMDC 1 23 7 0000_FF8C
WMDC 1 24 7 0000_FF8C
WMDC 1 25 7 0000_FF8C
WMDC 1 26 7 0000_FF8C
WMDC 1 27 7 0000_FF8C
WMDC 1 28 7 0000_FF8C
WMDC 1 29 7 0000_FF8C
WMDC 1 30 7 0000_FF8C
WMDC 1 31 7 0000_FF8C
COMM
WMDC 1 0 8 0000_007D
WMDC 1 1 8 0000_007D
WMDC 1 2 8 0000_007D
WMDC 1 3 8 0000_007D
WMDC 1 4 8 0000_007D
WMDC 1 5 8 0000_007D
WMDC 1 6 8 0000_007D
WMDC 1 7 8 0000_007D
WMDC 1 8 8 0000_007D
WMDC 1 9 8 0000_007D
WMDC 1 10 8 0000_007D
WMDC 1 11 8 0000_007D
WMDC 1 12 8 0000_007D
WMDC 1 13 8 0000_007D
WMDC 1 14 8 0000_007D
WMDC 1 15 8 0000_007D
WMDC 1 16 8 0000_007D
WMDC 1 17 8 0000_007D
WMDC 1 18 8 0000_007D
WMDC 1 19 8 0000_007D
WMDC 1 20 8 0000_007D
WMDC 1 21 8 0000_007D
WMDC 1 22 8 0000_007D
WMDC 1 23 8 0000_007D
WMDC 1 24 8 0000_007D
WMDC 1 25 8 0000_007D
WMDC 1 26 8 0000_007D
WMDC 1 27 8 0000_007D
WMDC 1 28 8 0000_007D
WMDC 1 29 8 0000_007D
WMDC 1 30 8 0000_007D
WMDC 1 31 8 0000_007D
COMM
WMDC 1 0 9 0000_FF06
WMDC 1 1 9 0000_FF06
WMDC 1 2 9 0000_FF06
WMDC 1 3 9 0000_FF06
WMDC 1 4 9 0000_FF06
WMDC 1 5 9 0000_FF06
WMDC 1 6 9 0000_FF06
WMDC 1 7 9 0000_FF06
WMDC 1 8 9 0000_FF06
WMDC 1 9 9 0000_FF06
WMDC 1 10 9 0000_FF06
WMDC 1 11 9 0000_FF06
WMDC 1 12 9 0000_FF06
WMDC 1 13 9 0000_FF06
WMDC 1 14 9 0000_FF06
WMDC 1 15 9 0000_FF06
WMDC 1 16 9 0000_FF06
WMDC 1 17 9 0000_FF06
WMDC 1 18 9 0000_FF06
WMDC 1 19 9 0000_FF06
WMDC 1 20 9 0000_FF06
WMDC 1 21 9 0000_FF06
WMDC 1 22 9 0000_FF06
WMDC 1 23 9 0000_FF06
WMDC 1 24 9 0000_FF06
WMDC 1 25 9 0000_FF06
WMDC 1 26 9 0000_FF06
WMDC 1 27 9 0000_FF06
WMDC 1 28 9 0000_FF06
WMDC 1 29 9 0000_FF06
WMDC 1 30 9 0000_FF06
WMDC 1 31 9 0000_FF06
COMM
WMDC 1 0 10 0000_007D
WMDC 1 1 10 0000_007D
WMDC 1 2 10 0000_007D
WMDC 1 3 10 0000_007D
WMDC 1 4 10 0000_007D
WMDC 1 5 10 0000_007D
WMDC 1 6 10 0000_007D
WMDC 1 7 10 0000_007D
WMDC 1 8 10 0000_007D
WMDC 1 9 10 0000_007D
WMDC 1 10 10 0000_007D
WMDC 1 11 10 0000_007D
WMDC 1 12 10 0000_007D
WMDC 1 13 10 0000_007D
WMDC 1 14 10 0000_007D
WMDC 1 15 10 0000_007D
WMDC 1 16 10 0000_007D
WMDC 1 17 10 0000_007D
WMDC 1 18 10 0000_007D
WMDC 1 19 10 0000_007D
WMDC 1 20 10 0000_007D
WMDC 1 21 10 0000_007D
WMDC 1 22 10 0000_007D
WMDC 1 23 10 0000_007D
WMDC 1 24 10 0000_007D
WMDC 1 25 10 0000_007D
WMDC 1 26 10 0000_007D
WMDC 1 27 10 0000_007D
WMDC 1 28 10 0000_007D
WMDC 1 29 10 0000_007D
WMDC 1 30 10 0000_007D
WMDC 1 31 10 0000_007D
COMM
WMDC 1 0 11 0000_FF06
WMDC 1 1 11 0000_FF06
WMDC 1 2 11 0000_FF06
WMDC 1 3 11 0000_FF06
WMDC 1 4 11 0000_FF06
WMDC 1 5 11 0000_FF06
WMDC 1 6 11 0000_FF06
WMDC 1 7 11 0000_FF06
WMDC 1 8 11 0000_FF06
WMDC 1 9 11 0000_FF06
WMDC 1 10 11 0000_FF06
WMDC 1 11 11 0000_FF06
WMDC 1 12 11 0000_FF06
WMDC 1 13 11 0000_FF06
WMDC 1 14 11 0000_FF06
WMDC 1 15 11 0000_FF06
WMDC 1 16 11 0000_FF06
WMDC 1 17 11 0000_FF06
WMDC 1 18 11 0000_FF06
WMDC 1 19 11 0000_FF06
WMDC 1 20 11 0000_FF06
WMDC 1 21 11 0000_FF06
WMDC 1 22 11 0000_FF06
WMDC 1 23 11 0000_FF06
WMDC 1 24 11 0000_FF06
WMDC 1 25 11 0000_FF06
WMDC 1 26 11 0000_FF06
WMDC 1 27 11 0000_FF06
WMDC 1 28 11 0000_FF06
WMDC 1 29 11 0000_FF06
WMDC 1 30 11 0000_FF06
WMDC 1 31 11 0000_FF06
COMM
WMDC 1 0 12 0000_FF45
WMDC 1 1 12 0000_FF45
WMDC 1 2 12 0000_FF45
WMDC 1 3 12 0000_FF45
WMDC 1 4 12 0000_FF45
WMDC 1 5 12 0000_FF45
WMDC 1 6 12 0000_FF45
WMDC 1 7 12 0000_FF45
WMDC 1 8 12 0000_FF45
WMDC 1 9 12 0000_FF45
WMDC 1 10 12 0000_FF45
WMDC 1 11 12 0000_FF45
WMDC 1 12 12 0000_FF45
WMDC 1 13 12 0000_FF45
WMDC 1 14 12 0000_FF45
WMDC 1 15 12 0000_FF45
WMDC 1 16 12 0000_FF45
WMDC 1 17 12 0000_FF45
WMDC 1 18 12 0000_FF45
WMDC 1 19 12 0000_FF45
WMDC 1 20 12 0000_FF45
WMDC 1 21 12 0000_FF45
WMDC 1 22 12 0000_FF45
WMDC 1 23 12 0000_FF45
WMDC 1 24 12 0000_FF45
WMDC 1 25 12 0000_FF45
WMDC 1 26 12 0000_FF45
WMDC 1 27 12 0000_FF45
WMDC 1 28 12 0000_FF45
WMDC 1 29 12 0000_FF45
WMDC 1 30 12 0000_FF45
WMDC 1 31 12 0000_FF45
COMM
WMDC 1 0 13 0000_FFD3
WMDC 1 1 13 0000_FFD3
WMDC 1 2 13 0000_FFD3
WMDC 1 3 13 0000_FFD3
WMDC 1 4 13 0000_FFD3
WMDC 1 5 13 0000_FFD3
WMDC 1 6 13 0000_FFD3
WMDC 1 7 13 0000_FFD3
WMDC 1 8 13 0000_FFD3
WMDC 1 9 13 0000_FFD3
WMDC 1 10 13 0000_FFD3
WMDC 1 11 13 0000_FFD3
WMDC 1 12 13 0000_FFD3
WMDC 1 13 13 0000_FFD3
WMDC 1 14 13 0000_FFD3
WMDC 1 15 13 0000_FFD3
WMDC 1 16 13 0000_FFD3
WMDC 1 17 13 0000_FFD3
WMDC 1 18 13 0000_FFD3
WMDC 1 19 13 0000_FFD3
WMDC 1 20 13 0000_FFD3
WMDC 1 21 13 0000_FFD3
WMDC 1 22 13 0000_FFD3
WMDC 1 23 13 0000_FFD3
WMDC 1 24 13 0000_FFD3
WMDC 1 25 13 0000_FFD3
WMDC 1 26 13 0000_FFD3
WMDC 1 27 13 0000_FFD3
WMDC 1 28 13 0000_FFD3
WMDC 1 29 13 0000_FFD3
WMDC 1 30 13 0000_FFD3
WMDC 1 31 13 0000_FFD3
COMM
WMDC 1 0 14 0000_FFA4
WMDC 1 1 14 0000_FFA4
WMDC 1 2 14 0000_FFA4
WMDC 1 3 14 0000_FFA4
WMDC 1 4 14 0000_FFA4
WMDC 1 5 14 0000_FFA4
WMDC 1 6 14 0000_FFA4
WMDC 1 7 14 0000_FFA4
WMDC 1 8 14 0000_FFA4
WMDC 1 9 14 0000_FFA4
WMDC 1 10 14 0000_FFA4
WMDC 1 11 14 0000_FFA4
WMDC 1 12 14 0000_FFA4
WMDC 1 13 14 0000_FFA4
WMDC 1 14 14 0000_FFA4
WMDC 1 15 14 0000_FFA4
WMDC 1 16 14 0000_FFA4
WMDC 1 17 14 0000_FFA4
WMDC 1 18 14 0000_FFA4
WMDC 1 19 14 0000_FFA4
WMDC 1 20 14 0000_FFA4
WMDC 1 21 14 0000_FFA4
WMDC 1 22 14 0000_FFA4
WMDC 1 23 14 0000_FFA4
WMDC 1 24 14 0000_FFA4
WMDC 1 25 14 0000_FFA4
WMDC 1 26 14 0000_FFA4
WMDC 1 27 14 0000_FFA4
WMDC 1 28 14 0000_FFA4
WMDC 1 29 14 0000_FFA4
WMDC 1 30 14 0000_FFA4
WMDC 1 31 14 0000_FFA4
COMM
WMDC 1 0 15 0000_FF8C
WMDC 1 1 15 0000_FF8C
WMDC 1 2 15 0000_FF8C
WMDC 1 3 15 0000_FF8C
WMDC 1 4 15 0000_FF8C
WMDC 1 5 15 0000_FF8C
WMDC 1 6 15 0000_FF8C
WMDC 1 7 15 0000_FF8C
WMDC 1 8 15 0000_FF8C
WMDC 1 9 15 0000_FF8C
WMDC 1 10 15 0000_FF8C
WMDC 1 11 15 0000_FF8C
WMDC 1 12 15 0000_FF8C
WMDC 1 13 15 0000_FF8C
WMDC 1 14 15 0000_FF8C
WMDC 1 15 15 0000_FF8C
WMDC 1 16 15 0000_FF8C
WMDC 1 17 15 0000_FF8C
WMDC 1 18 15 0000_FF8C
WMDC 1 19 15 0000_FF8C
WMDC 1 20 15 0000_FF8C
WMDC 1 21 15 0000_FF8C
WMDC 1 22 15 0000_FF8C
WMDC 1 23 15 0000_FF8C
WMDC 1 24 15 0000_FF8C
WMDC 1 25 15 0000_FF8C
WMDC 1 26 15 0000_FF8C
WMDC 1 27 15 0000_FF8C
WMDC 1 28 15 0000_FF8C
WMDC 1 29 15 0000_FF8C
WMDC 1 30 15 0000_FF8C
WMDC 1 31 15 0000_FF8C
COMM
WMDC 1 0 16 0000_007D
WMDC 1 1 16 0000_007D
WMDC 1 2 16 0000_007D
WMDC 1 3 16 0000_007D
WMDC 1 4 16 0000_007D
WMDC 1 5 16 0000_007D
WMDC 1 6 16 0000_007D
WMDC 1 7 16 0000_007D
WMDC 1 8 16 0000_007D
WMDC 1 9 16 0000_007D
WMDC 1 10 16 0000_007D
WMDC 1 11 16 0000_007D
WMDC 1 12 16 0000_007D
WMDC 1 13 16 0000_007D
WMDC 1 14 16 0000_007D
WMDC 1 15 16 0000_007D
WMDC 1 16 16 0000_007D
WMDC 1 17 16 0000_007D
WMDC 1 18 16 0000_007D
WMDC 1 19 16 0000_007D
WMDC 1 20 16 0000_007D
WMDC 1 21 16 0000_007D
WMDC 1 22 16 0000_007D
WMDC 1 23 16 0000_007D
WMDC 1 24 16 0000_007D
WMDC 1 25 16 0000_007D
WMDC 1 26 16 0000_007D
WMDC 1 27 16 0000_007D
WMDC 1 28 16 0000_007D
WMDC 1 29 16 0000_007D
WMDC 1 30 16 0000_007D
WMDC 1 31 16 0000_007D
COMM
WMDC 1 0 17 0000_FF06
WMDC 1 1 17 0000_FF06
WMDC 1 2 17 0000_FF06
WMDC 1 3 17 0000_FF06
WMDC 1 4 17 0000_FF06
WMDC 1 5 17 0000_FF06
WMDC 1 6 17 0000_FF06
WMDC 1 7 17 0000_FF06
WMDC 1 8 17 0000_FF06
WMDC 1 9 17 0000_FF06
WMDC 1 10 17 0000_FF06
WMDC 1 11 17 0000_FF06
WMDC 1 12 17 0000_FF06
WMDC 1 13 17 0000_FF06
WMDC 1 14 17 0000_FF06
WMDC 1 15 17 0000_FF06
WMDC 1 16 17 0000_FF06
WMDC 1 17 17 0000_FF06
WMDC 1 18 17 0000_FF06
WMDC 1 19 17 0000_FF06
WMDC 1 20 17 0000_FF06
WMDC 1 21 17 0000_FF06
WMDC 1 22 17 0000_FF06
WMDC 1 23 17 0000_FF06
WMDC 1 24 17 0000_FF06
WMDC 1 25 17 0000_FF06
WMDC 1 26 17 0000_FF06
WMDC 1 27 17 0000_FF06
WMDC 1 28 17 0000_FF06
WMDC 1 29 17 0000_FF06
WMDC 1 30 17 0000_FF06
WMDC 1 31 17 0000_FF06
COMM
WMDC 1 0 18 0000_007D
WMDC 1 1 18 0000_007D
WMDC 1 2 18 0000_007D
WMDC 1 3 18 0000_007D
WMDC 1 4 18 0000_007D
WMDC 1 5 18 0000_007D
WMDC 1 6 18 0000_007D
WMDC 1 7 18 0000_007D
WMDC 1 8 18 0000_007D
WMDC 1 9 18 0000_007D
WMDC 1 10 18 0000_007D
WMDC 1 11 18 0000_007D
WMDC 1 12 18 0000_007D
WMDC 1 13 18 0000_007D
WMDC 1 14 18 0000_007D
WMDC 1 15 18 0000_007D
WMDC 1 16 18 0000_007D
WMDC 1 17 18 0000_007D
WMDC 1 18 18 0000_007D
WMDC 1 19 18 0000_007D
WMDC 1 20 18 0000_007D
WMDC 1 21 18 0000_007D
WMDC 1 22 18 0000_007D
WMDC 1 23 18 0000_007D
WMDC 1 24 18 0000_007D
WMDC 1 25 18 0000_007D
WMDC 1 26 18 0000_007D
WMDC 1 27 18 0000_007D
WMDC 1 28 18 0000_007D
WMDC 1 29 18 0000_007D
WMDC 1 30 18 0000_007D
WMDC 1 31 18 0000_007D
COMM
WMDC 1 0 19 0000_FF06
WMDC 1 1 19 0000_FF06
WMDC 1 2 19 0000_FF06
WMDC 1 3 19 0000_FF06
WMDC 1 4 19 0000_FF06
WMDC 1 5 19 0000_FF06
WMDC 1 6 19 0000_FF06
WMDC 1 7 19 0000_FF06
WMDC 1 8 19 0000_FF06
WMDC 1 9 19 0000_FF06
WMDC 1 10 19 0000_FF06
WMDC 1 11 19 0000_FF06
WMDC 1 12 19 0000_FF06
WMDC 1 13 19 0000_FF06
WMDC 1 14 19 0000_FF06
WMDC 1 15 19 0000_FF06
WMDC 1 16 19 0000_FF06
WMDC 1 17 19 0000_FF06
WMDC 1 18 19 0000_FF06
WMDC 1 19 19 0000_FF06
WMDC 1 20 19 0000_FF06
WMDC 1 21 19 0000_FF06
WMDC 1 22 19 0000_FF06
WMDC 1 23 19 0000_FF06
WMDC 1 24 19 0000_FF06
WMDC 1 25 19 0000_FF06
WMDC 1 26 19 0000_FF06
WMDC 1 27 19 0000_FF06
WMDC 1 28 19 0000_FF06
WMDC 1 29 19 0000_FF06
WMDC 1 30 19 0000_FF06
WMDC 1 31 19 0000_FF06
COMM
WMDC 1 0 20 0000_FF45
WMDC 1 1 20 0000_FF45
WMDC 1 2 20 0000_FF45
WMDC 1 3 20 0000_FF45
WMDC 1 4 20 0000_FF45
WMDC 1 5 20 0000_FF45
WMDC 1 6 20 0000_FF45
WMDC 1 7 20 0000_FF45
WMDC 1 8 20 0000_FF45
WMDC 1 9 20 0000_FF45
WMDC 1 10 20 0000_FF45
WMDC 1 11 20 0000_FF45
WMDC 1 12 20 0000_FF45
WMDC 1 13 20 0000_FF45
WMDC 1 14 20 0000_FF45
WMDC 1 15 20 0000_FF45
WMDC 1 16 20 0000_FF45
WMDC 1 17 20 0000_FF45
WMDC 1 18 20 0000_FF45
WMDC 1 19 20 0000_FF45
WMDC 1 20 20 0000_FF45
WMDC 1 21 20 0000_FF45
WMDC 1 22 20 0000_FF45
WMDC 1 23 20 0000_FF45
WMDC 1 24 20 0000_FF45
WMDC 1 25 20 0000_FF45
WMDC 1 26 20 0000_FF45
WMDC 1 27 20 0000_FF45
WMDC 1 28 20 0000_FF45
WMDC 1 29 20 0000_FF45
WMDC 1 30 20 0000_FF45
WMDC 1 31 20 0000_FF45
COMM
WMDC 1 0 21 0000_FFD3
WMDC 1 1 21 0000_FFD3
WMDC 1 2 21 0000_FFD3
WMDC 1 3 21 0000_FFD3
WMDC 1 4 21 0000_FFD3
WMDC 1 5 21 0000_FFD3
WMDC 1 6 21 0000_FFD3
WMDC 1 7 21 0000_FFD3
WMDC 1 8 21 0000_FFD3
WMDC 1 9 21 0000_FFD3
WMDC 1 10 21 0000_FFD3
WMDC 1 11 21 0000_FFD3
WMDC 1 12 21 0000_FFD3
WMDC 1 13 21 0000_FFD3
WMDC 1 14 21 0000_FFD3
WMDC 1 15 21 0000_FFD3
WMDC 1 16 21 0000_FFD3
WMDC 1 17 21 0000_FFD3
WMDC 1 18 21 0000_FFD3
WMDC 1 19 21 0000_FFD3
WMDC 1 20 21 0000_FFD3
WMDC 1 21 21 0000_FFD3
WMDC 1 22 21 0000_FFD3
WMDC 1 23 21 0000_FFD3
WMDC 1 24 21 0000_FFD3
WMDC 1 25 21 0000_FFD3
WMDC 1 26 21 0000_FFD3
WMDC 1 27 21 0000_FFD3
WMDC 1 28 21 0000_FFD3
WMDC 1 29 21 0000_FFD3
WMDC 1 30 21 0000_FFD3
WMDC 1 31 21 0000_FFD3
COMM
WMDC 1 0 22 0000_FFA4
WMDC 1 1 22 0000_FFA4
WMDC 1 2 22 0000_FFA4
WMDC 1 3 22 0000_FFA4
WMDC 1 4 22 0000_FFA4
WMDC 1 5 22 0000_FFA4
WMDC 1 6 22 0000_FFA4
WMDC 1 7 22 0000_FFA4
WMDC 1 8 22 0000_FFA4
WMDC 1 9 22 0000_FFA4
WMDC 1 10 22 0000_FFA4
WMDC 1 11 22 0000_FFA4
WMDC 1 12 22 0000_FFA4
WMDC 1 13 22 0000_FFA4
WMDC 1 14 22 0000_FFA4
WMDC 1 15 22 0000_FFA4
WMDC 1 16 22 0000_FFA4
WMDC 1 17 22 0000_FFA4
WMDC 1 18 22 0000_FFA4
WMDC 1 19 22 0000_FFA4
WMDC 1 20 22 0000_FFA4
WMDC 1 21 22 0000_FFA4
WMDC 1 22 22 0000_FFA4
WMDC 1 23 22 0000_FFA4
WMDC 1 24 22 0000_FFA4
WMDC 1 25 22 0000_FFA4
WMDC 1 26 22 0000_FFA4
WMDC 1 27 22 0000_FFA4
WMDC 1 28 22 0000_FFA4
WMDC 1 29 22 0000_FFA4
WMDC 1 30 22 0000_FFA4
WMDC 1 31 22 0000_FFA4
COMM
WMDC 1 0 23 0000_FF8C
WMDC 1 1 23 0000_FF8C
WMDC 1 2 23 0000_FF8C
WMDC 1 3 23 0000_FF8C
WMDC 1 4 23 0000_FF8C
WMDC 1 5 23 0000_FF8C
WMDC 1 6 23 0000_FF8C
WMDC 1 7 23 0000_FF8C
WMDC 1 8 23 0000_FF8C
WMDC 1 9 23 0000_FF8C
WMDC 1 10 23 0000_FF8C
WMDC 1 11 23 0000_FF8C
WMDC 1 12 23 0000_FF8C
WMDC 1 13 23 0000_FF8C
WMDC 1 14 23 0000_FF8C
WMDC 1 15 23 0000_FF8C
WMDC 1 16 23 0000_FF8C
WMDC 1 17 23 0000_FF8C
WMDC 1 18 23 0000_FF8C
WMDC 1 19 23 0000_FF8C
WMDC 1 20 23 0000_FF8C
WMDC 1 21 23 0000_FF8C
WMDC 1 22 23 0000_FF8C
WMDC 1 23 23 0000_FF8C
WMDC 1 24 23 0000_FF8C
WMDC 1 25 23 0000_FF8C
WMDC 1 26 23 0000_FF8C
WMDC 1 27 23 0000_FF8C
WMDC 1 28 23 0000_FF8C
WMDC 1 29 23 0000_FF8C
WMDC 1 30 23 0000_FF8C
WMDC 1 31 23 0000_FF8C
COMM
WMDC 1 0 24 0000_007D
WMDC 1 1 24 0000_007D
WMDC 1 2 24 0000_007D
WMDC 1 3 24 0000_007D
WMDC 1 4 24 0000_007D
WMDC 1 5 24 0000_007D
WMDC 1 6 24 0000_007D
WMDC 1 7 24 0000_007D
WMDC 1 8 24 0000_007D
WMDC 1 9 24 0000_007D
WMDC 1 10 24 0000_007D
WMDC 1 11 24 0000_007D
WMDC 1 12 24 0000_007D
WMDC 1 13 24 0000_007D
WMDC 1 14 24 0000_007D
WMDC 1 15 24 0000_007D
WMDC 1 16 24 0000_007D
WMDC 1 17 24 0000_007D
WMDC 1 18 24 0000_007D
WMDC 1 19 24 0000_007D
WMDC 1 20 24 0000_007D
WMDC 1 21 24 0000_007D
WMDC 1 22 24 0000_007D
WMDC 1 23 24 0000_007D
WMDC 1 24 24 0000_007D
WMDC 1 25 24 0000_007D
WMDC 1 26 24 0000_007D
WMDC 1 27 24 0000_007D
WMDC 1 28 24 0000_007D
WMDC 1 29 24 0000_007D
WMDC 1 30 24 0000_007D
WMDC 1 31 24 0000_007D
COMM
WMDC 1 0 25 0000_FF06
WMDC 1 1 25 0000_FF06
WMDC 1 2 25 0000_FF06
WMDC 1 3 25 0000_FF06
WMDC 1 4 25 0000_FF06
WMDC 1 5 25 0000_FF06
WMDC 1 6 25 0000_FF06
WMDC 1 7 25 0000_FF06
WMDC 1 8 25 0000_FF06
WMDC 1 9 25 0000_FF06
WMDC 1 10 25 0000_FF06
WMDC 1 11 25 0000_FF06
WMDC 1 12 25 0000_FF06
WMDC 1 13 25 0000_FF06
WMDC 1 14 25 0000_FF06
WMDC 1 15 25 0000_FF06
WMDC 1 16 25 0000_FF06
WMDC 1 17 25 0000_FF06
WMDC 1 18 25 0000_FF06
WMDC 1 19 25 0000_FF06
WMDC 1 20 25 0000_FF06
WMDC 1 21 25 0000_FF06
WMDC 1 22 25 0000_FF06
WMDC 1 23 25 0000_FF06
WMDC 1 24 25 0000_FF06
WMDC 1 25 25 0000_FF06
WMDC 1 26 25 0000_FF06
WMDC 1 27 25 0000_FF06
WMDC 1 28 25 0000_FF06
WMDC 1 29 25 0000_FF06
WMDC 1 30 25 0000_FF06
WMDC 1 31 25 0000_FF06
COMM
WMDC 1 0 26 0000_007D
WMDC 1 1 26 0000_007D
WMDC 1 2 26 0000_007D
WMDC 1 3 26 0000_007D
WMDC 1 4 26 0000_007D
WMDC 1 5 26 0000_007D
WMDC 1 6 26 0000_007D
WMDC 1 7 26 0000_007D
WMDC 1 8 26 0000_007D
WMDC 1 9 26 0000_007D
WMDC 1 10 26 0000_007D
WMDC 1 11 26 0000_007D
WMDC 1 12 26 0000_007D
WMDC 1 13 26 0000_007D
WMDC 1 14 26 0000_007D
WMDC 1 15 26 0000_007D
WMDC 1 16 26 0000_007D
WMDC 1 17 26 0000_007D
WMDC 1 18 26 0000_007D
WMDC 1 19 26 0000_007D
WMDC 1 20 26 0000_007D
WMDC 1 21 26 0000_007D
WMDC 1 22 26 0000_007D
WMDC 1 23 26 0000_007D
WMDC 1 24 26 0000_007D
WMDC 1 25 26 0000_007D
WMDC 1 26 26 0000_007D
WMDC 1 27 26 0000_007D
WMDC 1 28 26 0000_007D
WMDC 1 29 26 0000_007D
WMDC 1 30 26 0000_007D
WMDC 1 31 26 0000_007D
COMM
WMDC 1 0 27 0000_FF06
WMDC 1 1 27 0000_FF06
WMDC 1 2 27 0000_FF06
WMDC 1 3 27 0000_FF06
WMDC 1 4 27 0000_FF06
WMDC 1 5 27 0000_FF06
WMDC 1 6 27 0000_FF06
WMDC 1 7 27 0000_FF06
WMDC 1 8 27 0000_FF06
WMDC 1 9 27 0000_FF06
WMDC 1 10 27 0000_FF06
WMDC 1 11 27 0000_FF06
WMDC 1 12 27 0000_FF06
WMDC 1 13 27 0000_FF06
WMDC 1 14 27 0000_FF06
WMDC 1 15 27 0000_FF06
WMDC 1 16 27 0000_FF06
WMDC 1 17 27 0000_FF06
WMDC 1 18 27 0000_FF06
WMDC 1 19 27 0000_FF06
WMDC 1 20 27 0000_FF06
WMDC 1 21 27 0000_FF06
WMDC 1 22 27 0000_FF06
WMDC 1 23 27 0000_FF06
WMDC 1 24 27 0000_FF06
WMDC 1 25 27 0000_FF06
WMDC 1 26 27 0000_FF06
WMDC 1 27 27 0000_FF06
WMDC 1 28 27 0000_FF06
WMDC 1 29 27 0000_FF06
WMDC 1 30 27 0000_FF06
WMDC 1 31 27 0000_FF06
COMM
WMDC 1 0 28 0000_FF45
WMDC 1 1 28 0000_FF45
WMDC 1 2 28 0000_FF45
WMDC 1 3 28 0000_FF45
WMDC 1 4 28 0000_FF45
WMDC 1 5 28 0000_FF45
WMDC 1 6 28 0000_FF45
WMDC 1 7 28 0000_FF45
WMDC 1 8 28 0000_FF45
WMDC 1 9 28 0000_FF45
WMDC 1 10 28 0000_FF45
WMDC 1 11 28 0000_FF45
WMDC 1 12 28 0000_FF45
WMDC 1 13 28 0000_FF45
WMDC 1 14 28 0000_FF45
WMDC 1 15 28 0000_FF45
WMDC 1 16 28 0000_FF45
WMDC 1 17 28 0000_FF45
WMDC 1 18 28 0000_FF45
WMDC 1 19 28 0000_FF45
WMDC 1 20 28 0000_FF45
WMDC 1 21 28 0000_FF45
WMDC 1 22 28 0000_FF45
WMDC 1 23 28 0000_FF45
WMDC 1 24 28 0000_FF45
WMDC 1 25 28 0000_FF45
WMDC 1 26 28 0000_FF45
WMDC 1 27 28 0000_FF45
WMDC 1 28 28 0000_FF45
WMDC 1 29 28 0000_FF45
WMDC 1 30 28 0000_FF45
WMDC 1 31 28 0000_FF45
COMM
WMDC 1 0 29 0000_FFD3
WMDC 1 1 29 0000_FFD3
WMDC 1 2 29 0000_FFD3
WMDC 1 3 29 0000_FFD3
WMDC 1 4 29 0000_FFD3
WMDC 1 5 29 0000_FFD3
WMDC 1 6 29 0000_FFD3
WMDC 1 7 29 0000_FFD3
WMDC 1 8 29 0000_FFD3
WMDC 1 9 29 0000_FFD3
WMDC 1 10 29 0000_FFD3
WMDC 1 11 29 0000_FFD3
WMDC 1 12 29 0000_FFD3
WMDC 1 13 29 0000_FFD3
WMDC 1 14 29 0000_FFD3
WMDC 1 15 29 0000_FFD3
WMDC 1 16 29 0000_FFD3
WMDC 1 17 29 0000_FFD3
WMDC 1 18 29 0000_FFD3
WMDC 1 19 29 0000_FFD3
WMDC 1 20 29 0000_FFD3
WMDC 1 21 29 0000_FFD3
WMDC 1 22 29 0000_FFD3
WMDC 1 23 29 0000_FFD3
WMDC 1 24 29 0000_FFD3
WMDC 1 25 29 0000_FFD3
WMDC 1 26 29 0000_FFD3
WMDC 1 27 29 0000_FFD3
WMDC 1 28 29 0000_FFD3
WMDC 1 29 29 0000_FFD3
WMDC 1 30 29 0000_FFD3
WMDC 1 31 29 0000_FFD3
COMM
WMDC 1 0 30 0000_FFA4
WMDC 1 1 30 0000_FFA4
WMDC 1 2 30 0000_FFA4
WMDC 1 3 30 0000_FFA4
WMDC 1 4 30 0000_FFA4
WMDC 1 5 30 0000_FFA4
WMDC 1 6 30 0000_FFA4
WMDC 1 7 30 0000_FFA4
WMDC 1 8 30 0000_FFA4
WMDC 1 9 30 0000_FFA4
WMDC 1 10 30 0000_FFA4
WMDC 1 11 30 0000_FFA4
WMDC 1 12 30 0000_FFA4
WMDC 1 13 30 0000_FFA4
WMDC 1 14 30 0000_FFA4
WMDC 1 15 30 0000_FFA4
WMDC 1 16 30 0000_FFA4
WMDC 1 17 30 0000_FFA4
WMDC 1 18 30 0000_FFA4
WMDC 1 19 30 0000_FFA4
WMDC 1 20 30 0000_FFA4
WMDC 1 21 30 0000_FFA4
WMDC 1 22 30 0000_FFA4
WMDC 1 23 30 0000_FFA4
WMDC 1 24 30 0000_FFA4
WMDC 1 25 30 0000_FFA4
WMDC 1 26 30 0000_FFA4
WMDC 1 27 30 0000_FFA4
WMDC 1 28 30 0000_FFA4
WMDC 1 29 30 0000_FFA4
WMDC 1 30 30 0000_FFA4
WMDC 1 31 30 0000_FFA4
COMM
WMDC 1 0 31 0000_FF8C
WMDC 1 1 31 0000_FF8C
WMDC 1 2 31 0000_FF8C
WMDC 1 3 31 0000_FF8C
WMDC 1 4 31 0000_FF8C
WMDC 1 5 31 0000_FF8C
WMDC 1 6 31 0000_FF8C
WMDC 1 7 31 0000_FF8C
WMDC 1 8 31 0000_FF8C
WMDC 1 9 31 0000_FF8C
WMDC 1 10 31 0000_FF8C
WMDC 1 11 31 0000_FF8C
WMDC 1 12 31 0000_FF8C
WMDC 1 13 31 0000_FF8C
WMDC 1 14 31 0000_FF8C
WMDC 1 15 31 0000_FF8C
WMDC 1 16 31 0000_FF8C
WMDC 1 17 31 0000_FF8C
WMDC 1 18 31 0000_FF8C
WMDC 1 19 31 0000_FF8C
WMDC 1 20 31 0000_FF8C
WMDC 1 21 31 0000_FF8C
WMDC 1 22 31 0000_FF8C
WMDC 1 23 31 0000_FF8C
WMDC 1 24 31 0000_FF8C
WMDC 1 25 31 0000_FF8C
WMDC 1 26 31 0000_FF8C
WMDC 1 27 31 0000_FF8C
WMDC 1 28 31 0000_FF8C
WMDC 1 29 31 0000_FF8C
WMDC 1 30 31 0000_FF8C
WMDC 1 31 31 0000_FF8C
COMM
WMDC 1 0 32 0000_007D
WMDC 1 1 32 0000_007D
WMDC 1 2 32 0000_007D
WMDC 1 3 32 0000_007D
WMDC 1 4 32 0000_007D
WMDC 1 5 32 0000_007D
WMDC 1 6 32 0000_007D
WMDC 1 7 32 0000_007D
WMDC 1 8 32 0000_007D
WMDC 1 9 32 0000_007D
WMDC 1 10 32 0000_007D
WMDC 1 11 32 0000_007D
WMDC 1 12 32 0000_007D
WMDC 1 13 32 0000_007D
WMDC 1 14 32 0000_007D
WMDC 1 15 32 0000_007D
WMDC 1 16 32 0000_007D
WMDC 1 17 32 0000_007D
WMDC 1 18 32 0000_007D
WMDC 1 19 32 0000_007D
WMDC 1 20 32 0000_007D
WMDC 1 21 32 0000_007D
WMDC 1 22 32 0000_007D
WMDC 1 23 32 0000_007D
WMDC 1 24 32 0000_007D
WMDC 1 25 32 0000_007D
WMDC 1 26 32 0000_007D
WMDC 1 27 32 0000_007D
WMDC 1 28 32 0000_007D
WMDC 1 29 32 0000_007D
WMDC 1 30 32 0000_007D
WMDC 1 31 32 0000_007D
COMM
WMDC 1 0 33 0000_FF06
WMDC 1 1 33 0000_FF06
WMDC 1 2 33 0000_FF06
WMDC 1 3 33 0000_FF06
WMDC 1 4 33 0000_FF06
WMDC 1 5 33 0000_FF06
WMDC 1 6 33 0000_FF06
WMDC 1 7 33 0000_FF06
WMDC 1 8 33 0000_FF06
WMDC 1 9 33 0000_FF06
WMDC 1 10 33 0000_FF06
WMDC 1 11 33 0000_FF06
WMDC 1 12 33 0000_FF06
WMDC 1 13 33 0000_FF06
WMDC 1 14 33 0000_FF06
WMDC 1 15 33 0000_FF06
WMDC 1 16 33 0000_FF06
WMDC 1 17 33 0000_FF06
WMDC 1 18 33 0000_FF06
WMDC 1 19 33 0000_FF06
WMDC 1 20 33 0000_FF06
WMDC 1 21 33 0000_FF06
WMDC 1 22 33 0000_FF06
WMDC 1 23 33 0000_FF06
WMDC 1 24 33 0000_FF06
WMDC 1 25 33 0000_FF06
WMDC 1 26 33 0000_FF06
WMDC 1 27 33 0000_FF06
WMDC 1 28 33 0000_FF06
WMDC 1 29 33 0000_FF06
WMDC 1 30 33 0000_FF06
WMDC 1 31 33 0000_FF06
COMM
WMDC 2 0 0 0000_007D
WMDC 2 1 0 0000_007D
WMDC 2 2 0 0000_007D
WMDC 2 3 0 0000_007D
WMDC 2 4 0 0000_007D
WMDC 2 5 0 0000_007D
WMDC 2 6 0 0000_007D
WMDC 2 7 0 0000_007D
WMDC 2 8 0 0000_007D
WMDC 2 9 0 0000_007D
WMDC 2 10 0 0000_007D
WMDC 2 11 0 0000_007D
WMDC 2 12 0 0000_007D
WMDC 2 13 0 0000_007D
WMDC 2 14 0 0000_007D
WMDC 2 15 0 0000_007D
WMDC 2 16 0 0000_007D
WMDC 2 17 0 0000_007D
WMDC 2 18 0 0000_007D
WMDC 2 19 0 0000_007D
WMDC 2 20 0 0000_007D
WMDC 2 21 0 0000_007D
WMDC 2 22 0 0000_007D
WMDC 2 23 0 0000_007D
WMDC 2 24 0 0000_007D
WMDC 2 25 0 0000_007D
WMDC 2 26 0 0000_007D
WMDC 2 27 0 0000_007D
WMDC 2 28 0 0000_007D
WMDC 2 29 0 0000_007D
WMDC 2 30 0 0000_007D
WMDC 2 31 0 0000_007D
COMM
WMDC 2 0 1 0000_FF06
WMDC 2 1 1 0000_FF06
WMDC 2 2 1 0000_FF06
WMDC 2 3 1 0000_FF06
WMDC 2 4 1 0000_FF06
WMDC 2 5 1 0000_FF06
WMDC 2 6 1 0000_FF06
WMDC 2 7 1 0000_FF06
WMDC 2 8 1 0000_FF06
WMDC 2 9 1 0000_FF06
WMDC 2 10 1 0000_FF06
WMDC 2 11 1 0000_FF06
WMDC 2 12 1 0000_FF06
WMDC 2 13 1 0000_FF06
WMDC 2 14 1 0000_FF06
WMDC 2 15 1 0000_FF06
WMDC 2 16 1 0000_FF06
WMDC 2 17 1 0000_FF06
WMDC 2 18 1 0000_FF06
WMDC 2 19 1 0000_FF06
WMDC 2 20 1 0000_FF06
WMDC 2 21 1 0000_FF06
WMDC 2 22 1 0000_FF06
WMDC 2 23 1 0000_FF06
WMDC 2 24 1 0000_FF06
WMDC 2 25 1 0000_FF06
WMDC 2 26 1 0000_FF06
WMDC 2 27 1 0000_FF06
WMDC 2 28 1 0000_FF06
WMDC 2 29 1 0000_FF06
WMDC 2 30 1 0000_FF06
WMDC 2 31 1 0000_FF06
COMM
WMDC 2 0 2 0000_007D
WMDC 2 1 2 0000_007D
WMDC 2 2 2 0000_007D
WMDC 2 3 2 0000_007D
WMDC 2 4 2 0000_007D
WMDC 2 5 2 0000_007D
WMDC 2 6 2 0000_007D
WMDC 2 7 2 0000_007D
WMDC 2 8 2 0000_007D
WMDC 2 9 2 0000_007D
WMDC 2 10 2 0000_007D
WMDC 2 11 2 0000_007D
WMDC 2 12 2 0000_007D
WMDC 2 13 2 0000_007D
WMDC 2 14 2 0000_007D
WMDC 2 15 2 0000_007D
WMDC 2 16 2 0000_007D
WMDC 2 17 2 0000_007D
WMDC 2 18 2 0000_007D
WMDC 2 19 2 0000_007D
WMDC 2 20 2 0000_007D
WMDC 2 21 2 0000_007D
WMDC 2 22 2 0000_007D
WMDC 2 23 2 0000_007D
WMDC 2 24 2 0000_007D
WMDC 2 25 2 0000_007D
WMDC 2 26 2 0000_007D
WMDC 2 27 2 0000_007D
WMDC 2 28 2 0000_007D
WMDC 2 29 2 0000_007D
WMDC 2 30 2 0000_007D
WMDC 2 31 2 0000_007D
COMM
WMDC 2 0 3 0000_FF06
WMDC 2 1 3 0000_FF06
WMDC 2 2 3 0000_FF06
WMDC 2 3 3 0000_FF06
WMDC 2 4 3 0000_FF06
WMDC 2 5 3 0000_FF06
WMDC 2 6 3 0000_FF06
WMDC 2 7 3 0000_FF06
WMDC 2 8 3 0000_FF06
WMDC 2 9 3 0000_FF06
WMDC 2 10 3 0000_FF06
WMDC 2 11 3 0000_FF06
WMDC 2 12 3 0000_FF06
WMDC 2 13 3 0000_FF06
WMDC 2 14 3 0000_FF06
WMDC 2 15 3 0000_FF06
WMDC 2 16 3 0000_FF06
WMDC 2 17 3 0000_FF06
WMDC 2 18 3 0000_FF06
WMDC 2 19 3 0000_FF06
WMDC 2 20 3 0000_FF06
WMDC 2 21 3 0000_FF06
WMDC 2 22 3 0000_FF06
WMDC 2 23 3 0000_FF06
WMDC 2 24 3 0000_FF06
WMDC 2 25 3 0000_FF06
WMDC 2 26 3 0000_FF06
WMDC 2 27 3 0000_FF06
WMDC 2 28 3 0000_FF06
WMDC 2 29 3 0000_FF06
WMDC 2 30 3 0000_FF06
WMDC 2 31 3 0000_FF06
COMM
WMDC 2 0 4 0000_FF45
WMDC 2 1 4 0000_FF45
WMDC 2 2 4 0000_FF45
WMDC 2 3 4 0000_FF45
WMDC 2 4 4 0000_FF45
WMDC 2 5 4 0000_FF45
WMDC 2 6 4 0000_FF45
WMDC 2 7 4 0000_FF45
WMDC 2 8 4 0000_FF45
WMDC 2 9 4 0000_FF45
WMDC 2 10 4 0000_FF45
WMDC 2 11 4 0000_FF45
WMDC 2 12 4 0000_FF45
WMDC 2 13 4 0000_FF45
WMDC 2 14 4 0000_FF45
WMDC 2 15 4 0000_FF45
WMDC 2 16 4 0000_FF45
WMDC 2 17 4 0000_FF45
WMDC 2 18 4 0000_FF45
WMDC 2 19 4 0000_FF45
WMDC 2 20 4 0000_FF45
WMDC 2 21 4 0000_FF45
WMDC 2 22 4 0000_FF45
WMDC 2 23 4 0000_FF45
WMDC 2 24 4 0000_FF45
WMDC 2 25 4 0000_FF45
WMDC 2 26 4 0000_FF45
WMDC 2 27 4 0000_FF45
WMDC 2 28 4 0000_FF45
WMDC 2 29 4 0000_FF45
WMDC 2 30 4 0000_FF45
WMDC 2 31 4 0000_FF45
COMM
WMDC 2 0 5 0000_FFD3
WMDC 2 1 5 0000_FFD3
WMDC 2 2 5 0000_FFD3
WMDC 2 3 5 0000_FFD3
WMDC 2 4 5 0000_FFD3
WMDC 2 5 5 0000_FFD3
WMDC 2 6 5 0000_FFD3
WMDC 2 7 5 0000_FFD3
WMDC 2 8 5 0000_FFD3
WMDC 2 9 5 0000_FFD3
WMDC 2 10 5 0000_FFD3
WMDC 2 11 5 0000_FFD3
WMDC 2 12 5 0000_FFD3
WMDC 2 13 5 0000_FFD3
WMDC 2 14 5 0000_FFD3
WMDC 2 15 5 0000_FFD3
WMDC 2 16 5 0000_FFD3
WMDC 2 17 5 0000_FFD3
WMDC 2 18 5 0000_FFD3
WMDC 2 19 5 0000_FFD3
WMDC 2 20 5 0000_FFD3
WMDC 2 21 5 0000_FFD3
WMDC 2 22 5 0000_FFD3
WMDC 2 23 5 0000_FFD3
WMDC 2 24 5 0000_FFD3
WMDC 2 25 5 0000_FFD3
WMDC 2 26 5 0000_FFD3
WMDC 2 27 5 0000_FFD3
WMDC 2 28 5 0000_FFD3
WMDC 2 29 5 0000_FFD3
WMDC 2 30 5 0000_FFD3
WMDC 2 31 5 0000_FFD3
COMM
WMDC 2 0 6 0000_FFA4
WMDC 2 1 6 0000_FFA4
WMDC 2 2 6 0000_FFA4
WMDC 2 3 6 0000_FFA4
WMDC 2 4 6 0000_FFA4
WMDC 2 5 6 0000_FFA4
WMDC 2 6 6 0000_FFA4
WMDC 2 7 6 0000_FFA4
WMDC 2 8 6 0000_FFA4
WMDC 2 9 6 0000_FFA4
WMDC 2 10 6 0000_FFA4
WMDC 2 11 6 0000_FFA4
WMDC 2 12 6 0000_FFA4
WMDC 2 13 6 0000_FFA4
WMDC 2 14 6 0000_FFA4
WMDC 2 15 6 0000_FFA4
WMDC 2 16 6 0000_FFA4
WMDC 2 17 6 0000_FFA4
WMDC 2 18 6 0000_FFA4
WMDC 2 19 6 0000_FFA4
WMDC 2 20 6 0000_FFA4
WMDC 2 21 6 0000_FFA4
WMDC 2 22 6 0000_FFA4
WMDC 2 23 6 0000_FFA4
WMDC 2 24 6 0000_FFA4
WMDC 2 25 6 0000_FFA4
WMDC 2 26 6 0000_FFA4
WMDC 2 27 6 0000_FFA4
WMDC 2 28 6 0000_FFA4
WMDC 2 29 6 0000_FFA4
WMDC 2 30 6 0000_FFA4
WMDC 2 31 6 0000_FFA4
COMM
WMDC 2 0 7 0000_FF8C
WMDC 2 1 7 0000_FF8C
WMDC 2 2 7 0000_FF8C
WMDC 2 3 7 0000_FF8C
WMDC 2 4 7 0000_FF8C
WMDC 2 5 7 0000_FF8C
WMDC 2 6 7 0000_FF8C
WMDC 2 7 7 0000_FF8C
WMDC 2 8 7 0000_FF8C
WMDC 2 9 7 0000_FF8C
WMDC 2 10 7 0000_FF8C
WMDC 2 11 7 0000_FF8C
WMDC 2 12 7 0000_FF8C
WMDC 2 13 7 0000_FF8C
WMDC 2 14 7 0000_FF8C
WMDC 2 15 7 0000_FF8C
WMDC 2 16 7 0000_FF8C
WMDC 2 17 7 0000_FF8C
WMDC 2 18 7 0000_FF8C
WMDC 2 19 7 0000_FF8C
WMDC 2 20 7 0000_FF8C
WMDC 2 21 7 0000_FF8C
WMDC 2 22 7 0000_FF8C
WMDC 2 23 7 0000_FF8C
WMDC 2 24 7 0000_FF8C
WMDC 2 25 7 0000_FF8C
WMDC 2 26 7 0000_FF8C
WMDC 2 27 7 0000_FF8C
WMDC 2 28 7 0000_FF8C
WMDC 2 29 7 0000_FF8C
WMDC 2 30 7 0000_FF8C
WMDC 2 31 7 0000_FF8C
COMM
WMDC 2 0 8 0000_007D
WMDC 2 1 8 0000_007D
WMDC 2 2 8 0000_007D
WMDC 2 3 8 0000_007D
WMDC 2 4 8 0000_007D
WMDC 2 5 8 0000_007D
WMDC 2 6 8 0000_007D
WMDC 2 7 8 0000_007D
WMDC 2 8 8 0000_007D
WMDC 2 9 8 0000_007D
WMDC 2 10 8 0000_007D
WMDC 2 11 8 0000_007D
WMDC 2 12 8 0000_007D
WMDC 2 13 8 0000_007D
WMDC 2 14 8 0000_007D
WMDC 2 15 8 0000_007D
WMDC 2 16 8 0000_007D
WMDC 2 17 8 0000_007D
WMDC 2 18 8 0000_007D
WMDC 2 19 8 0000_007D
WMDC 2 20 8 0000_007D
WMDC 2 21 8 0000_007D
WMDC 2 22 8 0000_007D
WMDC 2 23 8 0000_007D
WMDC 2 24 8 0000_007D
WMDC 2 25 8 0000_007D
WMDC 2 26 8 0000_007D
WMDC 2 27 8 0000_007D
WMDC 2 28 8 0000_007D
WMDC 2 29 8 0000_007D
WMDC 2 30 8 0000_007D
WMDC 2 31 8 0000_007D
COMM
WMDC 2 0 9 0000_FF06
WMDC 2 1 9 0000_FF06
WMDC 2 2 9 0000_FF06
WMDC 2 3 9 0000_FF06
WMDC 2 4 9 0000_FF06
WMDC 2 5 9 0000_FF06
WMDC 2 6 9 0000_FF06
WMDC 2 7 9 0000_FF06
WMDC 2 8 9 0000_FF06
WMDC 2 9 9 0000_FF06
WMDC 2 10 9 0000_FF06
WMDC 2 11 9 0000_FF06
WMDC 2 12 9 0000_FF06
WMDC 2 13 9 0000_FF06
WMDC 2 14 9 0000_FF06
WMDC 2 15 9 0000_FF06
WMDC 2 16 9 0000_FF06
WMDC 2 17 9 0000_FF06
WMDC 2 18 9 0000_FF06
WMDC 2 19 9 0000_FF06
WMDC 2 20 9 0000_FF06
WMDC 2 21 9 0000_FF06
WMDC 2 22 9 0000_FF06
WMDC 2 23 9 0000_FF06
WMDC 2 24 9 0000_FF06
WMDC 2 25 9 0000_FF06
WMDC 2 26 9 0000_FF06
WMDC 2 27 9 0000_FF06
WMDC 2 28 9 0000_FF06
WMDC 2 29 9 0000_FF06
WMDC 2 30 9 0000_FF06
WMDC 2 31 9 0000_FF06
COMM
WMDC 2 0 10 0000_007D
WMDC 2 1 10 0000_007D
WMDC 2 2 10 0000_007D
WMDC 2 3 10 0000_007D
WMDC 2 4 10 0000_007D
WMDC 2 5 10 0000_007D
WMDC 2 6 10 0000_007D
WMDC 2 7 10 0000_007D
WMDC 2 8 10 0000_007D
WMDC 2 9 10 0000_007D
WMDC 2 10 10 0000_007D
WMDC 2 11 10 0000_007D
WMDC 2 12 10 0000_007D
WMDC 2 13 10 0000_007D
WMDC 2 14 10 0000_007D
WMDC 2 15 10 0000_007D
WMDC 2 16 10 0000_007D
WMDC 2 17 10 0000_007D
WMDC 2 18 10 0000_007D
WMDC 2 19 10 0000_007D
WMDC 2 20 10 0000_007D
WMDC 2 21 10 0000_007D
WMDC 2 22 10 0000_007D
WMDC 2 23 10 0000_007D
WMDC 2 24 10 0000_007D
WMDC 2 25 10 0000_007D
WMDC 2 26 10 0000_007D
WMDC 2 27 10 0000_007D
WMDC 2 28 10 0000_007D
WMDC 2 29 10 0000_007D
WMDC 2 30 10 0000_007D
WMDC 2 31 10 0000_007D
COMM
WMDC 2 0 11 0000_FF06
WMDC 2 1 11 0000_FF06
WMDC 2 2 11 0000_FF06
WMDC 2 3 11 0000_FF06
WMDC 2 4 11 0000_FF06
WMDC 2 5 11 0000_FF06
WMDC 2 6 11 0000_FF06
WMDC 2 7 11 0000_FF06
WMDC 2 8 11 0000_FF06
WMDC 2 9 11 0000_FF06
WMDC 2 10 11 0000_FF06
WMDC 2 11 11 0000_FF06
WMDC 2 12 11 0000_FF06
WMDC 2 13 11 0000_FF06
WMDC 2 14 11 0000_FF06
WMDC 2 15 11 0000_FF06
WMDC 2 16 11 0000_FF06
WMDC 2 17 11 0000_FF06
WMDC 2 18 11 0000_FF06
WMDC 2 19 11 0000_FF06
WMDC 2 20 11 0000_FF06
WMDC 2 21 11 0000_FF06
WMDC 2 22 11 0000_FF06
WMDC 2 23 11 0000_FF06
WMDC 2 24 11 0000_FF06
WMDC 2 25 11 0000_FF06
WMDC 2 26 11 0000_FF06
WMDC 2 27 11 0000_FF06
WMDC 2 28 11 0000_FF06
WMDC 2 29 11 0000_FF06
WMDC 2 30 11 0000_FF06
WMDC 2 31 11 0000_FF06
COMM
WMDC 2 0 12 0000_FF45
WMDC 2 1 12 0000_FF45
WMDC 2 2 12 0000_FF45
WMDC 2 3 12 0000_FF45
WMDC 2 4 12 0000_FF45
WMDC 2 5 12 0000_FF45
WMDC 2 6 12 0000_FF45
WMDC 2 7 12 0000_FF45
WMDC 2 8 12 0000_FF45
WMDC 2 9 12 0000_FF45
WMDC 2 10 12 0000_FF45
WMDC 2 11 12 0000_FF45
WMDC 2 12 12 0000_FF45
WMDC 2 13 12 0000_FF45
WMDC 2 14 12 0000_FF45
WMDC 2 15 12 0000_FF45
WMDC 2 16 12 0000_FF45
WMDC 2 17 12 0000_FF45
WMDC 2 18 12 0000_FF45
WMDC 2 19 12 0000_FF45
WMDC 2 20 12 0000_FF45
WMDC 2 21 12 0000_FF45
WMDC 2 22 12 0000_FF45
WMDC 2 23 12 0000_FF45
WMDC 2 24 12 0000_FF45
WMDC 2 25 12 0000_FF45
WMDC 2 26 12 0000_FF45
WMDC 2 27 12 0000_FF45
WMDC 2 28 12 0000_FF45
WMDC 2 29 12 0000_FF45
WMDC 2 30 12 0000_FF45
WMDC 2 31 12 0000_FF45
COMM
WMDC 2 0 13 0000_FFD3
WMDC 2 1 13 0000_FFD3
WMDC 2 2 13 0000_FFD3
WMDC 2 3 13 0000_FFD3
WMDC 2 4 13 0000_FFD3
WMDC 2 5 13 0000_FFD3
WMDC 2 6 13 0000_FFD3
WMDC 2 7 13 0000_FFD3
WMDC 2 8 13 0000_FFD3
WMDC 2 9 13 0000_FFD3
WMDC 2 10 13 0000_FFD3
WMDC 2 11 13 0000_FFD3
WMDC 2 12 13 0000_FFD3
WMDC 2 13 13 0000_FFD3
WMDC 2 14 13 0000_FFD3
WMDC 2 15 13 0000_FFD3
WMDC 2 16 13 0000_FFD3
WMDC 2 17 13 0000_FFD3
WMDC 2 18 13 0000_FFD3
WMDC 2 19 13 0000_FFD3
WMDC 2 20 13 0000_FFD3
WMDC 2 21 13 0000_FFD3
WMDC 2 22 13 0000_FFD3
WMDC 2 23 13 0000_FFD3
WMDC 2 24 13 0000_FFD3
WMDC 2 25 13 0000_FFD3
WMDC 2 26 13 0000_FFD3
WMDC 2 27 13 0000_FFD3
WMDC 2 28 13 0000_FFD3
WMDC 2 29 13 0000_FFD3
WMDC 2 30 13 0000_FFD3
WMDC 2 31 13 0000_FFD3
COMM
WMDC 2 0 14 0000_FFA4
WMDC 2 1 14 0000_FFA4
WMDC 2 2 14 0000_FFA4
WMDC 2 3 14 0000_FFA4
WMDC 2 4 14 0000_FFA4
WMDC 2 5 14 0000_FFA4
WMDC 2 6 14 0000_FFA4
WMDC 2 7 14 0000_FFA4
WMDC 2 8 14 0000_FFA4
WMDC 2 9 14 0000_FFA4
WMDC 2 10 14 0000_FFA4
WMDC 2 11 14 0000_FFA4
WMDC 2 12 14 0000_FFA4
WMDC 2 13 14 0000_FFA4
WMDC 2 14 14 0000_FFA4
WMDC 2 15 14 0000_FFA4
WMDC 2 16 14 0000_FFA4
WMDC 2 17 14 0000_FFA4
WMDC 2 18 14 0000_FFA4
WMDC 2 19 14 0000_FFA4
WMDC 2 20 14 0000_FFA4
WMDC 2 21 14 0000_FFA4
WMDC 2 22 14 0000_FFA4
WMDC 2 23 14 0000_FFA4
WMDC 2 24 14 0000_FFA4
WMDC 2 25 14 0000_FFA4
WMDC 2 26 14 0000_FFA4
WMDC 2 27 14 0000_FFA4
WMDC 2 28 14 0000_FFA4
WMDC 2 29 14 0000_FFA4
WMDC 2 30 14 0000_FFA4
WMDC 2 31 14 0000_FFA4
COMM
WMDC 2 0 15 0000_FF8C
WMDC 2 1 15 0000_FF8C
WMDC 2 2 15 0000_FF8C
WMDC 2 3 15 0000_FF8C
WMDC 2 4 15 0000_FF8C
WMDC 2 5 15 0000_FF8C
WMDC 2 6 15 0000_FF8C
WMDC 2 7 15 0000_FF8C
WMDC 2 8 15 0000_FF8C
WMDC 2 9 15 0000_FF8C
WMDC 2 10 15 0000_FF8C
WMDC 2 11 15 0000_FF8C
WMDC 2 12 15 0000_FF8C
WMDC 2 13 15 0000_FF8C
WMDC 2 14 15 0000_FF8C
WMDC 2 15 15 0000_FF8C
WMDC 2 16 15 0000_FF8C
WMDC 2 17 15 0000_FF8C
WMDC 2 18 15 0000_FF8C
WMDC 2 19 15 0000_FF8C
WMDC 2 20 15 0000_FF8C
WMDC 2 21 15 0000_FF8C
WMDC 2 22 15 0000_FF8C
WMDC 2 23 15 0000_FF8C
WMDC 2 24 15 0000_FF8C
WMDC 2 25 15 0000_FF8C
WMDC 2 26 15 0000_FF8C
WMDC 2 27 15 0000_FF8C
WMDC 2 28 15 0000_FF8C
WMDC 2 29 15 0000_FF8C
WMDC 2 30 15 0000_FF8C
WMDC 2 31 15 0000_FF8C
COMM
WMDC 2 0 16 0000_007D
WMDC 2 1 16 0000_007D
WMDC 2 2 16 0000_007D
WMDC 2 3 16 0000_007D
WMDC 2 4 16 0000_007D
WMDC 2 5 16 0000_007D
WMDC 2 6 16 0000_007D
WMDC 2 7 16 0000_007D
WMDC 2 8 16 0000_007D
WMDC 2 9 16 0000_007D
WMDC 2 10 16 0000_007D
WMDC 2 11 16 0000_007D
WMDC 2 12 16 0000_007D
WMDC 2 13 16 0000_007D
WMDC 2 14 16 0000_007D
WMDC 2 15 16 0000_007D
WMDC 2 16 16 0000_007D
WMDC 2 17 16 0000_007D
WMDC 2 18 16 0000_007D
WMDC 2 19 16 0000_007D
WMDC 2 20 16 0000_007D
WMDC 2 21 16 0000_007D
WMDC 2 22 16 0000_007D
WMDC 2 23 16 0000_007D
WMDC 2 24 16 0000_007D
WMDC 2 25 16 0000_007D
WMDC 2 26 16 0000_007D
WMDC 2 27 16 0000_007D
WMDC 2 28 16 0000_007D
WMDC 2 29 16 0000_007D
WMDC 2 30 16 0000_007D
WMDC 2 31 16 0000_007D
COMM
WMDC 2 0 17 0000_FF06
WMDC 2 1 17 0000_FF06
WMDC 2 2 17 0000_FF06
WMDC 2 3 17 0000_FF06
WMDC 2 4 17 0000_FF06
WMDC 2 5 17 0000_FF06
WMDC 2 6 17 0000_FF06
WMDC 2 7 17 0000_FF06
WMDC 2 8 17 0000_FF06
WMDC 2 9 17 0000_FF06
WMDC 2 10 17 0000_FF06
WMDC 2 11 17 0000_FF06
WMDC 2 12 17 0000_FF06
WMDC 2 13 17 0000_FF06
WMDC 2 14 17 0000_FF06
WMDC 2 15 17 0000_FF06
WMDC 2 16 17 0000_FF06
WMDC 2 17 17 0000_FF06
WMDC 2 18 17 0000_FF06
WMDC 2 19 17 0000_FF06
WMDC 2 20 17 0000_FF06
WMDC 2 21 17 0000_FF06
WMDC 2 22 17 0000_FF06
WMDC 2 23 17 0000_FF06
WMDC 2 24 17 0000_FF06
WMDC 2 25 17 0000_FF06
WMDC 2 26 17 0000_FF06
WMDC 2 27 17 0000_FF06
WMDC 2 28 17 0000_FF06
WMDC 2 29 17 0000_FF06
WMDC 2 30 17 0000_FF06
WMDC 2 31 17 0000_FF06
COMM
WMDC 2 0 18 0000_007D
WMDC 2 1 18 0000_007D
WMDC 2 2 18 0000_007D
WMDC 2 3 18 0000_007D
WMDC 2 4 18 0000_007D
WMDC 2 5 18 0000_007D
WMDC 2 6 18 0000_007D
WMDC 2 7 18 0000_007D
WMDC 2 8 18 0000_007D
WMDC 2 9 18 0000_007D
WMDC 2 10 18 0000_007D
WMDC 2 11 18 0000_007D
WMDC 2 12 18 0000_007D
WMDC 2 13 18 0000_007D
WMDC 2 14 18 0000_007D
WMDC 2 15 18 0000_007D
WMDC 2 16 18 0000_007D
WMDC 2 17 18 0000_007D
WMDC 2 18 18 0000_007D
WMDC 2 19 18 0000_007D
WMDC 2 20 18 0000_007D
WMDC 2 21 18 0000_007D
WMDC 2 22 18 0000_007D
WMDC 2 23 18 0000_007D
WMDC 2 24 18 0000_007D
WMDC 2 25 18 0000_007D
WMDC 2 26 18 0000_007D
WMDC 2 27 18 0000_007D
WMDC 2 28 18 0000_007D
WMDC 2 29 18 0000_007D
WMDC 2 30 18 0000_007D
WMDC 2 31 18 0000_007D
COMM
WMDC 2 0 19 0000_FF06
WMDC 2 1 19 0000_FF06
WMDC 2 2 19 0000_FF06
WMDC 2 3 19 0000_FF06
WMDC 2 4 19 0000_FF06
WMDC 2 5 19 0000_FF06
WMDC 2 6 19 0000_FF06
WMDC 2 7 19 0000_FF06
WMDC 2 8 19 0000_FF06
WMDC 2 9 19 0000_FF06
WMDC 2 10 19 0000_FF06
WMDC 2 11 19 0000_FF06
WMDC 2 12 19 0000_FF06
WMDC 2 13 19 0000_FF06
WMDC 2 14 19 0000_FF06
WMDC 2 15 19 0000_FF06
WMDC 2 16 19 0000_FF06
WMDC 2 17 19 0000_FF06
WMDC 2 18 19 0000_FF06
WMDC 2 19 19 0000_FF06
WMDC 2 20 19 0000_FF06
WMDC 2 21 19 0000_FF06
WMDC 2 22 19 0000_FF06
WMDC 2 23 19 0000_FF06
WMDC 2 24 19 0000_FF06
WMDC 2 25 19 0000_FF06
WMDC 2 26 19 0000_FF06
WMDC 2 27 19 0000_FF06
WMDC 2 28 19 0000_FF06
WMDC 2 29 19 0000_FF06
WMDC 2 30 19 0000_FF06
WMDC 2 31 19 0000_FF06
COMM
WMDC 2 0 20 0000_FF45
WMDC 2 1 20 0000_FF45
WMDC 2 2 20 0000_FF45
WMDC 2 3 20 0000_FF45
WMDC 2 4 20 0000_FF45
WMDC 2 5 20 0000_FF45
WMDC 2 6 20 0000_FF45
WMDC 2 7 20 0000_FF45
WMDC 2 8 20 0000_FF45
WMDC 2 9 20 0000_FF45
WMDC 2 10 20 0000_FF45
WMDC 2 11 20 0000_FF45
WMDC 2 12 20 0000_FF45
WMDC 2 13 20 0000_FF45
WMDC 2 14 20 0000_FF45
WMDC 2 15 20 0000_FF45
WMDC 2 16 20 0000_FF45
WMDC 2 17 20 0000_FF45
WMDC 2 18 20 0000_FF45
WMDC 2 19 20 0000_FF45
WMDC 2 20 20 0000_FF45
WMDC 2 21 20 0000_FF45
WMDC 2 22 20 0000_FF45
WMDC 2 23 20 0000_FF45
WMDC 2 24 20 0000_FF45
WMDC 2 25 20 0000_FF45
WMDC 2 26 20 0000_FF45
WMDC 2 27 20 0000_FF45
WMDC 2 28 20 0000_FF45
WMDC 2 29 20 0000_FF45
WMDC 2 30 20 0000_FF45
WMDC 2 31 20 0000_FF45
COMM
WMDC 2 0 21 0000_FFD3
WMDC 2 1 21 0000_FFD3
WMDC 2 2 21 0000_FFD3
WMDC 2 3 21 0000_FFD3
WMDC 2 4 21 0000_FFD3
WMDC 2 5 21 0000_FFD3
WMDC 2 6 21 0000_FFD3
WMDC 2 7 21 0000_FFD3
WMDC 2 8 21 0000_FFD3
WMDC 2 9 21 0000_FFD3
WMDC 2 10 21 0000_FFD3
WMDC 2 11 21 0000_FFD3
WMDC 2 12 21 0000_FFD3
WMDC 2 13 21 0000_FFD3
WMDC 2 14 21 0000_FFD3
WMDC 2 15 21 0000_FFD3
WMDC 2 16 21 0000_FFD3
WMDC 2 17 21 0000_FFD3
WMDC 2 18 21 0000_FFD3
WMDC 2 19 21 0000_FFD3
WMDC 2 20 21 0000_FFD3
WMDC 2 21 21 0000_FFD3
WMDC 2 22 21 0000_FFD3
WMDC 2 23 21 0000_FFD3
WMDC 2 24 21 0000_FFD3
WMDC 2 25 21 0000_FFD3
WMDC 2 26 21 0000_FFD3
WMDC 2 27 21 0000_FFD3
WMDC 2 28 21 0000_FFD3
WMDC 2 29 21 0000_FFD3
WMDC 2 30 21 0000_FFD3
WMDC 2 31 21 0000_FFD3
COMM
WMDC 2 0 22 0000_FFA4
WMDC 2 1 22 0000_FFA4
WMDC 2 2 22 0000_FFA4
WMDC 2 3 22 0000_FFA4
WMDC 2 4 22 0000_FFA4
WMDC 2 5 22 0000_FFA4
WMDC 2 6 22 0000_FFA4
WMDC 2 7 22 0000_FFA4
WMDC 2 8 22 0000_FFA4
WMDC 2 9 22 0000_FFA4
WMDC 2 10 22 0000_FFA4
WMDC 2 11 22 0000_FFA4
WMDC 2 12 22 0000_FFA4
WMDC 2 13 22 0000_FFA4
WMDC 2 14 22 0000_FFA4
WMDC 2 15 22 0000_FFA4
WMDC 2 16 22 0000_FFA4
WMDC 2 17 22 0000_FFA4
WMDC 2 18 22 0000_FFA4
WMDC 2 19 22 0000_FFA4
WMDC 2 20 22 0000_FFA4
WMDC 2 21 22 0000_FFA4
WMDC 2 22 22 0000_FFA4
WMDC 2 23 22 0000_FFA4
WMDC 2 24 22 0000_FFA4
WMDC 2 25 22 0000_FFA4
WMDC 2 26 22 0000_FFA4
WMDC 2 27 22 0000_FFA4
WMDC 2 28 22 0000_FFA4
WMDC 2 29 22 0000_FFA4
WMDC 2 30 22 0000_FFA4
WMDC 2 31 22 0000_FFA4
COMM
WMDC 2 0 23 0000_FF8C
WMDC 2 1 23 0000_FF8C
WMDC 2 2 23 0000_FF8C
WMDC 2 3 23 0000_FF8C
WMDC 2 4 23 0000_FF8C
WMDC 2 5 23 0000_FF8C
WMDC 2 6 23 0000_FF8C
WMDC 2 7 23 0000_FF8C
WMDC 2 8 23 0000_FF8C
WMDC 2 9 23 0000_FF8C
WMDC 2 10 23 0000_FF8C
WMDC 2 11 23 0000_FF8C
WMDC 2 12 23 0000_FF8C
WMDC 2 13 23 0000_FF8C
WMDC 2 14 23 0000_FF8C
WMDC 2 15 23 0000_FF8C
WMDC 2 16 23 0000_FF8C
WMDC 2 17 23 0000_FF8C
WMDC 2 18 23 0000_FF8C
WMDC 2 19 23 0000_FF8C
WMDC 2 20 23 0000_FF8C
WMDC 2 21 23 0000_FF8C
WMDC 2 22 23 0000_FF8C
WMDC 2 23 23 0000_FF8C
WMDC 2 24 23 0000_FF8C
WMDC 2 25 23 0000_FF8C
WMDC 2 26 23 0000_FF8C
WMDC 2 27 23 0000_FF8C
WMDC 2 28 23 0000_FF8C
WMDC 2 29 23 0000_FF8C
WMDC 2 30 23 0000_FF8C
WMDC 2 31 23 0000_FF8C
COMM
WMDC 2 0 24 0000_007D
WMDC 2 1 24 0000_007D
WMDC 2 2 24 0000_007D
WMDC 2 3 24 0000_007D
WMDC 2 4 24 0000_007D
WMDC 2 5 24 0000_007D
WMDC 2 6 24 0000_007D
WMDC 2 7 24 0000_007D
WMDC 2 8 24 0000_007D
WMDC 2 9 24 0000_007D
WMDC 2 10 24 0000_007D
WMDC 2 11 24 0000_007D
WMDC 2 12 24 0000_007D
WMDC 2 13 24 0000_007D
WMDC 2 14 24 0000_007D
WMDC 2 15 24 0000_007D
WMDC 2 16 24 0000_007D
WMDC 2 17 24 0000_007D
WMDC 2 18 24 0000_007D
WMDC 2 19 24 0000_007D
WMDC 2 20 24 0000_007D
WMDC 2 21 24 0000_007D
WMDC 2 22 24 0000_007D
WMDC 2 23 24 0000_007D
WMDC 2 24 24 0000_007D
WMDC 2 25 24 0000_007D
WMDC 2 26 24 0000_007D
WMDC 2 27 24 0000_007D
WMDC 2 28 24 0000_007D
WMDC 2 29 24 0000_007D
WMDC 2 30 24 0000_007D
WMDC 2 31 24 0000_007D
COMM
WMDC 2 0 25 0000_FF06
WMDC 2 1 25 0000_FF06
WMDC 2 2 25 0000_FF06
WMDC 2 3 25 0000_FF06
WMDC 2 4 25 0000_FF06
WMDC 2 5 25 0000_FF06
WMDC 2 6 25 0000_FF06
WMDC 2 7 25 0000_FF06
WMDC 2 8 25 0000_FF06
WMDC 2 9 25 0000_FF06
WMDC 2 10 25 0000_FF06
WMDC 2 11 25 0000_FF06
WMDC 2 12 25 0000_FF06
WMDC 2 13 25 0000_FF06
WMDC 2 14 25 0000_FF06
WMDC 2 15 25 0000_FF06
WMDC 2 16 25 0000_FF06
WMDC 2 17 25 0000_FF06
WMDC 2 18 25 0000_FF06
WMDC 2 19 25 0000_FF06
WMDC 2 20 25 0000_FF06
WMDC 2 21 25 0000_FF06
WMDC 2 22 25 0000_FF06
WMDC 2 23 25 0000_FF06
WMDC 2 24 25 0000_FF06
WMDC 2 25 25 0000_FF06
WMDC 2 26 25 0000_FF06
WMDC 2 27 25 0000_FF06
WMDC 2 28 25 0000_FF06
WMDC 2 29 25 0000_FF06
WMDC 2 30 25 0000_FF06
WMDC 2 31 25 0000_FF06
COMM
WMDC 2 0 26 0000_007D
WMDC 2 1 26 0000_007D
WMDC 2 2 26 0000_007D
WMDC 2 3 26 0000_007D
WMDC 2 4 26 0000_007D
WMDC 2 5 26 0000_007D
WMDC 2 6 26 0000_007D
WMDC 2 7 26 0000_007D
WMDC 2 8 26 0000_007D
WMDC 2 9 26 0000_007D
WMDC 2 10 26 0000_007D
WMDC 2 11 26 0000_007D
WMDC 2 12 26 0000_007D
WMDC 2 13 26 0000_007D
WMDC 2 14 26 0000_007D
WMDC 2 15 26 0000_007D
WMDC 2 16 26 0000_007D
WMDC 2 17 26 0000_007D
WMDC 2 18 26 0000_007D
WMDC 2 19 26 0000_007D
WMDC 2 20 26 0000_007D
WMDC 2 21 26 0000_007D
WMDC 2 22 26 0000_007D
WMDC 2 23 26 0000_007D
WMDC 2 24 26 0000_007D
WMDC 2 25 26 0000_007D
WMDC 2 26 26 0000_007D
WMDC 2 27 26 0000_007D
WMDC 2 28 26 0000_007D
WMDC 2 29 26 0000_007D
WMDC 2 30 26 0000_007D
WMDC 2 31 26 0000_007D
COMM
WMDC 2 0 27 0000_FF06
WMDC 2 1 27 0000_FF06
WMDC 2 2 27 0000_FF06
WMDC 2 3 27 0000_FF06
WMDC 2 4 27 0000_FF06
WMDC 2 5 27 0000_FF06
WMDC 2 6 27 0000_FF06
WMDC 2 7 27 0000_FF06
WMDC 2 8 27 0000_FF06
WMDC 2 9 27 0000_FF06
WMDC 2 10 27 0000_FF06
WMDC 2 11 27 0000_FF06
WMDC 2 12 27 0000_FF06
WMDC 2 13 27 0000_FF06
WMDC 2 14 27 0000_FF06
WMDC 2 15 27 0000_FF06
WMDC 2 16 27 0000_FF06
WMDC 2 17 27 0000_FF06
WMDC 2 18 27 0000_FF06
WMDC 2 19 27 0000_FF06
WMDC 2 20 27 0000_FF06
WMDC 2 21 27 0000_FF06
WMDC 2 22 27 0000_FF06
WMDC 2 23 27 0000_FF06
WMDC 2 24 27 0000_FF06
WMDC 2 25 27 0000_FF06
WMDC 2 26 27 0000_FF06
WMDC 2 27 27 0000_FF06
WMDC 2 28 27 0000_FF06
WMDC 2 29 27 0000_FF06
WMDC 2 30 27 0000_FF06
WMDC 2 31 27 0000_FF06
COMM
WMDC 2 0 28 0000_FF45
WMDC 2 1 28 0000_FF45
WMDC 2 2 28 0000_FF45
WMDC 2 3 28 0000_FF45
WMDC 2 4 28 0000_FF45
WMDC 2 5 28 0000_FF45
WMDC 2 6 28 0000_FF45
WMDC 2 7 28 0000_FF45
WMDC 2 8 28 0000_FF45
WMDC 2 9 28 0000_FF45
WMDC 2 10 28 0000_FF45
WMDC 2 11 28 0000_FF45
WMDC 2 12 28 0000_FF45
WMDC 2 13 28 0000_FF45
WMDC 2 14 28 0000_FF45
WMDC 2 15 28 0000_FF45
WMDC 2 16 28 0000_FF45
WMDC 2 17 28 0000_FF45
WMDC 2 18 28 0000_FF45
WMDC 2 19 28 0000_FF45
WMDC 2 20 28 0000_FF45
WMDC 2 21 28 0000_FF45
WMDC 2 22 28 0000_FF45
WMDC 2 23 28 0000_FF45
WMDC 2 24 28 0000_FF45
WMDC 2 25 28 0000_FF45
WMDC 2 26 28 0000_FF45
WMDC 2 27 28 0000_FF45
WMDC 2 28 28 0000_FF45
WMDC 2 29 28 0000_FF45
WMDC 2 30 28 0000_FF45
WMDC 2 31 28 0000_FF45
COMM
WMDC 2 0 29 0000_FFD3
WMDC 2 1 29 0000_FFD3
WMDC 2 2 29 0000_FFD3
WMDC 2 3 29 0000_FFD3
WMDC 2 4 29 0000_FFD3
WMDC 2 5 29 0000_FFD3
WMDC 2 6 29 0000_FFD3
WMDC 2 7 29 0000_FFD3
WMDC 2 8 29 0000_FFD3
WMDC 2 9 29 0000_FFD3
WMDC 2 10 29 0000_FFD3
WMDC 2 11 29 0000_FFD3
WMDC 2 12 29 0000_FFD3
WMDC 2 13 29 0000_FFD3
WMDC 2 14 29 0000_FFD3
WMDC 2 15 29 0000_FFD3
WMDC 2 16 29 0000_FFD3
WMDC 2 17 29 0000_FFD3
WMDC 2 18 29 0000_FFD3
WMDC 2 19 29 0000_FFD3
WMDC 2 20 29 0000_FFD3
WMDC 2 21 29 0000_FFD3
WMDC 2 22 29 0000_FFD3
WMDC 2 23 29 0000_FFD3
WMDC 2 24 29 0000_FFD3
WMDC 2 25 29 0000_FFD3
WMDC 2 26 29 0000_FFD3
WMDC 2 27 29 0000_FFD3
WMDC 2 28 29 0000_FFD3
WMDC 2 29 29 0000_FFD3
WMDC 2 30 29 0000_FFD3
WMDC 2 31 29 0000_FFD3
COMM
WMDC 2 0 30 0000_FFA4
WMDC 2 1 30 0000_FFA4
WMDC 2 2 30 0000_FFA4
WMDC 2 3 30 0000_FFA4
WMDC 2 4 30 0000_FFA4
WMDC 2 5 30 0000_FFA4
WMDC 2 6 30 0000_FFA4
WMDC 2 7 30 0000_FFA4
WMDC 2 8 30 0000_FFA4
WMDC 2 9 30 0000_FFA4
WMDC 2 10 30 0000_FFA4
WMDC 2 11 30 0000_FFA4
WMDC 2 12 30 0000_FFA4
WMDC 2 13 30 0000_FFA4
WMDC 2 14 30 0000_FFA4
WMDC 2 15 30 0000_FFA4
WMDC 2 16 30 0000_FFA4
WMDC 2 17 30 0000_FFA4
WMDC 2 18 30 0000_FFA4
WMDC 2 19 30 0000_FFA4
WMDC 2 20 30 0000_FFA4
WMDC 2 21 30 0000_FFA4
WMDC 2 22 30 0000_FFA4
WMDC 2 23 30 0000_FFA4
WMDC 2 24 30 0000_FFA4
WMDC 2 25 30 0000_FFA4
WMDC 2 26 30 0000_FFA4
WMDC 2 27 30 0000_FFA4
WMDC 2 28 30 0000_FFA4
WMDC 2 29 30 0000_FFA4
WMDC 2 30 30 0000_FFA4
WMDC 2 31 30 0000_FFA4
COMM
WMDC 2 0 31 0000_FF8C
WMDC 2 1 31 0000_FF8C
WMDC 2 2 31 0000_FF8C
WMDC 2 3 31 0000_FF8C
WMDC 2 4 31 0000_FF8C
WMDC 2 5 31 0000_FF8C
WMDC 2 6 31 0000_FF8C
WMDC 2 7 31 0000_FF8C
WMDC 2 8 31 0000_FF8C
WMDC 2 9 31 0000_FF8C
WMDC 2 10 31 0000_FF8C
WMDC 2 11 31 0000_FF8C
WMDC 2 12 31 0000_FF8C
WMDC 2 13 31 0000_FF8C
WMDC 2 14 31 0000_FF8C
WMDC 2 15 31 0000_FF8C
WMDC 2 16 31 0000_FF8C
WMDC 2 17 31 0000_FF8C
WMDC 2 18 31 0000_FF8C
WMDC 2 19 31 0000_FF8C
WMDC 2 20 31 0000_FF8C
WMDC 2 21 31 0000_FF8C
WMDC 2 22 31 0000_FF8C
WMDC 2 23 31 0000_FF8C
WMDC 2 24 31 0000_FF8C
WMDC 2 25 31 0000_FF8C
WMDC 2 26 31 0000_FF8C
WMDC 2 27 31 0000_FF8C
WMDC 2 28 31 0000_FF8C
WMDC 2 29 31 0000_FF8C
WMDC 2 30 31 0000_FF8C
WMDC 2 31 31 0000_FF8C
COMM
WMDC 2 0 32 0000_007D
WMDC 2 1 32 0000_007D
WMDC 2 2 32 0000_007D
WMDC 2 3 32 0000_007D
WMDC 2 4 32 0000_007D
WMDC 2 5 32 0000_007D
WMDC 2 6 32 0000_007D
WMDC 2 7 32 0000_007D
WMDC 2 8 32 0000_007D
WMDC 2 9 32 0000_007D
WMDC 2 10 32 0000_007D
WMDC 2 11 32 0000_007D
WMDC 2 12 32 0000_007D
WMDC 2 13 32 0000_007D
WMDC 2 14 32 0000_007D
WMDC 2 15 32 0000_007D
WMDC 2 16 32 0000_007D
WMDC 2 17 32 0000_007D
WMDC 2 18 32 0000_007D
WMDC 2 19 32 0000_007D
WMDC 2 20 32 0000_007D
WMDC 2 21 32 0000_007D
WMDC 2 22 32 0000_007D
WMDC 2 23 32 0000_007D
WMDC 2 24 32 0000_007D
WMDC 2 25 32 0000_007D
WMDC 2 26 32 0000_007D
WMDC 2 27 32 0000_007D
WMDC 2 28 32 0000_007D
WMDC 2 29 32 0000_007D
WMDC 2 30 32 0000_007D
WMDC 2 31 32 0000_007D
COMM
WMDC 2 0 33 0000_FF06
WMDC 2 1 33 0000_FF06
WMDC 2 2 33 0000_FF06
WMDC 2 3 33 0000_FF06
WMDC 2 4 33 0000_FF06
WMDC 2 5 33 0000_FF06
WMDC 2 6 33 0000_FF06
WMDC 2 7 33 0000_FF06
WMDC 2 8 33 0000_FF06
WMDC 2 9 33 0000_FF06
WMDC 2 10 33 0000_FF06
WMDC 2 11 33 0000_FF06
WMDC 2 12 33 0000_FF06
WMDC 2 13 33 0000_FF06
WMDC 2 14 33 0000_FF06
WMDC 2 15 33 0000_FF06
WMDC 2 16 33 0000_FF06
WMDC 2 17 33 0000_FF06
WMDC 2 18 33 0000_FF06
WMDC 2 19 33 0000_FF06
WMDC 2 20 33 0000_FF06
WMDC 2 21 33 0000_FF06
WMDC 2 22 33 0000_FF06
WMDC 2 23 33 0000_FF06
WMDC 2 24 33 0000_FF06
WMDC 2 25 33 0000_FF06
WMDC 2 26 33 0000_FF06
WMDC 2 27 33 0000_FF06
WMDC 2 28 33 0000_FF06
WMDC 2 29 33 0000_FF06
WMDC 2 30 33 0000_FF06
WMDC 2 31 33 0000_FF06
COMM
WMDC 3 0 0 0000_007D
WMDC 3 1 0 0000_007D
WMDC 3 2 0 0000_007D
WMDC 3 3 0 0000_007D
WMDC 3 4 0 0000_007D
WMDC 3 5 0 0000_007D
WMDC 3 6 0 0000_007D
WMDC 3 7 0 0000_007D
WMDC 3 8 0 0000_007D
WMDC 3 9 0 0000_007D
WMDC 3 10 0 0000_007D
WMDC 3 11 0 0000_007D
WMDC 3 12 0 0000_007D
WMDC 3 13 0 0000_007D
WMDC 3 14 0 0000_007D
WMDC 3 15 0 0000_007D
WMDC 3 16 0 0000_007D
WMDC 3 17 0 0000_007D
WMDC 3 18 0 0000_007D
WMDC 3 19 0 0000_007D
WMDC 3 20 0 0000_007D
WMDC 3 21 0 0000_007D
WMDC 3 22 0 0000_007D
WMDC 3 23 0 0000_007D
WMDC 3 24 0 0000_007D
WMDC 3 25 0 0000_007D
WMDC 3 26 0 0000_007D
WMDC 3 27 0 0000_007D
WMDC 3 28 0 0000_007D
WMDC 3 29 0 0000_007D
WMDC 3 30 0 0000_007D
WMDC 3 31 0 0000_007D
COMM
WMDC 3 0 1 0000_FF06
WMDC 3 1 1 0000_FF06
WMDC 3 2 1 0000_FF06
WMDC 3 3 1 0000_FF06
WMDC 3 4 1 0000_FF06
WMDC 3 5 1 0000_FF06
WMDC 3 6 1 0000_FF06
WMDC 3 7 1 0000_FF06
WMDC 3 8 1 0000_FF06
WMDC 3 9 1 0000_FF06
WMDC 3 10 1 0000_FF06
WMDC 3 11 1 0000_FF06
WMDC 3 12 1 0000_FF06
WMDC 3 13 1 0000_FF06
WMDC 3 14 1 0000_FF06
WMDC 3 15 1 0000_FF06
WMDC 3 16 1 0000_FF06
WMDC 3 17 1 0000_FF06
WMDC 3 18 1 0000_FF06
WMDC 3 19 1 0000_FF06
WMDC 3 20 1 0000_FF06
WMDC 3 21 1 0000_FF06
WMDC 3 22 1 0000_FF06
WMDC 3 23 1 0000_FF06
WMDC 3 24 1 0000_FF06
WMDC 3 25 1 0000_FF06
WMDC 3 26 1 0000_FF06
WMDC 3 27 1 0000_FF06
WMDC 3 28 1 0000_FF06
WMDC 3 29 1 0000_FF06
WMDC 3 30 1 0000_FF06
WMDC 3 31 1 0000_FF06
COMM
WMDC 3 0 2 0000_007D
WMDC 3 1 2 0000_007D
WMDC 3 2 2 0000_007D
WMDC 3 3 2 0000_007D
WMDC 3 4 2 0000_007D
WMDC 3 5 2 0000_007D
WMDC 3 6 2 0000_007D
WMDC 3 7 2 0000_007D
WMDC 3 8 2 0000_007D
WMDC 3 9 2 0000_007D
WMDC 3 10 2 0000_007D
WMDC 3 11 2 0000_007D
WMDC 3 12 2 0000_007D
WMDC 3 13 2 0000_007D
WMDC 3 14 2 0000_007D
WMDC 3 15 2 0000_007D
WMDC 3 16 2 0000_007D
WMDC 3 17 2 0000_007D
WMDC 3 18 2 0000_007D
WMDC 3 19 2 0000_007D
WMDC 3 20 2 0000_007D
WMDC 3 21 2 0000_007D
WMDC 3 22 2 0000_007D
WMDC 3 23 2 0000_007D
WMDC 3 24 2 0000_007D
WMDC 3 25 2 0000_007D
WMDC 3 26 2 0000_007D
WMDC 3 27 2 0000_007D
WMDC 3 28 2 0000_007D
WMDC 3 29 2 0000_007D
WMDC 3 30 2 0000_007D
WMDC 3 31 2 0000_007D
COMM
WMDC 3 0 3 0000_FF06
WMDC 3 1 3 0000_FF06
WMDC 3 2 3 0000_FF06
WMDC 3 3 3 0000_FF06
WMDC 3 4 3 0000_FF06
WMDC 3 5 3 0000_FF06
WMDC 3 6 3 0000_FF06
WMDC 3 7 3 0000_FF06
WMDC 3 8 3 0000_FF06
WMDC 3 9 3 0000_FF06
WMDC 3 10 3 0000_FF06
WMDC 3 11 3 0000_FF06
WMDC 3 12 3 0000_FF06
WMDC 3 13 3 0000_FF06
WMDC 3 14 3 0000_FF06
WMDC 3 15 3 0000_FF06
WMDC 3 16 3 0000_FF06
WMDC 3 17 3 0000_FF06
WMDC 3 18 3 0000_FF06
WMDC 3 19 3 0000_FF06
WMDC 3 20 3 0000_FF06
WMDC 3 21 3 0000_FF06
WMDC 3 22 3 0000_FF06
WMDC 3 23 3 0000_FF06
WMDC 3 24 3 0000_FF06
WMDC 3 25 3 0000_FF06
WMDC 3 26 3 0000_FF06
WMDC 3 27 3 0000_FF06
WMDC 3 28 3 0000_FF06
WMDC 3 29 3 0000_FF06
WMDC 3 30 3 0000_FF06
WMDC 3 31 3 0000_FF06
COMM
WMDC 3 0 4 0000_FF45
WMDC 3 1 4 0000_FF45
WMDC 3 2 4 0000_FF45
WMDC 3 3 4 0000_FF45
WMDC 3 4 4 0000_FF45
WMDC 3 5 4 0000_FF45
WMDC 3 6 4 0000_FF45
WMDC 3 7 4 0000_FF45
WMDC 3 8 4 0000_FF45
WMDC 3 9 4 0000_FF45
WMDC 3 10 4 0000_FF45
WMDC 3 11 4 0000_FF45
WMDC 3 12 4 0000_FF45
WMDC 3 13 4 0000_FF45
WMDC 3 14 4 0000_FF45
WMDC 3 15 4 0000_FF45
WMDC 3 16 4 0000_FF45
WMDC 3 17 4 0000_FF45
WMDC 3 18 4 0000_FF45
WMDC 3 19 4 0000_FF45
WMDC 3 20 4 0000_FF45
WMDC 3 21 4 0000_FF45
WMDC 3 22 4 0000_FF45
WMDC 3 23 4 0000_FF45
WMDC 3 24 4 0000_FF45
WMDC 3 25 4 0000_FF45
WMDC 3 26 4 0000_FF45
WMDC 3 27 4 0000_FF45
WMDC 3 28 4 0000_FF45
WMDC 3 29 4 0000_FF45
WMDC 3 30 4 0000_FF45
WMDC 3 31 4 0000_FF45
COMM
WMDC 3 0 5 0000_FFD3
WMDC 3 1 5 0000_FFD3
WMDC 3 2 5 0000_FFD3
WMDC 3 3 5 0000_FFD3
WMDC 3 4 5 0000_FFD3
WMDC 3 5 5 0000_FFD3
WMDC 3 6 5 0000_FFD3
WMDC 3 7 5 0000_FFD3
WMDC 3 8 5 0000_FFD3
WMDC 3 9 5 0000_FFD3
WMDC 3 10 5 0000_FFD3
WMDC 3 11 5 0000_FFD3
WMDC 3 12 5 0000_FFD3
WMDC 3 13 5 0000_FFD3
WMDC 3 14 5 0000_FFD3
WMDC 3 15 5 0000_FFD3
WMDC 3 16 5 0000_FFD3
WMDC 3 17 5 0000_FFD3
WMDC 3 18 5 0000_FFD3
WMDC 3 19 5 0000_FFD3
WMDC 3 20 5 0000_FFD3
WMDC 3 21 5 0000_FFD3
WMDC 3 22 5 0000_FFD3
WMDC 3 23 5 0000_FFD3
WMDC 3 24 5 0000_FFD3
WMDC 3 25 5 0000_FFD3
WMDC 3 26 5 0000_FFD3
WMDC 3 27 5 0000_FFD3
WMDC 3 28 5 0000_FFD3
WMDC 3 29 5 0000_FFD3
WMDC 3 30 5 0000_FFD3
WMDC 3 31 5 0000_FFD3
COMM
WMDC 3 0 6 0000_FFA4
WMDC 3 1 6 0000_FFA4
WMDC 3 2 6 0000_FFA4
WMDC 3 3 6 0000_FFA4
WMDC 3 4 6 0000_FFA4
WMDC 3 5 6 0000_FFA4
WMDC 3 6 6 0000_FFA4
WMDC 3 7 6 0000_FFA4
WMDC 3 8 6 0000_FFA4
WMDC 3 9 6 0000_FFA4
WMDC 3 10 6 0000_FFA4
WMDC 3 11 6 0000_FFA4
WMDC 3 12 6 0000_FFA4
WMDC 3 13 6 0000_FFA4
WMDC 3 14 6 0000_FFA4
WMDC 3 15 6 0000_FFA4
WMDC 3 16 6 0000_FFA4
WMDC 3 17 6 0000_FFA4
WMDC 3 18 6 0000_FFA4
WMDC 3 19 6 0000_FFA4
WMDC 3 20 6 0000_FFA4
WMDC 3 21 6 0000_FFA4
WMDC 3 22 6 0000_FFA4
WMDC 3 23 6 0000_FFA4
WMDC 3 24 6 0000_FFA4
WMDC 3 25 6 0000_FFA4
WMDC 3 26 6 0000_FFA4
WMDC 3 27 6 0000_FFA4
WMDC 3 28 6 0000_FFA4
WMDC 3 29 6 0000_FFA4
WMDC 3 30 6 0000_FFA4
WMDC 3 31 6 0000_FFA4
COMM
WMDC 3 0 7 0000_FF8C
WMDC 3 1 7 0000_FF8C
WMDC 3 2 7 0000_FF8C
WMDC 3 3 7 0000_FF8C
WMDC 3 4 7 0000_FF8C
WMDC 3 5 7 0000_FF8C
WMDC 3 6 7 0000_FF8C
WMDC 3 7 7 0000_FF8C
WMDC 3 8 7 0000_FF8C
WMDC 3 9 7 0000_FF8C
WMDC 3 10 7 0000_FF8C
WMDC 3 11 7 0000_FF8C
WMDC 3 12 7 0000_FF8C
WMDC 3 13 7 0000_FF8C
WMDC 3 14 7 0000_FF8C
WMDC 3 15 7 0000_FF8C
WMDC 3 16 7 0000_FF8C
WMDC 3 17 7 0000_FF8C
WMDC 3 18 7 0000_FF8C
WMDC 3 19 7 0000_FF8C
WMDC 3 20 7 0000_FF8C
WMDC 3 21 7 0000_FF8C
WMDC 3 22 7 0000_FF8C
WMDC 3 23 7 0000_FF8C
WMDC 3 24 7 0000_FF8C
WMDC 3 25 7 0000_FF8C
WMDC 3 26 7 0000_FF8C
WMDC 3 27 7 0000_FF8C
WMDC 3 28 7 0000_FF8C
WMDC 3 29 7 0000_FF8C
WMDC 3 30 7 0000_FF8C
WMDC 3 31 7 0000_FF8C
COMM
WMDC 3 0 8 0000_007D
WMDC 3 1 8 0000_007D
WMDC 3 2 8 0000_007D
WMDC 3 3 8 0000_007D
WMDC 3 4 8 0000_007D
WMDC 3 5 8 0000_007D
WMDC 3 6 8 0000_007D
WMDC 3 7 8 0000_007D
WMDC 3 8 8 0000_007D
WMDC 3 9 8 0000_007D
WMDC 3 10 8 0000_007D
WMDC 3 11 8 0000_007D
WMDC 3 12 8 0000_007D
WMDC 3 13 8 0000_007D
WMDC 3 14 8 0000_007D
WMDC 3 15 8 0000_007D
WMDC 3 16 8 0000_007D
WMDC 3 17 8 0000_007D
WMDC 3 18 8 0000_007D
WMDC 3 19 8 0000_007D
WMDC 3 20 8 0000_007D
WMDC 3 21 8 0000_007D
WMDC 3 22 8 0000_007D
WMDC 3 23 8 0000_007D
WMDC 3 24 8 0000_007D
WMDC 3 25 8 0000_007D
WMDC 3 26 8 0000_007D
WMDC 3 27 8 0000_007D
WMDC 3 28 8 0000_007D
WMDC 3 29 8 0000_007D
WMDC 3 30 8 0000_007D
WMDC 3 31 8 0000_007D
COMM
WMDC 3 0 9 0000_FF06
WMDC 3 1 9 0000_FF06
WMDC 3 2 9 0000_FF06
WMDC 3 3 9 0000_FF06
WMDC 3 4 9 0000_FF06
WMDC 3 5 9 0000_FF06
WMDC 3 6 9 0000_FF06
WMDC 3 7 9 0000_FF06
WMDC 3 8 9 0000_FF06
WMDC 3 9 9 0000_FF06
WMDC 3 10 9 0000_FF06
WMDC 3 11 9 0000_FF06
WMDC 3 12 9 0000_FF06
WMDC 3 13 9 0000_FF06
WMDC 3 14 9 0000_FF06
WMDC 3 15 9 0000_FF06
WMDC 3 16 9 0000_FF06
WMDC 3 17 9 0000_FF06
WMDC 3 18 9 0000_FF06
WMDC 3 19 9 0000_FF06
WMDC 3 20 9 0000_FF06
WMDC 3 21 9 0000_FF06
WMDC 3 22 9 0000_FF06
WMDC 3 23 9 0000_FF06
WMDC 3 24 9 0000_FF06
WMDC 3 25 9 0000_FF06
WMDC 3 26 9 0000_FF06
WMDC 3 27 9 0000_FF06
WMDC 3 28 9 0000_FF06
WMDC 3 29 9 0000_FF06
WMDC 3 30 9 0000_FF06
WMDC 3 31 9 0000_FF06
COMM
WMDC 3 0 10 0000_007D
WMDC 3 1 10 0000_007D
WMDC 3 2 10 0000_007D
WMDC 3 3 10 0000_007D
WMDC 3 4 10 0000_007D
WMDC 3 5 10 0000_007D
WMDC 3 6 10 0000_007D
WMDC 3 7 10 0000_007D
WMDC 3 8 10 0000_007D
WMDC 3 9 10 0000_007D
WMDC 3 10 10 0000_007D
WMDC 3 11 10 0000_007D
WMDC 3 12 10 0000_007D
WMDC 3 13 10 0000_007D
WMDC 3 14 10 0000_007D
WMDC 3 15 10 0000_007D
WMDC 3 16 10 0000_007D
WMDC 3 17 10 0000_007D
WMDC 3 18 10 0000_007D
WMDC 3 19 10 0000_007D
WMDC 3 20 10 0000_007D
WMDC 3 21 10 0000_007D
WMDC 3 22 10 0000_007D
WMDC 3 23 10 0000_007D
WMDC 3 24 10 0000_007D
WMDC 3 25 10 0000_007D
WMDC 3 26 10 0000_007D
WMDC 3 27 10 0000_007D
WMDC 3 28 10 0000_007D
WMDC 3 29 10 0000_007D
WMDC 3 30 10 0000_007D
WMDC 3 31 10 0000_007D
COMM
WMDC 3 0 11 0000_FF06
WMDC 3 1 11 0000_FF06
WMDC 3 2 11 0000_FF06
WMDC 3 3 11 0000_FF06
WMDC 3 4 11 0000_FF06
WMDC 3 5 11 0000_FF06
WMDC 3 6 11 0000_FF06
WMDC 3 7 11 0000_FF06
WMDC 3 8 11 0000_FF06
WMDC 3 9 11 0000_FF06
WMDC 3 10 11 0000_FF06
WMDC 3 11 11 0000_FF06
WMDC 3 12 11 0000_FF06
WMDC 3 13 11 0000_FF06
WMDC 3 14 11 0000_FF06
WMDC 3 15 11 0000_FF06
WMDC 3 16 11 0000_FF06
WMDC 3 17 11 0000_FF06
WMDC 3 18 11 0000_FF06
WMDC 3 19 11 0000_FF06
WMDC 3 20 11 0000_FF06
WMDC 3 21 11 0000_FF06
WMDC 3 22 11 0000_FF06
WMDC 3 23 11 0000_FF06
WMDC 3 24 11 0000_FF06
WMDC 3 25 11 0000_FF06
WMDC 3 26 11 0000_FF06
WMDC 3 27 11 0000_FF06
WMDC 3 28 11 0000_FF06
WMDC 3 29 11 0000_FF06
WMDC 3 30 11 0000_FF06
WMDC 3 31 11 0000_FF06
COMM
WMDC 3 0 12 0000_FF45
WMDC 3 1 12 0000_FF45
WMDC 3 2 12 0000_FF45
WMDC 3 3 12 0000_FF45
WMDC 3 4 12 0000_FF45
WMDC 3 5 12 0000_FF45
WMDC 3 6 12 0000_FF45
WMDC 3 7 12 0000_FF45
WMDC 3 8 12 0000_FF45
WMDC 3 9 12 0000_FF45
WMDC 3 10 12 0000_FF45
WMDC 3 11 12 0000_FF45
WMDC 3 12 12 0000_FF45
WMDC 3 13 12 0000_FF45
WMDC 3 14 12 0000_FF45
WMDC 3 15 12 0000_FF45
WMDC 3 16 12 0000_FF45
WMDC 3 17 12 0000_FF45
WMDC 3 18 12 0000_FF45
WMDC 3 19 12 0000_FF45
WMDC 3 20 12 0000_FF45
WMDC 3 21 12 0000_FF45
WMDC 3 22 12 0000_FF45
WMDC 3 23 12 0000_FF45
WMDC 3 24 12 0000_FF45
WMDC 3 25 12 0000_FF45
WMDC 3 26 12 0000_FF45
WMDC 3 27 12 0000_FF45
WMDC 3 28 12 0000_FF45
WMDC 3 29 12 0000_FF45
WMDC 3 30 12 0000_FF45
WMDC 3 31 12 0000_FF45
COMM
WMDC 3 0 13 0000_FFD3
WMDC 3 1 13 0000_FFD3
WMDC 3 2 13 0000_FFD3
WMDC 3 3 13 0000_FFD3
WMDC 3 4 13 0000_FFD3
WMDC 3 5 13 0000_FFD3
WMDC 3 6 13 0000_FFD3
WMDC 3 7 13 0000_FFD3
WMDC 3 8 13 0000_FFD3
WMDC 3 9 13 0000_FFD3
WMDC 3 10 13 0000_FFD3
WMDC 3 11 13 0000_FFD3
WMDC 3 12 13 0000_FFD3
WMDC 3 13 13 0000_FFD3
WMDC 3 14 13 0000_FFD3
WMDC 3 15 13 0000_FFD3
WMDC 3 16 13 0000_FFD3
WMDC 3 17 13 0000_FFD3
WMDC 3 18 13 0000_FFD3
WMDC 3 19 13 0000_FFD3
WMDC 3 20 13 0000_FFD3
WMDC 3 21 13 0000_FFD3
WMDC 3 22 13 0000_FFD3
WMDC 3 23 13 0000_FFD3
WMDC 3 24 13 0000_FFD3
WMDC 3 25 13 0000_FFD3
WMDC 3 26 13 0000_FFD3
WMDC 3 27 13 0000_FFD3
WMDC 3 28 13 0000_FFD3
WMDC 3 29 13 0000_FFD3
WMDC 3 30 13 0000_FFD3
WMDC 3 31 13 0000_FFD3
COMM
WMDC 3 0 14 0000_FFA4
WMDC 3 1 14 0000_FFA4
WMDC 3 2 14 0000_FFA4
WMDC 3 3 14 0000_FFA4
WMDC 3 4 14 0000_FFA4
WMDC 3 5 14 0000_FFA4
WMDC 3 6 14 0000_FFA4
WMDC 3 7 14 0000_FFA4
WMDC 3 8 14 0000_FFA4
WMDC 3 9 14 0000_FFA4
WMDC 3 10 14 0000_FFA4
WMDC 3 11 14 0000_FFA4
WMDC 3 12 14 0000_FFA4
WMDC 3 13 14 0000_FFA4
WMDC 3 14 14 0000_FFA4
WMDC 3 15 14 0000_FFA4
WMDC 3 16 14 0000_FFA4
WMDC 3 17 14 0000_FFA4
WMDC 3 18 14 0000_FFA4
WMDC 3 19 14 0000_FFA4
WMDC 3 20 14 0000_FFA4
WMDC 3 21 14 0000_FFA4
WMDC 3 22 14 0000_FFA4
WMDC 3 23 14 0000_FFA4
WMDC 3 24 14 0000_FFA4
WMDC 3 25 14 0000_FFA4
WMDC 3 26 14 0000_FFA4
WMDC 3 27 14 0000_FFA4
WMDC 3 28 14 0000_FFA4
WMDC 3 29 14 0000_FFA4
WMDC 3 30 14 0000_FFA4
WMDC 3 31 14 0000_FFA4
COMM
WMDC 3 0 15 0000_FF8C
WMDC 3 1 15 0000_FF8C
WMDC 3 2 15 0000_FF8C
WMDC 3 3 15 0000_FF8C
WMDC 3 4 15 0000_FF8C
WMDC 3 5 15 0000_FF8C
WMDC 3 6 15 0000_FF8C
WMDC 3 7 15 0000_FF8C
WMDC 3 8 15 0000_FF8C
WMDC 3 9 15 0000_FF8C
WMDC 3 10 15 0000_FF8C
WMDC 3 11 15 0000_FF8C
WMDC 3 12 15 0000_FF8C
WMDC 3 13 15 0000_FF8C
WMDC 3 14 15 0000_FF8C
WMDC 3 15 15 0000_FF8C
WMDC 3 16 15 0000_FF8C
WMDC 3 17 15 0000_FF8C
WMDC 3 18 15 0000_FF8C
WMDC 3 19 15 0000_FF8C
WMDC 3 20 15 0000_FF8C
WMDC 3 21 15 0000_FF8C
WMDC 3 22 15 0000_FF8C
WMDC 3 23 15 0000_FF8C
WMDC 3 24 15 0000_FF8C
WMDC 3 25 15 0000_FF8C
WMDC 3 26 15 0000_FF8C
WMDC 3 27 15 0000_FF8C
WMDC 3 28 15 0000_FF8C
WMDC 3 29 15 0000_FF8C
WMDC 3 30 15 0000_FF8C
WMDC 3 31 15 0000_FF8C
COMM
WMDC 3 0 16 0000_007D
WMDC 3 1 16 0000_007D
WMDC 3 2 16 0000_007D
WMDC 3 3 16 0000_007D
WMDC 3 4 16 0000_007D
WMDC 3 5 16 0000_007D
WMDC 3 6 16 0000_007D
WMDC 3 7 16 0000_007D
WMDC 3 8 16 0000_007D
WMDC 3 9 16 0000_007D
WMDC 3 10 16 0000_007D
WMDC 3 11 16 0000_007D
WMDC 3 12 16 0000_007D
WMDC 3 13 16 0000_007D
WMDC 3 14 16 0000_007D
WMDC 3 15 16 0000_007D
WMDC 3 16 16 0000_007D
WMDC 3 17 16 0000_007D
WMDC 3 18 16 0000_007D
WMDC 3 19 16 0000_007D
WMDC 3 20 16 0000_007D
WMDC 3 21 16 0000_007D
WMDC 3 22 16 0000_007D
WMDC 3 23 16 0000_007D
WMDC 3 24 16 0000_007D
WMDC 3 25 16 0000_007D
WMDC 3 26 16 0000_007D
WMDC 3 27 16 0000_007D
WMDC 3 28 16 0000_007D
WMDC 3 29 16 0000_007D
WMDC 3 30 16 0000_007D
WMDC 3 31 16 0000_007D
COMM
WMDC 3 0 17 0000_FF06
WMDC 3 1 17 0000_FF06
WMDC 3 2 17 0000_FF06
WMDC 3 3 17 0000_FF06
WMDC 3 4 17 0000_FF06
WMDC 3 5 17 0000_FF06
WMDC 3 6 17 0000_FF06
WMDC 3 7 17 0000_FF06
WMDC 3 8 17 0000_FF06
WMDC 3 9 17 0000_FF06
WMDC 3 10 17 0000_FF06
WMDC 3 11 17 0000_FF06
WMDC 3 12 17 0000_FF06
WMDC 3 13 17 0000_FF06
WMDC 3 14 17 0000_FF06
WMDC 3 15 17 0000_FF06
WMDC 3 16 17 0000_FF06
WMDC 3 17 17 0000_FF06
WMDC 3 18 17 0000_FF06
WMDC 3 19 17 0000_FF06
WMDC 3 20 17 0000_FF06
WMDC 3 21 17 0000_FF06
WMDC 3 22 17 0000_FF06
WMDC 3 23 17 0000_FF06
WMDC 3 24 17 0000_FF06
WMDC 3 25 17 0000_FF06
WMDC 3 26 17 0000_FF06
WMDC 3 27 17 0000_FF06
WMDC 3 28 17 0000_FF06
WMDC 3 29 17 0000_FF06
WMDC 3 30 17 0000_FF06
WMDC 3 31 17 0000_FF06
COMM
WMDC 3 0 18 0000_007D
WMDC 3 1 18 0000_007D
WMDC 3 2 18 0000_007D
WMDC 3 3 18 0000_007D
WMDC 3 4 18 0000_007D
WMDC 3 5 18 0000_007D
WMDC 3 6 18 0000_007D
WMDC 3 7 18 0000_007D
WMDC 3 8 18 0000_007D
WMDC 3 9 18 0000_007D
WMDC 3 10 18 0000_007D
WMDC 3 11 18 0000_007D
WMDC 3 12 18 0000_007D
WMDC 3 13 18 0000_007D
WMDC 3 14 18 0000_007D
WMDC 3 15 18 0000_007D
WMDC 3 16 18 0000_007D
WMDC 3 17 18 0000_007D
WMDC 3 18 18 0000_007D
WMDC 3 19 18 0000_007D
WMDC 3 20 18 0000_007D
WMDC 3 21 18 0000_007D
WMDC 3 22 18 0000_007D
WMDC 3 23 18 0000_007D
WMDC 3 24 18 0000_007D
WMDC 3 25 18 0000_007D
WMDC 3 26 18 0000_007D
WMDC 3 27 18 0000_007D
WMDC 3 28 18 0000_007D
WMDC 3 29 18 0000_007D
WMDC 3 30 18 0000_007D
WMDC 3 31 18 0000_007D
COMM
WMDC 3 0 19 0000_FF06
WMDC 3 1 19 0000_FF06
WMDC 3 2 19 0000_FF06
WMDC 3 3 19 0000_FF06
WMDC 3 4 19 0000_FF06
WMDC 3 5 19 0000_FF06
WMDC 3 6 19 0000_FF06
WMDC 3 7 19 0000_FF06
WMDC 3 8 19 0000_FF06
WMDC 3 9 19 0000_FF06
WMDC 3 10 19 0000_FF06
WMDC 3 11 19 0000_FF06
WMDC 3 12 19 0000_FF06
WMDC 3 13 19 0000_FF06
WMDC 3 14 19 0000_FF06
WMDC 3 15 19 0000_FF06
WMDC 3 16 19 0000_FF06
WMDC 3 17 19 0000_FF06
WMDC 3 18 19 0000_FF06
WMDC 3 19 19 0000_FF06
WMDC 3 20 19 0000_FF06
WMDC 3 21 19 0000_FF06
WMDC 3 22 19 0000_FF06
WMDC 3 23 19 0000_FF06
WMDC 3 24 19 0000_FF06
WMDC 3 25 19 0000_FF06
WMDC 3 26 19 0000_FF06
WMDC 3 27 19 0000_FF06
WMDC 3 28 19 0000_FF06
WMDC 3 29 19 0000_FF06
WMDC 3 30 19 0000_FF06
WMDC 3 31 19 0000_FF06
COMM
WMDC 3 0 20 0000_FF45
WMDC 3 1 20 0000_FF45
WMDC 3 2 20 0000_FF45
WMDC 3 3 20 0000_FF45
WMDC 3 4 20 0000_FF45
WMDC 3 5 20 0000_FF45
WMDC 3 6 20 0000_FF45
WMDC 3 7 20 0000_FF45
WMDC 3 8 20 0000_FF45
WMDC 3 9 20 0000_FF45
WMDC 3 10 20 0000_FF45
WMDC 3 11 20 0000_FF45
WMDC 3 12 20 0000_FF45
WMDC 3 13 20 0000_FF45
WMDC 3 14 20 0000_FF45
WMDC 3 15 20 0000_FF45
WMDC 3 16 20 0000_FF45
WMDC 3 17 20 0000_FF45
WMDC 3 18 20 0000_FF45
WMDC 3 19 20 0000_FF45
WMDC 3 20 20 0000_FF45
WMDC 3 21 20 0000_FF45
WMDC 3 22 20 0000_FF45
WMDC 3 23 20 0000_FF45
WMDC 3 24 20 0000_FF45
WMDC 3 25 20 0000_FF45
WMDC 3 26 20 0000_FF45
WMDC 3 27 20 0000_FF45
WMDC 3 28 20 0000_FF45
WMDC 3 29 20 0000_FF45
WMDC 3 30 20 0000_FF45
WMDC 3 31 20 0000_FF45
COMM
WMDC 3 0 21 0000_FFD3
WMDC 3 1 21 0000_FFD3
WMDC 3 2 21 0000_FFD3
WMDC 3 3 21 0000_FFD3
WMDC 3 4 21 0000_FFD3
WMDC 3 5 21 0000_FFD3
WMDC 3 6 21 0000_FFD3
WMDC 3 7 21 0000_FFD3
WMDC 3 8 21 0000_FFD3
WMDC 3 9 21 0000_FFD3
WMDC 3 10 21 0000_FFD3
WMDC 3 11 21 0000_FFD3
WMDC 3 12 21 0000_FFD3
WMDC 3 13 21 0000_FFD3
WMDC 3 14 21 0000_FFD3
WMDC 3 15 21 0000_FFD3
WMDC 3 16 21 0000_FFD3
WMDC 3 17 21 0000_FFD3
WMDC 3 18 21 0000_FFD3
WMDC 3 19 21 0000_FFD3
WMDC 3 20 21 0000_FFD3
WMDC 3 21 21 0000_FFD3
WMDC 3 22 21 0000_FFD3
WMDC 3 23 21 0000_FFD3
WMDC 3 24 21 0000_FFD3
WMDC 3 25 21 0000_FFD3
WMDC 3 26 21 0000_FFD3
WMDC 3 27 21 0000_FFD3
WMDC 3 28 21 0000_FFD3
WMDC 3 29 21 0000_FFD3
WMDC 3 30 21 0000_FFD3
WMDC 3 31 21 0000_FFD3
COMM
WMDC 3 0 22 0000_FFA4
WMDC 3 1 22 0000_FFA4
WMDC 3 2 22 0000_FFA4
WMDC 3 3 22 0000_FFA4
WMDC 3 4 22 0000_FFA4
WMDC 3 5 22 0000_FFA4
WMDC 3 6 22 0000_FFA4
WMDC 3 7 22 0000_FFA4
WMDC 3 8 22 0000_FFA4
WMDC 3 9 22 0000_FFA4
WMDC 3 10 22 0000_FFA4
WMDC 3 11 22 0000_FFA4
WMDC 3 12 22 0000_FFA4
WMDC 3 13 22 0000_FFA4
WMDC 3 14 22 0000_FFA4
WMDC 3 15 22 0000_FFA4
WMDC 3 16 22 0000_FFA4
WMDC 3 17 22 0000_FFA4
WMDC 3 18 22 0000_FFA4
WMDC 3 19 22 0000_FFA4
WMDC 3 20 22 0000_FFA4
WMDC 3 21 22 0000_FFA4
WMDC 3 22 22 0000_FFA4
WMDC 3 23 22 0000_FFA4
WMDC 3 24 22 0000_FFA4
WMDC 3 25 22 0000_FFA4
WMDC 3 26 22 0000_FFA4
WMDC 3 27 22 0000_FFA4
WMDC 3 28 22 0000_FFA4
WMDC 3 29 22 0000_FFA4
WMDC 3 30 22 0000_FFA4
WMDC 3 31 22 0000_FFA4
COMM
WMDC 3 0 23 0000_FF8C
WMDC 3 1 23 0000_FF8C
WMDC 3 2 23 0000_FF8C
WMDC 3 3 23 0000_FF8C
WMDC 3 4 23 0000_FF8C
WMDC 3 5 23 0000_FF8C
WMDC 3 6 23 0000_FF8C
WMDC 3 7 23 0000_FF8C
WMDC 3 8 23 0000_FF8C
WMDC 3 9 23 0000_FF8C
WMDC 3 10 23 0000_FF8C
WMDC 3 11 23 0000_FF8C
WMDC 3 12 23 0000_FF8C
WMDC 3 13 23 0000_FF8C
WMDC 3 14 23 0000_FF8C
WMDC 3 15 23 0000_FF8C
WMDC 3 16 23 0000_FF8C
WMDC 3 17 23 0000_FF8C
WMDC 3 18 23 0000_FF8C
WMDC 3 19 23 0000_FF8C
WMDC 3 20 23 0000_FF8C
WMDC 3 21 23 0000_FF8C
WMDC 3 22 23 0000_FF8C
WMDC 3 23 23 0000_FF8C
WMDC 3 24 23 0000_FF8C
WMDC 3 25 23 0000_FF8C
WMDC 3 26 23 0000_FF8C
WMDC 3 27 23 0000_FF8C
WMDC 3 28 23 0000_FF8C
WMDC 3 29 23 0000_FF8C
WMDC 3 30 23 0000_FF8C
WMDC 3 31 23 0000_FF8C
COMM
WMDC 3 0 24 0000_007D
WMDC 3 1 24 0000_007D
WMDC 3 2 24 0000_007D
WMDC 3 3 24 0000_007D
WMDC 3 4 24 0000_007D
WMDC 3 5 24 0000_007D
WMDC 3 6 24 0000_007D
WMDC 3 7 24 0000_007D
WMDC 3 8 24 0000_007D
WMDC 3 9 24 0000_007D
WMDC 3 10 24 0000_007D
WMDC 3 11 24 0000_007D
WMDC 3 12 24 0000_007D
WMDC 3 13 24 0000_007D
WMDC 3 14 24 0000_007D
WMDC 3 15 24 0000_007D
WMDC 3 16 24 0000_007D
WMDC 3 17 24 0000_007D
WMDC 3 18 24 0000_007D
WMDC 3 19 24 0000_007D
WMDC 3 20 24 0000_007D
WMDC 3 21 24 0000_007D
WMDC 3 22 24 0000_007D
WMDC 3 23 24 0000_007D
WMDC 3 24 24 0000_007D
WMDC 3 25 24 0000_007D
WMDC 3 26 24 0000_007D
WMDC 3 27 24 0000_007D
WMDC 3 28 24 0000_007D
WMDC 3 29 24 0000_007D
WMDC 3 30 24 0000_007D
WMDC 3 31 24 0000_007D
COMM
WMDC 3 0 25 0000_FF06
WMDC 3 1 25 0000_FF06
WMDC 3 2 25 0000_FF06
WMDC 3 3 25 0000_FF06
WMDC 3 4 25 0000_FF06
WMDC 3 5 25 0000_FF06
WMDC 3 6 25 0000_FF06
WMDC 3 7 25 0000_FF06
WMDC 3 8 25 0000_FF06
WMDC 3 9 25 0000_FF06
WMDC 3 10 25 0000_FF06
WMDC 3 11 25 0000_FF06
WMDC 3 12 25 0000_FF06
WMDC 3 13 25 0000_FF06
WMDC 3 14 25 0000_FF06
WMDC 3 15 25 0000_FF06
WMDC 3 16 25 0000_FF06
WMDC 3 17 25 0000_FF06
WMDC 3 18 25 0000_FF06
WMDC 3 19 25 0000_FF06
WMDC 3 20 25 0000_FF06
WMDC 3 21 25 0000_FF06
WMDC 3 22 25 0000_FF06
WMDC 3 23 25 0000_FF06
WMDC 3 24 25 0000_FF06
WMDC 3 25 25 0000_FF06
WMDC 3 26 25 0000_FF06
WMDC 3 27 25 0000_FF06
WMDC 3 28 25 0000_FF06
WMDC 3 29 25 0000_FF06
WMDC 3 30 25 0000_FF06
WMDC 3 31 25 0000_FF06
COMM
WMDC 3 0 26 0000_007D
WMDC 3 1 26 0000_007D
WMDC 3 2 26 0000_007D
WMDC 3 3 26 0000_007D
WMDC 3 4 26 0000_007D
WMDC 3 5 26 0000_007D
WMDC 3 6 26 0000_007D
WMDC 3 7 26 0000_007D
WMDC 3 8 26 0000_007D
WMDC 3 9 26 0000_007D
WMDC 3 10 26 0000_007D
WMDC 3 11 26 0000_007D
WMDC 3 12 26 0000_007D
WMDC 3 13 26 0000_007D
WMDC 3 14 26 0000_007D
WMDC 3 15 26 0000_007D
WMDC 3 16 26 0000_007D
WMDC 3 17 26 0000_007D
WMDC 3 18 26 0000_007D
WMDC 3 19 26 0000_007D
WMDC 3 20 26 0000_007D
WMDC 3 21 26 0000_007D
WMDC 3 22 26 0000_007D
WMDC 3 23 26 0000_007D
WMDC 3 24 26 0000_007D
WMDC 3 25 26 0000_007D
WMDC 3 26 26 0000_007D
WMDC 3 27 26 0000_007D
WMDC 3 28 26 0000_007D
WMDC 3 29 26 0000_007D
WMDC 3 30 26 0000_007D
WMDC 3 31 26 0000_007D
COMM
WMDC 3 0 27 0000_FF06
WMDC 3 1 27 0000_FF06
WMDC 3 2 27 0000_FF06
WMDC 3 3 27 0000_FF06
WMDC 3 4 27 0000_FF06
WMDC 3 5 27 0000_FF06
WMDC 3 6 27 0000_FF06
WMDC 3 7 27 0000_FF06
WMDC 3 8 27 0000_FF06
WMDC 3 9 27 0000_FF06
WMDC 3 10 27 0000_FF06
WMDC 3 11 27 0000_FF06
WMDC 3 12 27 0000_FF06
WMDC 3 13 27 0000_FF06
WMDC 3 14 27 0000_FF06
WMDC 3 15 27 0000_FF06
WMDC 3 16 27 0000_FF06
WMDC 3 17 27 0000_FF06
WMDC 3 18 27 0000_FF06
WMDC 3 19 27 0000_FF06
WMDC 3 20 27 0000_FF06
WMDC 3 21 27 0000_FF06
WMDC 3 22 27 0000_FF06
WMDC 3 23 27 0000_FF06
WMDC 3 24 27 0000_FF06
WMDC 3 25 27 0000_FF06
WMDC 3 26 27 0000_FF06
WMDC 3 27 27 0000_FF06
WMDC 3 28 27 0000_FF06
WMDC 3 29 27 0000_FF06
WMDC 3 30 27 0000_FF06
WMDC 3 31 27 0000_FF06
COMM
WMDC 3 0 28 0000_FF45
WMDC 3 1 28 0000_FF45
WMDC 3 2 28 0000_FF45
WMDC 3 3 28 0000_FF45
WMDC 3 4 28 0000_FF45
WMDC 3 5 28 0000_FF45
WMDC 3 6 28 0000_FF45
WMDC 3 7 28 0000_FF45
WMDC 3 8 28 0000_FF45
WMDC 3 9 28 0000_FF45
WMDC 3 10 28 0000_FF45
WMDC 3 11 28 0000_FF45
WMDC 3 12 28 0000_FF45
WMDC 3 13 28 0000_FF45
WMDC 3 14 28 0000_FF45
WMDC 3 15 28 0000_FF45
WMDC 3 16 28 0000_FF45
WMDC 3 17 28 0000_FF45
WMDC 3 18 28 0000_FF45
WMDC 3 19 28 0000_FF45
WMDC 3 20 28 0000_FF45
WMDC 3 21 28 0000_FF45
WMDC 3 22 28 0000_FF45
WMDC 3 23 28 0000_FF45
WMDC 3 24 28 0000_FF45
WMDC 3 25 28 0000_FF45
WMDC 3 26 28 0000_FF45
WMDC 3 27 28 0000_FF45
WMDC 3 28 28 0000_FF45
WMDC 3 29 28 0000_FF45
WMDC 3 30 28 0000_FF45
WMDC 3 31 28 0000_FF45
COMM
WMDC 3 0 29 0000_FFD3
WMDC 3 1 29 0000_FFD3
WMDC 3 2 29 0000_FFD3
WMDC 3 3 29 0000_FFD3
WMDC 3 4 29 0000_FFD3
WMDC 3 5 29 0000_FFD3
WMDC 3 6 29 0000_FFD3
WMDC 3 7 29 0000_FFD3
WMDC 3 8 29 0000_FFD3
WMDC 3 9 29 0000_FFD3
WMDC 3 10 29 0000_FFD3
WMDC 3 11 29 0000_FFD3
WMDC 3 12 29 0000_FFD3
WMDC 3 13 29 0000_FFD3
WMDC 3 14 29 0000_FFD3
WMDC 3 15 29 0000_FFD3
WMDC 3 16 29 0000_FFD3
WMDC 3 17 29 0000_FFD3
WMDC 3 18 29 0000_FFD3
WMDC 3 19 29 0000_FFD3
WMDC 3 20 29 0000_FFD3
WMDC 3 21 29 0000_FFD3
WMDC 3 22 29 0000_FFD3
WMDC 3 23 29 0000_FFD3
WMDC 3 24 29 0000_FFD3
WMDC 3 25 29 0000_FFD3
WMDC 3 26 29 0000_FFD3
WMDC 3 27 29 0000_FFD3
WMDC 3 28 29 0000_FFD3
WMDC 3 29 29 0000_FFD3
WMDC 3 30 29 0000_FFD3
WMDC 3 31 29 0000_FFD3
COMM
WMDC 3 0 30 0000_FFA4
WMDC 3 1 30 0000_FFA4
WMDC 3 2 30 0000_FFA4
WMDC 3 3 30 0000_FFA4
WMDC 3 4 30 0000_FFA4
WMDC 3 5 30 0000_FFA4
WMDC 3 6 30 0000_FFA4
WMDC 3 7 30 0000_FFA4
WMDC 3 8 30 0000_FFA4
WMDC 3 9 30 0000_FFA4
WMDC 3 10 30 0000_FFA4
WMDC 3 11 30 0000_FFA4
WMDC 3 12 30 0000_FFA4
WMDC 3 13 30 0000_FFA4
WMDC 3 14 30 0000_FFA4
WMDC 3 15 30 0000_FFA4
WMDC 3 16 30 0000_FFA4
WMDC 3 17 30 0000_FFA4
WMDC 3 18 30 0000_FFA4
WMDC 3 19 30 0000_FFA4
WMDC 3 20 30 0000_FFA4
WMDC 3 21 30 0000_FFA4
WMDC 3 22 30 0000_FFA4
WMDC 3 23 30 0000_FFA4
WMDC 3 24 30 0000_FFA4
WMDC 3 25 30 0000_FFA4
WMDC 3 26 30 0000_FFA4
WMDC 3 27 30 0000_FFA4
WMDC 3 28 30 0000_FFA4
WMDC 3 29 30 0000_FFA4
WMDC 3 30 30 0000_FFA4
WMDC 3 31 30 0000_FFA4
COMM
WMDC 3 0 31 0000_FF8C
WMDC 3 1 31 0000_FF8C
WMDC 3 2 31 0000_FF8C
WMDC 3 3 31 0000_FF8C
WMDC 3 4 31 0000_FF8C
WMDC 3 5 31 0000_FF8C
WMDC 3 6 31 0000_FF8C
WMDC 3 7 31 0000_FF8C
WMDC 3 8 31 0000_FF8C
WMDC 3 9 31 0000_FF8C
WMDC 3 10 31 0000_FF8C
WMDC 3 11 31 0000_FF8C
WMDC 3 12 31 0000_FF8C
WMDC 3 13 31 0000_FF8C
WMDC 3 14 31 0000_FF8C
WMDC 3 15 31 0000_FF8C
WMDC 3 16 31 0000_FF8C
WMDC 3 17 31 0000_FF8C
WMDC 3 18 31 0000_FF8C
WMDC 3 19 31 0000_FF8C
WMDC 3 20 31 0000_FF8C
WMDC 3 21 31 0000_FF8C
WMDC 3 22 31 0000_FF8C
WMDC 3 23 31 0000_FF8C
WMDC 3 24 31 0000_FF8C
WMDC 3 25 31 0000_FF8C
WMDC 3 26 31 0000_FF8C
WMDC 3 27 31 0000_FF8C
WMDC 3 28 31 0000_FF8C
WMDC 3 29 31 0000_FF8C
WMDC 3 30 31 0000_FF8C
WMDC 3 31 31 0000_FF8C
COMM
WMDC 3 0 32 0000_007D
WMDC 3 1 32 0000_007D
WMDC 3 2 32 0000_007D
WMDC 3 3 32 0000_007D
WMDC 3 4 32 0000_007D
WMDC 3 5 32 0000_007D
WMDC 3 6 32 0000_007D
WMDC 3 7 32 0000_007D
WMDC 3 8 32 0000_007D
WMDC 3 9 32 0000_007D
WMDC 3 10 32 0000_007D
WMDC 3 11 32 0000_007D
WMDC 3 12 32 0000_007D
WMDC 3 13 32 0000_007D
WMDC 3 14 32 0000_007D
WMDC 3 15 32 0000_007D
WMDC 3 16 32 0000_007D
WMDC 3 17 32 0000_007D
WMDC 3 18 32 0000_007D
WMDC 3 19 32 0000_007D
WMDC 3 20 32 0000_007D
WMDC 3 21 32 0000_007D
WMDC 3 22 32 0000_007D
WMDC 3 23 32 0000_007D
WMDC 3 24 32 0000_007D
WMDC 3 25 32 0000_007D
WMDC 3 26 32 0000_007D
WMDC 3 27 32 0000_007D
WMDC 3 28 32 0000_007D
WMDC 3 29 32 0000_007D
WMDC 3 30 32 0000_007D
WMDC 3 31 32 0000_007D
COMM
WMDC 3 0 33 0000_FF06
WMDC 3 1 33 0000_FF06
WMDC 3 2 33 0000_FF06
WMDC 3 3 33 0000_FF06
WMDC 3 4 33 0000_FF06
WMDC 3 5 33 0000_FF06
WMDC 3 6 33 0000_FF06
WMDC 3 7 33 0000_FF06
WMDC 3 8 33 0000_FF06
WMDC 3 9 33 0000_FF06
WMDC 3 10 33 0000_FF06
WMDC 3 11 33 0000_FF06
WMDC 3 12 33 0000_FF06
WMDC 3 13 33 0000_FF06
WMDC 3 14 33 0000_FF06
WMDC 3 15 33 0000_FF06
WMDC 3 16 33 0000_FF06
WMDC 3 17 33 0000_FF06
WMDC 3 18 33 0000_FF06
WMDC 3 19 33 0000_FF06
WMDC 3 20 33 0000_FF06
WMDC 3 21 33 0000_FF06
WMDC 3 22 33 0000_FF06
WMDC 3 23 33 0000_FF06
WMDC 3 24 33 0000_FF06
WMDC 3 25 33 0000_FF06
WMDC 3 26 33 0000_FF06
WMDC 3 27 33 0000_FF06
WMDC 3 28 33 0000_FF06
WMDC 3 29 33 0000_FF06
WMDC 3 30 33 0000_FF06
WMDC 3 31 33 0000_FF06
COMM
COMM ==============================================================================================
COMM  Activate SQUID MUX output of all columns
COMM ----------------------------------------------------------------------------------------------
WCMD W-MUX_SQ_FB_ON_OFF-1111 W
COMM
COMM ==============================================================================================
COMM   Configure Relock delay
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_DELAY-0003 W
WCMD W-C1_RELOCK_DELAY-0003 W
WCMD W-C2_RELOCK_DELAY-0003 W
WCMD W-C3_RELOCK_DELAY-0003 W
COMM
COMM ==============================================================================================
COMM   Start DELOCK_FLAG register test
COMM ----------------------------------------------------------------------------------------------
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG content at start
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check error return: write on read only register
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-DFFF W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(33)-0000 W
WCMD R-C0_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 33 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 33 0000_FF06
WMDC 0 1 33 0000_FF06
WMDC 0 2 33 0000_FF06
WMDC 0 3 33 0000_FF06
WMDC 0 4 33 0000_FF06
WMDC 0 5 33 0000_FF06
WMDC 0 6 33 0000_FF06
WMDC 0 7 33 0000_FF06
WMDC 0 8 33 0000_FF06
WMDC 0 9 33 0000_FF06
WMDC 0 10 33 0000_FF06
WMDC 0 11 33 0000_FF06
WMDC 0 12 33 0000_FF06
WMDC 0 13 33 0000_FF06
WMDC 0 14 33 0000_FF06
WMDC 0 15 33 0000_FF06
WMDC 0 16 33 0000_FF06
WMDC 0 17 33 0000_FF06
WMDC 0 18 33 0000_FF06
WMDC 0 19 33 0000_FF06
WMDC 0 20 33 0000_FF06
WMDC 0 21 33 0000_FF06
WMDC 0 22 33 0000_FF06
WMDC 0 23 33 0000_FF06
WMDC 0 24 33 0000_FF06
WMDC 0 25 33 0000_FF06
WMDC 0 26 33 0000_FF06
WMDC 0 27 33 0000_FF06
WMDC 0 28 33 0000_FF06
WMDC 0 29 33 0000_FF06
WMDC 0 30 33 0000_FF06
WMDC 0 31 33 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 0 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 0 0000_01F6
WMDC 0 1 0 0000_01FE
WMDC 0 2 0 0000_0205
WMDC 0 3 0 0000_7FFF
WMDC 0 4 0 0000_7FFF
WMDC 0 5 0 0000_7FFF
WMDC 0 6 0 0000_7FFF
WMDC 0 7 0 0000_7FFF
WMDC 0 8 0 0000_7FFF
WMDC 0 9 0 0000_7FFF
WMDC 0 10 0 0000_7FFF
WMDC 0 11 0 0000_7FFF
WMDC 0 12 0 0000_7FFF
WMDC 0 13 0 0000_7FFF
WMDC 0 14 0 0000_7FFF
WMDC 0 15 0 0000_7FFF
WMDC 0 16 0 0000_7FFF
WMDC 0 17 0 0000_7FFF
WMDC 0 18 0 0000_7FFF
WMDC 0 19 0 0000_7FFF
WMDC 0 20 0 0000_7FFF
WMDC 0 21 0 0000_7FFF
WMDC 0 22 0 0000_7FFF
WMDC 0 23 0 0000_7FFF
WMDC 0 24 0 0000_7FFF
WMDC 0 25 0 0000_7FFF
WMDC 0 26 0 0000_7FFF
WMDC 0 27 0 0000_7FFF
WMDC 0 28 0 0000_7FFF
WMDC 0 29 0 0000_7FFF
WMDC 0 30 0 0000_7FFF
WMDC 0 31 0 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 0 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(0)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(0)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(0)-0000 W
WCMD R-C0_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(0)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(0)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(0)-0001 W
WCMD R-C0_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(0)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 0 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 0 0000_007D
WMDC 0 1 0 0000_007D
WMDC 0 2 0 0000_007D
WMDC 0 3 0 0000_007D
WMDC 0 4 0 0000_007D
WMDC 0 5 0 0000_007D
WMDC 0 6 0 0000_007D
WMDC 0 7 0 0000_007D
WMDC 0 8 0 0000_007D
WMDC 0 9 0 0000_007D
WMDC 0 10 0 0000_007D
WMDC 0 11 0 0000_007D
WMDC 0 12 0 0000_007D
WMDC 0 13 0 0000_007D
WMDC 0 14 0 0000_007D
WMDC 0 15 0 0000_007D
WMDC 0 16 0 0000_007D
WMDC 0 17 0 0000_007D
WMDC 0 18 0 0000_007D
WMDC 0 19 0 0000_007D
WMDC 0 20 0 0000_007D
WMDC 0 21 0 0000_007D
WMDC 0 22 0 0000_007D
WMDC 0 23 0 0000_007D
WMDC 0 24 0 0000_007D
WMDC 0 25 0 0000_007D
WMDC 0 26 0 0000_007D
WMDC 0 27 0 0000_007D
WMDC 0 28 0 0000_007D
WMDC 0 29 0 0000_007D
WMDC 0 30 0 0000_007D
WMDC 0 31 0 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 1 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 1 0000_FB97
WMDC 0 1 1 0000_F992
WMDC 0 2 1 0000_F785
WMDC 0 3 1 0000_8000
WMDC 0 4 1 0000_8000
WMDC 0 5 1 0000_8000
WMDC 0 6 1 0000_8000
WMDC 0 7 1 0000_8000
WMDC 0 8 1 0000_8000
WMDC 0 9 1 0000_8000
WMDC 0 10 1 0000_8000
WMDC 0 11 1 0000_8000
WMDC 0 12 1 0000_8000
WMDC 0 13 1 0000_8000
WMDC 0 14 1 0000_8000
WMDC 0 15 1 0000_8000
WMDC 0 16 1 0000_8000
WMDC 0 17 1 0000_8000
WMDC 0 18 1 0000_8000
WMDC 0 19 1 0000_8000
WMDC 0 20 1 0000_8000
WMDC 0 21 1 0000_8000
WMDC 0 22 1 0000_8000
WMDC 0 23 1 0000_8000
WMDC 0 24 1 0000_8000
WMDC 0 25 1 0000_8000
WMDC 0 26 1 0000_8000
WMDC 0 27 1 0000_8000
WMDC 0 28 1 0000_8000
WMDC 0 29 1 0000_8000
WMDC 0 30 1 0000_8000
WMDC 0 31 1 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 0 in open loop mode and pixel 1 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(0)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(1)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(1)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(1)-0000 W
WCMD R-C0_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(1)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(1)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(1)-0001 W
WCMD R-C0_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(1)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 1 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 1 0000_FF06
WMDC 0 1 1 0000_FF06
WMDC 0 2 1 0000_FF06
WMDC 0 3 1 0000_FF06
WMDC 0 4 1 0000_FF06
WMDC 0 5 1 0000_FF06
WMDC 0 6 1 0000_FF06
WMDC 0 7 1 0000_FF06
WMDC 0 8 1 0000_FF06
WMDC 0 9 1 0000_FF06
WMDC 0 10 1 0000_FF06
WMDC 0 11 1 0000_FF06
WMDC 0 12 1 0000_FF06
WMDC 0 13 1 0000_FF06
WMDC 0 14 1 0000_FF06
WMDC 0 15 1 0000_FF06
WMDC 0 16 1 0000_FF06
WMDC 0 17 1 0000_FF06
WMDC 0 18 1 0000_FF06
WMDC 0 19 1 0000_FF06
WMDC 0 20 1 0000_FF06
WMDC 0 21 1 0000_FF06
WMDC 0 22 1 0000_FF06
WMDC 0 23 1 0000_FF06
WMDC 0 24 1 0000_FF06
WMDC 0 25 1 0000_FF06
WMDC 0 26 1 0000_FF06
WMDC 0 27 1 0000_FF06
WMDC 0 28 1 0000_FF06
WMDC 0 29 1 0000_FF06
WMDC 0 30 1 0000_FF06
WMDC 0 31 1 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 2 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 2 0000_01F6
WMDC 0 1 2 0000_01FE
WMDC 0 2 2 0000_0205
WMDC 0 3 2 0000_7FFF
WMDC 0 4 2 0000_7FFF
WMDC 0 5 2 0000_7FFF
WMDC 0 6 2 0000_7FFF
WMDC 0 7 2 0000_7FFF
WMDC 0 8 2 0000_7FFF
WMDC 0 9 2 0000_7FFF
WMDC 0 10 2 0000_7FFF
WMDC 0 11 2 0000_7FFF
WMDC 0 12 2 0000_7FFF
WMDC 0 13 2 0000_7FFF
WMDC 0 14 2 0000_7FFF
WMDC 0 15 2 0000_7FFF
WMDC 0 16 2 0000_7FFF
WMDC 0 17 2 0000_7FFF
WMDC 0 18 2 0000_7FFF
WMDC 0 19 2 0000_7FFF
WMDC 0 20 2 0000_7FFF
WMDC 0 21 2 0000_7FFF
WMDC 0 22 2 0000_7FFF
WMDC 0 23 2 0000_7FFF
WMDC 0 24 2 0000_7FFF
WMDC 0 25 2 0000_7FFF
WMDC 0 26 2 0000_7FFF
WMDC 0 27 2 0000_7FFF
WMDC 0 28 2 0000_7FFF
WMDC 0 29 2 0000_7FFF
WMDC 0 30 2 0000_7FFF
WMDC 0 31 2 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 1 in open loop mode and pixel 2 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(1)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(2)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(2)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(2)-0000 W
WCMD R-C0_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(2)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(2)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(2)-0001 W
WCMD R-C0_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(2)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 2 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 2 0000_007D
WMDC 0 1 2 0000_007D
WMDC 0 2 2 0000_007D
WMDC 0 3 2 0000_007D
WMDC 0 4 2 0000_007D
WMDC 0 5 2 0000_007D
WMDC 0 6 2 0000_007D
WMDC 0 7 2 0000_007D
WMDC 0 8 2 0000_007D
WMDC 0 9 2 0000_007D
WMDC 0 10 2 0000_007D
WMDC 0 11 2 0000_007D
WMDC 0 12 2 0000_007D
WMDC 0 13 2 0000_007D
WMDC 0 14 2 0000_007D
WMDC 0 15 2 0000_007D
WMDC 0 16 2 0000_007D
WMDC 0 17 2 0000_007D
WMDC 0 18 2 0000_007D
WMDC 0 19 2 0000_007D
WMDC 0 20 2 0000_007D
WMDC 0 21 2 0000_007D
WMDC 0 22 2 0000_007D
WMDC 0 23 2 0000_007D
WMDC 0 24 2 0000_007D
WMDC 0 25 2 0000_007D
WMDC 0 26 2 0000_007D
WMDC 0 27 2 0000_007D
WMDC 0 28 2 0000_007D
WMDC 0 29 2 0000_007D
WMDC 0 30 2 0000_007D
WMDC 0 31 2 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 3 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 3 0000_FB97
WMDC 0 1 3 0000_F992
WMDC 0 2 3 0000_F785
WMDC 0 3 3 0000_8000
WMDC 0 4 3 0000_8000
WMDC 0 5 3 0000_8000
WMDC 0 6 3 0000_8000
WMDC 0 7 3 0000_8000
WMDC 0 8 3 0000_8000
WMDC 0 9 3 0000_8000
WMDC 0 10 3 0000_8000
WMDC 0 11 3 0000_8000
WMDC 0 12 3 0000_8000
WMDC 0 13 3 0000_8000
WMDC 0 14 3 0000_8000
WMDC 0 15 3 0000_8000
WMDC 0 16 3 0000_8000
WMDC 0 17 3 0000_8000
WMDC 0 18 3 0000_8000
WMDC 0 19 3 0000_8000
WMDC 0 20 3 0000_8000
WMDC 0 21 3 0000_8000
WMDC 0 22 3 0000_8000
WMDC 0 23 3 0000_8000
WMDC 0 24 3 0000_8000
WMDC 0 25 3 0000_8000
WMDC 0 26 3 0000_8000
WMDC 0 27 3 0000_8000
WMDC 0 28 3 0000_8000
WMDC 0 29 3 0000_8000
WMDC 0 30 3 0000_8000
WMDC 0 31 3 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 2 in open loop mode and pixel 3 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(2)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(3)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(3)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(3)-0000 W
WCMD R-C0_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(3)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(3)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(3)-0001 W
WCMD R-C0_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(3)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 3 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 3 0000_FF06
WMDC 0 1 3 0000_FF06
WMDC 0 2 3 0000_FF06
WMDC 0 3 3 0000_FF06
WMDC 0 4 3 0000_FF06
WMDC 0 5 3 0000_FF06
WMDC 0 6 3 0000_FF06
WMDC 0 7 3 0000_FF06
WMDC 0 8 3 0000_FF06
WMDC 0 9 3 0000_FF06
WMDC 0 10 3 0000_FF06
WMDC 0 11 3 0000_FF06
WMDC 0 12 3 0000_FF06
WMDC 0 13 3 0000_FF06
WMDC 0 14 3 0000_FF06
WMDC 0 15 3 0000_FF06
WMDC 0 16 3 0000_FF06
WMDC 0 17 3 0000_FF06
WMDC 0 18 3 0000_FF06
WMDC 0 19 3 0000_FF06
WMDC 0 20 3 0000_FF06
WMDC 0 21 3 0000_FF06
WMDC 0 22 3 0000_FF06
WMDC 0 23 3 0000_FF06
WMDC 0 24 3 0000_FF06
WMDC 0 25 3 0000_FF06
WMDC 0 26 3 0000_FF06
WMDC 0 27 3 0000_FF06
WMDC 0 28 3 0000_FF06
WMDC 0 29 3 0000_FF06
WMDC 0 30 3 0000_FF06
WMDC 0 31 3 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 4 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 4 0000_FCD1
WMDC 0 1 4 0000_FBCA
WMDC 0 2 4 0000_FAC0
WMDC 0 3 4 0000_8000
WMDC 0 4 4 0000_8000
WMDC 0 5 4 0000_8000
WMDC 0 6 4 0000_8000
WMDC 0 7 4 0000_8000
WMDC 0 8 4 0000_8000
WMDC 0 9 4 0000_8000
WMDC 0 10 4 0000_8000
WMDC 0 11 4 0000_8000
WMDC 0 12 4 0000_8000
WMDC 0 13 4 0000_8000
WMDC 0 14 4 0000_8000
WMDC 0 15 4 0000_8000
WMDC 0 16 4 0000_8000
WMDC 0 17 4 0000_8000
WMDC 0 18 4 0000_8000
WMDC 0 19 4 0000_8000
WMDC 0 20 4 0000_8000
WMDC 0 21 4 0000_8000
WMDC 0 22 4 0000_8000
WMDC 0 23 4 0000_8000
WMDC 0 24 4 0000_8000
WMDC 0 25 4 0000_8000
WMDC 0 26 4 0000_8000
WMDC 0 27 4 0000_8000
WMDC 0 28 4 0000_8000
WMDC 0 29 4 0000_8000
WMDC 0 30 4 0000_8000
WMDC 0 31 4 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 3 in open loop mode and pixel 4 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(3)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(4)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(4)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(4)-0000 W
WCMD R-C0_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(4)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(4)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(4)-0001 W
WCMD R-C0_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(4)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 4 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 4 0000_FF45
WMDC 0 1 4 0000_FF45
WMDC 0 2 4 0000_FF45
WMDC 0 3 4 0000_FF45
WMDC 0 4 4 0000_FF45
WMDC 0 5 4 0000_FF45
WMDC 0 6 4 0000_FF45
WMDC 0 7 4 0000_FF45
WMDC 0 8 4 0000_FF45
WMDC 0 9 4 0000_FF45
WMDC 0 10 4 0000_FF45
WMDC 0 11 4 0000_FF45
WMDC 0 12 4 0000_FF45
WMDC 0 13 4 0000_FF45
WMDC 0 14 4 0000_FF45
WMDC 0 15 4 0000_FF45
WMDC 0 16 4 0000_FF45
WMDC 0 17 4 0000_FF45
WMDC 0 18 4 0000_FF45
WMDC 0 19 4 0000_FF45
WMDC 0 20 4 0000_FF45
WMDC 0 21 4 0000_FF45
WMDC 0 22 4 0000_FF45
WMDC 0 23 4 0000_FF45
WMDC 0 24 4 0000_FF45
WMDC 0 25 4 0000_FF45
WMDC 0 26 4 0000_FF45
WMDC 0 27 4 0000_FF45
WMDC 0 28 4 0000_FF45
WMDC 0 29 4 0000_FF45
WMDC 0 30 4 0000_FF45
WMDC 0 31 4 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 5 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0200 W
COMM
WMDC 0 0 5 0000_FEFD
WMDC 0 1 5 0000_FDC1
WMDC 0 2 5 0000_FC80
WMDC 0 3 5 0000_21A3
WMDC 0 4 5 0000_20EE
WMDC 0 5 5 0000_2036
WMDC 0 6 5 0000_1F7C
WMDC 0 7 5 0000_1EBE
WMDC 0 8 5 0000_21A3
WMDC 0 9 5 0000_20EE
WMDC 0 10 5 0000_2036
WMDC 0 11 5 0000_1F7C
WMDC 0 12 5 0000_1EBE
WMDC 0 13 5 0000_21A3
WMDC 0 14 5 0000_20EE
WMDC 0 15 5 0000_2036
WMDC 0 16 5 0000_1F7C
WMDC 0 17 5 0000_1EBE
WMDC 0 18 5 0000_21A3
WMDC 0 19 5 0000_20EE
WMDC 0 20 5 0000_2036
WMDC 0 21 5 0000_1F7C
WMDC 0 22 5 0000_1EBE
WMDC 0 23 5 0000_21A3
WMDC 0 24 5 0000_20EE
WMDC 0 25 5 0000_2036
WMDC 0 26 5 0000_1F7C
WMDC 0 27 5 0000_1EBE
WMDC 0 28 5 0000_21A3
WMDC 0 29 5 0000_20EE
WMDC 0 30 5 0000_2036
WMDC 0 31 5 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 4 in open loop mode and pixel 5 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(4)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(5)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(5)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(5)-0000 W
WCMD R-C0_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(5)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(5)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(5)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(5)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(5)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(5)-0002 W
WCMD R-C0_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(5)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 5 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 5 0000_FFD3
WMDC 0 1 5 0000_FFD3
WMDC 0 2 5 0000_FFD3
WMDC 0 3 5 0000_FFD3
WMDC 0 4 5 0000_FFD3
WMDC 0 5 5 0000_FFD3
WMDC 0 6 5 0000_FFD3
WMDC 0 7 5 0000_FFD3
WMDC 0 8 5 0000_FFD3
WMDC 0 9 5 0000_FFD3
WMDC 0 10 5 0000_FFD3
WMDC 0 11 5 0000_FFD3
WMDC 0 12 5 0000_FFD3
WMDC 0 13 5 0000_FFD3
WMDC 0 14 5 0000_FFD3
WMDC 0 15 5 0000_FFD3
WMDC 0 16 5 0000_FFD3
WMDC 0 17 5 0000_FFD3
WMDC 0 18 5 0000_FFD3
WMDC 0 19 5 0000_FFD3
WMDC 0 20 5 0000_FFD3
WMDC 0 21 5 0000_FFD3
WMDC 0 22 5 0000_FFD3
WMDC 0 23 5 0000_FFD3
WMDC 0 24 5 0000_FFD3
WMDC 0 25 5 0000_FFD3
WMDC 0 26 5 0000_FFD3
WMDC 0 27 5 0000_FFD3
WMDC 0 28 5 0000_FFD3
WMDC 0 29 5 0000_FFD3
WMDC 0 30 5 0000_FFD3
WMDC 0 31 5 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 6 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0500 W
COMM
WMDC 0 0 6 0000_FE5D
WMDC 0 1 6 0000_FD99
WMDC 0 2 6 0000_FCD2
WMDC 0 3 6 0000_D1A8
WMDC 0 4 6 0000_D035
WMDC 0 5 6 0000_CEBC
WMDC 0 6 6 0000_CD3D
WMDC 0 7 6 0000_CBB9
WMDC 0 8 6 0000_CA2F
WMDC 0 9 6 0000_D1A8
WMDC 0 10 6 0000_D035
WMDC 0 11 6 0000_CEBC
WMDC 0 12 6 0000_CD3D
WMDC 0 13 6 0000_CBB9
WMDC 0 14 6 0000_CA2F
WMDC 0 15 6 0000_D1A8
WMDC 0 16 6 0000_D035
WMDC 0 17 6 0000_CEBC
WMDC 0 18 6 0000_CD3D
WMDC 0 19 6 0000_CBB9
WMDC 0 20 6 0000_CA2F
WMDC 0 21 6 0000_D1A8
WMDC 0 22 6 0000_D035
WMDC 0 23 6 0000_CEBC
WMDC 0 24 6 0000_CD3D
WMDC 0 25 6 0000_CBB9
WMDC 0 26 6 0000_CA2F
WMDC 0 27 6 0000_D1A8
WMDC 0 28 6 0000_D035
WMDC 0 29 6 0000_CEBC
WMDC 0 30 6 0000_CD3D
WMDC 0 31 6 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 5 in open loop mode and pixel 6 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(5)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(6)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(6)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(6)-0000 W
WCMD R-C0_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(6)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(6)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(6)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(6)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(6)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(6)-0002 W
WCMD R-C0_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(6)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 6 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 6 0000_FFA4
WMDC 0 1 6 0000_FFA4
WMDC 0 2 6 0000_FFA4
WMDC 0 3 6 0000_FFA4
WMDC 0 4 6 0000_FFA4
WMDC 0 5 6 0000_FFA4
WMDC 0 6 6 0000_FFA4
WMDC 0 7 6 0000_FFA4
WMDC 0 8 6 0000_FFA4
WMDC 0 9 6 0000_FFA4
WMDC 0 10 6 0000_FFA4
WMDC 0 11 6 0000_FFA4
WMDC 0 12 6 0000_FFA4
WMDC 0 13 6 0000_FFA4
WMDC 0 14 6 0000_FFA4
WMDC 0 15 6 0000_FFA4
WMDC 0 16 6 0000_FFA4
WMDC 0 17 6 0000_FFA4
WMDC 0 18 6 0000_FFA4
WMDC 0 19 6 0000_FFA4
WMDC 0 20 6 0000_FFA4
WMDC 0 21 6 0000_FFA4
WMDC 0 22 6 0000_FFA4
WMDC 0 23 6 0000_FFA4
WMDC 0 24 6 0000_FFA4
WMDC 0 25 6 0000_FFA4
WMDC 0 26 6 0000_FFA4
WMDC 0 27 6 0000_FFA4
WMDC 0 28 6 0000_FFA4
WMDC 0 29 6 0000_FFA4
WMDC 0 30 6 0000_FFA4
WMDC 0 31 6 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 7 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 0 0 7 0000_FDC4
WMDC 0 1 7 0000_FC1A
WMDC 0 2 7 0000_FA6A
WMDC 0 3 7 0000_F8B3
WMDC 0 4 7 0000_F6F5
WMDC 0 5 7 0000_F530
WMDC 0 6 7 0000_F365
WMDC 0 7 7 0000_F192
WMDC 0 8 7 0000_EFB9
WMDC 0 9 7 0000_EDD8
WMDC 0 10 7 0000_EBF0
WMDC 0 11 7 0000_EA00
WMDC 0 12 7 0000_E809
WMDC 0 13 7 0000_E60A
WMDC 0 14 7 0000_F310
WMDC 0 15 7 0000_F13C
WMDC 0 16 7 0000_EF61
WMDC 0 17 7 0000_ED7F
WMDC 0 18 7 0000_EB95
WMDC 0 19 7 0000_E9A4
WMDC 0 20 7 0000_E7AC
WMDC 0 21 7 0000_E5AB
WMDC 0 22 7 0000_F310
WMDC 0 23 7 0000_F13C
WMDC 0 24 7 0000_EF61
WMDC 0 25 7 0000_ED7F
WMDC 0 26 7 0000_EB95
WMDC 0 27 7 0000_E9A4
WMDC 0 28 7 0000_E7AC
WMDC 0 29 7 0000_E5AB
WMDC 0 30 7 0000_F310
WMDC 0 31 7 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 6 in open loop mode and pixel 7 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(6)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(7)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(7)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(7)-0000 W
WCMD R-C0_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(7)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(7)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(7)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(7)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(7)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(7)-0002 W
WCMD R-C0_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(7)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 7 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 7 0000_FF8C
WMDC 0 1 7 0000_FF8C
WMDC 0 2 7 0000_FF8C
WMDC 0 3 7 0000_FF8C
WMDC 0 4 7 0000_FF8C
WMDC 0 5 7 0000_FF8C
WMDC 0 6 7 0000_FF8C
WMDC 0 7 7 0000_FF8C
WMDC 0 8 7 0000_FF8C
WMDC 0 9 7 0000_FF8C
WMDC 0 10 7 0000_FF8C
WMDC 0 11 7 0000_FF8C
WMDC 0 12 7 0000_FF8C
WMDC 0 13 7 0000_FF8C
WMDC 0 14 7 0000_FF8C
WMDC 0 15 7 0000_FF8C
WMDC 0 16 7 0000_FF8C
WMDC 0 17 7 0000_FF8C
WMDC 0 18 7 0000_FF8C
WMDC 0 19 7 0000_FF8C
WMDC 0 20 7 0000_FF8C
WMDC 0 21 7 0000_FF8C
WMDC 0 22 7 0000_FF8C
WMDC 0 23 7 0000_FF8C
WMDC 0 24 7 0000_FF8C
WMDC 0 25 7 0000_FF8C
WMDC 0 26 7 0000_FF8C
WMDC 0 27 7 0000_FF8C
WMDC 0 28 7 0000_FF8C
WMDC 0 29 7 0000_FF8C
WMDC 0 30 7 0000_FF8C
WMDC 0 31 7 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 8 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 8 0000_01F6
WMDC 0 1 8 0000_01FE
WMDC 0 2 8 0000_0205
WMDC 0 3 8 0000_7FFF
WMDC 0 4 8 0000_7FFF
WMDC 0 5 8 0000_7FFF
WMDC 0 6 8 0000_7FFF
WMDC 0 7 8 0000_7FFF
WMDC 0 8 8 0000_7FFF
WMDC 0 9 8 0000_7FFF
WMDC 0 10 8 0000_7FFF
WMDC 0 11 8 0000_7FFF
WMDC 0 12 8 0000_7FFF
WMDC 0 13 8 0000_7FFF
WMDC 0 14 8 0000_7FFF
WMDC 0 15 8 0000_7FFF
WMDC 0 16 8 0000_7FFF
WMDC 0 17 8 0000_7FFF
WMDC 0 18 8 0000_7FFF
WMDC 0 19 8 0000_7FFF
WMDC 0 20 8 0000_7FFF
WMDC 0 21 8 0000_7FFF
WMDC 0 22 8 0000_7FFF
WMDC 0 23 8 0000_7FFF
WMDC 0 24 8 0000_7FFF
WMDC 0 25 8 0000_7FFF
WMDC 0 26 8 0000_7FFF
WMDC 0 27 8 0000_7FFF
WMDC 0 28 8 0000_7FFF
WMDC 0 29 8 0000_7FFF
WMDC 0 30 8 0000_7FFF
WMDC 0 31 8 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 15 in open loop mode and pixel 8 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(7)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(8)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(8)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(8)-0000 W
WCMD R-C0_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(8)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(8)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(8)-0001 W
WCMD R-C0_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(8)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 8 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 8 0000_007D
WMDC 0 1 8 0000_007D
WMDC 0 2 8 0000_007D
WMDC 0 3 8 0000_007D
WMDC 0 4 8 0000_007D
WMDC 0 5 8 0000_007D
WMDC 0 6 8 0000_007D
WMDC 0 7 8 0000_007D
WMDC 0 8 8 0000_007D
WMDC 0 9 8 0000_007D
WMDC 0 10 8 0000_007D
WMDC 0 11 8 0000_007D
WMDC 0 12 8 0000_007D
WMDC 0 13 8 0000_007D
WMDC 0 14 8 0000_007D
WMDC 0 15 8 0000_007D
WMDC 0 16 8 0000_007D
WMDC 0 17 8 0000_007D
WMDC 0 18 8 0000_007D
WMDC 0 19 8 0000_007D
WMDC 0 20 8 0000_007D
WMDC 0 21 8 0000_007D
WMDC 0 22 8 0000_007D
WMDC 0 23 8 0000_007D
WMDC 0 24 8 0000_007D
WMDC 0 25 8 0000_007D
WMDC 0 26 8 0000_007D
WMDC 0 27 8 0000_007D
WMDC 0 28 8 0000_007D
WMDC 0 29 8 0000_007D
WMDC 0 30 8 0000_007D
WMDC 0 31 8 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 9 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 9 0000_FB97
WMDC 0 1 9 0000_F992
WMDC 0 2 9 0000_F785
WMDC 0 3 9 0000_8000
WMDC 0 4 9 0000_8000
WMDC 0 5 9 0000_8000
WMDC 0 6 9 0000_8000
WMDC 0 7 9 0000_8000
WMDC 0 8 9 0000_8000
WMDC 0 9 9 0000_8000
WMDC 0 10 9 0000_8000
WMDC 0 11 9 0000_8000
WMDC 0 12 9 0000_8000
WMDC 0 13 9 0000_8000
WMDC 0 14 9 0000_8000
WMDC 0 15 9 0000_8000
WMDC 0 16 9 0000_8000
WMDC 0 17 9 0000_8000
WMDC 0 18 9 0000_8000
WMDC 0 19 9 0000_8000
WMDC 0 20 9 0000_8000
WMDC 0 21 9 0000_8000
WMDC 0 22 9 0000_8000
WMDC 0 23 9 0000_8000
WMDC 0 24 9 0000_8000
WMDC 0 25 9 0000_8000
WMDC 0 26 9 0000_8000
WMDC 0 27 9 0000_8000
WMDC 0 28 9 0000_8000
WMDC 0 29 9 0000_8000
WMDC 0 30 9 0000_8000
WMDC 0 31 9 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 8 in open loop mode and pixel 9 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(8)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(9)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(9)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(9)-0000 W
WCMD R-C0_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(9)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(9)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(9)-0001 W
WCMD R-C0_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(9)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 9 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 9 0000_FF06
WMDC 0 1 9 0000_FF06
WMDC 0 2 9 0000_FF06
WMDC 0 3 9 0000_FF06
WMDC 0 4 9 0000_FF06
WMDC 0 5 9 0000_FF06
WMDC 0 6 9 0000_FF06
WMDC 0 7 9 0000_FF06
WMDC 0 8 9 0000_FF06
WMDC 0 9 9 0000_FF06
WMDC 0 10 9 0000_FF06
WMDC 0 11 9 0000_FF06
WMDC 0 12 9 0000_FF06
WMDC 0 13 9 0000_FF06
WMDC 0 14 9 0000_FF06
WMDC 0 15 9 0000_FF06
WMDC 0 16 9 0000_FF06
WMDC 0 17 9 0000_FF06
WMDC 0 18 9 0000_FF06
WMDC 0 19 9 0000_FF06
WMDC 0 20 9 0000_FF06
WMDC 0 21 9 0000_FF06
WMDC 0 22 9 0000_FF06
WMDC 0 23 9 0000_FF06
WMDC 0 24 9 0000_FF06
WMDC 0 25 9 0000_FF06
WMDC 0 26 9 0000_FF06
WMDC 0 27 9 0000_FF06
WMDC 0 28 9 0000_FF06
WMDC 0 29 9 0000_FF06
WMDC 0 30 9 0000_FF06
WMDC 0 31 9 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 10 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 10 0000_01F6
WMDC 0 1 10 0000_01FE
WMDC 0 2 10 0000_0205
WMDC 0 3 10 0000_7FFF
WMDC 0 4 10 0000_7FFF
WMDC 0 5 10 0000_7FFF
WMDC 0 6 10 0000_7FFF
WMDC 0 7 10 0000_7FFF
WMDC 0 8 10 0000_7FFF
WMDC 0 9 10 0000_7FFF
WMDC 0 10 10 0000_7FFF
WMDC 0 11 10 0000_7FFF
WMDC 0 12 10 0000_7FFF
WMDC 0 13 10 0000_7FFF
WMDC 0 14 10 0000_7FFF
WMDC 0 15 10 0000_7FFF
WMDC 0 16 10 0000_7FFF
WMDC 0 17 10 0000_7FFF
WMDC 0 18 10 0000_7FFF
WMDC 0 19 10 0000_7FFF
WMDC 0 20 10 0000_7FFF
WMDC 0 21 10 0000_7FFF
WMDC 0 22 10 0000_7FFF
WMDC 0 23 10 0000_7FFF
WMDC 0 24 10 0000_7FFF
WMDC 0 25 10 0000_7FFF
WMDC 0 26 10 0000_7FFF
WMDC 0 27 10 0000_7FFF
WMDC 0 28 10 0000_7FFF
WMDC 0 29 10 0000_7FFF
WMDC 0 30 10 0000_7FFF
WMDC 0 31 10 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 9 in open loop mode and pixel 10 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(9)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(10)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(10)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(10)-0000 W
WCMD R-C0_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(10)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(10)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(10)-0001 W
WCMD R-C0_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(10)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 10 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 10 0000_007D
WMDC 0 1 10 0000_007D
WMDC 0 2 10 0000_007D
WMDC 0 3 10 0000_007D
WMDC 0 4 10 0000_007D
WMDC 0 5 10 0000_007D
WMDC 0 6 10 0000_007D
WMDC 0 7 10 0000_007D
WMDC 0 8 10 0000_007D
WMDC 0 9 10 0000_007D
WMDC 0 10 10 0000_007D
WMDC 0 11 10 0000_007D
WMDC 0 12 10 0000_007D
WMDC 0 13 10 0000_007D
WMDC 0 14 10 0000_007D
WMDC 0 15 10 0000_007D
WMDC 0 16 10 0000_007D
WMDC 0 17 10 0000_007D
WMDC 0 18 10 0000_007D
WMDC 0 19 10 0000_007D
WMDC 0 20 10 0000_007D
WMDC 0 21 10 0000_007D
WMDC 0 22 10 0000_007D
WMDC 0 23 10 0000_007D
WMDC 0 24 10 0000_007D
WMDC 0 25 10 0000_007D
WMDC 0 26 10 0000_007D
WMDC 0 27 10 0000_007D
WMDC 0 28 10 0000_007D
WMDC 0 29 10 0000_007D
WMDC 0 30 10 0000_007D
WMDC 0 31 10 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 11 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 11 0000_FB97
WMDC 0 1 11 0000_F992
WMDC 0 2 11 0000_F785
WMDC 0 3 11 0000_8000
WMDC 0 4 11 0000_8000
WMDC 0 5 11 0000_8000
WMDC 0 6 11 0000_8000
WMDC 0 7 11 0000_8000
WMDC 0 8 11 0000_8000
WMDC 0 9 11 0000_8000
WMDC 0 10 11 0000_8000
WMDC 0 11 11 0000_8000
WMDC 0 12 11 0000_8000
WMDC 0 13 11 0000_8000
WMDC 0 14 11 0000_8000
WMDC 0 15 11 0000_8000
WMDC 0 16 11 0000_8000
WMDC 0 17 11 0000_8000
WMDC 0 18 11 0000_8000
WMDC 0 19 11 0000_8000
WMDC 0 20 11 0000_8000
WMDC 0 21 11 0000_8000
WMDC 0 22 11 0000_8000
WMDC 0 23 11 0000_8000
WMDC 0 24 11 0000_8000
WMDC 0 25 11 0000_8000
WMDC 0 26 11 0000_8000
WMDC 0 27 11 0000_8000
WMDC 0 28 11 0000_8000
WMDC 0 29 11 0000_8000
WMDC 0 30 11 0000_8000
WMDC 0 31 11 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 10 in open loop mode and pixel 11 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(10)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(11)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(11)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(11)-0000 W
WCMD R-C0_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(11)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(11)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(11)-0001 W
WCMD R-C0_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(11)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 11 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 11 0000_FF06
WMDC 0 1 11 0000_FF06
WMDC 0 2 11 0000_FF06
WMDC 0 3 11 0000_FF06
WMDC 0 4 11 0000_FF06
WMDC 0 5 11 0000_FF06
WMDC 0 6 11 0000_FF06
WMDC 0 7 11 0000_FF06
WMDC 0 8 11 0000_FF06
WMDC 0 9 11 0000_FF06
WMDC 0 10 11 0000_FF06
WMDC 0 11 11 0000_FF06
WMDC 0 12 11 0000_FF06
WMDC 0 13 11 0000_FF06
WMDC 0 14 11 0000_FF06
WMDC 0 15 11 0000_FF06
WMDC 0 16 11 0000_FF06
WMDC 0 17 11 0000_FF06
WMDC 0 18 11 0000_FF06
WMDC 0 19 11 0000_FF06
WMDC 0 20 11 0000_FF06
WMDC 0 21 11 0000_FF06
WMDC 0 22 11 0000_FF06
WMDC 0 23 11 0000_FF06
WMDC 0 24 11 0000_FF06
WMDC 0 25 11 0000_FF06
WMDC 0 26 11 0000_FF06
WMDC 0 27 11 0000_FF06
WMDC 0 28 11 0000_FF06
WMDC 0 29 11 0000_FF06
WMDC 0 30 11 0000_FF06
WMDC 0 31 11 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 12 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 12 0000_FCD1
WMDC 0 1 12 0000_FBCA
WMDC 0 2 12 0000_FAC0
WMDC 0 3 12 0000_8000
WMDC 0 4 12 0000_8000
WMDC 0 5 12 0000_8000
WMDC 0 6 12 0000_8000
WMDC 0 7 12 0000_8000
WMDC 0 8 12 0000_8000
WMDC 0 9 12 0000_8000
WMDC 0 10 12 0000_8000
WMDC 0 11 12 0000_8000
WMDC 0 12 12 0000_8000
WMDC 0 13 12 0000_8000
WMDC 0 14 12 0000_8000
WMDC 0 15 12 0000_8000
WMDC 0 16 12 0000_8000
WMDC 0 17 12 0000_8000
WMDC 0 18 12 0000_8000
WMDC 0 19 12 0000_8000
WMDC 0 20 12 0000_8000
WMDC 0 21 12 0000_8000
WMDC 0 22 12 0000_8000
WMDC 0 23 12 0000_8000
WMDC 0 24 12 0000_8000
WMDC 0 25 12 0000_8000
WMDC 0 26 12 0000_8000
WMDC 0 27 12 0000_8000
WMDC 0 28 12 0000_8000
WMDC 0 29 12 0000_8000
WMDC 0 30 12 0000_8000
WMDC 0 31 12 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 11 in open loop mode and pixel 12 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(11)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(12)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(12)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(12)-0000 W
WCMD R-C0_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(12)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(12)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(12)-0001 W
WCMD R-C0_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(12)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 12 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 12 0000_FF45
WMDC 0 1 12 0000_FF45
WMDC 0 2 12 0000_FF45
WMDC 0 3 12 0000_FF45
WMDC 0 4 12 0000_FF45
WMDC 0 5 12 0000_FF45
WMDC 0 6 12 0000_FF45
WMDC 0 7 12 0000_FF45
WMDC 0 8 12 0000_FF45
WMDC 0 9 12 0000_FF45
WMDC 0 10 12 0000_FF45
WMDC 0 11 12 0000_FF45
WMDC 0 12 12 0000_FF45
WMDC 0 13 12 0000_FF45
WMDC 0 14 12 0000_FF45
WMDC 0 15 12 0000_FF45
WMDC 0 16 12 0000_FF45
WMDC 0 17 12 0000_FF45
WMDC 0 18 12 0000_FF45
WMDC 0 19 12 0000_FF45
WMDC 0 20 12 0000_FF45
WMDC 0 21 12 0000_FF45
WMDC 0 22 12 0000_FF45
WMDC 0 23 12 0000_FF45
WMDC 0 24 12 0000_FF45
WMDC 0 25 12 0000_FF45
WMDC 0 26 12 0000_FF45
WMDC 0 27 12 0000_FF45
WMDC 0 28 12 0000_FF45
WMDC 0 29 12 0000_FF45
WMDC 0 30 12 0000_FF45
WMDC 0 31 12 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 13 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0200 W
COMM
WMDC 0 0 13 0000_FEFD
WMDC 0 1 13 0000_FDC1
WMDC 0 2 13 0000_FC80
WMDC 0 3 13 0000_21A3
WMDC 0 4 13 0000_20EE
WMDC 0 5 13 0000_2036
WMDC 0 6 13 0000_1F7C
WMDC 0 7 13 0000_1EBE
WMDC 0 8 13 0000_21A3
WMDC 0 9 13 0000_20EE
WMDC 0 10 13 0000_2036
WMDC 0 11 13 0000_1F7C
WMDC 0 12 13 0000_1EBE
WMDC 0 13 13 0000_21A3
WMDC 0 14 13 0000_20EE
WMDC 0 15 13 0000_2036
WMDC 0 16 13 0000_1F7C
WMDC 0 17 13 0000_1EBE
WMDC 0 18 13 0000_21A3
WMDC 0 19 13 0000_20EE
WMDC 0 20 13 0000_2036
WMDC 0 21 13 0000_1F7C
WMDC 0 22 13 0000_1EBE
WMDC 0 23 13 0000_21A3
WMDC 0 24 13 0000_20EE
WMDC 0 25 13 0000_2036
WMDC 0 26 13 0000_1F7C
WMDC 0 27 13 0000_1EBE
WMDC 0 28 13 0000_21A3
WMDC 0 29 13 0000_20EE
WMDC 0 30 13 0000_2036
WMDC 0 31 13 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 12 in open loop mode and pixel 13 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(12)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(13)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(13)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(13)-0000 W
WCMD R-C0_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(13)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(13)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(13)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(13)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(13)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(13)-0002 W
WCMD R-C0_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(13)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 13 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 13 0000_FFD3
WMDC 0 1 13 0000_FFD3
WMDC 0 2 13 0000_FFD3
WMDC 0 3 13 0000_FFD3
WMDC 0 4 13 0000_FFD3
WMDC 0 5 13 0000_FFD3
WMDC 0 6 13 0000_FFD3
WMDC 0 7 13 0000_FFD3
WMDC 0 8 13 0000_FFD3
WMDC 0 9 13 0000_FFD3
WMDC 0 10 13 0000_FFD3
WMDC 0 11 13 0000_FFD3
WMDC 0 12 13 0000_FFD3
WMDC 0 13 13 0000_FFD3
WMDC 0 14 13 0000_FFD3
WMDC 0 15 13 0000_FFD3
WMDC 0 16 13 0000_FFD3
WMDC 0 17 13 0000_FFD3
WMDC 0 18 13 0000_FFD3
WMDC 0 19 13 0000_FFD3
WMDC 0 20 13 0000_FFD3
WMDC 0 21 13 0000_FFD3
WMDC 0 22 13 0000_FFD3
WMDC 0 23 13 0000_FFD3
WMDC 0 24 13 0000_FFD3
WMDC 0 25 13 0000_FFD3
WMDC 0 26 13 0000_FFD3
WMDC 0 27 13 0000_FFD3
WMDC 0 28 13 0000_FFD3
WMDC 0 29 13 0000_FFD3
WMDC 0 30 13 0000_FFD3
WMDC 0 31 13 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 14 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0500 W
COMM
WMDC 0 0 14 0000_FE5D
WMDC 0 1 14 0000_FD99
WMDC 0 2 14 0000_FCD2
WMDC 0 3 14 0000_D1A8
WMDC 0 4 14 0000_D035
WMDC 0 5 14 0000_CEBC
WMDC 0 6 14 0000_CD3D
WMDC 0 7 14 0000_CBB9
WMDC 0 8 14 0000_CA2F
WMDC 0 9 14 0000_D1A8
WMDC 0 10 14 0000_D035
WMDC 0 11 14 0000_CEBC
WMDC 0 12 14 0000_CD3D
WMDC 0 13 14 0000_CBB9
WMDC 0 14 14 0000_CA2F
WMDC 0 15 14 0000_D1A8
WMDC 0 16 14 0000_D035
WMDC 0 17 14 0000_CEBC
WMDC 0 18 14 0000_CD3D
WMDC 0 19 14 0000_CBB9
WMDC 0 20 14 0000_CA2F
WMDC 0 21 14 0000_D1A8
WMDC 0 22 14 0000_D035
WMDC 0 23 14 0000_CEBC
WMDC 0 24 14 0000_CD3D
WMDC 0 25 14 0000_CBB9
WMDC 0 26 14 0000_CA2F
WMDC 0 27 14 0000_D1A8
WMDC 0 28 14 0000_D035
WMDC 0 29 14 0000_CEBC
WMDC 0 30 14 0000_CD3D
WMDC 0 31 14 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 13 in open loop mode and pixel 14 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(13)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(14)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(14)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(14)-0000 W
WCMD R-C0_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(14)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(14)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(14)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(14)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(14)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(14)-0002 W
WCMD R-C0_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(14)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 14 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 14 0000_FFA4
WMDC 0 1 14 0000_FFA4
WMDC 0 2 14 0000_FFA4
WMDC 0 3 14 0000_FFA4
WMDC 0 4 14 0000_FFA4
WMDC 0 5 14 0000_FFA4
WMDC 0 6 14 0000_FFA4
WMDC 0 7 14 0000_FFA4
WMDC 0 8 14 0000_FFA4
WMDC 0 9 14 0000_FFA4
WMDC 0 10 14 0000_FFA4
WMDC 0 11 14 0000_FFA4
WMDC 0 12 14 0000_FFA4
WMDC 0 13 14 0000_FFA4
WMDC 0 14 14 0000_FFA4
WMDC 0 15 14 0000_FFA4
WMDC 0 16 14 0000_FFA4
WMDC 0 17 14 0000_FFA4
WMDC 0 18 14 0000_FFA4
WMDC 0 19 14 0000_FFA4
WMDC 0 20 14 0000_FFA4
WMDC 0 21 14 0000_FFA4
WMDC 0 22 14 0000_FFA4
WMDC 0 23 14 0000_FFA4
WMDC 0 24 14 0000_FFA4
WMDC 0 25 14 0000_FFA4
WMDC 0 26 14 0000_FFA4
WMDC 0 27 14 0000_FFA4
WMDC 0 28 14 0000_FFA4
WMDC 0 29 14 0000_FFA4
WMDC 0 30 14 0000_FFA4
WMDC 0 31 14 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 15 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 0 0 15 0000_FDC4
WMDC 0 1 15 0000_FC1A
WMDC 0 2 15 0000_FA6A
WMDC 0 3 15 0000_F8B3
WMDC 0 4 15 0000_F6F5
WMDC 0 5 15 0000_F530
WMDC 0 6 15 0000_F365
WMDC 0 7 15 0000_F192
WMDC 0 8 15 0000_EFB9
WMDC 0 9 15 0000_EDD8
WMDC 0 10 15 0000_EBF0
WMDC 0 11 15 0000_EA00
WMDC 0 12 15 0000_E809
WMDC 0 13 15 0000_E60A
WMDC 0 14 15 0000_F310
WMDC 0 15 15 0000_F13C
WMDC 0 16 15 0000_EF61
WMDC 0 17 15 0000_ED7F
WMDC 0 18 15 0000_EB95
WMDC 0 19 15 0000_E9A4
WMDC 0 20 15 0000_E7AC
WMDC 0 21 15 0000_E5AB
WMDC 0 22 15 0000_F310
WMDC 0 23 15 0000_F13C
WMDC 0 24 15 0000_EF61
WMDC 0 25 15 0000_ED7F
WMDC 0 26 15 0000_EB95
WMDC 0 27 15 0000_E9A4
WMDC 0 28 15 0000_E7AC
WMDC 0 29 15 0000_E5AB
WMDC 0 30 15 0000_F310
WMDC 0 31 15 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 14 in open loop mode and pixel 15 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(14)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(15)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(15)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(15)-0000 W
WCMD R-C0_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(15)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(15)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(15)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(15)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(15)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(15)-0002 W
WCMD R-C0_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(15)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 15 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 15 0000_FF8C
WMDC 0 1 15 0000_FF8C
WMDC 0 2 15 0000_FF8C
WMDC 0 3 15 0000_FF8C
WMDC 0 4 15 0000_FF8C
WMDC 0 5 15 0000_FF8C
WMDC 0 6 15 0000_FF8C
WMDC 0 7 15 0000_FF8C
WMDC 0 8 15 0000_FF8C
WMDC 0 9 15 0000_FF8C
WMDC 0 10 15 0000_FF8C
WMDC 0 11 15 0000_FF8C
WMDC 0 12 15 0000_FF8C
WMDC 0 13 15 0000_FF8C
WMDC 0 14 15 0000_FF8C
WMDC 0 15 15 0000_FF8C
WMDC 0 16 15 0000_FF8C
WMDC 0 17 15 0000_FF8C
WMDC 0 18 15 0000_FF8C
WMDC 0 19 15 0000_FF8C
WMDC 0 20 15 0000_FF8C
WMDC 0 21 15 0000_FF8C
WMDC 0 22 15 0000_FF8C
WMDC 0 23 15 0000_FF8C
WMDC 0 24 15 0000_FF8C
WMDC 0 25 15 0000_FF8C
WMDC 0 26 15 0000_FF8C
WMDC 0 27 15 0000_FF8C
WMDC 0 28 15 0000_FF8C
WMDC 0 29 15 0000_FF8C
WMDC 0 30 15 0000_FF8C
WMDC 0 31 15 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 16 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 16 0000_01F6
WMDC 0 1 16 0000_01FE
WMDC 0 2 16 0000_0205
WMDC 0 3 16 0000_7FFF
WMDC 0 4 16 0000_7FFF
WMDC 0 5 16 0000_7FFF
WMDC 0 6 16 0000_7FFF
WMDC 0 7 16 0000_7FFF
WMDC 0 8 16 0000_7FFF
WMDC 0 9 16 0000_7FFF
WMDC 0 10 16 0000_7FFF
WMDC 0 11 16 0000_7FFF
WMDC 0 12 16 0000_7FFF
WMDC 0 13 16 0000_7FFF
WMDC 0 14 16 0000_7FFF
WMDC 0 15 16 0000_7FFF
WMDC 0 16 16 0000_7FFF
WMDC 0 17 16 0000_7FFF
WMDC 0 18 16 0000_7FFF
WMDC 0 19 16 0000_7FFF
WMDC 0 20 16 0000_7FFF
WMDC 0 21 16 0000_7FFF
WMDC 0 22 16 0000_7FFF
WMDC 0 23 16 0000_7FFF
WMDC 0 24 16 0000_7FFF
WMDC 0 25 16 0000_7FFF
WMDC 0 26 16 0000_7FFF
WMDC 0 27 16 0000_7FFF
WMDC 0 28 16 0000_7FFF
WMDC 0 29 16 0000_7FFF
WMDC 0 30 16 0000_7FFF
WMDC 0 31 16 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 23 in open loop mode and pixel 16 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(15)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(16)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(16)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(16)-0000 W
WCMD R-C0_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(16)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(16)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(16)-0001 W
WCMD R-C0_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(16)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 16 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 16 0000_007D
WMDC 0 1 16 0000_007D
WMDC 0 2 16 0000_007D
WMDC 0 3 16 0000_007D
WMDC 0 4 16 0000_007D
WMDC 0 5 16 0000_007D
WMDC 0 6 16 0000_007D
WMDC 0 7 16 0000_007D
WMDC 0 8 16 0000_007D
WMDC 0 9 16 0000_007D
WMDC 0 10 16 0000_007D
WMDC 0 11 16 0000_007D
WMDC 0 12 16 0000_007D
WMDC 0 13 16 0000_007D
WMDC 0 14 16 0000_007D
WMDC 0 15 16 0000_007D
WMDC 0 16 16 0000_007D
WMDC 0 17 16 0000_007D
WMDC 0 18 16 0000_007D
WMDC 0 19 16 0000_007D
WMDC 0 20 16 0000_007D
WMDC 0 21 16 0000_007D
WMDC 0 22 16 0000_007D
WMDC 0 23 16 0000_007D
WMDC 0 24 16 0000_007D
WMDC 0 25 16 0000_007D
WMDC 0 26 16 0000_007D
WMDC 0 27 16 0000_007D
WMDC 0 28 16 0000_007D
WMDC 0 29 16 0000_007D
WMDC 0 30 16 0000_007D
WMDC 0 31 16 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 17 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 17 0000_FB97
WMDC 0 1 17 0000_F992
WMDC 0 2 17 0000_F785
WMDC 0 3 17 0000_8000
WMDC 0 4 17 0000_8000
WMDC 0 5 17 0000_8000
WMDC 0 6 17 0000_8000
WMDC 0 7 17 0000_8000
WMDC 0 8 17 0000_8000
WMDC 0 9 17 0000_8000
WMDC 0 10 17 0000_8000
WMDC 0 11 17 0000_8000
WMDC 0 12 17 0000_8000
WMDC 0 13 17 0000_8000
WMDC 0 14 17 0000_8000
WMDC 0 15 17 0000_8000
WMDC 0 16 17 0000_8000
WMDC 0 17 17 0000_8000
WMDC 0 18 17 0000_8000
WMDC 0 19 17 0000_8000
WMDC 0 20 17 0000_8000
WMDC 0 21 17 0000_8000
WMDC 0 22 17 0000_8000
WMDC 0 23 17 0000_8000
WMDC 0 24 17 0000_8000
WMDC 0 25 17 0000_8000
WMDC 0 26 17 0000_8000
WMDC 0 27 17 0000_8000
WMDC 0 28 17 0000_8000
WMDC 0 29 17 0000_8000
WMDC 0 30 17 0000_8000
WMDC 0 31 17 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 16 in open loop mode and pixel 17 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(16)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(17)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(17)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(17)-0000 W
WCMD R-C0_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(17)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(17)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(17)-0001 W
WCMD R-C0_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(17)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 17 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 17 0000_FF06
WMDC 0 1 17 0000_FF06
WMDC 0 2 17 0000_FF06
WMDC 0 3 17 0000_FF06
WMDC 0 4 17 0000_FF06
WMDC 0 5 17 0000_FF06
WMDC 0 6 17 0000_FF06
WMDC 0 7 17 0000_FF06
WMDC 0 8 17 0000_FF06
WMDC 0 9 17 0000_FF06
WMDC 0 10 17 0000_FF06
WMDC 0 11 17 0000_FF06
WMDC 0 12 17 0000_FF06
WMDC 0 13 17 0000_FF06
WMDC 0 14 17 0000_FF06
WMDC 0 15 17 0000_FF06
WMDC 0 16 17 0000_FF06
WMDC 0 17 17 0000_FF06
WMDC 0 18 17 0000_FF06
WMDC 0 19 17 0000_FF06
WMDC 0 20 17 0000_FF06
WMDC 0 21 17 0000_FF06
WMDC 0 22 17 0000_FF06
WMDC 0 23 17 0000_FF06
WMDC 0 24 17 0000_FF06
WMDC 0 25 17 0000_FF06
WMDC 0 26 17 0000_FF06
WMDC 0 27 17 0000_FF06
WMDC 0 28 17 0000_FF06
WMDC 0 29 17 0000_FF06
WMDC 0 30 17 0000_FF06
WMDC 0 31 17 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 18 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 18 0000_01F6
WMDC 0 1 18 0000_01FE
WMDC 0 2 18 0000_0205
WMDC 0 3 18 0000_7FFF
WMDC 0 4 18 0000_7FFF
WMDC 0 5 18 0000_7FFF
WMDC 0 6 18 0000_7FFF
WMDC 0 7 18 0000_7FFF
WMDC 0 8 18 0000_7FFF
WMDC 0 9 18 0000_7FFF
WMDC 0 10 18 0000_7FFF
WMDC 0 11 18 0000_7FFF
WMDC 0 12 18 0000_7FFF
WMDC 0 13 18 0000_7FFF
WMDC 0 14 18 0000_7FFF
WMDC 0 15 18 0000_7FFF
WMDC 0 16 18 0000_7FFF
WMDC 0 17 18 0000_7FFF
WMDC 0 18 18 0000_7FFF
WMDC 0 19 18 0000_7FFF
WMDC 0 20 18 0000_7FFF
WMDC 0 21 18 0000_7FFF
WMDC 0 22 18 0000_7FFF
WMDC 0 23 18 0000_7FFF
WMDC 0 24 18 0000_7FFF
WMDC 0 25 18 0000_7FFF
WMDC 0 26 18 0000_7FFF
WMDC 0 27 18 0000_7FFF
WMDC 0 28 18 0000_7FFF
WMDC 0 29 18 0000_7FFF
WMDC 0 30 18 0000_7FFF
WMDC 0 31 18 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 17 in open loop mode and pixel 18 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(17)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(18)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(18)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(18)-0000 W
WCMD R-C0_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(18)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(18)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(18)-0001 W
WCMD R-C0_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(18)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 18 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 18 0000_007D
WMDC 0 1 18 0000_007D
WMDC 0 2 18 0000_007D
WMDC 0 3 18 0000_007D
WMDC 0 4 18 0000_007D
WMDC 0 5 18 0000_007D
WMDC 0 6 18 0000_007D
WMDC 0 7 18 0000_007D
WMDC 0 8 18 0000_007D
WMDC 0 9 18 0000_007D
WMDC 0 10 18 0000_007D
WMDC 0 11 18 0000_007D
WMDC 0 12 18 0000_007D
WMDC 0 13 18 0000_007D
WMDC 0 14 18 0000_007D
WMDC 0 15 18 0000_007D
WMDC 0 16 18 0000_007D
WMDC 0 17 18 0000_007D
WMDC 0 18 18 0000_007D
WMDC 0 19 18 0000_007D
WMDC 0 20 18 0000_007D
WMDC 0 21 18 0000_007D
WMDC 0 22 18 0000_007D
WMDC 0 23 18 0000_007D
WMDC 0 24 18 0000_007D
WMDC 0 25 18 0000_007D
WMDC 0 26 18 0000_007D
WMDC 0 27 18 0000_007D
WMDC 0 28 18 0000_007D
WMDC 0 29 18 0000_007D
WMDC 0 30 18 0000_007D
WMDC 0 31 18 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 19 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 19 0000_FB97
WMDC 0 1 19 0000_F992
WMDC 0 2 19 0000_F785
WMDC 0 3 19 0000_8000
WMDC 0 4 19 0000_8000
WMDC 0 5 19 0000_8000
WMDC 0 6 19 0000_8000
WMDC 0 7 19 0000_8000
WMDC 0 8 19 0000_8000
WMDC 0 9 19 0000_8000
WMDC 0 10 19 0000_8000
WMDC 0 11 19 0000_8000
WMDC 0 12 19 0000_8000
WMDC 0 13 19 0000_8000
WMDC 0 14 19 0000_8000
WMDC 0 15 19 0000_8000
WMDC 0 16 19 0000_8000
WMDC 0 17 19 0000_8000
WMDC 0 18 19 0000_8000
WMDC 0 19 19 0000_8000
WMDC 0 20 19 0000_8000
WMDC 0 21 19 0000_8000
WMDC 0 22 19 0000_8000
WMDC 0 23 19 0000_8000
WMDC 0 24 19 0000_8000
WMDC 0 25 19 0000_8000
WMDC 0 26 19 0000_8000
WMDC 0 27 19 0000_8000
WMDC 0 28 19 0000_8000
WMDC 0 29 19 0000_8000
WMDC 0 30 19 0000_8000
WMDC 0 31 19 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 18 in open loop mode and pixel 19 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(18)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(19)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(19)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(19)-0000 W
WCMD R-C0_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(19)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(19)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(19)-0001 W
WCMD R-C0_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(19)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 19 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 19 0000_FF06
WMDC 0 1 19 0000_FF06
WMDC 0 2 19 0000_FF06
WMDC 0 3 19 0000_FF06
WMDC 0 4 19 0000_FF06
WMDC 0 5 19 0000_FF06
WMDC 0 6 19 0000_FF06
WMDC 0 7 19 0000_FF06
WMDC 0 8 19 0000_FF06
WMDC 0 9 19 0000_FF06
WMDC 0 10 19 0000_FF06
WMDC 0 11 19 0000_FF06
WMDC 0 12 19 0000_FF06
WMDC 0 13 19 0000_FF06
WMDC 0 14 19 0000_FF06
WMDC 0 15 19 0000_FF06
WMDC 0 16 19 0000_FF06
WMDC 0 17 19 0000_FF06
WMDC 0 18 19 0000_FF06
WMDC 0 19 19 0000_FF06
WMDC 0 20 19 0000_FF06
WMDC 0 21 19 0000_FF06
WMDC 0 22 19 0000_FF06
WMDC 0 23 19 0000_FF06
WMDC 0 24 19 0000_FF06
WMDC 0 25 19 0000_FF06
WMDC 0 26 19 0000_FF06
WMDC 0 27 19 0000_FF06
WMDC 0 28 19 0000_FF06
WMDC 0 29 19 0000_FF06
WMDC 0 30 19 0000_FF06
WMDC 0 31 19 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 20 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 20 0000_FCD1
WMDC 0 1 20 0000_FBCA
WMDC 0 2 20 0000_FAC0
WMDC 0 3 20 0000_8000
WMDC 0 4 20 0000_8000
WMDC 0 5 20 0000_8000
WMDC 0 6 20 0000_8000
WMDC 0 7 20 0000_8000
WMDC 0 8 20 0000_8000
WMDC 0 9 20 0000_8000
WMDC 0 10 20 0000_8000
WMDC 0 11 20 0000_8000
WMDC 0 12 20 0000_8000
WMDC 0 13 20 0000_8000
WMDC 0 14 20 0000_8000
WMDC 0 15 20 0000_8000
WMDC 0 16 20 0000_8000
WMDC 0 17 20 0000_8000
WMDC 0 18 20 0000_8000
WMDC 0 19 20 0000_8000
WMDC 0 20 20 0000_8000
WMDC 0 21 20 0000_8000
WMDC 0 22 20 0000_8000
WMDC 0 23 20 0000_8000
WMDC 0 24 20 0000_8000
WMDC 0 25 20 0000_8000
WMDC 0 26 20 0000_8000
WMDC 0 27 20 0000_8000
WMDC 0 28 20 0000_8000
WMDC 0 29 20 0000_8000
WMDC 0 30 20 0000_8000
WMDC 0 31 20 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 19 in open loop mode and pixel 20 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(19)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(20)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(20)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(20)-0000 W
WCMD R-C0_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(20)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(20)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(20)-0001 W
WCMD R-C0_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(20)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 20 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 20 0000_FF45
WMDC 0 1 20 0000_FF45
WMDC 0 2 20 0000_FF45
WMDC 0 3 20 0000_FF45
WMDC 0 4 20 0000_FF45
WMDC 0 5 20 0000_FF45
WMDC 0 6 20 0000_FF45
WMDC 0 7 20 0000_FF45
WMDC 0 8 20 0000_FF45
WMDC 0 9 20 0000_FF45
WMDC 0 10 20 0000_FF45
WMDC 0 11 20 0000_FF45
WMDC 0 12 20 0000_FF45
WMDC 0 13 20 0000_FF45
WMDC 0 14 20 0000_FF45
WMDC 0 15 20 0000_FF45
WMDC 0 16 20 0000_FF45
WMDC 0 17 20 0000_FF45
WMDC 0 18 20 0000_FF45
WMDC 0 19 20 0000_FF45
WMDC 0 20 20 0000_FF45
WMDC 0 21 20 0000_FF45
WMDC 0 22 20 0000_FF45
WMDC 0 23 20 0000_FF45
WMDC 0 24 20 0000_FF45
WMDC 0 25 20 0000_FF45
WMDC 0 26 20 0000_FF45
WMDC 0 27 20 0000_FF45
WMDC 0 28 20 0000_FF45
WMDC 0 29 20 0000_FF45
WMDC 0 30 20 0000_FF45
WMDC 0 31 20 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 21 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0200 W
COMM
WMDC 0 0 21 0000_FEFD
WMDC 0 1 21 0000_FDC1
WMDC 0 2 21 0000_FC80
WMDC 0 3 21 0000_21A3
WMDC 0 4 21 0000_20EE
WMDC 0 5 21 0000_2036
WMDC 0 6 21 0000_1F7C
WMDC 0 7 21 0000_1EBE
WMDC 0 8 21 0000_21A3
WMDC 0 9 21 0000_20EE
WMDC 0 10 21 0000_2036
WMDC 0 11 21 0000_1F7C
WMDC 0 12 21 0000_1EBE
WMDC 0 13 21 0000_21A3
WMDC 0 14 21 0000_20EE
WMDC 0 15 21 0000_2036
WMDC 0 16 21 0000_1F7C
WMDC 0 17 21 0000_1EBE
WMDC 0 18 21 0000_21A3
WMDC 0 19 21 0000_20EE
WMDC 0 20 21 0000_2036
WMDC 0 21 21 0000_1F7C
WMDC 0 22 21 0000_1EBE
WMDC 0 23 21 0000_21A3
WMDC 0 24 21 0000_20EE
WMDC 0 25 21 0000_2036
WMDC 0 26 21 0000_1F7C
WMDC 0 27 21 0000_1EBE
WMDC 0 28 21 0000_21A3
WMDC 0 29 21 0000_20EE
WMDC 0 30 21 0000_2036
WMDC 0 31 21 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 20 in open loop mode and pixel 21 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(20)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(21)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(21)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(21)-0000 W
WCMD R-C0_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(21)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(21)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(21)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(21)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(21)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(21)-0002 W
WCMD R-C0_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(21)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 21 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 21 0000_FFD3
WMDC 0 1 21 0000_FFD3
WMDC 0 2 21 0000_FFD3
WMDC 0 3 21 0000_FFD3
WMDC 0 4 21 0000_FFD3
WMDC 0 5 21 0000_FFD3
WMDC 0 6 21 0000_FFD3
WMDC 0 7 21 0000_FFD3
WMDC 0 8 21 0000_FFD3
WMDC 0 9 21 0000_FFD3
WMDC 0 10 21 0000_FFD3
WMDC 0 11 21 0000_FFD3
WMDC 0 12 21 0000_FFD3
WMDC 0 13 21 0000_FFD3
WMDC 0 14 21 0000_FFD3
WMDC 0 15 21 0000_FFD3
WMDC 0 16 21 0000_FFD3
WMDC 0 17 21 0000_FFD3
WMDC 0 18 21 0000_FFD3
WMDC 0 19 21 0000_FFD3
WMDC 0 20 21 0000_FFD3
WMDC 0 21 21 0000_FFD3
WMDC 0 22 21 0000_FFD3
WMDC 0 23 21 0000_FFD3
WMDC 0 24 21 0000_FFD3
WMDC 0 25 21 0000_FFD3
WMDC 0 26 21 0000_FFD3
WMDC 0 27 21 0000_FFD3
WMDC 0 28 21 0000_FFD3
WMDC 0 29 21 0000_FFD3
WMDC 0 30 21 0000_FFD3
WMDC 0 31 21 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 22 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0500 W
COMM
WMDC 0 0 22 0000_FE5D
WMDC 0 1 22 0000_FD99
WMDC 0 2 22 0000_FCD2
WMDC 0 3 22 0000_D1A8
WMDC 0 4 22 0000_D035
WMDC 0 5 22 0000_CEBC
WMDC 0 6 22 0000_CD3D
WMDC 0 7 22 0000_CBB9
WMDC 0 8 22 0000_CA2F
WMDC 0 9 22 0000_D1A8
WMDC 0 10 22 0000_D035
WMDC 0 11 22 0000_CEBC
WMDC 0 12 22 0000_CD3D
WMDC 0 13 22 0000_CBB9
WMDC 0 14 22 0000_CA2F
WMDC 0 15 22 0000_D1A8
WMDC 0 16 22 0000_D035
WMDC 0 17 22 0000_CEBC
WMDC 0 18 22 0000_CD3D
WMDC 0 19 22 0000_CBB9
WMDC 0 20 22 0000_CA2F
WMDC 0 21 22 0000_D1A8
WMDC 0 22 22 0000_D035
WMDC 0 23 22 0000_CEBC
WMDC 0 24 22 0000_CD3D
WMDC 0 25 22 0000_CBB9
WMDC 0 26 22 0000_CA2F
WMDC 0 27 22 0000_D1A8
WMDC 0 28 22 0000_D035
WMDC 0 29 22 0000_CEBC
WMDC 0 30 22 0000_CD3D
WMDC 0 31 22 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 21 in open loop mode and pixel 22 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(21)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(22)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(22)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(22)-0000 W
WCMD R-C0_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(22)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(22)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(22)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(22)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(22)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(22)-0002 W
WCMD R-C0_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(22)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 22 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 22 0000_FFA4
WMDC 0 1 22 0000_FFA4
WMDC 0 2 22 0000_FFA4
WMDC 0 3 22 0000_FFA4
WMDC 0 4 22 0000_FFA4
WMDC 0 5 22 0000_FFA4
WMDC 0 6 22 0000_FFA4
WMDC 0 7 22 0000_FFA4
WMDC 0 8 22 0000_FFA4
WMDC 0 9 22 0000_FFA4
WMDC 0 10 22 0000_FFA4
WMDC 0 11 22 0000_FFA4
WMDC 0 12 22 0000_FFA4
WMDC 0 13 22 0000_FFA4
WMDC 0 14 22 0000_FFA4
WMDC 0 15 22 0000_FFA4
WMDC 0 16 22 0000_FFA4
WMDC 0 17 22 0000_FFA4
WMDC 0 18 22 0000_FFA4
WMDC 0 19 22 0000_FFA4
WMDC 0 20 22 0000_FFA4
WMDC 0 21 22 0000_FFA4
WMDC 0 22 22 0000_FFA4
WMDC 0 23 22 0000_FFA4
WMDC 0 24 22 0000_FFA4
WMDC 0 25 22 0000_FFA4
WMDC 0 26 22 0000_FFA4
WMDC 0 27 22 0000_FFA4
WMDC 0 28 22 0000_FFA4
WMDC 0 29 22 0000_FFA4
WMDC 0 30 22 0000_FFA4
WMDC 0 31 22 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 23 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 0 0 23 0000_FDC4
WMDC 0 1 23 0000_FC1A
WMDC 0 2 23 0000_FA6A
WMDC 0 3 23 0000_F8B3
WMDC 0 4 23 0000_F6F5
WMDC 0 5 23 0000_F530
WMDC 0 6 23 0000_F365
WMDC 0 7 23 0000_F192
WMDC 0 8 23 0000_EFB9
WMDC 0 9 23 0000_EDD8
WMDC 0 10 23 0000_EBF0
WMDC 0 11 23 0000_EA00
WMDC 0 12 23 0000_E809
WMDC 0 13 23 0000_E60A
WMDC 0 14 23 0000_F310
WMDC 0 15 23 0000_F13C
WMDC 0 16 23 0000_EF61
WMDC 0 17 23 0000_ED7F
WMDC 0 18 23 0000_EB95
WMDC 0 19 23 0000_E9A4
WMDC 0 20 23 0000_E7AC
WMDC 0 21 23 0000_E5AB
WMDC 0 22 23 0000_F310
WMDC 0 23 23 0000_F13C
WMDC 0 24 23 0000_EF61
WMDC 0 25 23 0000_ED7F
WMDC 0 26 23 0000_EB95
WMDC 0 27 23 0000_E9A4
WMDC 0 28 23 0000_E7AC
WMDC 0 29 23 0000_E5AB
WMDC 0 30 23 0000_F310
WMDC 0 31 23 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 22 in open loop mode and pixel 23 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(22)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(23)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(23)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(23)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(23)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(23)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(23)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(23)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(23)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(23)-0002 W
WCMD R-C0_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(23)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 23 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 23 0000_FF8C
WMDC 0 1 23 0000_FF8C
WMDC 0 2 23 0000_FF8C
WMDC 0 3 23 0000_FF8C
WMDC 0 4 23 0000_FF8C
WMDC 0 5 23 0000_FF8C
WMDC 0 6 23 0000_FF8C
WMDC 0 7 23 0000_FF8C
WMDC 0 8 23 0000_FF8C
WMDC 0 9 23 0000_FF8C
WMDC 0 10 23 0000_FF8C
WMDC 0 11 23 0000_FF8C
WMDC 0 12 23 0000_FF8C
WMDC 0 13 23 0000_FF8C
WMDC 0 14 23 0000_FF8C
WMDC 0 15 23 0000_FF8C
WMDC 0 16 23 0000_FF8C
WMDC 0 17 23 0000_FF8C
WMDC 0 18 23 0000_FF8C
WMDC 0 19 23 0000_FF8C
WMDC 0 20 23 0000_FF8C
WMDC 0 21 23 0000_FF8C
WMDC 0 22 23 0000_FF8C
WMDC 0 23 23 0000_FF8C
WMDC 0 24 23 0000_FF8C
WMDC 0 25 23 0000_FF8C
WMDC 0 26 23 0000_FF8C
WMDC 0 27 23 0000_FF8C
WMDC 0 28 23 0000_FF8C
WMDC 0 29 23 0000_FF8C
WMDC 0 30 23 0000_FF8C
WMDC 0 31 23 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 24 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 24 0000_01F6
WMDC 0 1 24 0000_01FE
WMDC 0 2 24 0000_0205
WMDC 0 3 24 0000_7FFF
WMDC 0 4 24 0000_7FFF
WMDC 0 5 24 0000_7FFF
WMDC 0 6 24 0000_7FFF
WMDC 0 7 24 0000_7FFF
WMDC 0 8 24 0000_7FFF
WMDC 0 9 24 0000_7FFF
WMDC 0 10 24 0000_7FFF
WMDC 0 11 24 0000_7FFF
WMDC 0 12 24 0000_7FFF
WMDC 0 13 24 0000_7FFF
WMDC 0 14 24 0000_7FFF
WMDC 0 15 24 0000_7FFF
WMDC 0 16 24 0000_7FFF
WMDC 0 17 24 0000_7FFF
WMDC 0 18 24 0000_7FFF
WMDC 0 19 24 0000_7FFF
WMDC 0 20 24 0000_7FFF
WMDC 0 21 24 0000_7FFF
WMDC 0 22 24 0000_7FFF
WMDC 0 23 24 0000_7FFF
WMDC 0 24 24 0000_7FFF
WMDC 0 25 24 0000_7FFF
WMDC 0 26 24 0000_7FFF
WMDC 0 27 24 0000_7FFF
WMDC 0 28 24 0000_7FFF
WMDC 0 29 24 0000_7FFF
WMDC 0 30 24 0000_7FFF
WMDC 0 31 24 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 31 in open loop mode and pixel 24 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(23)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(24)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(24)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(24)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(24)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(24)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(24)-0001 W
WCMD R-C0_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(24)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 24 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 24 0000_007D
WMDC 0 1 24 0000_007D
WMDC 0 2 24 0000_007D
WMDC 0 3 24 0000_007D
WMDC 0 4 24 0000_007D
WMDC 0 5 24 0000_007D
WMDC 0 6 24 0000_007D
WMDC 0 7 24 0000_007D
WMDC 0 8 24 0000_007D
WMDC 0 9 24 0000_007D
WMDC 0 10 24 0000_007D
WMDC 0 11 24 0000_007D
WMDC 0 12 24 0000_007D
WMDC 0 13 24 0000_007D
WMDC 0 14 24 0000_007D
WMDC 0 15 24 0000_007D
WMDC 0 16 24 0000_007D
WMDC 0 17 24 0000_007D
WMDC 0 18 24 0000_007D
WMDC 0 19 24 0000_007D
WMDC 0 20 24 0000_007D
WMDC 0 21 24 0000_007D
WMDC 0 22 24 0000_007D
WMDC 0 23 24 0000_007D
WMDC 0 24 24 0000_007D
WMDC 0 25 24 0000_007D
WMDC 0 26 24 0000_007D
WMDC 0 27 24 0000_007D
WMDC 0 28 24 0000_007D
WMDC 0 29 24 0000_007D
WMDC 0 30 24 0000_007D
WMDC 0 31 24 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 25 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 25 0000_FB97
WMDC 0 1 25 0000_F992
WMDC 0 2 25 0000_F785
WMDC 0 3 25 0000_8000
WMDC 0 4 25 0000_8000
WMDC 0 5 25 0000_8000
WMDC 0 6 25 0000_8000
WMDC 0 7 25 0000_8000
WMDC 0 8 25 0000_8000
WMDC 0 9 25 0000_8000
WMDC 0 10 25 0000_8000
WMDC 0 11 25 0000_8000
WMDC 0 12 25 0000_8000
WMDC 0 13 25 0000_8000
WMDC 0 14 25 0000_8000
WMDC 0 15 25 0000_8000
WMDC 0 16 25 0000_8000
WMDC 0 17 25 0000_8000
WMDC 0 18 25 0000_8000
WMDC 0 19 25 0000_8000
WMDC 0 20 25 0000_8000
WMDC 0 21 25 0000_8000
WMDC 0 22 25 0000_8000
WMDC 0 23 25 0000_8000
WMDC 0 24 25 0000_8000
WMDC 0 25 25 0000_8000
WMDC 0 26 25 0000_8000
WMDC 0 27 25 0000_8000
WMDC 0 28 25 0000_8000
WMDC 0 29 25 0000_8000
WMDC 0 30 25 0000_8000
WMDC 0 31 25 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 24 in open loop mode and pixel 25 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(24)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(25)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(25)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(25)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(25)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(25)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(25)-0001 W
WCMD R-C0_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(25)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 25 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 25 0000_FF06
WMDC 0 1 25 0000_FF06
WMDC 0 2 25 0000_FF06
WMDC 0 3 25 0000_FF06
WMDC 0 4 25 0000_FF06
WMDC 0 5 25 0000_FF06
WMDC 0 6 25 0000_FF06
WMDC 0 7 25 0000_FF06
WMDC 0 8 25 0000_FF06
WMDC 0 9 25 0000_FF06
WMDC 0 10 25 0000_FF06
WMDC 0 11 25 0000_FF06
WMDC 0 12 25 0000_FF06
WMDC 0 13 25 0000_FF06
WMDC 0 14 25 0000_FF06
WMDC 0 15 25 0000_FF06
WMDC 0 16 25 0000_FF06
WMDC 0 17 25 0000_FF06
WMDC 0 18 25 0000_FF06
WMDC 0 19 25 0000_FF06
WMDC 0 20 25 0000_FF06
WMDC 0 21 25 0000_FF06
WMDC 0 22 25 0000_FF06
WMDC 0 23 25 0000_FF06
WMDC 0 24 25 0000_FF06
WMDC 0 25 25 0000_FF06
WMDC 0 26 25 0000_FF06
WMDC 0 27 25 0000_FF06
WMDC 0 28 25 0000_FF06
WMDC 0 29 25 0000_FF06
WMDC 0 30 25 0000_FF06
WMDC 0 31 25 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 26 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 26 0000_01F6
WMDC 0 1 26 0000_01FE
WMDC 0 2 26 0000_0205
WMDC 0 3 26 0000_7FFF
WMDC 0 4 26 0000_7FFF
WMDC 0 5 26 0000_7FFF
WMDC 0 6 26 0000_7FFF
WMDC 0 7 26 0000_7FFF
WMDC 0 8 26 0000_7FFF
WMDC 0 9 26 0000_7FFF
WMDC 0 10 26 0000_7FFF
WMDC 0 11 26 0000_7FFF
WMDC 0 12 26 0000_7FFF
WMDC 0 13 26 0000_7FFF
WMDC 0 14 26 0000_7FFF
WMDC 0 15 26 0000_7FFF
WMDC 0 16 26 0000_7FFF
WMDC 0 17 26 0000_7FFF
WMDC 0 18 26 0000_7FFF
WMDC 0 19 26 0000_7FFF
WMDC 0 20 26 0000_7FFF
WMDC 0 21 26 0000_7FFF
WMDC 0 22 26 0000_7FFF
WMDC 0 23 26 0000_7FFF
WMDC 0 24 26 0000_7FFF
WMDC 0 25 26 0000_7FFF
WMDC 0 26 26 0000_7FFF
WMDC 0 27 26 0000_7FFF
WMDC 0 28 26 0000_7FFF
WMDC 0 29 26 0000_7FFF
WMDC 0 30 26 0000_7FFF
WMDC 0 31 26 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 25 in open loop mode and pixel 26 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(25)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(26)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(26)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(26)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(26)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(26)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(26)-0001 W
WCMD R-C0_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(26)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 26 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 26 0000_007D
WMDC 0 1 26 0000_007D
WMDC 0 2 26 0000_007D
WMDC 0 3 26 0000_007D
WMDC 0 4 26 0000_007D
WMDC 0 5 26 0000_007D
WMDC 0 6 26 0000_007D
WMDC 0 7 26 0000_007D
WMDC 0 8 26 0000_007D
WMDC 0 9 26 0000_007D
WMDC 0 10 26 0000_007D
WMDC 0 11 26 0000_007D
WMDC 0 12 26 0000_007D
WMDC 0 13 26 0000_007D
WMDC 0 14 26 0000_007D
WMDC 0 15 26 0000_007D
WMDC 0 16 26 0000_007D
WMDC 0 17 26 0000_007D
WMDC 0 18 26 0000_007D
WMDC 0 19 26 0000_007D
WMDC 0 20 26 0000_007D
WMDC 0 21 26 0000_007D
WMDC 0 22 26 0000_007D
WMDC 0 23 26 0000_007D
WMDC 0 24 26 0000_007D
WMDC 0 25 26 0000_007D
WMDC 0 26 26 0000_007D
WMDC 0 27 26 0000_007D
WMDC 0 28 26 0000_007D
WMDC 0 29 26 0000_007D
WMDC 0 30 26 0000_007D
WMDC 0 31 26 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 27 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 27 0000_FB97
WMDC 0 1 27 0000_F992
WMDC 0 2 27 0000_F785
WMDC 0 3 27 0000_8000
WMDC 0 4 27 0000_8000
WMDC 0 5 27 0000_8000
WMDC 0 6 27 0000_8000
WMDC 0 7 27 0000_8000
WMDC 0 8 27 0000_8000
WMDC 0 9 27 0000_8000
WMDC 0 10 27 0000_8000
WMDC 0 11 27 0000_8000
WMDC 0 12 27 0000_8000
WMDC 0 13 27 0000_8000
WMDC 0 14 27 0000_8000
WMDC 0 15 27 0000_8000
WMDC 0 16 27 0000_8000
WMDC 0 17 27 0000_8000
WMDC 0 18 27 0000_8000
WMDC 0 19 27 0000_8000
WMDC 0 20 27 0000_8000
WMDC 0 21 27 0000_8000
WMDC 0 22 27 0000_8000
WMDC 0 23 27 0000_8000
WMDC 0 24 27 0000_8000
WMDC 0 25 27 0000_8000
WMDC 0 26 27 0000_8000
WMDC 0 27 27 0000_8000
WMDC 0 28 27 0000_8000
WMDC 0 29 27 0000_8000
WMDC 0 30 27 0000_8000
WMDC 0 31 27 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 26 in open loop mode and pixel 27 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(26)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(27)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(27)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(27)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(27)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(27)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(27)-0001 W
WCMD R-C0_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(27)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 27 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 27 0000_FF06
WMDC 0 1 27 0000_FF06
WMDC 0 2 27 0000_FF06
WMDC 0 3 27 0000_FF06
WMDC 0 4 27 0000_FF06
WMDC 0 5 27 0000_FF06
WMDC 0 6 27 0000_FF06
WMDC 0 7 27 0000_FF06
WMDC 0 8 27 0000_FF06
WMDC 0 9 27 0000_FF06
WMDC 0 10 27 0000_FF06
WMDC 0 11 27 0000_FF06
WMDC 0 12 27 0000_FF06
WMDC 0 13 27 0000_FF06
WMDC 0 14 27 0000_FF06
WMDC 0 15 27 0000_FF06
WMDC 0 16 27 0000_FF06
WMDC 0 17 27 0000_FF06
WMDC 0 18 27 0000_FF06
WMDC 0 19 27 0000_FF06
WMDC 0 20 27 0000_FF06
WMDC 0 21 27 0000_FF06
WMDC 0 22 27 0000_FF06
WMDC 0 23 27 0000_FF06
WMDC 0 24 27 0000_FF06
WMDC 0 25 27 0000_FF06
WMDC 0 26 27 0000_FF06
WMDC 0 27 27 0000_FF06
WMDC 0 28 27 0000_FF06
WMDC 0 29 27 0000_FF06
WMDC 0 30 27 0000_FF06
WMDC 0 31 27 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 28 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 28 0000_FCD1
WMDC 0 1 28 0000_FBCA
WMDC 0 2 28 0000_FAC0
WMDC 0 3 28 0000_8000
WMDC 0 4 28 0000_8000
WMDC 0 5 28 0000_8000
WMDC 0 6 28 0000_8000
WMDC 0 7 28 0000_8000
WMDC 0 8 28 0000_8000
WMDC 0 9 28 0000_8000
WMDC 0 10 28 0000_8000
WMDC 0 11 28 0000_8000
WMDC 0 12 28 0000_8000
WMDC 0 13 28 0000_8000
WMDC 0 14 28 0000_8000
WMDC 0 15 28 0000_8000
WMDC 0 16 28 0000_8000
WMDC 0 17 28 0000_8000
WMDC 0 18 28 0000_8000
WMDC 0 19 28 0000_8000
WMDC 0 20 28 0000_8000
WMDC 0 21 28 0000_8000
WMDC 0 22 28 0000_8000
WMDC 0 23 28 0000_8000
WMDC 0 24 28 0000_8000
WMDC 0 25 28 0000_8000
WMDC 0 26 28 0000_8000
WMDC 0 27 28 0000_8000
WMDC 0 28 28 0000_8000
WMDC 0 29 28 0000_8000
WMDC 0 30 28 0000_8000
WMDC 0 31 28 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 27 in open loop mode and pixel 28 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(27)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(28)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(28)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(28)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(28)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(28)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(28)-0001 W
WCMD R-C0_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(28)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 28 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 28 0000_FF45
WMDC 0 1 28 0000_FF45
WMDC 0 2 28 0000_FF45
WMDC 0 3 28 0000_FF45
WMDC 0 4 28 0000_FF45
WMDC 0 5 28 0000_FF45
WMDC 0 6 28 0000_FF45
WMDC 0 7 28 0000_FF45
WMDC 0 8 28 0000_FF45
WMDC 0 9 28 0000_FF45
WMDC 0 10 28 0000_FF45
WMDC 0 11 28 0000_FF45
WMDC 0 12 28 0000_FF45
WMDC 0 13 28 0000_FF45
WMDC 0 14 28 0000_FF45
WMDC 0 15 28 0000_FF45
WMDC 0 16 28 0000_FF45
WMDC 0 17 28 0000_FF45
WMDC 0 18 28 0000_FF45
WMDC 0 19 28 0000_FF45
WMDC 0 20 28 0000_FF45
WMDC 0 21 28 0000_FF45
WMDC 0 22 28 0000_FF45
WMDC 0 23 28 0000_FF45
WMDC 0 24 28 0000_FF45
WMDC 0 25 28 0000_FF45
WMDC 0 26 28 0000_FF45
WMDC 0 27 28 0000_FF45
WMDC 0 28 28 0000_FF45
WMDC 0 29 28 0000_FF45
WMDC 0 30 28 0000_FF45
WMDC 0 31 28 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 29 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0200 W
COMM
WMDC 0 0 29 0000_FEFD
WMDC 0 1 29 0000_FDC1
WMDC 0 2 29 0000_FC80
WMDC 0 3 29 0000_21A3
WMDC 0 4 29 0000_20EE
WMDC 0 5 29 0000_2036
WMDC 0 6 29 0000_1F7C
WMDC 0 7 29 0000_1EBE
WMDC 0 8 29 0000_21A3
WMDC 0 9 29 0000_20EE
WMDC 0 10 29 0000_2036
WMDC 0 11 29 0000_1F7C
WMDC 0 12 29 0000_1EBE
WMDC 0 13 29 0000_21A3
WMDC 0 14 29 0000_20EE
WMDC 0 15 29 0000_2036
WMDC 0 16 29 0000_1F7C
WMDC 0 17 29 0000_1EBE
WMDC 0 18 29 0000_21A3
WMDC 0 19 29 0000_20EE
WMDC 0 20 29 0000_2036
WMDC 0 21 29 0000_1F7C
WMDC 0 22 29 0000_1EBE
WMDC 0 23 29 0000_21A3
WMDC 0 24 29 0000_20EE
WMDC 0 25 29 0000_2036
WMDC 0 26 29 0000_1F7C
WMDC 0 27 29 0000_1EBE
WMDC 0 28 29 0000_21A3
WMDC 0 29 29 0000_20EE
WMDC 0 30 29 0000_2036
WMDC 0 31 29 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 28 in open loop mode and pixel 29 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(28)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(29)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(29)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(29)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(29)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(29)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(29)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(29)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(29)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(29)-0002 W
WCMD R-C0_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(29)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 29 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 29 0000_FFD3
WMDC 0 1 29 0000_FFD3
WMDC 0 2 29 0000_FFD3
WMDC 0 3 29 0000_FFD3
WMDC 0 4 29 0000_FFD3
WMDC 0 5 29 0000_FFD3
WMDC 0 6 29 0000_FFD3
WMDC 0 7 29 0000_FFD3
WMDC 0 8 29 0000_FFD3
WMDC 0 9 29 0000_FFD3
WMDC 0 10 29 0000_FFD3
WMDC 0 11 29 0000_FFD3
WMDC 0 12 29 0000_FFD3
WMDC 0 13 29 0000_FFD3
WMDC 0 14 29 0000_FFD3
WMDC 0 15 29 0000_FFD3
WMDC 0 16 29 0000_FFD3
WMDC 0 17 29 0000_FFD3
WMDC 0 18 29 0000_FFD3
WMDC 0 19 29 0000_FFD3
WMDC 0 20 29 0000_FFD3
WMDC 0 21 29 0000_FFD3
WMDC 0 22 29 0000_FFD3
WMDC 0 23 29 0000_FFD3
WMDC 0 24 29 0000_FFD3
WMDC 0 25 29 0000_FFD3
WMDC 0 26 29 0000_FFD3
WMDC 0 27 29 0000_FFD3
WMDC 0 28 29 0000_FFD3
WMDC 0 29 29 0000_FFD3
WMDC 0 30 29 0000_FFD3
WMDC 0 31 29 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 30 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0500 W
COMM
WMDC 0 0 30 0000_FE5D
WMDC 0 1 30 0000_FD99
WMDC 0 2 30 0000_FCD2
WMDC 0 3 30 0000_D1A8
WMDC 0 4 30 0000_D035
WMDC 0 5 30 0000_CEBC
WMDC 0 6 30 0000_CD3D
WMDC 0 7 30 0000_CBB9
WMDC 0 8 30 0000_CA2F
WMDC 0 9 30 0000_D1A8
WMDC 0 10 30 0000_D035
WMDC 0 11 30 0000_CEBC
WMDC 0 12 30 0000_CD3D
WMDC 0 13 30 0000_CBB9
WMDC 0 14 30 0000_CA2F
WMDC 0 15 30 0000_D1A8
WMDC 0 16 30 0000_D035
WMDC 0 17 30 0000_CEBC
WMDC 0 18 30 0000_CD3D
WMDC 0 19 30 0000_CBB9
WMDC 0 20 30 0000_CA2F
WMDC 0 21 30 0000_D1A8
WMDC 0 22 30 0000_D035
WMDC 0 23 30 0000_CEBC
WMDC 0 24 30 0000_CD3D
WMDC 0 25 30 0000_CBB9
WMDC 0 26 30 0000_CA2F
WMDC 0 27 30 0000_D1A8
WMDC 0 28 30 0000_D035
WMDC 0 29 30 0000_CEBC
WMDC 0 30 30 0000_CD3D
WMDC 0 31 30 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 29 in open loop mode and pixel 30 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(29)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(30)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(30)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(30)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(30)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(30)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(30)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(30)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(30)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(30)-0002 W
WCMD R-C0_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(30)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 30 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 30 0000_FFA4
WMDC 0 1 30 0000_FFA4
WMDC 0 2 30 0000_FFA4
WMDC 0 3 30 0000_FFA4
WMDC 0 4 30 0000_FFA4
WMDC 0 5 30 0000_FFA4
WMDC 0 6 30 0000_FFA4
WMDC 0 7 30 0000_FFA4
WMDC 0 8 30 0000_FFA4
WMDC 0 9 30 0000_FFA4
WMDC 0 10 30 0000_FFA4
WMDC 0 11 30 0000_FFA4
WMDC 0 12 30 0000_FFA4
WMDC 0 13 30 0000_FFA4
WMDC 0 14 30 0000_FFA4
WMDC 0 15 30 0000_FFA4
WMDC 0 16 30 0000_FFA4
WMDC 0 17 30 0000_FFA4
WMDC 0 18 30 0000_FFA4
WMDC 0 19 30 0000_FFA4
WMDC 0 20 30 0000_FFA4
WMDC 0 21 30 0000_FFA4
WMDC 0 22 30 0000_FFA4
WMDC 0 23 30 0000_FFA4
WMDC 0 24 30 0000_FFA4
WMDC 0 25 30 0000_FFA4
WMDC 0 26 30 0000_FFA4
WMDC 0 27 30 0000_FFA4
WMDC 0 28 30 0000_FFA4
WMDC 0 29 30 0000_FFA4
WMDC 0 30 30 0000_FFA4
WMDC 0 31 30 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 31 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 0 0 31 0000_FDC4
WMDC 0 1 31 0000_FC1A
WMDC 0 2 31 0000_FA6A
WMDC 0 3 31 0000_F8B3
WMDC 0 4 31 0000_F6F5
WMDC 0 5 31 0000_F530
WMDC 0 6 31 0000_F365
WMDC 0 7 31 0000_F192
WMDC 0 8 31 0000_EFB9
WMDC 0 9 31 0000_EDD8
WMDC 0 10 31 0000_EBF0
WMDC 0 11 31 0000_EA00
WMDC 0 12 31 0000_E809
WMDC 0 13 31 0000_E60A
WMDC 0 14 31 0000_F310
WMDC 0 15 31 0000_F13C
WMDC 0 16 31 0000_EF61
WMDC 0 17 31 0000_ED7F
WMDC 0 18 31 0000_EB95
WMDC 0 19 31 0000_E9A4
WMDC 0 20 31 0000_E7AC
WMDC 0 21 31 0000_E5AB
WMDC 0 22 31 0000_F310
WMDC 0 23 31 0000_F13C
WMDC 0 24 31 0000_EF61
WMDC 0 25 31 0000_ED7F
WMDC 0 26 31 0000_EB95
WMDC 0 27 31 0000_E9A4
WMDC 0 28 31 0000_E7AC
WMDC 0 29 31 0000_E5AB
WMDC 0 30 31 0000_F310
WMDC 0 31 31 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 30 in open loop mode and pixel 31 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(30)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(31)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(31)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(31)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(31)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(31)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C0_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(31)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(31)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(31)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(31)-0002 W
WCMD R-C0_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(31)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 31 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 31 0000_FF8C
WMDC 0 1 31 0000_FF8C
WMDC 0 2 31 0000_FF8C
WMDC 0 3 31 0000_FF8C
WMDC 0 4 31 0000_FF8C
WMDC 0 5 31 0000_FF8C
WMDC 0 6 31 0000_FF8C
WMDC 0 7 31 0000_FF8C
WMDC 0 8 31 0000_FF8C
WMDC 0 9 31 0000_FF8C
WMDC 0 10 31 0000_FF8C
WMDC 0 11 31 0000_FF8C
WMDC 0 12 31 0000_FF8C
WMDC 0 13 31 0000_FF8C
WMDC 0 14 31 0000_FF8C
WMDC 0 15 31 0000_FF8C
WMDC 0 16 31 0000_FF8C
WMDC 0 17 31 0000_FF8C
WMDC 0 18 31 0000_FF8C
WMDC 0 19 31 0000_FF8C
WMDC 0 20 31 0000_FF8C
WMDC 0 21 31 0000_FF8C
WMDC 0 22 31 0000_FF8C
WMDC 0 23 31 0000_FF8C
WMDC 0 24 31 0000_FF8C
WMDC 0 25 31 0000_FF8C
WMDC 0 26 31 0000_FF8C
WMDC 0 27 31 0000_FF8C
WMDC 0 28 31 0000_FF8C
WMDC 0 29 31 0000_FF8C
WMDC 0 30 31 0000_FF8C
WMDC 0 31 31 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 32 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 32 0000_01F6
WMDC 0 1 32 0000_01FE
WMDC 0 2 32 0000_0205
WMDC 0 3 32 0000_7FFF
WMDC 0 4 32 0000_7FFF
WMDC 0 5 32 0000_7FFF
WMDC 0 6 32 0000_7FFF
WMDC 0 7 32 0000_7FFF
WMDC 0 8 32 0000_7FFF
WMDC 0 9 32 0000_7FFF
WMDC 0 10 32 0000_7FFF
WMDC 0 11 32 0000_7FFF
WMDC 0 12 32 0000_7FFF
WMDC 0 13 32 0000_7FFF
WMDC 0 14 32 0000_7FFF
WMDC 0 15 32 0000_7FFF
WMDC 0 16 32 0000_7FFF
WMDC 0 17 32 0000_7FFF
WMDC 0 18 32 0000_7FFF
WMDC 0 19 32 0000_7FFF
WMDC 0 20 32 0000_7FFF
WMDC 0 21 32 0000_7FFF
WMDC 0 22 32 0000_7FFF
WMDC 0 23 32 0000_7FFF
WMDC 0 24 32 0000_7FFF
WMDC 0 25 32 0000_7FFF
WMDC 0 26 32 0000_7FFF
WMDC 0 27 32 0000_7FFF
WMDC 0 28 32 0000_7FFF
WMDC 0 29 32 0000_7FFF
WMDC 0 30 32 0000_7FFF
WMDC 0 31 32 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 31 in open loop mode and pixel 32 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(31)-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(32)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(32)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(32)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(32)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(32)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(32)-0001 W
WCMD R-C0_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(32)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 32 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 32 0000_007D
WMDC 0 1 32 0000_007D
WMDC 0 2 32 0000_007D
WMDC 0 3 32 0000_007D
WMDC 0 4 32 0000_007D
WMDC 0 5 32 0000_007D
WMDC 0 6 32 0000_007D
WMDC 0 7 32 0000_007D
WMDC 0 8 32 0000_007D
WMDC 0 9 32 0000_007D
WMDC 0 10 32 0000_007D
WMDC 0 11 32 0000_007D
WMDC 0 12 32 0000_007D
WMDC 0 13 32 0000_007D
WMDC 0 14 32 0000_007D
WMDC 0 15 32 0000_007D
WMDC 0 16 32 0000_007D
WMDC 0 17 32 0000_007D
WMDC 0 18 32 0000_007D
WMDC 0 19 32 0000_007D
WMDC 0 20 32 0000_007D
WMDC 0 21 32 0000_007D
WMDC 0 22 32 0000_007D
WMDC 0 23 32 0000_007D
WMDC 0 24 32 0000_007D
WMDC 0 25 32 0000_007D
WMDC 0 26 32 0000_007D
WMDC 0 27 32 0000_007D
WMDC 0 28 32 0000_007D
WMDC 0 29 32 0000_007D
WMDC 0 30 32 0000_007D
WMDC 0 31 32 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 33 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_RELOCK_THRESHOLD-3062 W
COMM
WMDC 0 0 33 0000_FB97
WMDC 0 1 33 0000_F992
WMDC 0 2 33 0000_F785
WMDC 0 3 33 0000_8000
WMDC 0 4 33 0000_8000
WMDC 0 5 33 0000_8000
WMDC 0 6 33 0000_8000
WMDC 0 7 33 0000_8000
WMDC 0 8 33 0000_8000
WMDC 0 9 33 0000_8000
WMDC 0 10 33 0000_8000
WMDC 0 11 33 0000_8000
WMDC 0 12 33 0000_8000
WMDC 0 13 33 0000_8000
WMDC 0 14 33 0000_8000
WMDC 0 15 33 0000_8000
WMDC 0 16 33 0000_8000
WMDC 0 17 33 0000_8000
WMDC 0 18 33 0000_8000
WMDC 0 19 33 0000_8000
WMDC 0 20 33 0000_8000
WMDC 0 21 33 0000_8000
WMDC 0 22 33 0000_8000
WMDC 0 23 33 0000_8000
WMDC 0 24 33 0000_8000
WMDC 0 25 33 0000_8000
WMDC 0 26 33 0000_8000
WMDC 0 27 33 0000_8000
WMDC 0 28 33 0000_8000
WMDC 0 29 33 0000_8000
WMDC 0 30 33 0000_8000
WMDC 0 31 33 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 32 in open loop mode and pixel 33 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(32)-0000 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C0_MUX_SQ_FB_MODE(33)-0001 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C0_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C0_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(33)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C0_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C0_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(33)-0001 W
WCMD R-C0_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C0_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 33 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 33 0000_FF06
WMDC 0 1 33 0000_FF06
WMDC 0 2 33 0000_FF06
WMDC 0 3 33 0000_FF06
WMDC 0 4 33 0000_FF06
WMDC 0 5 33 0000_FF06
WMDC 0 6 33 0000_FF06
WMDC 0 7 33 0000_FF06
WMDC 0 8 33 0000_FF06
WMDC 0 9 33 0000_FF06
WMDC 0 10 33 0000_FF06
WMDC 0 11 33 0000_FF06
WMDC 0 12 33 0000_FF06
WMDC 0 13 33 0000_FF06
WMDC 0 14 33 0000_FF06
WMDC 0 15 33 0000_FF06
WMDC 0 16 33 0000_FF06
WMDC 0 17 33 0000_FF06
WMDC 0 18 33 0000_FF06
WMDC 0 19 33 0000_FF06
WMDC 0 20 33 0000_FF06
WMDC 0 21 33 0000_FF06
WMDC 0 22 33 0000_FF06
WMDC 0 23 33 0000_FF06
WMDC 0 24 33 0000_FF06
WMDC 0 25 33 0000_FF06
WMDC 0 26 33 0000_FF06
WMDC 0 27 33 0000_FF06
WMDC 0 28 33 0000_FF06
WMDC 0 29 33 0000_FF06
WMDC 0 30 33 0000_FF06
WMDC 0 31 33 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 33 in open loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(33)-0000 W
WCMD R-C1_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 33 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 33 0000_FF06
WMDC 1 1 33 0000_FF06
WMDC 1 2 33 0000_FF06
WMDC 1 3 33 0000_FF06
WMDC 1 4 33 0000_FF06
WMDC 1 5 33 0000_FF06
WMDC 1 6 33 0000_FF06
WMDC 1 7 33 0000_FF06
WMDC 1 8 33 0000_FF06
WMDC 1 9 33 0000_FF06
WMDC 1 10 33 0000_FF06
WMDC 1 11 33 0000_FF06
WMDC 1 12 33 0000_FF06
WMDC 1 13 33 0000_FF06
WMDC 1 14 33 0000_FF06
WMDC 1 15 33 0000_FF06
WMDC 1 16 33 0000_FF06
WMDC 1 17 33 0000_FF06
WMDC 1 18 33 0000_FF06
WMDC 1 19 33 0000_FF06
WMDC 1 20 33 0000_FF06
WMDC 1 21 33 0000_FF06
WMDC 1 22 33 0000_FF06
WMDC 1 23 33 0000_FF06
WMDC 1 24 33 0000_FF06
WMDC 1 25 33 0000_FF06
WMDC 1 26 33 0000_FF06
WMDC 1 27 33 0000_FF06
WMDC 1 28 33 0000_FF06
WMDC 1 29 33 0000_FF06
WMDC 1 30 33 0000_FF06
WMDC 1 31 33 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 0 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 0 0000_01F6
WMDC 1 1 0 0000_01FE
WMDC 1 2 0 0000_0205
WMDC 1 3 0 0000_7FFF
WMDC 1 4 0 0000_7FFF
WMDC 1 5 0 0000_7FFF
WMDC 1 6 0 0000_7FFF
WMDC 1 7 0 0000_7FFF
WMDC 1 8 0 0000_7FFF
WMDC 1 9 0 0000_7FFF
WMDC 1 10 0 0000_7FFF
WMDC 1 11 0 0000_7FFF
WMDC 1 12 0 0000_7FFF
WMDC 1 13 0 0000_7FFF
WMDC 1 14 0 0000_7FFF
WMDC 1 15 0 0000_7FFF
WMDC 1 16 0 0000_7FFF
WMDC 1 17 0 0000_7FFF
WMDC 1 18 0 0000_7FFF
WMDC 1 19 0 0000_7FFF
WMDC 1 20 0 0000_7FFF
WMDC 1 21 0 0000_7FFF
WMDC 1 22 0 0000_7FFF
WMDC 1 23 0 0000_7FFF
WMDC 1 24 0 0000_7FFF
WMDC 1 25 0 0000_7FFF
WMDC 1 26 0 0000_7FFF
WMDC 1 27 0 0000_7FFF
WMDC 1 28 0 0000_7FFF
WMDC 1 29 0 0000_7FFF
WMDC 1 30 0 0000_7FFF
WMDC 1 31 0 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 0 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(0)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(0)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(0)-0000 W
WCMD R-C1_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(0)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(0)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(0)-0001 W
WCMD R-C1_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(0)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 0 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 0 0000_007D
WMDC 1 1 0 0000_007D
WMDC 1 2 0 0000_007D
WMDC 1 3 0 0000_007D
WMDC 1 4 0 0000_007D
WMDC 1 5 0 0000_007D
WMDC 1 6 0 0000_007D
WMDC 1 7 0 0000_007D
WMDC 1 8 0 0000_007D
WMDC 1 9 0 0000_007D
WMDC 1 10 0 0000_007D
WMDC 1 11 0 0000_007D
WMDC 1 12 0 0000_007D
WMDC 1 13 0 0000_007D
WMDC 1 14 0 0000_007D
WMDC 1 15 0 0000_007D
WMDC 1 16 0 0000_007D
WMDC 1 17 0 0000_007D
WMDC 1 18 0 0000_007D
WMDC 1 19 0 0000_007D
WMDC 1 20 0 0000_007D
WMDC 1 21 0 0000_007D
WMDC 1 22 0 0000_007D
WMDC 1 23 0 0000_007D
WMDC 1 24 0 0000_007D
WMDC 1 25 0 0000_007D
WMDC 1 26 0 0000_007D
WMDC 1 27 0 0000_007D
WMDC 1 28 0 0000_007D
WMDC 1 29 0 0000_007D
WMDC 1 30 0 0000_007D
WMDC 1 31 0 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 1 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 1 0000_FB97
WMDC 1 1 1 0000_F992
WMDC 1 2 1 0000_F785
WMDC 1 3 1 0000_8000
WMDC 1 4 1 0000_8000
WMDC 1 5 1 0000_8000
WMDC 1 6 1 0000_8000
WMDC 1 7 1 0000_8000
WMDC 1 8 1 0000_8000
WMDC 1 9 1 0000_8000
WMDC 1 10 1 0000_8000
WMDC 1 11 1 0000_8000
WMDC 1 12 1 0000_8000
WMDC 1 13 1 0000_8000
WMDC 1 14 1 0000_8000
WMDC 1 15 1 0000_8000
WMDC 1 16 1 0000_8000
WMDC 1 17 1 0000_8000
WMDC 1 18 1 0000_8000
WMDC 1 19 1 0000_8000
WMDC 1 20 1 0000_8000
WMDC 1 21 1 0000_8000
WMDC 1 22 1 0000_8000
WMDC 1 23 1 0000_8000
WMDC 1 24 1 0000_8000
WMDC 1 25 1 0000_8000
WMDC 1 26 1 0000_8000
WMDC 1 27 1 0000_8000
WMDC 1 28 1 0000_8000
WMDC 1 29 1 0000_8000
WMDC 1 30 1 0000_8000
WMDC 1 31 1 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 0 in open loop mode and pixel 1 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(0)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(1)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(1)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(1)-0000 W
WCMD R-C1_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(1)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(1)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(1)-0001 W
WCMD R-C1_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(1)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 1 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 1 0000_FF06
WMDC 1 1 1 0000_FF06
WMDC 1 2 1 0000_FF06
WMDC 1 3 1 0000_FF06
WMDC 1 4 1 0000_FF06
WMDC 1 5 1 0000_FF06
WMDC 1 6 1 0000_FF06
WMDC 1 7 1 0000_FF06
WMDC 1 8 1 0000_FF06
WMDC 1 9 1 0000_FF06
WMDC 1 10 1 0000_FF06
WMDC 1 11 1 0000_FF06
WMDC 1 12 1 0000_FF06
WMDC 1 13 1 0000_FF06
WMDC 1 14 1 0000_FF06
WMDC 1 15 1 0000_FF06
WMDC 1 16 1 0000_FF06
WMDC 1 17 1 0000_FF06
WMDC 1 18 1 0000_FF06
WMDC 1 19 1 0000_FF06
WMDC 1 20 1 0000_FF06
WMDC 1 21 1 0000_FF06
WMDC 1 22 1 0000_FF06
WMDC 1 23 1 0000_FF06
WMDC 1 24 1 0000_FF06
WMDC 1 25 1 0000_FF06
WMDC 1 26 1 0000_FF06
WMDC 1 27 1 0000_FF06
WMDC 1 28 1 0000_FF06
WMDC 1 29 1 0000_FF06
WMDC 1 30 1 0000_FF06
WMDC 1 31 1 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 2 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 2 0000_01F6
WMDC 1 1 2 0000_01FE
WMDC 1 2 2 0000_0205
WMDC 1 3 2 0000_7FFF
WMDC 1 4 2 0000_7FFF
WMDC 1 5 2 0000_7FFF
WMDC 1 6 2 0000_7FFF
WMDC 1 7 2 0000_7FFF
WMDC 1 8 2 0000_7FFF
WMDC 1 9 2 0000_7FFF
WMDC 1 10 2 0000_7FFF
WMDC 1 11 2 0000_7FFF
WMDC 1 12 2 0000_7FFF
WMDC 1 13 2 0000_7FFF
WMDC 1 14 2 0000_7FFF
WMDC 1 15 2 0000_7FFF
WMDC 1 16 2 0000_7FFF
WMDC 1 17 2 0000_7FFF
WMDC 1 18 2 0000_7FFF
WMDC 1 19 2 0000_7FFF
WMDC 1 20 2 0000_7FFF
WMDC 1 21 2 0000_7FFF
WMDC 1 22 2 0000_7FFF
WMDC 1 23 2 0000_7FFF
WMDC 1 24 2 0000_7FFF
WMDC 1 25 2 0000_7FFF
WMDC 1 26 2 0000_7FFF
WMDC 1 27 2 0000_7FFF
WMDC 1 28 2 0000_7FFF
WMDC 1 29 2 0000_7FFF
WMDC 1 30 2 0000_7FFF
WMDC 1 31 2 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 1 in open loop mode and pixel 2 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(1)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(2)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(2)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(2)-0000 W
WCMD R-C1_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(2)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(2)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(2)-0001 W
WCMD R-C1_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(2)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 2 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 2 0000_007D
WMDC 1 1 2 0000_007D
WMDC 1 2 2 0000_007D
WMDC 1 3 2 0000_007D
WMDC 1 4 2 0000_007D
WMDC 1 5 2 0000_007D
WMDC 1 6 2 0000_007D
WMDC 1 7 2 0000_007D
WMDC 1 8 2 0000_007D
WMDC 1 9 2 0000_007D
WMDC 1 10 2 0000_007D
WMDC 1 11 2 0000_007D
WMDC 1 12 2 0000_007D
WMDC 1 13 2 0000_007D
WMDC 1 14 2 0000_007D
WMDC 1 15 2 0000_007D
WMDC 1 16 2 0000_007D
WMDC 1 17 2 0000_007D
WMDC 1 18 2 0000_007D
WMDC 1 19 2 0000_007D
WMDC 1 20 2 0000_007D
WMDC 1 21 2 0000_007D
WMDC 1 22 2 0000_007D
WMDC 1 23 2 0000_007D
WMDC 1 24 2 0000_007D
WMDC 1 25 2 0000_007D
WMDC 1 26 2 0000_007D
WMDC 1 27 2 0000_007D
WMDC 1 28 2 0000_007D
WMDC 1 29 2 0000_007D
WMDC 1 30 2 0000_007D
WMDC 1 31 2 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 3 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 3 0000_FB97
WMDC 1 1 3 0000_F992
WMDC 1 2 3 0000_F785
WMDC 1 3 3 0000_8000
WMDC 1 4 3 0000_8000
WMDC 1 5 3 0000_8000
WMDC 1 6 3 0000_8000
WMDC 1 7 3 0000_8000
WMDC 1 8 3 0000_8000
WMDC 1 9 3 0000_8000
WMDC 1 10 3 0000_8000
WMDC 1 11 3 0000_8000
WMDC 1 12 3 0000_8000
WMDC 1 13 3 0000_8000
WMDC 1 14 3 0000_8000
WMDC 1 15 3 0000_8000
WMDC 1 16 3 0000_8000
WMDC 1 17 3 0000_8000
WMDC 1 18 3 0000_8000
WMDC 1 19 3 0000_8000
WMDC 1 20 3 0000_8000
WMDC 1 21 3 0000_8000
WMDC 1 22 3 0000_8000
WMDC 1 23 3 0000_8000
WMDC 1 24 3 0000_8000
WMDC 1 25 3 0000_8000
WMDC 1 26 3 0000_8000
WMDC 1 27 3 0000_8000
WMDC 1 28 3 0000_8000
WMDC 1 29 3 0000_8000
WMDC 1 30 3 0000_8000
WMDC 1 31 3 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 2 in open loop mode and pixel 3 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(2)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(3)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(3)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(3)-0000 W
WCMD R-C1_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(3)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(3)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(3)-0001 W
WCMD R-C1_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(3)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 3 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 3 0000_FF06
WMDC 1 1 3 0000_FF06
WMDC 1 2 3 0000_FF06
WMDC 1 3 3 0000_FF06
WMDC 1 4 3 0000_FF06
WMDC 1 5 3 0000_FF06
WMDC 1 6 3 0000_FF06
WMDC 1 7 3 0000_FF06
WMDC 1 8 3 0000_FF06
WMDC 1 9 3 0000_FF06
WMDC 1 10 3 0000_FF06
WMDC 1 11 3 0000_FF06
WMDC 1 12 3 0000_FF06
WMDC 1 13 3 0000_FF06
WMDC 1 14 3 0000_FF06
WMDC 1 15 3 0000_FF06
WMDC 1 16 3 0000_FF06
WMDC 1 17 3 0000_FF06
WMDC 1 18 3 0000_FF06
WMDC 1 19 3 0000_FF06
WMDC 1 20 3 0000_FF06
WMDC 1 21 3 0000_FF06
WMDC 1 22 3 0000_FF06
WMDC 1 23 3 0000_FF06
WMDC 1 24 3 0000_FF06
WMDC 1 25 3 0000_FF06
WMDC 1 26 3 0000_FF06
WMDC 1 27 3 0000_FF06
WMDC 1 28 3 0000_FF06
WMDC 1 29 3 0000_FF06
WMDC 1 30 3 0000_FF06
WMDC 1 31 3 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 4 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 4 0000_FCD1
WMDC 1 1 4 0000_FBCA
WMDC 1 2 4 0000_FAC0
WMDC 1 3 4 0000_8000
WMDC 1 4 4 0000_8000
WMDC 1 5 4 0000_8000
WMDC 1 6 4 0000_8000
WMDC 1 7 4 0000_8000
WMDC 1 8 4 0000_8000
WMDC 1 9 4 0000_8000
WMDC 1 10 4 0000_8000
WMDC 1 11 4 0000_8000
WMDC 1 12 4 0000_8000
WMDC 1 13 4 0000_8000
WMDC 1 14 4 0000_8000
WMDC 1 15 4 0000_8000
WMDC 1 16 4 0000_8000
WMDC 1 17 4 0000_8000
WMDC 1 18 4 0000_8000
WMDC 1 19 4 0000_8000
WMDC 1 20 4 0000_8000
WMDC 1 21 4 0000_8000
WMDC 1 22 4 0000_8000
WMDC 1 23 4 0000_8000
WMDC 1 24 4 0000_8000
WMDC 1 25 4 0000_8000
WMDC 1 26 4 0000_8000
WMDC 1 27 4 0000_8000
WMDC 1 28 4 0000_8000
WMDC 1 29 4 0000_8000
WMDC 1 30 4 0000_8000
WMDC 1 31 4 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 3 in open loop mode and pixel 4 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(3)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(4)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(4)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(4)-0000 W
WCMD R-C1_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(4)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(4)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(4)-0001 W
WCMD R-C1_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(4)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 4 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 4 0000_FF45
WMDC 1 1 4 0000_FF45
WMDC 1 2 4 0000_FF45
WMDC 1 3 4 0000_FF45
WMDC 1 4 4 0000_FF45
WMDC 1 5 4 0000_FF45
WMDC 1 6 4 0000_FF45
WMDC 1 7 4 0000_FF45
WMDC 1 8 4 0000_FF45
WMDC 1 9 4 0000_FF45
WMDC 1 10 4 0000_FF45
WMDC 1 11 4 0000_FF45
WMDC 1 12 4 0000_FF45
WMDC 1 13 4 0000_FF45
WMDC 1 14 4 0000_FF45
WMDC 1 15 4 0000_FF45
WMDC 1 16 4 0000_FF45
WMDC 1 17 4 0000_FF45
WMDC 1 18 4 0000_FF45
WMDC 1 19 4 0000_FF45
WMDC 1 20 4 0000_FF45
WMDC 1 21 4 0000_FF45
WMDC 1 22 4 0000_FF45
WMDC 1 23 4 0000_FF45
WMDC 1 24 4 0000_FF45
WMDC 1 25 4 0000_FF45
WMDC 1 26 4 0000_FF45
WMDC 1 27 4 0000_FF45
WMDC 1 28 4 0000_FF45
WMDC 1 29 4 0000_FF45
WMDC 1 30 4 0000_FF45
WMDC 1 31 4 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 5 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0200 W
COMM
WMDC 1 0 5 0000_FEFD
WMDC 1 1 5 0000_FDC1
WMDC 1 2 5 0000_FC80
WMDC 1 3 5 0000_21A3
WMDC 1 4 5 0000_20EE
WMDC 1 5 5 0000_2036
WMDC 1 6 5 0000_1F7C
WMDC 1 7 5 0000_1EBE
WMDC 1 8 5 0000_21A3
WMDC 1 9 5 0000_20EE
WMDC 1 10 5 0000_2036
WMDC 1 11 5 0000_1F7C
WMDC 1 12 5 0000_1EBE
WMDC 1 13 5 0000_21A3
WMDC 1 14 5 0000_20EE
WMDC 1 15 5 0000_2036
WMDC 1 16 5 0000_1F7C
WMDC 1 17 5 0000_1EBE
WMDC 1 18 5 0000_21A3
WMDC 1 19 5 0000_20EE
WMDC 1 20 5 0000_2036
WMDC 1 21 5 0000_1F7C
WMDC 1 22 5 0000_1EBE
WMDC 1 23 5 0000_21A3
WMDC 1 24 5 0000_20EE
WMDC 1 25 5 0000_2036
WMDC 1 26 5 0000_1F7C
WMDC 1 27 5 0000_1EBE
WMDC 1 28 5 0000_21A3
WMDC 1 29 5 0000_20EE
WMDC 1 30 5 0000_2036
WMDC 1 31 5 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 4 in open loop mode and pixel 5 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(4)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(5)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(5)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(5)-0000 W
WCMD R-C1_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(5)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(5)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(5)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(5)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(5)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(5)-0002 W
WCMD R-C1_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(5)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 5 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 5 0000_FFD3
WMDC 1 1 5 0000_FFD3
WMDC 1 2 5 0000_FFD3
WMDC 1 3 5 0000_FFD3
WMDC 1 4 5 0000_FFD3
WMDC 1 5 5 0000_FFD3
WMDC 1 6 5 0000_FFD3
WMDC 1 7 5 0000_FFD3
WMDC 1 8 5 0000_FFD3
WMDC 1 9 5 0000_FFD3
WMDC 1 10 5 0000_FFD3
WMDC 1 11 5 0000_FFD3
WMDC 1 12 5 0000_FFD3
WMDC 1 13 5 0000_FFD3
WMDC 1 14 5 0000_FFD3
WMDC 1 15 5 0000_FFD3
WMDC 1 16 5 0000_FFD3
WMDC 1 17 5 0000_FFD3
WMDC 1 18 5 0000_FFD3
WMDC 1 19 5 0000_FFD3
WMDC 1 20 5 0000_FFD3
WMDC 1 21 5 0000_FFD3
WMDC 1 22 5 0000_FFD3
WMDC 1 23 5 0000_FFD3
WMDC 1 24 5 0000_FFD3
WMDC 1 25 5 0000_FFD3
WMDC 1 26 5 0000_FFD3
WMDC 1 27 5 0000_FFD3
WMDC 1 28 5 0000_FFD3
WMDC 1 29 5 0000_FFD3
WMDC 1 30 5 0000_FFD3
WMDC 1 31 5 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 6 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0500 W
COMM
WMDC 1 0 6 0000_FE5D
WMDC 1 1 6 0000_FD99
WMDC 1 2 6 0000_FCD2
WMDC 1 3 6 0000_D1A8
WMDC 1 4 6 0000_D035
WMDC 1 5 6 0000_CEBC
WMDC 1 6 6 0000_CD3D
WMDC 1 7 6 0000_CBB9
WMDC 1 8 6 0000_CA2F
WMDC 1 9 6 0000_D1A8
WMDC 1 10 6 0000_D035
WMDC 1 11 6 0000_CEBC
WMDC 1 12 6 0000_CD3D
WMDC 1 13 6 0000_CBB9
WMDC 1 14 6 0000_CA2F
WMDC 1 15 6 0000_D1A8
WMDC 1 16 6 0000_D035
WMDC 1 17 6 0000_CEBC
WMDC 1 18 6 0000_CD3D
WMDC 1 19 6 0000_CBB9
WMDC 1 20 6 0000_CA2F
WMDC 1 21 6 0000_D1A8
WMDC 1 22 6 0000_D035
WMDC 1 23 6 0000_CEBC
WMDC 1 24 6 0000_CD3D
WMDC 1 25 6 0000_CBB9
WMDC 1 26 6 0000_CA2F
WMDC 1 27 6 0000_D1A8
WMDC 1 28 6 0000_D035
WMDC 1 29 6 0000_CEBC
WMDC 1 30 6 0000_CD3D
WMDC 1 31 6 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 5 in open loop mode and pixel 6 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(5)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(6)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(6)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(6)-0000 W
WCMD R-C1_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(6)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(6)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(6)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(6)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(6)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(6)-0002 W
WCMD R-C1_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(6)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 6 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 6 0000_FFA4
WMDC 1 1 6 0000_FFA4
WMDC 1 2 6 0000_FFA4
WMDC 1 3 6 0000_FFA4
WMDC 1 4 6 0000_FFA4
WMDC 1 5 6 0000_FFA4
WMDC 1 6 6 0000_FFA4
WMDC 1 7 6 0000_FFA4
WMDC 1 8 6 0000_FFA4
WMDC 1 9 6 0000_FFA4
WMDC 1 10 6 0000_FFA4
WMDC 1 11 6 0000_FFA4
WMDC 1 12 6 0000_FFA4
WMDC 1 13 6 0000_FFA4
WMDC 1 14 6 0000_FFA4
WMDC 1 15 6 0000_FFA4
WMDC 1 16 6 0000_FFA4
WMDC 1 17 6 0000_FFA4
WMDC 1 18 6 0000_FFA4
WMDC 1 19 6 0000_FFA4
WMDC 1 20 6 0000_FFA4
WMDC 1 21 6 0000_FFA4
WMDC 1 22 6 0000_FFA4
WMDC 1 23 6 0000_FFA4
WMDC 1 24 6 0000_FFA4
WMDC 1 25 6 0000_FFA4
WMDC 1 26 6 0000_FFA4
WMDC 1 27 6 0000_FFA4
WMDC 1 28 6 0000_FFA4
WMDC 1 29 6 0000_FFA4
WMDC 1 30 6 0000_FFA4
WMDC 1 31 6 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 7 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 1 0 7 0000_FDC4
WMDC 1 1 7 0000_FC1A
WMDC 1 2 7 0000_FA6A
WMDC 1 3 7 0000_F8B3
WMDC 1 4 7 0000_F6F5
WMDC 1 5 7 0000_F530
WMDC 1 6 7 0000_F365
WMDC 1 7 7 0000_F192
WMDC 1 8 7 0000_EFB9
WMDC 1 9 7 0000_EDD8
WMDC 1 10 7 0000_EBF0
WMDC 1 11 7 0000_EA00
WMDC 1 12 7 0000_E809
WMDC 1 13 7 0000_E60A
WMDC 1 14 7 0000_F310
WMDC 1 15 7 0000_F13C
WMDC 1 16 7 0000_EF61
WMDC 1 17 7 0000_ED7F
WMDC 1 18 7 0000_EB95
WMDC 1 19 7 0000_E9A4
WMDC 1 20 7 0000_E7AC
WMDC 1 21 7 0000_E5AB
WMDC 1 22 7 0000_F310
WMDC 1 23 7 0000_F13C
WMDC 1 24 7 0000_EF61
WMDC 1 25 7 0000_ED7F
WMDC 1 26 7 0000_EB95
WMDC 1 27 7 0000_E9A4
WMDC 1 28 7 0000_E7AC
WMDC 1 29 7 0000_E5AB
WMDC 1 30 7 0000_F310
WMDC 1 31 7 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 6 in open loop mode and pixel 7 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(6)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(7)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(7)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(7)-0000 W
WCMD R-C1_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(7)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(7)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(7)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(7)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(7)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(7)-0002 W
WCMD R-C1_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(7)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 7 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 7 0000_FF8C
WMDC 1 1 7 0000_FF8C
WMDC 1 2 7 0000_FF8C
WMDC 1 3 7 0000_FF8C
WMDC 1 4 7 0000_FF8C
WMDC 1 5 7 0000_FF8C
WMDC 1 6 7 0000_FF8C
WMDC 1 7 7 0000_FF8C
WMDC 1 8 7 0000_FF8C
WMDC 1 9 7 0000_FF8C
WMDC 1 10 7 0000_FF8C
WMDC 1 11 7 0000_FF8C
WMDC 1 12 7 0000_FF8C
WMDC 1 13 7 0000_FF8C
WMDC 1 14 7 0000_FF8C
WMDC 1 15 7 0000_FF8C
WMDC 1 16 7 0000_FF8C
WMDC 1 17 7 0000_FF8C
WMDC 1 18 7 0000_FF8C
WMDC 1 19 7 0000_FF8C
WMDC 1 20 7 0000_FF8C
WMDC 1 21 7 0000_FF8C
WMDC 1 22 7 0000_FF8C
WMDC 1 23 7 0000_FF8C
WMDC 1 24 7 0000_FF8C
WMDC 1 25 7 0000_FF8C
WMDC 1 26 7 0000_FF8C
WMDC 1 27 7 0000_FF8C
WMDC 1 28 7 0000_FF8C
WMDC 1 29 7 0000_FF8C
WMDC 1 30 7 0000_FF8C
WMDC 1 31 7 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 8 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 8 0000_01F6
WMDC 1 1 8 0000_01FE
WMDC 1 2 8 0000_0205
WMDC 1 3 8 0000_7FFF
WMDC 1 4 8 0000_7FFF
WMDC 1 5 8 0000_7FFF
WMDC 1 6 8 0000_7FFF
WMDC 1 7 8 0000_7FFF
WMDC 1 8 8 0000_7FFF
WMDC 1 9 8 0000_7FFF
WMDC 1 10 8 0000_7FFF
WMDC 1 11 8 0000_7FFF
WMDC 1 12 8 0000_7FFF
WMDC 1 13 8 0000_7FFF
WMDC 1 14 8 0000_7FFF
WMDC 1 15 8 0000_7FFF
WMDC 1 16 8 0000_7FFF
WMDC 1 17 8 0000_7FFF
WMDC 1 18 8 0000_7FFF
WMDC 1 19 8 0000_7FFF
WMDC 1 20 8 0000_7FFF
WMDC 1 21 8 0000_7FFF
WMDC 1 22 8 0000_7FFF
WMDC 1 23 8 0000_7FFF
WMDC 1 24 8 0000_7FFF
WMDC 1 25 8 0000_7FFF
WMDC 1 26 8 0000_7FFF
WMDC 1 27 8 0000_7FFF
WMDC 1 28 8 0000_7FFF
WMDC 1 29 8 0000_7FFF
WMDC 1 30 8 0000_7FFF
WMDC 1 31 8 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 15 in open loop mode and pixel 8 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(7)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(8)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(8)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(8)-0000 W
WCMD R-C1_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(8)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(8)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(8)-0001 W
WCMD R-C1_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(8)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 8 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 8 0000_007D
WMDC 1 1 8 0000_007D
WMDC 1 2 8 0000_007D
WMDC 1 3 8 0000_007D
WMDC 1 4 8 0000_007D
WMDC 1 5 8 0000_007D
WMDC 1 6 8 0000_007D
WMDC 1 7 8 0000_007D
WMDC 1 8 8 0000_007D
WMDC 1 9 8 0000_007D
WMDC 1 10 8 0000_007D
WMDC 1 11 8 0000_007D
WMDC 1 12 8 0000_007D
WMDC 1 13 8 0000_007D
WMDC 1 14 8 0000_007D
WMDC 1 15 8 0000_007D
WMDC 1 16 8 0000_007D
WMDC 1 17 8 0000_007D
WMDC 1 18 8 0000_007D
WMDC 1 19 8 0000_007D
WMDC 1 20 8 0000_007D
WMDC 1 21 8 0000_007D
WMDC 1 22 8 0000_007D
WMDC 1 23 8 0000_007D
WMDC 1 24 8 0000_007D
WMDC 1 25 8 0000_007D
WMDC 1 26 8 0000_007D
WMDC 1 27 8 0000_007D
WMDC 1 28 8 0000_007D
WMDC 1 29 8 0000_007D
WMDC 1 30 8 0000_007D
WMDC 1 31 8 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 9 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 9 0000_FB97
WMDC 1 1 9 0000_F992
WMDC 1 2 9 0000_F785
WMDC 1 3 9 0000_8000
WMDC 1 4 9 0000_8000
WMDC 1 5 9 0000_8000
WMDC 1 6 9 0000_8000
WMDC 1 7 9 0000_8000
WMDC 1 8 9 0000_8000
WMDC 1 9 9 0000_8000
WMDC 1 10 9 0000_8000
WMDC 1 11 9 0000_8000
WMDC 1 12 9 0000_8000
WMDC 1 13 9 0000_8000
WMDC 1 14 9 0000_8000
WMDC 1 15 9 0000_8000
WMDC 1 16 9 0000_8000
WMDC 1 17 9 0000_8000
WMDC 1 18 9 0000_8000
WMDC 1 19 9 0000_8000
WMDC 1 20 9 0000_8000
WMDC 1 21 9 0000_8000
WMDC 1 22 9 0000_8000
WMDC 1 23 9 0000_8000
WMDC 1 24 9 0000_8000
WMDC 1 25 9 0000_8000
WMDC 1 26 9 0000_8000
WMDC 1 27 9 0000_8000
WMDC 1 28 9 0000_8000
WMDC 1 29 9 0000_8000
WMDC 1 30 9 0000_8000
WMDC 1 31 9 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 8 in open loop mode and pixel 9 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(8)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(9)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(9)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(9)-0000 W
WCMD R-C1_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(9)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(9)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(9)-0001 W
WCMD R-C1_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(9)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 9 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 9 0000_FF06
WMDC 1 1 9 0000_FF06
WMDC 1 2 9 0000_FF06
WMDC 1 3 9 0000_FF06
WMDC 1 4 9 0000_FF06
WMDC 1 5 9 0000_FF06
WMDC 1 6 9 0000_FF06
WMDC 1 7 9 0000_FF06
WMDC 1 8 9 0000_FF06
WMDC 1 9 9 0000_FF06
WMDC 1 10 9 0000_FF06
WMDC 1 11 9 0000_FF06
WMDC 1 12 9 0000_FF06
WMDC 1 13 9 0000_FF06
WMDC 1 14 9 0000_FF06
WMDC 1 15 9 0000_FF06
WMDC 1 16 9 0000_FF06
WMDC 1 17 9 0000_FF06
WMDC 1 18 9 0000_FF06
WMDC 1 19 9 0000_FF06
WMDC 1 20 9 0000_FF06
WMDC 1 21 9 0000_FF06
WMDC 1 22 9 0000_FF06
WMDC 1 23 9 0000_FF06
WMDC 1 24 9 0000_FF06
WMDC 1 25 9 0000_FF06
WMDC 1 26 9 0000_FF06
WMDC 1 27 9 0000_FF06
WMDC 1 28 9 0000_FF06
WMDC 1 29 9 0000_FF06
WMDC 1 30 9 0000_FF06
WMDC 1 31 9 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 10 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 10 0000_01F6
WMDC 1 1 10 0000_01FE
WMDC 1 2 10 0000_0205
WMDC 1 3 10 0000_7FFF
WMDC 1 4 10 0000_7FFF
WMDC 1 5 10 0000_7FFF
WMDC 1 6 10 0000_7FFF
WMDC 1 7 10 0000_7FFF
WMDC 1 8 10 0000_7FFF
WMDC 1 9 10 0000_7FFF
WMDC 1 10 10 0000_7FFF
WMDC 1 11 10 0000_7FFF
WMDC 1 12 10 0000_7FFF
WMDC 1 13 10 0000_7FFF
WMDC 1 14 10 0000_7FFF
WMDC 1 15 10 0000_7FFF
WMDC 1 16 10 0000_7FFF
WMDC 1 17 10 0000_7FFF
WMDC 1 18 10 0000_7FFF
WMDC 1 19 10 0000_7FFF
WMDC 1 20 10 0000_7FFF
WMDC 1 21 10 0000_7FFF
WMDC 1 22 10 0000_7FFF
WMDC 1 23 10 0000_7FFF
WMDC 1 24 10 0000_7FFF
WMDC 1 25 10 0000_7FFF
WMDC 1 26 10 0000_7FFF
WMDC 1 27 10 0000_7FFF
WMDC 1 28 10 0000_7FFF
WMDC 1 29 10 0000_7FFF
WMDC 1 30 10 0000_7FFF
WMDC 1 31 10 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 9 in open loop mode and pixel 10 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(9)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(10)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(10)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(10)-0000 W
WCMD R-C1_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(10)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(10)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(10)-0001 W
WCMD R-C1_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(10)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 10 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 10 0000_007D
WMDC 1 1 10 0000_007D
WMDC 1 2 10 0000_007D
WMDC 1 3 10 0000_007D
WMDC 1 4 10 0000_007D
WMDC 1 5 10 0000_007D
WMDC 1 6 10 0000_007D
WMDC 1 7 10 0000_007D
WMDC 1 8 10 0000_007D
WMDC 1 9 10 0000_007D
WMDC 1 10 10 0000_007D
WMDC 1 11 10 0000_007D
WMDC 1 12 10 0000_007D
WMDC 1 13 10 0000_007D
WMDC 1 14 10 0000_007D
WMDC 1 15 10 0000_007D
WMDC 1 16 10 0000_007D
WMDC 1 17 10 0000_007D
WMDC 1 18 10 0000_007D
WMDC 1 19 10 0000_007D
WMDC 1 20 10 0000_007D
WMDC 1 21 10 0000_007D
WMDC 1 22 10 0000_007D
WMDC 1 23 10 0000_007D
WMDC 1 24 10 0000_007D
WMDC 1 25 10 0000_007D
WMDC 1 26 10 0000_007D
WMDC 1 27 10 0000_007D
WMDC 1 28 10 0000_007D
WMDC 1 29 10 0000_007D
WMDC 1 30 10 0000_007D
WMDC 1 31 10 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 11 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 11 0000_FB97
WMDC 1 1 11 0000_F992
WMDC 1 2 11 0000_F785
WMDC 1 3 11 0000_8000
WMDC 1 4 11 0000_8000
WMDC 1 5 11 0000_8000
WMDC 1 6 11 0000_8000
WMDC 1 7 11 0000_8000
WMDC 1 8 11 0000_8000
WMDC 1 9 11 0000_8000
WMDC 1 10 11 0000_8000
WMDC 1 11 11 0000_8000
WMDC 1 12 11 0000_8000
WMDC 1 13 11 0000_8000
WMDC 1 14 11 0000_8000
WMDC 1 15 11 0000_8000
WMDC 1 16 11 0000_8000
WMDC 1 17 11 0000_8000
WMDC 1 18 11 0000_8000
WMDC 1 19 11 0000_8000
WMDC 1 20 11 0000_8000
WMDC 1 21 11 0000_8000
WMDC 1 22 11 0000_8000
WMDC 1 23 11 0000_8000
WMDC 1 24 11 0000_8000
WMDC 1 25 11 0000_8000
WMDC 1 26 11 0000_8000
WMDC 1 27 11 0000_8000
WMDC 1 28 11 0000_8000
WMDC 1 29 11 0000_8000
WMDC 1 30 11 0000_8000
WMDC 1 31 11 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 10 in open loop mode and pixel 11 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(10)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(11)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(11)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(11)-0000 W
WCMD R-C1_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(11)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(11)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(11)-0001 W
WCMD R-C1_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(11)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 11 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 11 0000_FF06
WMDC 1 1 11 0000_FF06
WMDC 1 2 11 0000_FF06
WMDC 1 3 11 0000_FF06
WMDC 1 4 11 0000_FF06
WMDC 1 5 11 0000_FF06
WMDC 1 6 11 0000_FF06
WMDC 1 7 11 0000_FF06
WMDC 1 8 11 0000_FF06
WMDC 1 9 11 0000_FF06
WMDC 1 10 11 0000_FF06
WMDC 1 11 11 0000_FF06
WMDC 1 12 11 0000_FF06
WMDC 1 13 11 0000_FF06
WMDC 1 14 11 0000_FF06
WMDC 1 15 11 0000_FF06
WMDC 1 16 11 0000_FF06
WMDC 1 17 11 0000_FF06
WMDC 1 18 11 0000_FF06
WMDC 1 19 11 0000_FF06
WMDC 1 20 11 0000_FF06
WMDC 1 21 11 0000_FF06
WMDC 1 22 11 0000_FF06
WMDC 1 23 11 0000_FF06
WMDC 1 24 11 0000_FF06
WMDC 1 25 11 0000_FF06
WMDC 1 26 11 0000_FF06
WMDC 1 27 11 0000_FF06
WMDC 1 28 11 0000_FF06
WMDC 1 29 11 0000_FF06
WMDC 1 30 11 0000_FF06
WMDC 1 31 11 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 12 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 12 0000_FCD1
WMDC 1 1 12 0000_FBCA
WMDC 1 2 12 0000_FAC0
WMDC 1 3 12 0000_8000
WMDC 1 4 12 0000_8000
WMDC 1 5 12 0000_8000
WMDC 1 6 12 0000_8000
WMDC 1 7 12 0000_8000
WMDC 1 8 12 0000_8000
WMDC 1 9 12 0000_8000
WMDC 1 10 12 0000_8000
WMDC 1 11 12 0000_8000
WMDC 1 12 12 0000_8000
WMDC 1 13 12 0000_8000
WMDC 1 14 12 0000_8000
WMDC 1 15 12 0000_8000
WMDC 1 16 12 0000_8000
WMDC 1 17 12 0000_8000
WMDC 1 18 12 0000_8000
WMDC 1 19 12 0000_8000
WMDC 1 20 12 0000_8000
WMDC 1 21 12 0000_8000
WMDC 1 22 12 0000_8000
WMDC 1 23 12 0000_8000
WMDC 1 24 12 0000_8000
WMDC 1 25 12 0000_8000
WMDC 1 26 12 0000_8000
WMDC 1 27 12 0000_8000
WMDC 1 28 12 0000_8000
WMDC 1 29 12 0000_8000
WMDC 1 30 12 0000_8000
WMDC 1 31 12 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 11 in open loop mode and pixel 12 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(11)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(12)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(12)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(12)-0000 W
WCMD R-C1_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(12)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(12)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(12)-0001 W
WCMD R-C1_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(12)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 12 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 12 0000_FF45
WMDC 1 1 12 0000_FF45
WMDC 1 2 12 0000_FF45
WMDC 1 3 12 0000_FF45
WMDC 1 4 12 0000_FF45
WMDC 1 5 12 0000_FF45
WMDC 1 6 12 0000_FF45
WMDC 1 7 12 0000_FF45
WMDC 1 8 12 0000_FF45
WMDC 1 9 12 0000_FF45
WMDC 1 10 12 0000_FF45
WMDC 1 11 12 0000_FF45
WMDC 1 12 12 0000_FF45
WMDC 1 13 12 0000_FF45
WMDC 1 14 12 0000_FF45
WMDC 1 15 12 0000_FF45
WMDC 1 16 12 0000_FF45
WMDC 1 17 12 0000_FF45
WMDC 1 18 12 0000_FF45
WMDC 1 19 12 0000_FF45
WMDC 1 20 12 0000_FF45
WMDC 1 21 12 0000_FF45
WMDC 1 22 12 0000_FF45
WMDC 1 23 12 0000_FF45
WMDC 1 24 12 0000_FF45
WMDC 1 25 12 0000_FF45
WMDC 1 26 12 0000_FF45
WMDC 1 27 12 0000_FF45
WMDC 1 28 12 0000_FF45
WMDC 1 29 12 0000_FF45
WMDC 1 30 12 0000_FF45
WMDC 1 31 12 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 13 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0200 W
COMM
WMDC 1 0 13 0000_FEFD
WMDC 1 1 13 0000_FDC1
WMDC 1 2 13 0000_FC80
WMDC 1 3 13 0000_21A3
WMDC 1 4 13 0000_20EE
WMDC 1 5 13 0000_2036
WMDC 1 6 13 0000_1F7C
WMDC 1 7 13 0000_1EBE
WMDC 1 8 13 0000_21A3
WMDC 1 9 13 0000_20EE
WMDC 1 10 13 0000_2036
WMDC 1 11 13 0000_1F7C
WMDC 1 12 13 0000_1EBE
WMDC 1 13 13 0000_21A3
WMDC 1 14 13 0000_20EE
WMDC 1 15 13 0000_2036
WMDC 1 16 13 0000_1F7C
WMDC 1 17 13 0000_1EBE
WMDC 1 18 13 0000_21A3
WMDC 1 19 13 0000_20EE
WMDC 1 20 13 0000_2036
WMDC 1 21 13 0000_1F7C
WMDC 1 22 13 0000_1EBE
WMDC 1 23 13 0000_21A3
WMDC 1 24 13 0000_20EE
WMDC 1 25 13 0000_2036
WMDC 1 26 13 0000_1F7C
WMDC 1 27 13 0000_1EBE
WMDC 1 28 13 0000_21A3
WMDC 1 29 13 0000_20EE
WMDC 1 30 13 0000_2036
WMDC 1 31 13 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 12 in open loop mode and pixel 13 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(12)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(13)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(13)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(13)-0000 W
WCMD R-C1_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(13)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(13)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(13)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(13)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(13)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(13)-0002 W
WCMD R-C1_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(13)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 13 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 13 0000_FFD3
WMDC 1 1 13 0000_FFD3
WMDC 1 2 13 0000_FFD3
WMDC 1 3 13 0000_FFD3
WMDC 1 4 13 0000_FFD3
WMDC 1 5 13 0000_FFD3
WMDC 1 6 13 0000_FFD3
WMDC 1 7 13 0000_FFD3
WMDC 1 8 13 0000_FFD3
WMDC 1 9 13 0000_FFD3
WMDC 1 10 13 0000_FFD3
WMDC 1 11 13 0000_FFD3
WMDC 1 12 13 0000_FFD3
WMDC 1 13 13 0000_FFD3
WMDC 1 14 13 0000_FFD3
WMDC 1 15 13 0000_FFD3
WMDC 1 16 13 0000_FFD3
WMDC 1 17 13 0000_FFD3
WMDC 1 18 13 0000_FFD3
WMDC 1 19 13 0000_FFD3
WMDC 1 20 13 0000_FFD3
WMDC 1 21 13 0000_FFD3
WMDC 1 22 13 0000_FFD3
WMDC 1 23 13 0000_FFD3
WMDC 1 24 13 0000_FFD3
WMDC 1 25 13 0000_FFD3
WMDC 1 26 13 0000_FFD3
WMDC 1 27 13 0000_FFD3
WMDC 1 28 13 0000_FFD3
WMDC 1 29 13 0000_FFD3
WMDC 1 30 13 0000_FFD3
WMDC 1 31 13 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 14 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0500 W
COMM
WMDC 1 0 14 0000_FE5D
WMDC 1 1 14 0000_FD99
WMDC 1 2 14 0000_FCD2
WMDC 1 3 14 0000_D1A8
WMDC 1 4 14 0000_D035
WMDC 1 5 14 0000_CEBC
WMDC 1 6 14 0000_CD3D
WMDC 1 7 14 0000_CBB9
WMDC 1 8 14 0000_CA2F
WMDC 1 9 14 0000_D1A8
WMDC 1 10 14 0000_D035
WMDC 1 11 14 0000_CEBC
WMDC 1 12 14 0000_CD3D
WMDC 1 13 14 0000_CBB9
WMDC 1 14 14 0000_CA2F
WMDC 1 15 14 0000_D1A8
WMDC 1 16 14 0000_D035
WMDC 1 17 14 0000_CEBC
WMDC 1 18 14 0000_CD3D
WMDC 1 19 14 0000_CBB9
WMDC 1 20 14 0000_CA2F
WMDC 1 21 14 0000_D1A8
WMDC 1 22 14 0000_D035
WMDC 1 23 14 0000_CEBC
WMDC 1 24 14 0000_CD3D
WMDC 1 25 14 0000_CBB9
WMDC 1 26 14 0000_CA2F
WMDC 1 27 14 0000_D1A8
WMDC 1 28 14 0000_D035
WMDC 1 29 14 0000_CEBC
WMDC 1 30 14 0000_CD3D
WMDC 1 31 14 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 13 in open loop mode and pixel 14 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(13)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(14)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(14)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(14)-0000 W
WCMD R-C1_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(14)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(14)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(14)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(14)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(14)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(14)-0002 W
WCMD R-C1_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(14)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 14 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 14 0000_FFA4
WMDC 1 1 14 0000_FFA4
WMDC 1 2 14 0000_FFA4
WMDC 1 3 14 0000_FFA4
WMDC 1 4 14 0000_FFA4
WMDC 1 5 14 0000_FFA4
WMDC 1 6 14 0000_FFA4
WMDC 1 7 14 0000_FFA4
WMDC 1 8 14 0000_FFA4
WMDC 1 9 14 0000_FFA4
WMDC 1 10 14 0000_FFA4
WMDC 1 11 14 0000_FFA4
WMDC 1 12 14 0000_FFA4
WMDC 1 13 14 0000_FFA4
WMDC 1 14 14 0000_FFA4
WMDC 1 15 14 0000_FFA4
WMDC 1 16 14 0000_FFA4
WMDC 1 17 14 0000_FFA4
WMDC 1 18 14 0000_FFA4
WMDC 1 19 14 0000_FFA4
WMDC 1 20 14 0000_FFA4
WMDC 1 21 14 0000_FFA4
WMDC 1 22 14 0000_FFA4
WMDC 1 23 14 0000_FFA4
WMDC 1 24 14 0000_FFA4
WMDC 1 25 14 0000_FFA4
WMDC 1 26 14 0000_FFA4
WMDC 1 27 14 0000_FFA4
WMDC 1 28 14 0000_FFA4
WMDC 1 29 14 0000_FFA4
WMDC 1 30 14 0000_FFA4
WMDC 1 31 14 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 15 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 1 0 15 0000_FDC4
WMDC 1 1 15 0000_FC1A
WMDC 1 2 15 0000_FA6A
WMDC 1 3 15 0000_F8B3
WMDC 1 4 15 0000_F6F5
WMDC 1 5 15 0000_F530
WMDC 1 6 15 0000_F365
WMDC 1 7 15 0000_F192
WMDC 1 8 15 0000_EFB9
WMDC 1 9 15 0000_EDD8
WMDC 1 10 15 0000_EBF0
WMDC 1 11 15 0000_EA00
WMDC 1 12 15 0000_E809
WMDC 1 13 15 0000_E60A
WMDC 1 14 15 0000_F310
WMDC 1 15 15 0000_F13C
WMDC 1 16 15 0000_EF61
WMDC 1 17 15 0000_ED7F
WMDC 1 18 15 0000_EB95
WMDC 1 19 15 0000_E9A4
WMDC 1 20 15 0000_E7AC
WMDC 1 21 15 0000_E5AB
WMDC 1 22 15 0000_F310
WMDC 1 23 15 0000_F13C
WMDC 1 24 15 0000_EF61
WMDC 1 25 15 0000_ED7F
WMDC 1 26 15 0000_EB95
WMDC 1 27 15 0000_E9A4
WMDC 1 28 15 0000_E7AC
WMDC 1 29 15 0000_E5AB
WMDC 1 30 15 0000_F310
WMDC 1 31 15 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 14 in open loop mode and pixel 15 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(14)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(15)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(15)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(15)-0000 W
WCMD R-C1_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(15)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(15)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(15)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(15)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(15)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(15)-0002 W
WCMD R-C1_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(15)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 15 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 15 0000_FF8C
WMDC 1 1 15 0000_FF8C
WMDC 1 2 15 0000_FF8C
WMDC 1 3 15 0000_FF8C
WMDC 1 4 15 0000_FF8C
WMDC 1 5 15 0000_FF8C
WMDC 1 6 15 0000_FF8C
WMDC 1 7 15 0000_FF8C
WMDC 1 8 15 0000_FF8C
WMDC 1 9 15 0000_FF8C
WMDC 1 10 15 0000_FF8C
WMDC 1 11 15 0000_FF8C
WMDC 1 12 15 0000_FF8C
WMDC 1 13 15 0000_FF8C
WMDC 1 14 15 0000_FF8C
WMDC 1 15 15 0000_FF8C
WMDC 1 16 15 0000_FF8C
WMDC 1 17 15 0000_FF8C
WMDC 1 18 15 0000_FF8C
WMDC 1 19 15 0000_FF8C
WMDC 1 20 15 0000_FF8C
WMDC 1 21 15 0000_FF8C
WMDC 1 22 15 0000_FF8C
WMDC 1 23 15 0000_FF8C
WMDC 1 24 15 0000_FF8C
WMDC 1 25 15 0000_FF8C
WMDC 1 26 15 0000_FF8C
WMDC 1 27 15 0000_FF8C
WMDC 1 28 15 0000_FF8C
WMDC 1 29 15 0000_FF8C
WMDC 1 30 15 0000_FF8C
WMDC 1 31 15 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 16 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 16 0000_01F6
WMDC 1 1 16 0000_01FE
WMDC 1 2 16 0000_0205
WMDC 1 3 16 0000_7FFF
WMDC 1 4 16 0000_7FFF
WMDC 1 5 16 0000_7FFF
WMDC 1 6 16 0000_7FFF
WMDC 1 7 16 0000_7FFF
WMDC 1 8 16 0000_7FFF
WMDC 1 9 16 0000_7FFF
WMDC 1 10 16 0000_7FFF
WMDC 1 11 16 0000_7FFF
WMDC 1 12 16 0000_7FFF
WMDC 1 13 16 0000_7FFF
WMDC 1 14 16 0000_7FFF
WMDC 1 15 16 0000_7FFF
WMDC 1 16 16 0000_7FFF
WMDC 1 17 16 0000_7FFF
WMDC 1 18 16 0000_7FFF
WMDC 1 19 16 0000_7FFF
WMDC 1 20 16 0000_7FFF
WMDC 1 21 16 0000_7FFF
WMDC 1 22 16 0000_7FFF
WMDC 1 23 16 0000_7FFF
WMDC 1 24 16 0000_7FFF
WMDC 1 25 16 0000_7FFF
WMDC 1 26 16 0000_7FFF
WMDC 1 27 16 0000_7FFF
WMDC 1 28 16 0000_7FFF
WMDC 1 29 16 0000_7FFF
WMDC 1 30 16 0000_7FFF
WMDC 1 31 16 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 23 in open loop mode and pixel 16 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(15)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(16)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(16)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(16)-0000 W
WCMD R-C1_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(16)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(16)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(16)-0001 W
WCMD R-C1_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(16)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 16 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 16 0000_007D
WMDC 1 1 16 0000_007D
WMDC 1 2 16 0000_007D
WMDC 1 3 16 0000_007D
WMDC 1 4 16 0000_007D
WMDC 1 5 16 0000_007D
WMDC 1 6 16 0000_007D
WMDC 1 7 16 0000_007D
WMDC 1 8 16 0000_007D
WMDC 1 9 16 0000_007D
WMDC 1 10 16 0000_007D
WMDC 1 11 16 0000_007D
WMDC 1 12 16 0000_007D
WMDC 1 13 16 0000_007D
WMDC 1 14 16 0000_007D
WMDC 1 15 16 0000_007D
WMDC 1 16 16 0000_007D
WMDC 1 17 16 0000_007D
WMDC 1 18 16 0000_007D
WMDC 1 19 16 0000_007D
WMDC 1 20 16 0000_007D
WMDC 1 21 16 0000_007D
WMDC 1 22 16 0000_007D
WMDC 1 23 16 0000_007D
WMDC 1 24 16 0000_007D
WMDC 1 25 16 0000_007D
WMDC 1 26 16 0000_007D
WMDC 1 27 16 0000_007D
WMDC 1 28 16 0000_007D
WMDC 1 29 16 0000_007D
WMDC 1 30 16 0000_007D
WMDC 1 31 16 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 17 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 17 0000_FB97
WMDC 1 1 17 0000_F992
WMDC 1 2 17 0000_F785
WMDC 1 3 17 0000_8000
WMDC 1 4 17 0000_8000
WMDC 1 5 17 0000_8000
WMDC 1 6 17 0000_8000
WMDC 1 7 17 0000_8000
WMDC 1 8 17 0000_8000
WMDC 1 9 17 0000_8000
WMDC 1 10 17 0000_8000
WMDC 1 11 17 0000_8000
WMDC 1 12 17 0000_8000
WMDC 1 13 17 0000_8000
WMDC 1 14 17 0000_8000
WMDC 1 15 17 0000_8000
WMDC 1 16 17 0000_8000
WMDC 1 17 17 0000_8000
WMDC 1 18 17 0000_8000
WMDC 1 19 17 0000_8000
WMDC 1 20 17 0000_8000
WMDC 1 21 17 0000_8000
WMDC 1 22 17 0000_8000
WMDC 1 23 17 0000_8000
WMDC 1 24 17 0000_8000
WMDC 1 25 17 0000_8000
WMDC 1 26 17 0000_8000
WMDC 1 27 17 0000_8000
WMDC 1 28 17 0000_8000
WMDC 1 29 17 0000_8000
WMDC 1 30 17 0000_8000
WMDC 1 31 17 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 16 in open loop mode and pixel 17 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(16)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(17)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(17)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(17)-0000 W
WCMD R-C1_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(17)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(17)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(17)-0001 W
WCMD R-C1_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(17)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 17 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 17 0000_FF06
WMDC 1 1 17 0000_FF06
WMDC 1 2 17 0000_FF06
WMDC 1 3 17 0000_FF06
WMDC 1 4 17 0000_FF06
WMDC 1 5 17 0000_FF06
WMDC 1 6 17 0000_FF06
WMDC 1 7 17 0000_FF06
WMDC 1 8 17 0000_FF06
WMDC 1 9 17 0000_FF06
WMDC 1 10 17 0000_FF06
WMDC 1 11 17 0000_FF06
WMDC 1 12 17 0000_FF06
WMDC 1 13 17 0000_FF06
WMDC 1 14 17 0000_FF06
WMDC 1 15 17 0000_FF06
WMDC 1 16 17 0000_FF06
WMDC 1 17 17 0000_FF06
WMDC 1 18 17 0000_FF06
WMDC 1 19 17 0000_FF06
WMDC 1 20 17 0000_FF06
WMDC 1 21 17 0000_FF06
WMDC 1 22 17 0000_FF06
WMDC 1 23 17 0000_FF06
WMDC 1 24 17 0000_FF06
WMDC 1 25 17 0000_FF06
WMDC 1 26 17 0000_FF06
WMDC 1 27 17 0000_FF06
WMDC 1 28 17 0000_FF06
WMDC 1 29 17 0000_FF06
WMDC 1 30 17 0000_FF06
WMDC 1 31 17 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 18 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 18 0000_01F6
WMDC 1 1 18 0000_01FE
WMDC 1 2 18 0000_0205
WMDC 1 3 18 0000_7FFF
WMDC 1 4 18 0000_7FFF
WMDC 1 5 18 0000_7FFF
WMDC 1 6 18 0000_7FFF
WMDC 1 7 18 0000_7FFF
WMDC 1 8 18 0000_7FFF
WMDC 1 9 18 0000_7FFF
WMDC 1 10 18 0000_7FFF
WMDC 1 11 18 0000_7FFF
WMDC 1 12 18 0000_7FFF
WMDC 1 13 18 0000_7FFF
WMDC 1 14 18 0000_7FFF
WMDC 1 15 18 0000_7FFF
WMDC 1 16 18 0000_7FFF
WMDC 1 17 18 0000_7FFF
WMDC 1 18 18 0000_7FFF
WMDC 1 19 18 0000_7FFF
WMDC 1 20 18 0000_7FFF
WMDC 1 21 18 0000_7FFF
WMDC 1 22 18 0000_7FFF
WMDC 1 23 18 0000_7FFF
WMDC 1 24 18 0000_7FFF
WMDC 1 25 18 0000_7FFF
WMDC 1 26 18 0000_7FFF
WMDC 1 27 18 0000_7FFF
WMDC 1 28 18 0000_7FFF
WMDC 1 29 18 0000_7FFF
WMDC 1 30 18 0000_7FFF
WMDC 1 31 18 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 17 in open loop mode and pixel 18 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(17)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(18)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(18)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(18)-0000 W
WCMD R-C1_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(18)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(18)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(18)-0001 W
WCMD R-C1_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(18)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 18 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 18 0000_007D
WMDC 1 1 18 0000_007D
WMDC 1 2 18 0000_007D
WMDC 1 3 18 0000_007D
WMDC 1 4 18 0000_007D
WMDC 1 5 18 0000_007D
WMDC 1 6 18 0000_007D
WMDC 1 7 18 0000_007D
WMDC 1 8 18 0000_007D
WMDC 1 9 18 0000_007D
WMDC 1 10 18 0000_007D
WMDC 1 11 18 0000_007D
WMDC 1 12 18 0000_007D
WMDC 1 13 18 0000_007D
WMDC 1 14 18 0000_007D
WMDC 1 15 18 0000_007D
WMDC 1 16 18 0000_007D
WMDC 1 17 18 0000_007D
WMDC 1 18 18 0000_007D
WMDC 1 19 18 0000_007D
WMDC 1 20 18 0000_007D
WMDC 1 21 18 0000_007D
WMDC 1 22 18 0000_007D
WMDC 1 23 18 0000_007D
WMDC 1 24 18 0000_007D
WMDC 1 25 18 0000_007D
WMDC 1 26 18 0000_007D
WMDC 1 27 18 0000_007D
WMDC 1 28 18 0000_007D
WMDC 1 29 18 0000_007D
WMDC 1 30 18 0000_007D
WMDC 1 31 18 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 19 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 19 0000_FB97
WMDC 1 1 19 0000_F992
WMDC 1 2 19 0000_F785
WMDC 1 3 19 0000_8000
WMDC 1 4 19 0000_8000
WMDC 1 5 19 0000_8000
WMDC 1 6 19 0000_8000
WMDC 1 7 19 0000_8000
WMDC 1 8 19 0000_8000
WMDC 1 9 19 0000_8000
WMDC 1 10 19 0000_8000
WMDC 1 11 19 0000_8000
WMDC 1 12 19 0000_8000
WMDC 1 13 19 0000_8000
WMDC 1 14 19 0000_8000
WMDC 1 15 19 0000_8000
WMDC 1 16 19 0000_8000
WMDC 1 17 19 0000_8000
WMDC 1 18 19 0000_8000
WMDC 1 19 19 0000_8000
WMDC 1 20 19 0000_8000
WMDC 1 21 19 0000_8000
WMDC 1 22 19 0000_8000
WMDC 1 23 19 0000_8000
WMDC 1 24 19 0000_8000
WMDC 1 25 19 0000_8000
WMDC 1 26 19 0000_8000
WMDC 1 27 19 0000_8000
WMDC 1 28 19 0000_8000
WMDC 1 29 19 0000_8000
WMDC 1 30 19 0000_8000
WMDC 1 31 19 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 18 in open loop mode and pixel 19 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(18)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(19)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(19)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(19)-0000 W
WCMD R-C1_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(19)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(19)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(19)-0001 W
WCMD R-C1_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(19)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 19 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 19 0000_FF06
WMDC 1 1 19 0000_FF06
WMDC 1 2 19 0000_FF06
WMDC 1 3 19 0000_FF06
WMDC 1 4 19 0000_FF06
WMDC 1 5 19 0000_FF06
WMDC 1 6 19 0000_FF06
WMDC 1 7 19 0000_FF06
WMDC 1 8 19 0000_FF06
WMDC 1 9 19 0000_FF06
WMDC 1 10 19 0000_FF06
WMDC 1 11 19 0000_FF06
WMDC 1 12 19 0000_FF06
WMDC 1 13 19 0000_FF06
WMDC 1 14 19 0000_FF06
WMDC 1 15 19 0000_FF06
WMDC 1 16 19 0000_FF06
WMDC 1 17 19 0000_FF06
WMDC 1 18 19 0000_FF06
WMDC 1 19 19 0000_FF06
WMDC 1 20 19 0000_FF06
WMDC 1 21 19 0000_FF06
WMDC 1 22 19 0000_FF06
WMDC 1 23 19 0000_FF06
WMDC 1 24 19 0000_FF06
WMDC 1 25 19 0000_FF06
WMDC 1 26 19 0000_FF06
WMDC 1 27 19 0000_FF06
WMDC 1 28 19 0000_FF06
WMDC 1 29 19 0000_FF06
WMDC 1 30 19 0000_FF06
WMDC 1 31 19 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 20 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 20 0000_FCD1
WMDC 1 1 20 0000_FBCA
WMDC 1 2 20 0000_FAC0
WMDC 1 3 20 0000_8000
WMDC 1 4 20 0000_8000
WMDC 1 5 20 0000_8000
WMDC 1 6 20 0000_8000
WMDC 1 7 20 0000_8000
WMDC 1 8 20 0000_8000
WMDC 1 9 20 0000_8000
WMDC 1 10 20 0000_8000
WMDC 1 11 20 0000_8000
WMDC 1 12 20 0000_8000
WMDC 1 13 20 0000_8000
WMDC 1 14 20 0000_8000
WMDC 1 15 20 0000_8000
WMDC 1 16 20 0000_8000
WMDC 1 17 20 0000_8000
WMDC 1 18 20 0000_8000
WMDC 1 19 20 0000_8000
WMDC 1 20 20 0000_8000
WMDC 1 21 20 0000_8000
WMDC 1 22 20 0000_8000
WMDC 1 23 20 0000_8000
WMDC 1 24 20 0000_8000
WMDC 1 25 20 0000_8000
WMDC 1 26 20 0000_8000
WMDC 1 27 20 0000_8000
WMDC 1 28 20 0000_8000
WMDC 1 29 20 0000_8000
WMDC 1 30 20 0000_8000
WMDC 1 31 20 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 19 in open loop mode and pixel 20 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(19)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(20)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(20)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(20)-0000 W
WCMD R-C1_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(20)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(20)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(20)-0001 W
WCMD R-C1_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(20)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 20 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 20 0000_FF45
WMDC 1 1 20 0000_FF45
WMDC 1 2 20 0000_FF45
WMDC 1 3 20 0000_FF45
WMDC 1 4 20 0000_FF45
WMDC 1 5 20 0000_FF45
WMDC 1 6 20 0000_FF45
WMDC 1 7 20 0000_FF45
WMDC 1 8 20 0000_FF45
WMDC 1 9 20 0000_FF45
WMDC 1 10 20 0000_FF45
WMDC 1 11 20 0000_FF45
WMDC 1 12 20 0000_FF45
WMDC 1 13 20 0000_FF45
WMDC 1 14 20 0000_FF45
WMDC 1 15 20 0000_FF45
WMDC 1 16 20 0000_FF45
WMDC 1 17 20 0000_FF45
WMDC 1 18 20 0000_FF45
WMDC 1 19 20 0000_FF45
WMDC 1 20 20 0000_FF45
WMDC 1 21 20 0000_FF45
WMDC 1 22 20 0000_FF45
WMDC 1 23 20 0000_FF45
WMDC 1 24 20 0000_FF45
WMDC 1 25 20 0000_FF45
WMDC 1 26 20 0000_FF45
WMDC 1 27 20 0000_FF45
WMDC 1 28 20 0000_FF45
WMDC 1 29 20 0000_FF45
WMDC 1 30 20 0000_FF45
WMDC 1 31 20 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 21 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0200 W
COMM
WMDC 1 0 21 0000_FEFD
WMDC 1 1 21 0000_FDC1
WMDC 1 2 21 0000_FC80
WMDC 1 3 21 0000_21A3
WMDC 1 4 21 0000_20EE
WMDC 1 5 21 0000_2036
WMDC 1 6 21 0000_1F7C
WMDC 1 7 21 0000_1EBE
WMDC 1 8 21 0000_21A3
WMDC 1 9 21 0000_20EE
WMDC 1 10 21 0000_2036
WMDC 1 11 21 0000_1F7C
WMDC 1 12 21 0000_1EBE
WMDC 1 13 21 0000_21A3
WMDC 1 14 21 0000_20EE
WMDC 1 15 21 0000_2036
WMDC 1 16 21 0000_1F7C
WMDC 1 17 21 0000_1EBE
WMDC 1 18 21 0000_21A3
WMDC 1 19 21 0000_20EE
WMDC 1 20 21 0000_2036
WMDC 1 21 21 0000_1F7C
WMDC 1 22 21 0000_1EBE
WMDC 1 23 21 0000_21A3
WMDC 1 24 21 0000_20EE
WMDC 1 25 21 0000_2036
WMDC 1 26 21 0000_1F7C
WMDC 1 27 21 0000_1EBE
WMDC 1 28 21 0000_21A3
WMDC 1 29 21 0000_20EE
WMDC 1 30 21 0000_2036
WMDC 1 31 21 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 20 in open loop mode and pixel 21 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(20)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(21)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(21)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(21)-0000 W
WCMD R-C1_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(21)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(21)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(21)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(21)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(21)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(21)-0002 W
WCMD R-C1_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(21)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 21 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 21 0000_FFD3
WMDC 1 1 21 0000_FFD3
WMDC 1 2 21 0000_FFD3
WMDC 1 3 21 0000_FFD3
WMDC 1 4 21 0000_FFD3
WMDC 1 5 21 0000_FFD3
WMDC 1 6 21 0000_FFD3
WMDC 1 7 21 0000_FFD3
WMDC 1 8 21 0000_FFD3
WMDC 1 9 21 0000_FFD3
WMDC 1 10 21 0000_FFD3
WMDC 1 11 21 0000_FFD3
WMDC 1 12 21 0000_FFD3
WMDC 1 13 21 0000_FFD3
WMDC 1 14 21 0000_FFD3
WMDC 1 15 21 0000_FFD3
WMDC 1 16 21 0000_FFD3
WMDC 1 17 21 0000_FFD3
WMDC 1 18 21 0000_FFD3
WMDC 1 19 21 0000_FFD3
WMDC 1 20 21 0000_FFD3
WMDC 1 21 21 0000_FFD3
WMDC 1 22 21 0000_FFD3
WMDC 1 23 21 0000_FFD3
WMDC 1 24 21 0000_FFD3
WMDC 1 25 21 0000_FFD3
WMDC 1 26 21 0000_FFD3
WMDC 1 27 21 0000_FFD3
WMDC 1 28 21 0000_FFD3
WMDC 1 29 21 0000_FFD3
WMDC 1 30 21 0000_FFD3
WMDC 1 31 21 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 22 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0500 W
COMM
WMDC 1 0 22 0000_FE5D
WMDC 1 1 22 0000_FD99
WMDC 1 2 22 0000_FCD2
WMDC 1 3 22 0000_D1A8
WMDC 1 4 22 0000_D035
WMDC 1 5 22 0000_CEBC
WMDC 1 6 22 0000_CD3D
WMDC 1 7 22 0000_CBB9
WMDC 1 8 22 0000_CA2F
WMDC 1 9 22 0000_D1A8
WMDC 1 10 22 0000_D035
WMDC 1 11 22 0000_CEBC
WMDC 1 12 22 0000_CD3D
WMDC 1 13 22 0000_CBB9
WMDC 1 14 22 0000_CA2F
WMDC 1 15 22 0000_D1A8
WMDC 1 16 22 0000_D035
WMDC 1 17 22 0000_CEBC
WMDC 1 18 22 0000_CD3D
WMDC 1 19 22 0000_CBB9
WMDC 1 20 22 0000_CA2F
WMDC 1 21 22 0000_D1A8
WMDC 1 22 22 0000_D035
WMDC 1 23 22 0000_CEBC
WMDC 1 24 22 0000_CD3D
WMDC 1 25 22 0000_CBB9
WMDC 1 26 22 0000_CA2F
WMDC 1 27 22 0000_D1A8
WMDC 1 28 22 0000_D035
WMDC 1 29 22 0000_CEBC
WMDC 1 30 22 0000_CD3D
WMDC 1 31 22 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 21 in open loop mode and pixel 22 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(21)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(22)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(22)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(22)-0000 W
WCMD R-C1_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(22)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(22)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(22)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(22)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(22)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(22)-0002 W
WCMD R-C1_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(22)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 22 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 22 0000_FFA4
WMDC 1 1 22 0000_FFA4
WMDC 1 2 22 0000_FFA4
WMDC 1 3 22 0000_FFA4
WMDC 1 4 22 0000_FFA4
WMDC 1 5 22 0000_FFA4
WMDC 1 6 22 0000_FFA4
WMDC 1 7 22 0000_FFA4
WMDC 1 8 22 0000_FFA4
WMDC 1 9 22 0000_FFA4
WMDC 1 10 22 0000_FFA4
WMDC 1 11 22 0000_FFA4
WMDC 1 12 22 0000_FFA4
WMDC 1 13 22 0000_FFA4
WMDC 1 14 22 0000_FFA4
WMDC 1 15 22 0000_FFA4
WMDC 1 16 22 0000_FFA4
WMDC 1 17 22 0000_FFA4
WMDC 1 18 22 0000_FFA4
WMDC 1 19 22 0000_FFA4
WMDC 1 20 22 0000_FFA4
WMDC 1 21 22 0000_FFA4
WMDC 1 22 22 0000_FFA4
WMDC 1 23 22 0000_FFA4
WMDC 1 24 22 0000_FFA4
WMDC 1 25 22 0000_FFA4
WMDC 1 26 22 0000_FFA4
WMDC 1 27 22 0000_FFA4
WMDC 1 28 22 0000_FFA4
WMDC 1 29 22 0000_FFA4
WMDC 1 30 22 0000_FFA4
WMDC 1 31 22 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 23 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 1 0 23 0000_FDC4
WMDC 1 1 23 0000_FC1A
WMDC 1 2 23 0000_FA6A
WMDC 1 3 23 0000_F8B3
WMDC 1 4 23 0000_F6F5
WMDC 1 5 23 0000_F530
WMDC 1 6 23 0000_F365
WMDC 1 7 23 0000_F192
WMDC 1 8 23 0000_EFB9
WMDC 1 9 23 0000_EDD8
WMDC 1 10 23 0000_EBF0
WMDC 1 11 23 0000_EA00
WMDC 1 12 23 0000_E809
WMDC 1 13 23 0000_E60A
WMDC 1 14 23 0000_F310
WMDC 1 15 23 0000_F13C
WMDC 1 16 23 0000_EF61
WMDC 1 17 23 0000_ED7F
WMDC 1 18 23 0000_EB95
WMDC 1 19 23 0000_E9A4
WMDC 1 20 23 0000_E7AC
WMDC 1 21 23 0000_E5AB
WMDC 1 22 23 0000_F310
WMDC 1 23 23 0000_F13C
WMDC 1 24 23 0000_EF61
WMDC 1 25 23 0000_ED7F
WMDC 1 26 23 0000_EB95
WMDC 1 27 23 0000_E9A4
WMDC 1 28 23 0000_E7AC
WMDC 1 29 23 0000_E5AB
WMDC 1 30 23 0000_F310
WMDC 1 31 23 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 22 in open loop mode and pixel 23 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(22)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(23)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(23)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(23)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(23)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(23)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(23)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(23)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(23)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(23)-0002 W
WCMD R-C1_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(23)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 23 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 23 0000_FF8C
WMDC 1 1 23 0000_FF8C
WMDC 1 2 23 0000_FF8C
WMDC 1 3 23 0000_FF8C
WMDC 1 4 23 0000_FF8C
WMDC 1 5 23 0000_FF8C
WMDC 1 6 23 0000_FF8C
WMDC 1 7 23 0000_FF8C
WMDC 1 8 23 0000_FF8C
WMDC 1 9 23 0000_FF8C
WMDC 1 10 23 0000_FF8C
WMDC 1 11 23 0000_FF8C
WMDC 1 12 23 0000_FF8C
WMDC 1 13 23 0000_FF8C
WMDC 1 14 23 0000_FF8C
WMDC 1 15 23 0000_FF8C
WMDC 1 16 23 0000_FF8C
WMDC 1 17 23 0000_FF8C
WMDC 1 18 23 0000_FF8C
WMDC 1 19 23 0000_FF8C
WMDC 1 20 23 0000_FF8C
WMDC 1 21 23 0000_FF8C
WMDC 1 22 23 0000_FF8C
WMDC 1 23 23 0000_FF8C
WMDC 1 24 23 0000_FF8C
WMDC 1 25 23 0000_FF8C
WMDC 1 26 23 0000_FF8C
WMDC 1 27 23 0000_FF8C
WMDC 1 28 23 0000_FF8C
WMDC 1 29 23 0000_FF8C
WMDC 1 30 23 0000_FF8C
WMDC 1 31 23 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 24 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 24 0000_01F6
WMDC 1 1 24 0000_01FE
WMDC 1 2 24 0000_0205
WMDC 1 3 24 0000_7FFF
WMDC 1 4 24 0000_7FFF
WMDC 1 5 24 0000_7FFF
WMDC 1 6 24 0000_7FFF
WMDC 1 7 24 0000_7FFF
WMDC 1 8 24 0000_7FFF
WMDC 1 9 24 0000_7FFF
WMDC 1 10 24 0000_7FFF
WMDC 1 11 24 0000_7FFF
WMDC 1 12 24 0000_7FFF
WMDC 1 13 24 0000_7FFF
WMDC 1 14 24 0000_7FFF
WMDC 1 15 24 0000_7FFF
WMDC 1 16 24 0000_7FFF
WMDC 1 17 24 0000_7FFF
WMDC 1 18 24 0000_7FFF
WMDC 1 19 24 0000_7FFF
WMDC 1 20 24 0000_7FFF
WMDC 1 21 24 0000_7FFF
WMDC 1 22 24 0000_7FFF
WMDC 1 23 24 0000_7FFF
WMDC 1 24 24 0000_7FFF
WMDC 1 25 24 0000_7FFF
WMDC 1 26 24 0000_7FFF
WMDC 1 27 24 0000_7FFF
WMDC 1 28 24 0000_7FFF
WMDC 1 29 24 0000_7FFF
WMDC 1 30 24 0000_7FFF
WMDC 1 31 24 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 31 in open loop mode and pixel 24 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(23)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(24)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(24)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(24)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(24)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(24)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(24)-0001 W
WCMD R-C1_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(24)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 24 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 24 0000_007D
WMDC 1 1 24 0000_007D
WMDC 1 2 24 0000_007D
WMDC 1 3 24 0000_007D
WMDC 1 4 24 0000_007D
WMDC 1 5 24 0000_007D
WMDC 1 6 24 0000_007D
WMDC 1 7 24 0000_007D
WMDC 1 8 24 0000_007D
WMDC 1 9 24 0000_007D
WMDC 1 10 24 0000_007D
WMDC 1 11 24 0000_007D
WMDC 1 12 24 0000_007D
WMDC 1 13 24 0000_007D
WMDC 1 14 24 0000_007D
WMDC 1 15 24 0000_007D
WMDC 1 16 24 0000_007D
WMDC 1 17 24 0000_007D
WMDC 1 18 24 0000_007D
WMDC 1 19 24 0000_007D
WMDC 1 20 24 0000_007D
WMDC 1 21 24 0000_007D
WMDC 1 22 24 0000_007D
WMDC 1 23 24 0000_007D
WMDC 1 24 24 0000_007D
WMDC 1 25 24 0000_007D
WMDC 1 26 24 0000_007D
WMDC 1 27 24 0000_007D
WMDC 1 28 24 0000_007D
WMDC 1 29 24 0000_007D
WMDC 1 30 24 0000_007D
WMDC 1 31 24 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 25 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 25 0000_FB97
WMDC 1 1 25 0000_F992
WMDC 1 2 25 0000_F785
WMDC 1 3 25 0000_8000
WMDC 1 4 25 0000_8000
WMDC 1 5 25 0000_8000
WMDC 1 6 25 0000_8000
WMDC 1 7 25 0000_8000
WMDC 1 8 25 0000_8000
WMDC 1 9 25 0000_8000
WMDC 1 10 25 0000_8000
WMDC 1 11 25 0000_8000
WMDC 1 12 25 0000_8000
WMDC 1 13 25 0000_8000
WMDC 1 14 25 0000_8000
WMDC 1 15 25 0000_8000
WMDC 1 16 25 0000_8000
WMDC 1 17 25 0000_8000
WMDC 1 18 25 0000_8000
WMDC 1 19 25 0000_8000
WMDC 1 20 25 0000_8000
WMDC 1 21 25 0000_8000
WMDC 1 22 25 0000_8000
WMDC 1 23 25 0000_8000
WMDC 1 24 25 0000_8000
WMDC 1 25 25 0000_8000
WMDC 1 26 25 0000_8000
WMDC 1 27 25 0000_8000
WMDC 1 28 25 0000_8000
WMDC 1 29 25 0000_8000
WMDC 1 30 25 0000_8000
WMDC 1 31 25 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 24 in open loop mode and pixel 25 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(24)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(25)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(25)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(25)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(25)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(25)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(25)-0001 W
WCMD R-C1_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(25)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 25 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 25 0000_FF06
WMDC 1 1 25 0000_FF06
WMDC 1 2 25 0000_FF06
WMDC 1 3 25 0000_FF06
WMDC 1 4 25 0000_FF06
WMDC 1 5 25 0000_FF06
WMDC 1 6 25 0000_FF06
WMDC 1 7 25 0000_FF06
WMDC 1 8 25 0000_FF06
WMDC 1 9 25 0000_FF06
WMDC 1 10 25 0000_FF06
WMDC 1 11 25 0000_FF06
WMDC 1 12 25 0000_FF06
WMDC 1 13 25 0000_FF06
WMDC 1 14 25 0000_FF06
WMDC 1 15 25 0000_FF06
WMDC 1 16 25 0000_FF06
WMDC 1 17 25 0000_FF06
WMDC 1 18 25 0000_FF06
WMDC 1 19 25 0000_FF06
WMDC 1 20 25 0000_FF06
WMDC 1 21 25 0000_FF06
WMDC 1 22 25 0000_FF06
WMDC 1 23 25 0000_FF06
WMDC 1 24 25 0000_FF06
WMDC 1 25 25 0000_FF06
WMDC 1 26 25 0000_FF06
WMDC 1 27 25 0000_FF06
WMDC 1 28 25 0000_FF06
WMDC 1 29 25 0000_FF06
WMDC 1 30 25 0000_FF06
WMDC 1 31 25 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 26 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 26 0000_01F6
WMDC 1 1 26 0000_01FE
WMDC 1 2 26 0000_0205
WMDC 1 3 26 0000_7FFF
WMDC 1 4 26 0000_7FFF
WMDC 1 5 26 0000_7FFF
WMDC 1 6 26 0000_7FFF
WMDC 1 7 26 0000_7FFF
WMDC 1 8 26 0000_7FFF
WMDC 1 9 26 0000_7FFF
WMDC 1 10 26 0000_7FFF
WMDC 1 11 26 0000_7FFF
WMDC 1 12 26 0000_7FFF
WMDC 1 13 26 0000_7FFF
WMDC 1 14 26 0000_7FFF
WMDC 1 15 26 0000_7FFF
WMDC 1 16 26 0000_7FFF
WMDC 1 17 26 0000_7FFF
WMDC 1 18 26 0000_7FFF
WMDC 1 19 26 0000_7FFF
WMDC 1 20 26 0000_7FFF
WMDC 1 21 26 0000_7FFF
WMDC 1 22 26 0000_7FFF
WMDC 1 23 26 0000_7FFF
WMDC 1 24 26 0000_7FFF
WMDC 1 25 26 0000_7FFF
WMDC 1 26 26 0000_7FFF
WMDC 1 27 26 0000_7FFF
WMDC 1 28 26 0000_7FFF
WMDC 1 29 26 0000_7FFF
WMDC 1 30 26 0000_7FFF
WMDC 1 31 26 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 25 in open loop mode and pixel 26 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(25)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(26)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(26)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(26)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(26)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(26)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(26)-0001 W
WCMD R-C1_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(26)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 26 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 26 0000_007D
WMDC 1 1 26 0000_007D
WMDC 1 2 26 0000_007D
WMDC 1 3 26 0000_007D
WMDC 1 4 26 0000_007D
WMDC 1 5 26 0000_007D
WMDC 1 6 26 0000_007D
WMDC 1 7 26 0000_007D
WMDC 1 8 26 0000_007D
WMDC 1 9 26 0000_007D
WMDC 1 10 26 0000_007D
WMDC 1 11 26 0000_007D
WMDC 1 12 26 0000_007D
WMDC 1 13 26 0000_007D
WMDC 1 14 26 0000_007D
WMDC 1 15 26 0000_007D
WMDC 1 16 26 0000_007D
WMDC 1 17 26 0000_007D
WMDC 1 18 26 0000_007D
WMDC 1 19 26 0000_007D
WMDC 1 20 26 0000_007D
WMDC 1 21 26 0000_007D
WMDC 1 22 26 0000_007D
WMDC 1 23 26 0000_007D
WMDC 1 24 26 0000_007D
WMDC 1 25 26 0000_007D
WMDC 1 26 26 0000_007D
WMDC 1 27 26 0000_007D
WMDC 1 28 26 0000_007D
WMDC 1 29 26 0000_007D
WMDC 1 30 26 0000_007D
WMDC 1 31 26 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 27 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 27 0000_FB97
WMDC 1 1 27 0000_F992
WMDC 1 2 27 0000_F785
WMDC 1 3 27 0000_8000
WMDC 1 4 27 0000_8000
WMDC 1 5 27 0000_8000
WMDC 1 6 27 0000_8000
WMDC 1 7 27 0000_8000
WMDC 1 8 27 0000_8000
WMDC 1 9 27 0000_8000
WMDC 1 10 27 0000_8000
WMDC 1 11 27 0000_8000
WMDC 1 12 27 0000_8000
WMDC 1 13 27 0000_8000
WMDC 1 14 27 0000_8000
WMDC 1 15 27 0000_8000
WMDC 1 16 27 0000_8000
WMDC 1 17 27 0000_8000
WMDC 1 18 27 0000_8000
WMDC 1 19 27 0000_8000
WMDC 1 20 27 0000_8000
WMDC 1 21 27 0000_8000
WMDC 1 22 27 0000_8000
WMDC 1 23 27 0000_8000
WMDC 1 24 27 0000_8000
WMDC 1 25 27 0000_8000
WMDC 1 26 27 0000_8000
WMDC 1 27 27 0000_8000
WMDC 1 28 27 0000_8000
WMDC 1 29 27 0000_8000
WMDC 1 30 27 0000_8000
WMDC 1 31 27 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 26 in open loop mode and pixel 27 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(26)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(27)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(27)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(27)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(27)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(27)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(27)-0001 W
WCMD R-C1_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(27)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 27 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 27 0000_FF06
WMDC 1 1 27 0000_FF06
WMDC 1 2 27 0000_FF06
WMDC 1 3 27 0000_FF06
WMDC 1 4 27 0000_FF06
WMDC 1 5 27 0000_FF06
WMDC 1 6 27 0000_FF06
WMDC 1 7 27 0000_FF06
WMDC 1 8 27 0000_FF06
WMDC 1 9 27 0000_FF06
WMDC 1 10 27 0000_FF06
WMDC 1 11 27 0000_FF06
WMDC 1 12 27 0000_FF06
WMDC 1 13 27 0000_FF06
WMDC 1 14 27 0000_FF06
WMDC 1 15 27 0000_FF06
WMDC 1 16 27 0000_FF06
WMDC 1 17 27 0000_FF06
WMDC 1 18 27 0000_FF06
WMDC 1 19 27 0000_FF06
WMDC 1 20 27 0000_FF06
WMDC 1 21 27 0000_FF06
WMDC 1 22 27 0000_FF06
WMDC 1 23 27 0000_FF06
WMDC 1 24 27 0000_FF06
WMDC 1 25 27 0000_FF06
WMDC 1 26 27 0000_FF06
WMDC 1 27 27 0000_FF06
WMDC 1 28 27 0000_FF06
WMDC 1 29 27 0000_FF06
WMDC 1 30 27 0000_FF06
WMDC 1 31 27 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 28 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 28 0000_FCD1
WMDC 1 1 28 0000_FBCA
WMDC 1 2 28 0000_FAC0
WMDC 1 3 28 0000_8000
WMDC 1 4 28 0000_8000
WMDC 1 5 28 0000_8000
WMDC 1 6 28 0000_8000
WMDC 1 7 28 0000_8000
WMDC 1 8 28 0000_8000
WMDC 1 9 28 0000_8000
WMDC 1 10 28 0000_8000
WMDC 1 11 28 0000_8000
WMDC 1 12 28 0000_8000
WMDC 1 13 28 0000_8000
WMDC 1 14 28 0000_8000
WMDC 1 15 28 0000_8000
WMDC 1 16 28 0000_8000
WMDC 1 17 28 0000_8000
WMDC 1 18 28 0000_8000
WMDC 1 19 28 0000_8000
WMDC 1 20 28 0000_8000
WMDC 1 21 28 0000_8000
WMDC 1 22 28 0000_8000
WMDC 1 23 28 0000_8000
WMDC 1 24 28 0000_8000
WMDC 1 25 28 0000_8000
WMDC 1 26 28 0000_8000
WMDC 1 27 28 0000_8000
WMDC 1 28 28 0000_8000
WMDC 1 29 28 0000_8000
WMDC 1 30 28 0000_8000
WMDC 1 31 28 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 27 in open loop mode and pixel 28 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(27)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(28)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(28)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(28)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(28)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(28)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(28)-0001 W
WCMD R-C1_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(28)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 28 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 28 0000_FF45
WMDC 1 1 28 0000_FF45
WMDC 1 2 28 0000_FF45
WMDC 1 3 28 0000_FF45
WMDC 1 4 28 0000_FF45
WMDC 1 5 28 0000_FF45
WMDC 1 6 28 0000_FF45
WMDC 1 7 28 0000_FF45
WMDC 1 8 28 0000_FF45
WMDC 1 9 28 0000_FF45
WMDC 1 10 28 0000_FF45
WMDC 1 11 28 0000_FF45
WMDC 1 12 28 0000_FF45
WMDC 1 13 28 0000_FF45
WMDC 1 14 28 0000_FF45
WMDC 1 15 28 0000_FF45
WMDC 1 16 28 0000_FF45
WMDC 1 17 28 0000_FF45
WMDC 1 18 28 0000_FF45
WMDC 1 19 28 0000_FF45
WMDC 1 20 28 0000_FF45
WMDC 1 21 28 0000_FF45
WMDC 1 22 28 0000_FF45
WMDC 1 23 28 0000_FF45
WMDC 1 24 28 0000_FF45
WMDC 1 25 28 0000_FF45
WMDC 1 26 28 0000_FF45
WMDC 1 27 28 0000_FF45
WMDC 1 28 28 0000_FF45
WMDC 1 29 28 0000_FF45
WMDC 1 30 28 0000_FF45
WMDC 1 31 28 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 29 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0200 W
COMM
WMDC 1 0 29 0000_FEFD
WMDC 1 1 29 0000_FDC1
WMDC 1 2 29 0000_FC80
WMDC 1 3 29 0000_21A3
WMDC 1 4 29 0000_20EE
WMDC 1 5 29 0000_2036
WMDC 1 6 29 0000_1F7C
WMDC 1 7 29 0000_1EBE
WMDC 1 8 29 0000_21A3
WMDC 1 9 29 0000_20EE
WMDC 1 10 29 0000_2036
WMDC 1 11 29 0000_1F7C
WMDC 1 12 29 0000_1EBE
WMDC 1 13 29 0000_21A3
WMDC 1 14 29 0000_20EE
WMDC 1 15 29 0000_2036
WMDC 1 16 29 0000_1F7C
WMDC 1 17 29 0000_1EBE
WMDC 1 18 29 0000_21A3
WMDC 1 19 29 0000_20EE
WMDC 1 20 29 0000_2036
WMDC 1 21 29 0000_1F7C
WMDC 1 22 29 0000_1EBE
WMDC 1 23 29 0000_21A3
WMDC 1 24 29 0000_20EE
WMDC 1 25 29 0000_2036
WMDC 1 26 29 0000_1F7C
WMDC 1 27 29 0000_1EBE
WMDC 1 28 29 0000_21A3
WMDC 1 29 29 0000_20EE
WMDC 1 30 29 0000_2036
WMDC 1 31 29 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 28 in open loop mode and pixel 29 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(28)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(29)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(29)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(29)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(29)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(29)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(29)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(29)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(29)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(29)-0002 W
WCMD R-C1_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(29)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 29 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 29 0000_FFD3
WMDC 1 1 29 0000_FFD3
WMDC 1 2 29 0000_FFD3
WMDC 1 3 29 0000_FFD3
WMDC 1 4 29 0000_FFD3
WMDC 1 5 29 0000_FFD3
WMDC 1 6 29 0000_FFD3
WMDC 1 7 29 0000_FFD3
WMDC 1 8 29 0000_FFD3
WMDC 1 9 29 0000_FFD3
WMDC 1 10 29 0000_FFD3
WMDC 1 11 29 0000_FFD3
WMDC 1 12 29 0000_FFD3
WMDC 1 13 29 0000_FFD3
WMDC 1 14 29 0000_FFD3
WMDC 1 15 29 0000_FFD3
WMDC 1 16 29 0000_FFD3
WMDC 1 17 29 0000_FFD3
WMDC 1 18 29 0000_FFD3
WMDC 1 19 29 0000_FFD3
WMDC 1 20 29 0000_FFD3
WMDC 1 21 29 0000_FFD3
WMDC 1 22 29 0000_FFD3
WMDC 1 23 29 0000_FFD3
WMDC 1 24 29 0000_FFD3
WMDC 1 25 29 0000_FFD3
WMDC 1 26 29 0000_FFD3
WMDC 1 27 29 0000_FFD3
WMDC 1 28 29 0000_FFD3
WMDC 1 29 29 0000_FFD3
WMDC 1 30 29 0000_FFD3
WMDC 1 31 29 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 30 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0500 W
COMM
WMDC 1 0 30 0000_FE5D
WMDC 1 1 30 0000_FD99
WMDC 1 2 30 0000_FCD2
WMDC 1 3 30 0000_D1A8
WMDC 1 4 30 0000_D035
WMDC 1 5 30 0000_CEBC
WMDC 1 6 30 0000_CD3D
WMDC 1 7 30 0000_CBB9
WMDC 1 8 30 0000_CA2F
WMDC 1 9 30 0000_D1A8
WMDC 1 10 30 0000_D035
WMDC 1 11 30 0000_CEBC
WMDC 1 12 30 0000_CD3D
WMDC 1 13 30 0000_CBB9
WMDC 1 14 30 0000_CA2F
WMDC 1 15 30 0000_D1A8
WMDC 1 16 30 0000_D035
WMDC 1 17 30 0000_CEBC
WMDC 1 18 30 0000_CD3D
WMDC 1 19 30 0000_CBB9
WMDC 1 20 30 0000_CA2F
WMDC 1 21 30 0000_D1A8
WMDC 1 22 30 0000_D035
WMDC 1 23 30 0000_CEBC
WMDC 1 24 30 0000_CD3D
WMDC 1 25 30 0000_CBB9
WMDC 1 26 30 0000_CA2F
WMDC 1 27 30 0000_D1A8
WMDC 1 28 30 0000_D035
WMDC 1 29 30 0000_CEBC
WMDC 1 30 30 0000_CD3D
WMDC 1 31 30 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 29 in open loop mode and pixel 30 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(29)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(30)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(30)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(30)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(30)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(30)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(30)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(30)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(30)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(30)-0002 W
WCMD R-C1_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(30)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 30 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 30 0000_FFA4
WMDC 1 1 30 0000_FFA4
WMDC 1 2 30 0000_FFA4
WMDC 1 3 30 0000_FFA4
WMDC 1 4 30 0000_FFA4
WMDC 1 5 30 0000_FFA4
WMDC 1 6 30 0000_FFA4
WMDC 1 7 30 0000_FFA4
WMDC 1 8 30 0000_FFA4
WMDC 1 9 30 0000_FFA4
WMDC 1 10 30 0000_FFA4
WMDC 1 11 30 0000_FFA4
WMDC 1 12 30 0000_FFA4
WMDC 1 13 30 0000_FFA4
WMDC 1 14 30 0000_FFA4
WMDC 1 15 30 0000_FFA4
WMDC 1 16 30 0000_FFA4
WMDC 1 17 30 0000_FFA4
WMDC 1 18 30 0000_FFA4
WMDC 1 19 30 0000_FFA4
WMDC 1 20 30 0000_FFA4
WMDC 1 21 30 0000_FFA4
WMDC 1 22 30 0000_FFA4
WMDC 1 23 30 0000_FFA4
WMDC 1 24 30 0000_FFA4
WMDC 1 25 30 0000_FFA4
WMDC 1 26 30 0000_FFA4
WMDC 1 27 30 0000_FFA4
WMDC 1 28 30 0000_FFA4
WMDC 1 29 30 0000_FFA4
WMDC 1 30 30 0000_FFA4
WMDC 1 31 30 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 31 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 1 0 31 0000_FDC4
WMDC 1 1 31 0000_FC1A
WMDC 1 2 31 0000_FA6A
WMDC 1 3 31 0000_F8B3
WMDC 1 4 31 0000_F6F5
WMDC 1 5 31 0000_F530
WMDC 1 6 31 0000_F365
WMDC 1 7 31 0000_F192
WMDC 1 8 31 0000_EFB9
WMDC 1 9 31 0000_EDD8
WMDC 1 10 31 0000_EBF0
WMDC 1 11 31 0000_EA00
WMDC 1 12 31 0000_E809
WMDC 1 13 31 0000_E60A
WMDC 1 14 31 0000_F310
WMDC 1 15 31 0000_F13C
WMDC 1 16 31 0000_EF61
WMDC 1 17 31 0000_ED7F
WMDC 1 18 31 0000_EB95
WMDC 1 19 31 0000_E9A4
WMDC 1 20 31 0000_E7AC
WMDC 1 21 31 0000_E5AB
WMDC 1 22 31 0000_F310
WMDC 1 23 31 0000_F13C
WMDC 1 24 31 0000_EF61
WMDC 1 25 31 0000_ED7F
WMDC 1 26 31 0000_EB95
WMDC 1 27 31 0000_E9A4
WMDC 1 28 31 0000_E7AC
WMDC 1 29 31 0000_E5AB
WMDC 1 30 31 0000_F310
WMDC 1 31 31 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 30 in open loop mode and pixel 31 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(30)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(31)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(31)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(31)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(31)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(31)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C1_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(31)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(31)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(31)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(31)-0002 W
WCMD R-C1_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(31)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 31 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 31 0000_FF8C
WMDC 1 1 31 0000_FF8C
WMDC 1 2 31 0000_FF8C
WMDC 1 3 31 0000_FF8C
WMDC 1 4 31 0000_FF8C
WMDC 1 5 31 0000_FF8C
WMDC 1 6 31 0000_FF8C
WMDC 1 7 31 0000_FF8C
WMDC 1 8 31 0000_FF8C
WMDC 1 9 31 0000_FF8C
WMDC 1 10 31 0000_FF8C
WMDC 1 11 31 0000_FF8C
WMDC 1 12 31 0000_FF8C
WMDC 1 13 31 0000_FF8C
WMDC 1 14 31 0000_FF8C
WMDC 1 15 31 0000_FF8C
WMDC 1 16 31 0000_FF8C
WMDC 1 17 31 0000_FF8C
WMDC 1 18 31 0000_FF8C
WMDC 1 19 31 0000_FF8C
WMDC 1 20 31 0000_FF8C
WMDC 1 21 31 0000_FF8C
WMDC 1 22 31 0000_FF8C
WMDC 1 23 31 0000_FF8C
WMDC 1 24 31 0000_FF8C
WMDC 1 25 31 0000_FF8C
WMDC 1 26 31 0000_FF8C
WMDC 1 27 31 0000_FF8C
WMDC 1 28 31 0000_FF8C
WMDC 1 29 31 0000_FF8C
WMDC 1 30 31 0000_FF8C
WMDC 1 31 31 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 32 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 32 0000_01F6
WMDC 1 1 32 0000_01FE
WMDC 1 2 32 0000_0205
WMDC 1 3 32 0000_7FFF
WMDC 1 4 32 0000_7FFF
WMDC 1 5 32 0000_7FFF
WMDC 1 6 32 0000_7FFF
WMDC 1 7 32 0000_7FFF
WMDC 1 8 32 0000_7FFF
WMDC 1 9 32 0000_7FFF
WMDC 1 10 32 0000_7FFF
WMDC 1 11 32 0000_7FFF
WMDC 1 12 32 0000_7FFF
WMDC 1 13 32 0000_7FFF
WMDC 1 14 32 0000_7FFF
WMDC 1 15 32 0000_7FFF
WMDC 1 16 32 0000_7FFF
WMDC 1 17 32 0000_7FFF
WMDC 1 18 32 0000_7FFF
WMDC 1 19 32 0000_7FFF
WMDC 1 20 32 0000_7FFF
WMDC 1 21 32 0000_7FFF
WMDC 1 22 32 0000_7FFF
WMDC 1 23 32 0000_7FFF
WMDC 1 24 32 0000_7FFF
WMDC 1 25 32 0000_7FFF
WMDC 1 26 32 0000_7FFF
WMDC 1 27 32 0000_7FFF
WMDC 1 28 32 0000_7FFF
WMDC 1 29 32 0000_7FFF
WMDC 1 30 32 0000_7FFF
WMDC 1 31 32 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 31 in open loop mode and pixel 32 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(31)-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(32)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(32)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(32)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(32)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(32)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(32)-0001 W
WCMD R-C1_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(32)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 32 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 32 0000_007D
WMDC 1 1 32 0000_007D
WMDC 1 2 32 0000_007D
WMDC 1 3 32 0000_007D
WMDC 1 4 32 0000_007D
WMDC 1 5 32 0000_007D
WMDC 1 6 32 0000_007D
WMDC 1 7 32 0000_007D
WMDC 1 8 32 0000_007D
WMDC 1 9 32 0000_007D
WMDC 1 10 32 0000_007D
WMDC 1 11 32 0000_007D
WMDC 1 12 32 0000_007D
WMDC 1 13 32 0000_007D
WMDC 1 14 32 0000_007D
WMDC 1 15 32 0000_007D
WMDC 1 16 32 0000_007D
WMDC 1 17 32 0000_007D
WMDC 1 18 32 0000_007D
WMDC 1 19 32 0000_007D
WMDC 1 20 32 0000_007D
WMDC 1 21 32 0000_007D
WMDC 1 22 32 0000_007D
WMDC 1 23 32 0000_007D
WMDC 1 24 32 0000_007D
WMDC 1 25 32 0000_007D
WMDC 1 26 32 0000_007D
WMDC 1 27 32 0000_007D
WMDC 1 28 32 0000_007D
WMDC 1 29 32 0000_007D
WMDC 1 30 32 0000_007D
WMDC 1 31 32 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 33 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_RELOCK_THRESHOLD-3062 W
COMM
WMDC 1 0 33 0000_FB97
WMDC 1 1 33 0000_F992
WMDC 1 2 33 0000_F785
WMDC 1 3 33 0000_8000
WMDC 1 4 33 0000_8000
WMDC 1 5 33 0000_8000
WMDC 1 6 33 0000_8000
WMDC 1 7 33 0000_8000
WMDC 1 8 33 0000_8000
WMDC 1 9 33 0000_8000
WMDC 1 10 33 0000_8000
WMDC 1 11 33 0000_8000
WMDC 1 12 33 0000_8000
WMDC 1 13 33 0000_8000
WMDC 1 14 33 0000_8000
WMDC 1 15 33 0000_8000
WMDC 1 16 33 0000_8000
WMDC 1 17 33 0000_8000
WMDC 1 18 33 0000_8000
WMDC 1 19 33 0000_8000
WMDC 1 20 33 0000_8000
WMDC 1 21 33 0000_8000
WMDC 1 22 33 0000_8000
WMDC 1 23 33 0000_8000
WMDC 1 24 33 0000_8000
WMDC 1 25 33 0000_8000
WMDC 1 26 33 0000_8000
WMDC 1 27 33 0000_8000
WMDC 1 28 33 0000_8000
WMDC 1 29 33 0000_8000
WMDC 1 30 33 0000_8000
WMDC 1 31 33 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 32 in open loop mode and pixel 33 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(32)-0000 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C1_MUX_SQ_FB_MODE(33)-0001 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C1_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C1_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(33)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C1_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C1_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(33)-0001 W
WCMD R-C1_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0002 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C1_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 33 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 33 0000_FF06
WMDC 1 1 33 0000_FF06
WMDC 1 2 33 0000_FF06
WMDC 1 3 33 0000_FF06
WMDC 1 4 33 0000_FF06
WMDC 1 5 33 0000_FF06
WMDC 1 6 33 0000_FF06
WMDC 1 7 33 0000_FF06
WMDC 1 8 33 0000_FF06
WMDC 1 9 33 0000_FF06
WMDC 1 10 33 0000_FF06
WMDC 1 11 33 0000_FF06
WMDC 1 12 33 0000_FF06
WMDC 1 13 33 0000_FF06
WMDC 1 14 33 0000_FF06
WMDC 1 15 33 0000_FF06
WMDC 1 16 33 0000_FF06
WMDC 1 17 33 0000_FF06
WMDC 1 18 33 0000_FF06
WMDC 1 19 33 0000_FF06
WMDC 1 20 33 0000_FF06
WMDC 1 21 33 0000_FF06
WMDC 1 22 33 0000_FF06
WMDC 1 23 33 0000_FF06
WMDC 1 24 33 0000_FF06
WMDC 1 25 33 0000_FF06
WMDC 1 26 33 0000_FF06
WMDC 1 27 33 0000_FF06
WMDC 1 28 33 0000_FF06
WMDC 1 29 33 0000_FF06
WMDC 1 30 33 0000_FF06
WMDC 1 31 33 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 33 in open loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(33)-0000 W
WCMD R-C2_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 33 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 33 0000_FF06
WMDC 2 1 33 0000_FF06
WMDC 2 2 33 0000_FF06
WMDC 2 3 33 0000_FF06
WMDC 2 4 33 0000_FF06
WMDC 2 5 33 0000_FF06
WMDC 2 6 33 0000_FF06
WMDC 2 7 33 0000_FF06
WMDC 2 8 33 0000_FF06
WMDC 2 9 33 0000_FF06
WMDC 2 10 33 0000_FF06
WMDC 2 11 33 0000_FF06
WMDC 2 12 33 0000_FF06
WMDC 2 13 33 0000_FF06
WMDC 2 14 33 0000_FF06
WMDC 2 15 33 0000_FF06
WMDC 2 16 33 0000_FF06
WMDC 2 17 33 0000_FF06
WMDC 2 18 33 0000_FF06
WMDC 2 19 33 0000_FF06
WMDC 2 20 33 0000_FF06
WMDC 2 21 33 0000_FF06
WMDC 2 22 33 0000_FF06
WMDC 2 23 33 0000_FF06
WMDC 2 24 33 0000_FF06
WMDC 2 25 33 0000_FF06
WMDC 2 26 33 0000_FF06
WMDC 2 27 33 0000_FF06
WMDC 2 28 33 0000_FF06
WMDC 2 29 33 0000_FF06
WMDC 2 30 33 0000_FF06
WMDC 2 31 33 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 0 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 0 0000_01F6
WMDC 2 1 0 0000_01FE
WMDC 2 2 0 0000_0205
WMDC 2 3 0 0000_7FFF
WMDC 2 4 0 0000_7FFF
WMDC 2 5 0 0000_7FFF
WMDC 2 6 0 0000_7FFF
WMDC 2 7 0 0000_7FFF
WMDC 2 8 0 0000_7FFF
WMDC 2 9 0 0000_7FFF
WMDC 2 10 0 0000_7FFF
WMDC 2 11 0 0000_7FFF
WMDC 2 12 0 0000_7FFF
WMDC 2 13 0 0000_7FFF
WMDC 2 14 0 0000_7FFF
WMDC 2 15 0 0000_7FFF
WMDC 2 16 0 0000_7FFF
WMDC 2 17 0 0000_7FFF
WMDC 2 18 0 0000_7FFF
WMDC 2 19 0 0000_7FFF
WMDC 2 20 0 0000_7FFF
WMDC 2 21 0 0000_7FFF
WMDC 2 22 0 0000_7FFF
WMDC 2 23 0 0000_7FFF
WMDC 2 24 0 0000_7FFF
WMDC 2 25 0 0000_7FFF
WMDC 2 26 0 0000_7FFF
WMDC 2 27 0 0000_7FFF
WMDC 2 28 0 0000_7FFF
WMDC 2 29 0 0000_7FFF
WMDC 2 30 0 0000_7FFF
WMDC 2 31 0 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 0 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(0)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(0)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(0)-0000 W
WCMD R-C2_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(0)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(0)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(0)-0001 W
WCMD R-C2_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(0)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 0 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 0 0000_007D
WMDC 2 1 0 0000_007D
WMDC 2 2 0 0000_007D
WMDC 2 3 0 0000_007D
WMDC 2 4 0 0000_007D
WMDC 2 5 0 0000_007D
WMDC 2 6 0 0000_007D
WMDC 2 7 0 0000_007D
WMDC 2 8 0 0000_007D
WMDC 2 9 0 0000_007D
WMDC 2 10 0 0000_007D
WMDC 2 11 0 0000_007D
WMDC 2 12 0 0000_007D
WMDC 2 13 0 0000_007D
WMDC 2 14 0 0000_007D
WMDC 2 15 0 0000_007D
WMDC 2 16 0 0000_007D
WMDC 2 17 0 0000_007D
WMDC 2 18 0 0000_007D
WMDC 2 19 0 0000_007D
WMDC 2 20 0 0000_007D
WMDC 2 21 0 0000_007D
WMDC 2 22 0 0000_007D
WMDC 2 23 0 0000_007D
WMDC 2 24 0 0000_007D
WMDC 2 25 0 0000_007D
WMDC 2 26 0 0000_007D
WMDC 2 27 0 0000_007D
WMDC 2 28 0 0000_007D
WMDC 2 29 0 0000_007D
WMDC 2 30 0 0000_007D
WMDC 2 31 0 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 1 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 1 0000_FB97
WMDC 2 1 1 0000_F992
WMDC 2 2 1 0000_F785
WMDC 2 3 1 0000_8000
WMDC 2 4 1 0000_8000
WMDC 2 5 1 0000_8000
WMDC 2 6 1 0000_8000
WMDC 2 7 1 0000_8000
WMDC 2 8 1 0000_8000
WMDC 2 9 1 0000_8000
WMDC 2 10 1 0000_8000
WMDC 2 11 1 0000_8000
WMDC 2 12 1 0000_8000
WMDC 2 13 1 0000_8000
WMDC 2 14 1 0000_8000
WMDC 2 15 1 0000_8000
WMDC 2 16 1 0000_8000
WMDC 2 17 1 0000_8000
WMDC 2 18 1 0000_8000
WMDC 2 19 1 0000_8000
WMDC 2 20 1 0000_8000
WMDC 2 21 1 0000_8000
WMDC 2 22 1 0000_8000
WMDC 2 23 1 0000_8000
WMDC 2 24 1 0000_8000
WMDC 2 25 1 0000_8000
WMDC 2 26 1 0000_8000
WMDC 2 27 1 0000_8000
WMDC 2 28 1 0000_8000
WMDC 2 29 1 0000_8000
WMDC 2 30 1 0000_8000
WMDC 2 31 1 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 0 in open loop mode and pixel 1 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(0)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(1)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(1)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(1)-0000 W
WCMD R-C2_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(1)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(1)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(1)-0001 W
WCMD R-C2_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(1)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 1 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 1 0000_FF06
WMDC 2 1 1 0000_FF06
WMDC 2 2 1 0000_FF06
WMDC 2 3 1 0000_FF06
WMDC 2 4 1 0000_FF06
WMDC 2 5 1 0000_FF06
WMDC 2 6 1 0000_FF06
WMDC 2 7 1 0000_FF06
WMDC 2 8 1 0000_FF06
WMDC 2 9 1 0000_FF06
WMDC 2 10 1 0000_FF06
WMDC 2 11 1 0000_FF06
WMDC 2 12 1 0000_FF06
WMDC 2 13 1 0000_FF06
WMDC 2 14 1 0000_FF06
WMDC 2 15 1 0000_FF06
WMDC 2 16 1 0000_FF06
WMDC 2 17 1 0000_FF06
WMDC 2 18 1 0000_FF06
WMDC 2 19 1 0000_FF06
WMDC 2 20 1 0000_FF06
WMDC 2 21 1 0000_FF06
WMDC 2 22 1 0000_FF06
WMDC 2 23 1 0000_FF06
WMDC 2 24 1 0000_FF06
WMDC 2 25 1 0000_FF06
WMDC 2 26 1 0000_FF06
WMDC 2 27 1 0000_FF06
WMDC 2 28 1 0000_FF06
WMDC 2 29 1 0000_FF06
WMDC 2 30 1 0000_FF06
WMDC 2 31 1 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 2 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 2 0000_01F6
WMDC 2 1 2 0000_01FE
WMDC 2 2 2 0000_0205
WMDC 2 3 2 0000_7FFF
WMDC 2 4 2 0000_7FFF
WMDC 2 5 2 0000_7FFF
WMDC 2 6 2 0000_7FFF
WMDC 2 7 2 0000_7FFF
WMDC 2 8 2 0000_7FFF
WMDC 2 9 2 0000_7FFF
WMDC 2 10 2 0000_7FFF
WMDC 2 11 2 0000_7FFF
WMDC 2 12 2 0000_7FFF
WMDC 2 13 2 0000_7FFF
WMDC 2 14 2 0000_7FFF
WMDC 2 15 2 0000_7FFF
WMDC 2 16 2 0000_7FFF
WMDC 2 17 2 0000_7FFF
WMDC 2 18 2 0000_7FFF
WMDC 2 19 2 0000_7FFF
WMDC 2 20 2 0000_7FFF
WMDC 2 21 2 0000_7FFF
WMDC 2 22 2 0000_7FFF
WMDC 2 23 2 0000_7FFF
WMDC 2 24 2 0000_7FFF
WMDC 2 25 2 0000_7FFF
WMDC 2 26 2 0000_7FFF
WMDC 2 27 2 0000_7FFF
WMDC 2 28 2 0000_7FFF
WMDC 2 29 2 0000_7FFF
WMDC 2 30 2 0000_7FFF
WMDC 2 31 2 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 1 in open loop mode and pixel 2 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(1)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(2)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(2)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(2)-0000 W
WCMD R-C2_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(2)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(2)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(2)-0001 W
WCMD R-C2_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(2)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 2 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 2 0000_007D
WMDC 2 1 2 0000_007D
WMDC 2 2 2 0000_007D
WMDC 2 3 2 0000_007D
WMDC 2 4 2 0000_007D
WMDC 2 5 2 0000_007D
WMDC 2 6 2 0000_007D
WMDC 2 7 2 0000_007D
WMDC 2 8 2 0000_007D
WMDC 2 9 2 0000_007D
WMDC 2 10 2 0000_007D
WMDC 2 11 2 0000_007D
WMDC 2 12 2 0000_007D
WMDC 2 13 2 0000_007D
WMDC 2 14 2 0000_007D
WMDC 2 15 2 0000_007D
WMDC 2 16 2 0000_007D
WMDC 2 17 2 0000_007D
WMDC 2 18 2 0000_007D
WMDC 2 19 2 0000_007D
WMDC 2 20 2 0000_007D
WMDC 2 21 2 0000_007D
WMDC 2 22 2 0000_007D
WMDC 2 23 2 0000_007D
WMDC 2 24 2 0000_007D
WMDC 2 25 2 0000_007D
WMDC 2 26 2 0000_007D
WMDC 2 27 2 0000_007D
WMDC 2 28 2 0000_007D
WMDC 2 29 2 0000_007D
WMDC 2 30 2 0000_007D
WMDC 2 31 2 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 3 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 3 0000_FB97
WMDC 2 1 3 0000_F992
WMDC 2 2 3 0000_F785
WMDC 2 3 3 0000_8000
WMDC 2 4 3 0000_8000
WMDC 2 5 3 0000_8000
WMDC 2 6 3 0000_8000
WMDC 2 7 3 0000_8000
WMDC 2 8 3 0000_8000
WMDC 2 9 3 0000_8000
WMDC 2 10 3 0000_8000
WMDC 2 11 3 0000_8000
WMDC 2 12 3 0000_8000
WMDC 2 13 3 0000_8000
WMDC 2 14 3 0000_8000
WMDC 2 15 3 0000_8000
WMDC 2 16 3 0000_8000
WMDC 2 17 3 0000_8000
WMDC 2 18 3 0000_8000
WMDC 2 19 3 0000_8000
WMDC 2 20 3 0000_8000
WMDC 2 21 3 0000_8000
WMDC 2 22 3 0000_8000
WMDC 2 23 3 0000_8000
WMDC 2 24 3 0000_8000
WMDC 2 25 3 0000_8000
WMDC 2 26 3 0000_8000
WMDC 2 27 3 0000_8000
WMDC 2 28 3 0000_8000
WMDC 2 29 3 0000_8000
WMDC 2 30 3 0000_8000
WMDC 2 31 3 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 2 in open loop mode and pixel 3 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(2)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(3)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(3)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(3)-0000 W
WCMD R-C2_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(3)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(3)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(3)-0001 W
WCMD R-C2_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(3)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 3 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 3 0000_FF06
WMDC 2 1 3 0000_FF06
WMDC 2 2 3 0000_FF06
WMDC 2 3 3 0000_FF06
WMDC 2 4 3 0000_FF06
WMDC 2 5 3 0000_FF06
WMDC 2 6 3 0000_FF06
WMDC 2 7 3 0000_FF06
WMDC 2 8 3 0000_FF06
WMDC 2 9 3 0000_FF06
WMDC 2 10 3 0000_FF06
WMDC 2 11 3 0000_FF06
WMDC 2 12 3 0000_FF06
WMDC 2 13 3 0000_FF06
WMDC 2 14 3 0000_FF06
WMDC 2 15 3 0000_FF06
WMDC 2 16 3 0000_FF06
WMDC 2 17 3 0000_FF06
WMDC 2 18 3 0000_FF06
WMDC 2 19 3 0000_FF06
WMDC 2 20 3 0000_FF06
WMDC 2 21 3 0000_FF06
WMDC 2 22 3 0000_FF06
WMDC 2 23 3 0000_FF06
WMDC 2 24 3 0000_FF06
WMDC 2 25 3 0000_FF06
WMDC 2 26 3 0000_FF06
WMDC 2 27 3 0000_FF06
WMDC 2 28 3 0000_FF06
WMDC 2 29 3 0000_FF06
WMDC 2 30 3 0000_FF06
WMDC 2 31 3 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 4 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 4 0000_FCD1
WMDC 2 1 4 0000_FBCA
WMDC 2 2 4 0000_FAC0
WMDC 2 3 4 0000_8000
WMDC 2 4 4 0000_8000
WMDC 2 5 4 0000_8000
WMDC 2 6 4 0000_8000
WMDC 2 7 4 0000_8000
WMDC 2 8 4 0000_8000
WMDC 2 9 4 0000_8000
WMDC 2 10 4 0000_8000
WMDC 2 11 4 0000_8000
WMDC 2 12 4 0000_8000
WMDC 2 13 4 0000_8000
WMDC 2 14 4 0000_8000
WMDC 2 15 4 0000_8000
WMDC 2 16 4 0000_8000
WMDC 2 17 4 0000_8000
WMDC 2 18 4 0000_8000
WMDC 2 19 4 0000_8000
WMDC 2 20 4 0000_8000
WMDC 2 21 4 0000_8000
WMDC 2 22 4 0000_8000
WMDC 2 23 4 0000_8000
WMDC 2 24 4 0000_8000
WMDC 2 25 4 0000_8000
WMDC 2 26 4 0000_8000
WMDC 2 27 4 0000_8000
WMDC 2 28 4 0000_8000
WMDC 2 29 4 0000_8000
WMDC 2 30 4 0000_8000
WMDC 2 31 4 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 3 in open loop mode and pixel 4 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(3)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(4)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(4)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(4)-0000 W
WCMD R-C2_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(4)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(4)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(4)-0001 W
WCMD R-C2_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(4)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 4 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 4 0000_FF45
WMDC 2 1 4 0000_FF45
WMDC 2 2 4 0000_FF45
WMDC 2 3 4 0000_FF45
WMDC 2 4 4 0000_FF45
WMDC 2 5 4 0000_FF45
WMDC 2 6 4 0000_FF45
WMDC 2 7 4 0000_FF45
WMDC 2 8 4 0000_FF45
WMDC 2 9 4 0000_FF45
WMDC 2 10 4 0000_FF45
WMDC 2 11 4 0000_FF45
WMDC 2 12 4 0000_FF45
WMDC 2 13 4 0000_FF45
WMDC 2 14 4 0000_FF45
WMDC 2 15 4 0000_FF45
WMDC 2 16 4 0000_FF45
WMDC 2 17 4 0000_FF45
WMDC 2 18 4 0000_FF45
WMDC 2 19 4 0000_FF45
WMDC 2 20 4 0000_FF45
WMDC 2 21 4 0000_FF45
WMDC 2 22 4 0000_FF45
WMDC 2 23 4 0000_FF45
WMDC 2 24 4 0000_FF45
WMDC 2 25 4 0000_FF45
WMDC 2 26 4 0000_FF45
WMDC 2 27 4 0000_FF45
WMDC 2 28 4 0000_FF45
WMDC 2 29 4 0000_FF45
WMDC 2 30 4 0000_FF45
WMDC 2 31 4 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 5 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0200 W
COMM
WMDC 2 0 5 0000_FEFD
WMDC 2 1 5 0000_FDC1
WMDC 2 2 5 0000_FC80
WMDC 2 3 5 0000_21A3
WMDC 2 4 5 0000_20EE
WMDC 2 5 5 0000_2036
WMDC 2 6 5 0000_1F7C
WMDC 2 7 5 0000_1EBE
WMDC 2 8 5 0000_21A3
WMDC 2 9 5 0000_20EE
WMDC 2 10 5 0000_2036
WMDC 2 11 5 0000_1F7C
WMDC 2 12 5 0000_1EBE
WMDC 2 13 5 0000_21A3
WMDC 2 14 5 0000_20EE
WMDC 2 15 5 0000_2036
WMDC 2 16 5 0000_1F7C
WMDC 2 17 5 0000_1EBE
WMDC 2 18 5 0000_21A3
WMDC 2 19 5 0000_20EE
WMDC 2 20 5 0000_2036
WMDC 2 21 5 0000_1F7C
WMDC 2 22 5 0000_1EBE
WMDC 2 23 5 0000_21A3
WMDC 2 24 5 0000_20EE
WMDC 2 25 5 0000_2036
WMDC 2 26 5 0000_1F7C
WMDC 2 27 5 0000_1EBE
WMDC 2 28 5 0000_21A3
WMDC 2 29 5 0000_20EE
WMDC 2 30 5 0000_2036
WMDC 2 31 5 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 4 in open loop mode and pixel 5 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(4)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(5)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(5)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(5)-0000 W
WCMD R-C2_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(5)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(5)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(5)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(5)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(5)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(5)-0002 W
WCMD R-C2_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(5)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 5 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 5 0000_FFD3
WMDC 2 1 5 0000_FFD3
WMDC 2 2 5 0000_FFD3
WMDC 2 3 5 0000_FFD3
WMDC 2 4 5 0000_FFD3
WMDC 2 5 5 0000_FFD3
WMDC 2 6 5 0000_FFD3
WMDC 2 7 5 0000_FFD3
WMDC 2 8 5 0000_FFD3
WMDC 2 9 5 0000_FFD3
WMDC 2 10 5 0000_FFD3
WMDC 2 11 5 0000_FFD3
WMDC 2 12 5 0000_FFD3
WMDC 2 13 5 0000_FFD3
WMDC 2 14 5 0000_FFD3
WMDC 2 15 5 0000_FFD3
WMDC 2 16 5 0000_FFD3
WMDC 2 17 5 0000_FFD3
WMDC 2 18 5 0000_FFD3
WMDC 2 19 5 0000_FFD3
WMDC 2 20 5 0000_FFD3
WMDC 2 21 5 0000_FFD3
WMDC 2 22 5 0000_FFD3
WMDC 2 23 5 0000_FFD3
WMDC 2 24 5 0000_FFD3
WMDC 2 25 5 0000_FFD3
WMDC 2 26 5 0000_FFD3
WMDC 2 27 5 0000_FFD3
WMDC 2 28 5 0000_FFD3
WMDC 2 29 5 0000_FFD3
WMDC 2 30 5 0000_FFD3
WMDC 2 31 5 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 6 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0500 W
COMM
WMDC 2 0 6 0000_FE5D
WMDC 2 1 6 0000_FD99
WMDC 2 2 6 0000_FCD2
WMDC 2 3 6 0000_D1A8
WMDC 2 4 6 0000_D035
WMDC 2 5 6 0000_CEBC
WMDC 2 6 6 0000_CD3D
WMDC 2 7 6 0000_CBB9
WMDC 2 8 6 0000_CA2F
WMDC 2 9 6 0000_D1A8
WMDC 2 10 6 0000_D035
WMDC 2 11 6 0000_CEBC
WMDC 2 12 6 0000_CD3D
WMDC 2 13 6 0000_CBB9
WMDC 2 14 6 0000_CA2F
WMDC 2 15 6 0000_D1A8
WMDC 2 16 6 0000_D035
WMDC 2 17 6 0000_CEBC
WMDC 2 18 6 0000_CD3D
WMDC 2 19 6 0000_CBB9
WMDC 2 20 6 0000_CA2F
WMDC 2 21 6 0000_D1A8
WMDC 2 22 6 0000_D035
WMDC 2 23 6 0000_CEBC
WMDC 2 24 6 0000_CD3D
WMDC 2 25 6 0000_CBB9
WMDC 2 26 6 0000_CA2F
WMDC 2 27 6 0000_D1A8
WMDC 2 28 6 0000_D035
WMDC 2 29 6 0000_CEBC
WMDC 2 30 6 0000_CD3D
WMDC 2 31 6 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 5 in open loop mode and pixel 6 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(5)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(6)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(6)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(6)-0000 W
WCMD R-C2_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(6)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(6)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(6)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(6)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(6)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(6)-0002 W
WCMD R-C2_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(6)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 6 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 6 0000_FFA4
WMDC 2 1 6 0000_FFA4
WMDC 2 2 6 0000_FFA4
WMDC 2 3 6 0000_FFA4
WMDC 2 4 6 0000_FFA4
WMDC 2 5 6 0000_FFA4
WMDC 2 6 6 0000_FFA4
WMDC 2 7 6 0000_FFA4
WMDC 2 8 6 0000_FFA4
WMDC 2 9 6 0000_FFA4
WMDC 2 10 6 0000_FFA4
WMDC 2 11 6 0000_FFA4
WMDC 2 12 6 0000_FFA4
WMDC 2 13 6 0000_FFA4
WMDC 2 14 6 0000_FFA4
WMDC 2 15 6 0000_FFA4
WMDC 2 16 6 0000_FFA4
WMDC 2 17 6 0000_FFA4
WMDC 2 18 6 0000_FFA4
WMDC 2 19 6 0000_FFA4
WMDC 2 20 6 0000_FFA4
WMDC 2 21 6 0000_FFA4
WMDC 2 22 6 0000_FFA4
WMDC 2 23 6 0000_FFA4
WMDC 2 24 6 0000_FFA4
WMDC 2 25 6 0000_FFA4
WMDC 2 26 6 0000_FFA4
WMDC 2 27 6 0000_FFA4
WMDC 2 28 6 0000_FFA4
WMDC 2 29 6 0000_FFA4
WMDC 2 30 6 0000_FFA4
WMDC 2 31 6 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 7 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 2 0 7 0000_FDC4
WMDC 2 1 7 0000_FC1A
WMDC 2 2 7 0000_FA6A
WMDC 2 3 7 0000_F8B3
WMDC 2 4 7 0000_F6F5
WMDC 2 5 7 0000_F530
WMDC 2 6 7 0000_F365
WMDC 2 7 7 0000_F192
WMDC 2 8 7 0000_EFB9
WMDC 2 9 7 0000_EDD8
WMDC 2 10 7 0000_EBF0
WMDC 2 11 7 0000_EA00
WMDC 2 12 7 0000_E809
WMDC 2 13 7 0000_E60A
WMDC 2 14 7 0000_F310
WMDC 2 15 7 0000_F13C
WMDC 2 16 7 0000_EF61
WMDC 2 17 7 0000_ED7F
WMDC 2 18 7 0000_EB95
WMDC 2 19 7 0000_E9A4
WMDC 2 20 7 0000_E7AC
WMDC 2 21 7 0000_E5AB
WMDC 2 22 7 0000_F310
WMDC 2 23 7 0000_F13C
WMDC 2 24 7 0000_EF61
WMDC 2 25 7 0000_ED7F
WMDC 2 26 7 0000_EB95
WMDC 2 27 7 0000_E9A4
WMDC 2 28 7 0000_E7AC
WMDC 2 29 7 0000_E5AB
WMDC 2 30 7 0000_F310
WMDC 2 31 7 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 6 in open loop mode and pixel 7 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(6)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(7)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(7)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(7)-0000 W
WCMD R-C2_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(7)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(7)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(7)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(7)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(7)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(7)-0002 W
WCMD R-C2_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(7)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 7 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 7 0000_FF8C
WMDC 2 1 7 0000_FF8C
WMDC 2 2 7 0000_FF8C
WMDC 2 3 7 0000_FF8C
WMDC 2 4 7 0000_FF8C
WMDC 2 5 7 0000_FF8C
WMDC 2 6 7 0000_FF8C
WMDC 2 7 7 0000_FF8C
WMDC 2 8 7 0000_FF8C
WMDC 2 9 7 0000_FF8C
WMDC 2 10 7 0000_FF8C
WMDC 2 11 7 0000_FF8C
WMDC 2 12 7 0000_FF8C
WMDC 2 13 7 0000_FF8C
WMDC 2 14 7 0000_FF8C
WMDC 2 15 7 0000_FF8C
WMDC 2 16 7 0000_FF8C
WMDC 2 17 7 0000_FF8C
WMDC 2 18 7 0000_FF8C
WMDC 2 19 7 0000_FF8C
WMDC 2 20 7 0000_FF8C
WMDC 2 21 7 0000_FF8C
WMDC 2 22 7 0000_FF8C
WMDC 2 23 7 0000_FF8C
WMDC 2 24 7 0000_FF8C
WMDC 2 25 7 0000_FF8C
WMDC 2 26 7 0000_FF8C
WMDC 2 27 7 0000_FF8C
WMDC 2 28 7 0000_FF8C
WMDC 2 29 7 0000_FF8C
WMDC 2 30 7 0000_FF8C
WMDC 2 31 7 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 8 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 8 0000_01F6
WMDC 2 1 8 0000_01FE
WMDC 2 2 8 0000_0205
WMDC 2 3 8 0000_7FFF
WMDC 2 4 8 0000_7FFF
WMDC 2 5 8 0000_7FFF
WMDC 2 6 8 0000_7FFF
WMDC 2 7 8 0000_7FFF
WMDC 2 8 8 0000_7FFF
WMDC 2 9 8 0000_7FFF
WMDC 2 10 8 0000_7FFF
WMDC 2 11 8 0000_7FFF
WMDC 2 12 8 0000_7FFF
WMDC 2 13 8 0000_7FFF
WMDC 2 14 8 0000_7FFF
WMDC 2 15 8 0000_7FFF
WMDC 2 16 8 0000_7FFF
WMDC 2 17 8 0000_7FFF
WMDC 2 18 8 0000_7FFF
WMDC 2 19 8 0000_7FFF
WMDC 2 20 8 0000_7FFF
WMDC 2 21 8 0000_7FFF
WMDC 2 22 8 0000_7FFF
WMDC 2 23 8 0000_7FFF
WMDC 2 24 8 0000_7FFF
WMDC 2 25 8 0000_7FFF
WMDC 2 26 8 0000_7FFF
WMDC 2 27 8 0000_7FFF
WMDC 2 28 8 0000_7FFF
WMDC 2 29 8 0000_7FFF
WMDC 2 30 8 0000_7FFF
WMDC 2 31 8 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 15 in open loop mode and pixel 8 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(7)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(8)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(8)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(8)-0000 W
WCMD R-C2_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(8)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(8)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(8)-0001 W
WCMD R-C2_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(8)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 8 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 8 0000_007D
WMDC 2 1 8 0000_007D
WMDC 2 2 8 0000_007D
WMDC 2 3 8 0000_007D
WMDC 2 4 8 0000_007D
WMDC 2 5 8 0000_007D
WMDC 2 6 8 0000_007D
WMDC 2 7 8 0000_007D
WMDC 2 8 8 0000_007D
WMDC 2 9 8 0000_007D
WMDC 2 10 8 0000_007D
WMDC 2 11 8 0000_007D
WMDC 2 12 8 0000_007D
WMDC 2 13 8 0000_007D
WMDC 2 14 8 0000_007D
WMDC 2 15 8 0000_007D
WMDC 2 16 8 0000_007D
WMDC 2 17 8 0000_007D
WMDC 2 18 8 0000_007D
WMDC 2 19 8 0000_007D
WMDC 2 20 8 0000_007D
WMDC 2 21 8 0000_007D
WMDC 2 22 8 0000_007D
WMDC 2 23 8 0000_007D
WMDC 2 24 8 0000_007D
WMDC 2 25 8 0000_007D
WMDC 2 26 8 0000_007D
WMDC 2 27 8 0000_007D
WMDC 2 28 8 0000_007D
WMDC 2 29 8 0000_007D
WMDC 2 30 8 0000_007D
WMDC 2 31 8 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 9 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 9 0000_FB97
WMDC 2 1 9 0000_F992
WMDC 2 2 9 0000_F785
WMDC 2 3 9 0000_8000
WMDC 2 4 9 0000_8000
WMDC 2 5 9 0000_8000
WMDC 2 6 9 0000_8000
WMDC 2 7 9 0000_8000
WMDC 2 8 9 0000_8000
WMDC 2 9 9 0000_8000
WMDC 2 10 9 0000_8000
WMDC 2 11 9 0000_8000
WMDC 2 12 9 0000_8000
WMDC 2 13 9 0000_8000
WMDC 2 14 9 0000_8000
WMDC 2 15 9 0000_8000
WMDC 2 16 9 0000_8000
WMDC 2 17 9 0000_8000
WMDC 2 18 9 0000_8000
WMDC 2 19 9 0000_8000
WMDC 2 20 9 0000_8000
WMDC 2 21 9 0000_8000
WMDC 2 22 9 0000_8000
WMDC 2 23 9 0000_8000
WMDC 2 24 9 0000_8000
WMDC 2 25 9 0000_8000
WMDC 2 26 9 0000_8000
WMDC 2 27 9 0000_8000
WMDC 2 28 9 0000_8000
WMDC 2 29 9 0000_8000
WMDC 2 30 9 0000_8000
WMDC 2 31 9 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 8 in open loop mode and pixel 9 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(8)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(9)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(9)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(9)-0000 W
WCMD R-C2_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(9)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(9)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(9)-0001 W
WCMD R-C2_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(9)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 9 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 9 0000_FF06
WMDC 2 1 9 0000_FF06
WMDC 2 2 9 0000_FF06
WMDC 2 3 9 0000_FF06
WMDC 2 4 9 0000_FF06
WMDC 2 5 9 0000_FF06
WMDC 2 6 9 0000_FF06
WMDC 2 7 9 0000_FF06
WMDC 2 8 9 0000_FF06
WMDC 2 9 9 0000_FF06
WMDC 2 10 9 0000_FF06
WMDC 2 11 9 0000_FF06
WMDC 2 12 9 0000_FF06
WMDC 2 13 9 0000_FF06
WMDC 2 14 9 0000_FF06
WMDC 2 15 9 0000_FF06
WMDC 2 16 9 0000_FF06
WMDC 2 17 9 0000_FF06
WMDC 2 18 9 0000_FF06
WMDC 2 19 9 0000_FF06
WMDC 2 20 9 0000_FF06
WMDC 2 21 9 0000_FF06
WMDC 2 22 9 0000_FF06
WMDC 2 23 9 0000_FF06
WMDC 2 24 9 0000_FF06
WMDC 2 25 9 0000_FF06
WMDC 2 26 9 0000_FF06
WMDC 2 27 9 0000_FF06
WMDC 2 28 9 0000_FF06
WMDC 2 29 9 0000_FF06
WMDC 2 30 9 0000_FF06
WMDC 2 31 9 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 10 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 10 0000_01F6
WMDC 2 1 10 0000_01FE
WMDC 2 2 10 0000_0205
WMDC 2 3 10 0000_7FFF
WMDC 2 4 10 0000_7FFF
WMDC 2 5 10 0000_7FFF
WMDC 2 6 10 0000_7FFF
WMDC 2 7 10 0000_7FFF
WMDC 2 8 10 0000_7FFF
WMDC 2 9 10 0000_7FFF
WMDC 2 10 10 0000_7FFF
WMDC 2 11 10 0000_7FFF
WMDC 2 12 10 0000_7FFF
WMDC 2 13 10 0000_7FFF
WMDC 2 14 10 0000_7FFF
WMDC 2 15 10 0000_7FFF
WMDC 2 16 10 0000_7FFF
WMDC 2 17 10 0000_7FFF
WMDC 2 18 10 0000_7FFF
WMDC 2 19 10 0000_7FFF
WMDC 2 20 10 0000_7FFF
WMDC 2 21 10 0000_7FFF
WMDC 2 22 10 0000_7FFF
WMDC 2 23 10 0000_7FFF
WMDC 2 24 10 0000_7FFF
WMDC 2 25 10 0000_7FFF
WMDC 2 26 10 0000_7FFF
WMDC 2 27 10 0000_7FFF
WMDC 2 28 10 0000_7FFF
WMDC 2 29 10 0000_7FFF
WMDC 2 30 10 0000_7FFF
WMDC 2 31 10 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 9 in open loop mode and pixel 10 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(9)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(10)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(10)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(10)-0000 W
WCMD R-C2_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(10)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(10)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(10)-0001 W
WCMD R-C2_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(10)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 10 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 10 0000_007D
WMDC 2 1 10 0000_007D
WMDC 2 2 10 0000_007D
WMDC 2 3 10 0000_007D
WMDC 2 4 10 0000_007D
WMDC 2 5 10 0000_007D
WMDC 2 6 10 0000_007D
WMDC 2 7 10 0000_007D
WMDC 2 8 10 0000_007D
WMDC 2 9 10 0000_007D
WMDC 2 10 10 0000_007D
WMDC 2 11 10 0000_007D
WMDC 2 12 10 0000_007D
WMDC 2 13 10 0000_007D
WMDC 2 14 10 0000_007D
WMDC 2 15 10 0000_007D
WMDC 2 16 10 0000_007D
WMDC 2 17 10 0000_007D
WMDC 2 18 10 0000_007D
WMDC 2 19 10 0000_007D
WMDC 2 20 10 0000_007D
WMDC 2 21 10 0000_007D
WMDC 2 22 10 0000_007D
WMDC 2 23 10 0000_007D
WMDC 2 24 10 0000_007D
WMDC 2 25 10 0000_007D
WMDC 2 26 10 0000_007D
WMDC 2 27 10 0000_007D
WMDC 2 28 10 0000_007D
WMDC 2 29 10 0000_007D
WMDC 2 30 10 0000_007D
WMDC 2 31 10 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 11 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 11 0000_FB97
WMDC 2 1 11 0000_F992
WMDC 2 2 11 0000_F785
WMDC 2 3 11 0000_8000
WMDC 2 4 11 0000_8000
WMDC 2 5 11 0000_8000
WMDC 2 6 11 0000_8000
WMDC 2 7 11 0000_8000
WMDC 2 8 11 0000_8000
WMDC 2 9 11 0000_8000
WMDC 2 10 11 0000_8000
WMDC 2 11 11 0000_8000
WMDC 2 12 11 0000_8000
WMDC 2 13 11 0000_8000
WMDC 2 14 11 0000_8000
WMDC 2 15 11 0000_8000
WMDC 2 16 11 0000_8000
WMDC 2 17 11 0000_8000
WMDC 2 18 11 0000_8000
WMDC 2 19 11 0000_8000
WMDC 2 20 11 0000_8000
WMDC 2 21 11 0000_8000
WMDC 2 22 11 0000_8000
WMDC 2 23 11 0000_8000
WMDC 2 24 11 0000_8000
WMDC 2 25 11 0000_8000
WMDC 2 26 11 0000_8000
WMDC 2 27 11 0000_8000
WMDC 2 28 11 0000_8000
WMDC 2 29 11 0000_8000
WMDC 2 30 11 0000_8000
WMDC 2 31 11 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 10 in open loop mode and pixel 11 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(10)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(11)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(11)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(11)-0000 W
WCMD R-C2_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(11)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(11)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(11)-0001 W
WCMD R-C2_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(11)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 11 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 11 0000_FF06
WMDC 2 1 11 0000_FF06
WMDC 2 2 11 0000_FF06
WMDC 2 3 11 0000_FF06
WMDC 2 4 11 0000_FF06
WMDC 2 5 11 0000_FF06
WMDC 2 6 11 0000_FF06
WMDC 2 7 11 0000_FF06
WMDC 2 8 11 0000_FF06
WMDC 2 9 11 0000_FF06
WMDC 2 10 11 0000_FF06
WMDC 2 11 11 0000_FF06
WMDC 2 12 11 0000_FF06
WMDC 2 13 11 0000_FF06
WMDC 2 14 11 0000_FF06
WMDC 2 15 11 0000_FF06
WMDC 2 16 11 0000_FF06
WMDC 2 17 11 0000_FF06
WMDC 2 18 11 0000_FF06
WMDC 2 19 11 0000_FF06
WMDC 2 20 11 0000_FF06
WMDC 2 21 11 0000_FF06
WMDC 2 22 11 0000_FF06
WMDC 2 23 11 0000_FF06
WMDC 2 24 11 0000_FF06
WMDC 2 25 11 0000_FF06
WMDC 2 26 11 0000_FF06
WMDC 2 27 11 0000_FF06
WMDC 2 28 11 0000_FF06
WMDC 2 29 11 0000_FF06
WMDC 2 30 11 0000_FF06
WMDC 2 31 11 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 12 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 12 0000_FCD1
WMDC 2 1 12 0000_FBCA
WMDC 2 2 12 0000_FAC0
WMDC 2 3 12 0000_8000
WMDC 2 4 12 0000_8000
WMDC 2 5 12 0000_8000
WMDC 2 6 12 0000_8000
WMDC 2 7 12 0000_8000
WMDC 2 8 12 0000_8000
WMDC 2 9 12 0000_8000
WMDC 2 10 12 0000_8000
WMDC 2 11 12 0000_8000
WMDC 2 12 12 0000_8000
WMDC 2 13 12 0000_8000
WMDC 2 14 12 0000_8000
WMDC 2 15 12 0000_8000
WMDC 2 16 12 0000_8000
WMDC 2 17 12 0000_8000
WMDC 2 18 12 0000_8000
WMDC 2 19 12 0000_8000
WMDC 2 20 12 0000_8000
WMDC 2 21 12 0000_8000
WMDC 2 22 12 0000_8000
WMDC 2 23 12 0000_8000
WMDC 2 24 12 0000_8000
WMDC 2 25 12 0000_8000
WMDC 2 26 12 0000_8000
WMDC 2 27 12 0000_8000
WMDC 2 28 12 0000_8000
WMDC 2 29 12 0000_8000
WMDC 2 30 12 0000_8000
WMDC 2 31 12 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 11 in open loop mode and pixel 12 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(11)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(12)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(12)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(12)-0000 W
WCMD R-C2_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(12)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(12)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(12)-0001 W
WCMD R-C2_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(12)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 12 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 12 0000_FF45
WMDC 2 1 12 0000_FF45
WMDC 2 2 12 0000_FF45
WMDC 2 3 12 0000_FF45
WMDC 2 4 12 0000_FF45
WMDC 2 5 12 0000_FF45
WMDC 2 6 12 0000_FF45
WMDC 2 7 12 0000_FF45
WMDC 2 8 12 0000_FF45
WMDC 2 9 12 0000_FF45
WMDC 2 10 12 0000_FF45
WMDC 2 11 12 0000_FF45
WMDC 2 12 12 0000_FF45
WMDC 2 13 12 0000_FF45
WMDC 2 14 12 0000_FF45
WMDC 2 15 12 0000_FF45
WMDC 2 16 12 0000_FF45
WMDC 2 17 12 0000_FF45
WMDC 2 18 12 0000_FF45
WMDC 2 19 12 0000_FF45
WMDC 2 20 12 0000_FF45
WMDC 2 21 12 0000_FF45
WMDC 2 22 12 0000_FF45
WMDC 2 23 12 0000_FF45
WMDC 2 24 12 0000_FF45
WMDC 2 25 12 0000_FF45
WMDC 2 26 12 0000_FF45
WMDC 2 27 12 0000_FF45
WMDC 2 28 12 0000_FF45
WMDC 2 29 12 0000_FF45
WMDC 2 30 12 0000_FF45
WMDC 2 31 12 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 13 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0200 W
COMM
WMDC 2 0 13 0000_FEFD
WMDC 2 1 13 0000_FDC1
WMDC 2 2 13 0000_FC80
WMDC 2 3 13 0000_21A3
WMDC 2 4 13 0000_20EE
WMDC 2 5 13 0000_2036
WMDC 2 6 13 0000_1F7C
WMDC 2 7 13 0000_1EBE
WMDC 2 8 13 0000_21A3
WMDC 2 9 13 0000_20EE
WMDC 2 10 13 0000_2036
WMDC 2 11 13 0000_1F7C
WMDC 2 12 13 0000_1EBE
WMDC 2 13 13 0000_21A3
WMDC 2 14 13 0000_20EE
WMDC 2 15 13 0000_2036
WMDC 2 16 13 0000_1F7C
WMDC 2 17 13 0000_1EBE
WMDC 2 18 13 0000_21A3
WMDC 2 19 13 0000_20EE
WMDC 2 20 13 0000_2036
WMDC 2 21 13 0000_1F7C
WMDC 2 22 13 0000_1EBE
WMDC 2 23 13 0000_21A3
WMDC 2 24 13 0000_20EE
WMDC 2 25 13 0000_2036
WMDC 2 26 13 0000_1F7C
WMDC 2 27 13 0000_1EBE
WMDC 2 28 13 0000_21A3
WMDC 2 29 13 0000_20EE
WMDC 2 30 13 0000_2036
WMDC 2 31 13 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 12 in open loop mode and pixel 13 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(12)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(13)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(13)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(13)-0000 W
WCMD R-C2_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(13)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(13)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(13)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(13)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(13)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(13)-0002 W
WCMD R-C2_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(13)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 13 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 13 0000_FFD3
WMDC 2 1 13 0000_FFD3
WMDC 2 2 13 0000_FFD3
WMDC 2 3 13 0000_FFD3
WMDC 2 4 13 0000_FFD3
WMDC 2 5 13 0000_FFD3
WMDC 2 6 13 0000_FFD3
WMDC 2 7 13 0000_FFD3
WMDC 2 8 13 0000_FFD3
WMDC 2 9 13 0000_FFD3
WMDC 2 10 13 0000_FFD3
WMDC 2 11 13 0000_FFD3
WMDC 2 12 13 0000_FFD3
WMDC 2 13 13 0000_FFD3
WMDC 2 14 13 0000_FFD3
WMDC 2 15 13 0000_FFD3
WMDC 2 16 13 0000_FFD3
WMDC 2 17 13 0000_FFD3
WMDC 2 18 13 0000_FFD3
WMDC 2 19 13 0000_FFD3
WMDC 2 20 13 0000_FFD3
WMDC 2 21 13 0000_FFD3
WMDC 2 22 13 0000_FFD3
WMDC 2 23 13 0000_FFD3
WMDC 2 24 13 0000_FFD3
WMDC 2 25 13 0000_FFD3
WMDC 2 26 13 0000_FFD3
WMDC 2 27 13 0000_FFD3
WMDC 2 28 13 0000_FFD3
WMDC 2 29 13 0000_FFD3
WMDC 2 30 13 0000_FFD3
WMDC 2 31 13 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 14 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0500 W
COMM
WMDC 2 0 14 0000_FE5D
WMDC 2 1 14 0000_FD99
WMDC 2 2 14 0000_FCD2
WMDC 2 3 14 0000_D1A8
WMDC 2 4 14 0000_D035
WMDC 2 5 14 0000_CEBC
WMDC 2 6 14 0000_CD3D
WMDC 2 7 14 0000_CBB9
WMDC 2 8 14 0000_CA2F
WMDC 2 9 14 0000_D1A8
WMDC 2 10 14 0000_D035
WMDC 2 11 14 0000_CEBC
WMDC 2 12 14 0000_CD3D
WMDC 2 13 14 0000_CBB9
WMDC 2 14 14 0000_CA2F
WMDC 2 15 14 0000_D1A8
WMDC 2 16 14 0000_D035
WMDC 2 17 14 0000_CEBC
WMDC 2 18 14 0000_CD3D
WMDC 2 19 14 0000_CBB9
WMDC 2 20 14 0000_CA2F
WMDC 2 21 14 0000_D1A8
WMDC 2 22 14 0000_D035
WMDC 2 23 14 0000_CEBC
WMDC 2 24 14 0000_CD3D
WMDC 2 25 14 0000_CBB9
WMDC 2 26 14 0000_CA2F
WMDC 2 27 14 0000_D1A8
WMDC 2 28 14 0000_D035
WMDC 2 29 14 0000_CEBC
WMDC 2 30 14 0000_CD3D
WMDC 2 31 14 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 13 in open loop mode and pixel 14 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(13)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(14)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(14)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(14)-0000 W
WCMD R-C2_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(14)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(14)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(14)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(14)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(14)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(14)-0002 W
WCMD R-C2_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(14)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 14 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 14 0000_FFA4
WMDC 2 1 14 0000_FFA4
WMDC 2 2 14 0000_FFA4
WMDC 2 3 14 0000_FFA4
WMDC 2 4 14 0000_FFA4
WMDC 2 5 14 0000_FFA4
WMDC 2 6 14 0000_FFA4
WMDC 2 7 14 0000_FFA4
WMDC 2 8 14 0000_FFA4
WMDC 2 9 14 0000_FFA4
WMDC 2 10 14 0000_FFA4
WMDC 2 11 14 0000_FFA4
WMDC 2 12 14 0000_FFA4
WMDC 2 13 14 0000_FFA4
WMDC 2 14 14 0000_FFA4
WMDC 2 15 14 0000_FFA4
WMDC 2 16 14 0000_FFA4
WMDC 2 17 14 0000_FFA4
WMDC 2 18 14 0000_FFA4
WMDC 2 19 14 0000_FFA4
WMDC 2 20 14 0000_FFA4
WMDC 2 21 14 0000_FFA4
WMDC 2 22 14 0000_FFA4
WMDC 2 23 14 0000_FFA4
WMDC 2 24 14 0000_FFA4
WMDC 2 25 14 0000_FFA4
WMDC 2 26 14 0000_FFA4
WMDC 2 27 14 0000_FFA4
WMDC 2 28 14 0000_FFA4
WMDC 2 29 14 0000_FFA4
WMDC 2 30 14 0000_FFA4
WMDC 2 31 14 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 15 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 2 0 15 0000_FDC4
WMDC 2 1 15 0000_FC1A
WMDC 2 2 15 0000_FA6A
WMDC 2 3 15 0000_F8B3
WMDC 2 4 15 0000_F6F5
WMDC 2 5 15 0000_F530
WMDC 2 6 15 0000_F365
WMDC 2 7 15 0000_F192
WMDC 2 8 15 0000_EFB9
WMDC 2 9 15 0000_EDD8
WMDC 2 10 15 0000_EBF0
WMDC 2 11 15 0000_EA00
WMDC 2 12 15 0000_E809
WMDC 2 13 15 0000_E60A
WMDC 2 14 15 0000_F310
WMDC 2 15 15 0000_F13C
WMDC 2 16 15 0000_EF61
WMDC 2 17 15 0000_ED7F
WMDC 2 18 15 0000_EB95
WMDC 2 19 15 0000_E9A4
WMDC 2 20 15 0000_E7AC
WMDC 2 21 15 0000_E5AB
WMDC 2 22 15 0000_F310
WMDC 2 23 15 0000_F13C
WMDC 2 24 15 0000_EF61
WMDC 2 25 15 0000_ED7F
WMDC 2 26 15 0000_EB95
WMDC 2 27 15 0000_E9A4
WMDC 2 28 15 0000_E7AC
WMDC 2 29 15 0000_E5AB
WMDC 2 30 15 0000_F310
WMDC 2 31 15 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 14 in open loop mode and pixel 15 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(14)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(15)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(15)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(15)-0000 W
WCMD R-C2_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(15)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(15)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(15)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(15)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(15)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(15)-0002 W
WCMD R-C2_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(15)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 15 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 15 0000_FF8C
WMDC 2 1 15 0000_FF8C
WMDC 2 2 15 0000_FF8C
WMDC 2 3 15 0000_FF8C
WMDC 2 4 15 0000_FF8C
WMDC 2 5 15 0000_FF8C
WMDC 2 6 15 0000_FF8C
WMDC 2 7 15 0000_FF8C
WMDC 2 8 15 0000_FF8C
WMDC 2 9 15 0000_FF8C
WMDC 2 10 15 0000_FF8C
WMDC 2 11 15 0000_FF8C
WMDC 2 12 15 0000_FF8C
WMDC 2 13 15 0000_FF8C
WMDC 2 14 15 0000_FF8C
WMDC 2 15 15 0000_FF8C
WMDC 2 16 15 0000_FF8C
WMDC 2 17 15 0000_FF8C
WMDC 2 18 15 0000_FF8C
WMDC 2 19 15 0000_FF8C
WMDC 2 20 15 0000_FF8C
WMDC 2 21 15 0000_FF8C
WMDC 2 22 15 0000_FF8C
WMDC 2 23 15 0000_FF8C
WMDC 2 24 15 0000_FF8C
WMDC 2 25 15 0000_FF8C
WMDC 2 26 15 0000_FF8C
WMDC 2 27 15 0000_FF8C
WMDC 2 28 15 0000_FF8C
WMDC 2 29 15 0000_FF8C
WMDC 2 30 15 0000_FF8C
WMDC 2 31 15 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 16 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 16 0000_01F6
WMDC 2 1 16 0000_01FE
WMDC 2 2 16 0000_0205
WMDC 2 3 16 0000_7FFF
WMDC 2 4 16 0000_7FFF
WMDC 2 5 16 0000_7FFF
WMDC 2 6 16 0000_7FFF
WMDC 2 7 16 0000_7FFF
WMDC 2 8 16 0000_7FFF
WMDC 2 9 16 0000_7FFF
WMDC 2 10 16 0000_7FFF
WMDC 2 11 16 0000_7FFF
WMDC 2 12 16 0000_7FFF
WMDC 2 13 16 0000_7FFF
WMDC 2 14 16 0000_7FFF
WMDC 2 15 16 0000_7FFF
WMDC 2 16 16 0000_7FFF
WMDC 2 17 16 0000_7FFF
WMDC 2 18 16 0000_7FFF
WMDC 2 19 16 0000_7FFF
WMDC 2 20 16 0000_7FFF
WMDC 2 21 16 0000_7FFF
WMDC 2 22 16 0000_7FFF
WMDC 2 23 16 0000_7FFF
WMDC 2 24 16 0000_7FFF
WMDC 2 25 16 0000_7FFF
WMDC 2 26 16 0000_7FFF
WMDC 2 27 16 0000_7FFF
WMDC 2 28 16 0000_7FFF
WMDC 2 29 16 0000_7FFF
WMDC 2 30 16 0000_7FFF
WMDC 2 31 16 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 23 in open loop mode and pixel 16 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(15)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(16)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(16)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(16)-0000 W
WCMD R-C2_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(16)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(16)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(16)-0001 W
WCMD R-C2_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(16)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 16 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 16 0000_007D
WMDC 2 1 16 0000_007D
WMDC 2 2 16 0000_007D
WMDC 2 3 16 0000_007D
WMDC 2 4 16 0000_007D
WMDC 2 5 16 0000_007D
WMDC 2 6 16 0000_007D
WMDC 2 7 16 0000_007D
WMDC 2 8 16 0000_007D
WMDC 2 9 16 0000_007D
WMDC 2 10 16 0000_007D
WMDC 2 11 16 0000_007D
WMDC 2 12 16 0000_007D
WMDC 2 13 16 0000_007D
WMDC 2 14 16 0000_007D
WMDC 2 15 16 0000_007D
WMDC 2 16 16 0000_007D
WMDC 2 17 16 0000_007D
WMDC 2 18 16 0000_007D
WMDC 2 19 16 0000_007D
WMDC 2 20 16 0000_007D
WMDC 2 21 16 0000_007D
WMDC 2 22 16 0000_007D
WMDC 2 23 16 0000_007D
WMDC 2 24 16 0000_007D
WMDC 2 25 16 0000_007D
WMDC 2 26 16 0000_007D
WMDC 2 27 16 0000_007D
WMDC 2 28 16 0000_007D
WMDC 2 29 16 0000_007D
WMDC 2 30 16 0000_007D
WMDC 2 31 16 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 17 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 17 0000_FB97
WMDC 2 1 17 0000_F992
WMDC 2 2 17 0000_F785
WMDC 2 3 17 0000_8000
WMDC 2 4 17 0000_8000
WMDC 2 5 17 0000_8000
WMDC 2 6 17 0000_8000
WMDC 2 7 17 0000_8000
WMDC 2 8 17 0000_8000
WMDC 2 9 17 0000_8000
WMDC 2 10 17 0000_8000
WMDC 2 11 17 0000_8000
WMDC 2 12 17 0000_8000
WMDC 2 13 17 0000_8000
WMDC 2 14 17 0000_8000
WMDC 2 15 17 0000_8000
WMDC 2 16 17 0000_8000
WMDC 2 17 17 0000_8000
WMDC 2 18 17 0000_8000
WMDC 2 19 17 0000_8000
WMDC 2 20 17 0000_8000
WMDC 2 21 17 0000_8000
WMDC 2 22 17 0000_8000
WMDC 2 23 17 0000_8000
WMDC 2 24 17 0000_8000
WMDC 2 25 17 0000_8000
WMDC 2 26 17 0000_8000
WMDC 2 27 17 0000_8000
WMDC 2 28 17 0000_8000
WMDC 2 29 17 0000_8000
WMDC 2 30 17 0000_8000
WMDC 2 31 17 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 16 in open loop mode and pixel 17 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(16)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(17)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(17)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(17)-0000 W
WCMD R-C2_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(17)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(17)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(17)-0001 W
WCMD R-C2_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(17)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 17 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 17 0000_FF06
WMDC 2 1 17 0000_FF06
WMDC 2 2 17 0000_FF06
WMDC 2 3 17 0000_FF06
WMDC 2 4 17 0000_FF06
WMDC 2 5 17 0000_FF06
WMDC 2 6 17 0000_FF06
WMDC 2 7 17 0000_FF06
WMDC 2 8 17 0000_FF06
WMDC 2 9 17 0000_FF06
WMDC 2 10 17 0000_FF06
WMDC 2 11 17 0000_FF06
WMDC 2 12 17 0000_FF06
WMDC 2 13 17 0000_FF06
WMDC 2 14 17 0000_FF06
WMDC 2 15 17 0000_FF06
WMDC 2 16 17 0000_FF06
WMDC 2 17 17 0000_FF06
WMDC 2 18 17 0000_FF06
WMDC 2 19 17 0000_FF06
WMDC 2 20 17 0000_FF06
WMDC 2 21 17 0000_FF06
WMDC 2 22 17 0000_FF06
WMDC 2 23 17 0000_FF06
WMDC 2 24 17 0000_FF06
WMDC 2 25 17 0000_FF06
WMDC 2 26 17 0000_FF06
WMDC 2 27 17 0000_FF06
WMDC 2 28 17 0000_FF06
WMDC 2 29 17 0000_FF06
WMDC 2 30 17 0000_FF06
WMDC 2 31 17 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 18 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 18 0000_01F6
WMDC 2 1 18 0000_01FE
WMDC 2 2 18 0000_0205
WMDC 2 3 18 0000_7FFF
WMDC 2 4 18 0000_7FFF
WMDC 2 5 18 0000_7FFF
WMDC 2 6 18 0000_7FFF
WMDC 2 7 18 0000_7FFF
WMDC 2 8 18 0000_7FFF
WMDC 2 9 18 0000_7FFF
WMDC 2 10 18 0000_7FFF
WMDC 2 11 18 0000_7FFF
WMDC 2 12 18 0000_7FFF
WMDC 2 13 18 0000_7FFF
WMDC 2 14 18 0000_7FFF
WMDC 2 15 18 0000_7FFF
WMDC 2 16 18 0000_7FFF
WMDC 2 17 18 0000_7FFF
WMDC 2 18 18 0000_7FFF
WMDC 2 19 18 0000_7FFF
WMDC 2 20 18 0000_7FFF
WMDC 2 21 18 0000_7FFF
WMDC 2 22 18 0000_7FFF
WMDC 2 23 18 0000_7FFF
WMDC 2 24 18 0000_7FFF
WMDC 2 25 18 0000_7FFF
WMDC 2 26 18 0000_7FFF
WMDC 2 27 18 0000_7FFF
WMDC 2 28 18 0000_7FFF
WMDC 2 29 18 0000_7FFF
WMDC 2 30 18 0000_7FFF
WMDC 2 31 18 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 17 in open loop mode and pixel 18 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(17)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(18)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(18)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(18)-0000 W
WCMD R-C2_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(18)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(18)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(18)-0001 W
WCMD R-C2_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(18)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 18 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 18 0000_007D
WMDC 2 1 18 0000_007D
WMDC 2 2 18 0000_007D
WMDC 2 3 18 0000_007D
WMDC 2 4 18 0000_007D
WMDC 2 5 18 0000_007D
WMDC 2 6 18 0000_007D
WMDC 2 7 18 0000_007D
WMDC 2 8 18 0000_007D
WMDC 2 9 18 0000_007D
WMDC 2 10 18 0000_007D
WMDC 2 11 18 0000_007D
WMDC 2 12 18 0000_007D
WMDC 2 13 18 0000_007D
WMDC 2 14 18 0000_007D
WMDC 2 15 18 0000_007D
WMDC 2 16 18 0000_007D
WMDC 2 17 18 0000_007D
WMDC 2 18 18 0000_007D
WMDC 2 19 18 0000_007D
WMDC 2 20 18 0000_007D
WMDC 2 21 18 0000_007D
WMDC 2 22 18 0000_007D
WMDC 2 23 18 0000_007D
WMDC 2 24 18 0000_007D
WMDC 2 25 18 0000_007D
WMDC 2 26 18 0000_007D
WMDC 2 27 18 0000_007D
WMDC 2 28 18 0000_007D
WMDC 2 29 18 0000_007D
WMDC 2 30 18 0000_007D
WMDC 2 31 18 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 19 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 19 0000_FB97
WMDC 2 1 19 0000_F992
WMDC 2 2 19 0000_F785
WMDC 2 3 19 0000_8000
WMDC 2 4 19 0000_8000
WMDC 2 5 19 0000_8000
WMDC 2 6 19 0000_8000
WMDC 2 7 19 0000_8000
WMDC 2 8 19 0000_8000
WMDC 2 9 19 0000_8000
WMDC 2 10 19 0000_8000
WMDC 2 11 19 0000_8000
WMDC 2 12 19 0000_8000
WMDC 2 13 19 0000_8000
WMDC 2 14 19 0000_8000
WMDC 2 15 19 0000_8000
WMDC 2 16 19 0000_8000
WMDC 2 17 19 0000_8000
WMDC 2 18 19 0000_8000
WMDC 2 19 19 0000_8000
WMDC 2 20 19 0000_8000
WMDC 2 21 19 0000_8000
WMDC 2 22 19 0000_8000
WMDC 2 23 19 0000_8000
WMDC 2 24 19 0000_8000
WMDC 2 25 19 0000_8000
WMDC 2 26 19 0000_8000
WMDC 2 27 19 0000_8000
WMDC 2 28 19 0000_8000
WMDC 2 29 19 0000_8000
WMDC 2 30 19 0000_8000
WMDC 2 31 19 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 18 in open loop mode and pixel 19 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(18)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(19)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(19)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(19)-0000 W
WCMD R-C2_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(19)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(19)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(19)-0001 W
WCMD R-C2_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(19)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 19 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 19 0000_FF06
WMDC 2 1 19 0000_FF06
WMDC 2 2 19 0000_FF06
WMDC 2 3 19 0000_FF06
WMDC 2 4 19 0000_FF06
WMDC 2 5 19 0000_FF06
WMDC 2 6 19 0000_FF06
WMDC 2 7 19 0000_FF06
WMDC 2 8 19 0000_FF06
WMDC 2 9 19 0000_FF06
WMDC 2 10 19 0000_FF06
WMDC 2 11 19 0000_FF06
WMDC 2 12 19 0000_FF06
WMDC 2 13 19 0000_FF06
WMDC 2 14 19 0000_FF06
WMDC 2 15 19 0000_FF06
WMDC 2 16 19 0000_FF06
WMDC 2 17 19 0000_FF06
WMDC 2 18 19 0000_FF06
WMDC 2 19 19 0000_FF06
WMDC 2 20 19 0000_FF06
WMDC 2 21 19 0000_FF06
WMDC 2 22 19 0000_FF06
WMDC 2 23 19 0000_FF06
WMDC 2 24 19 0000_FF06
WMDC 2 25 19 0000_FF06
WMDC 2 26 19 0000_FF06
WMDC 2 27 19 0000_FF06
WMDC 2 28 19 0000_FF06
WMDC 2 29 19 0000_FF06
WMDC 2 30 19 0000_FF06
WMDC 2 31 19 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 20 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 20 0000_FCD1
WMDC 2 1 20 0000_FBCA
WMDC 2 2 20 0000_FAC0
WMDC 2 3 20 0000_8000
WMDC 2 4 20 0000_8000
WMDC 2 5 20 0000_8000
WMDC 2 6 20 0000_8000
WMDC 2 7 20 0000_8000
WMDC 2 8 20 0000_8000
WMDC 2 9 20 0000_8000
WMDC 2 10 20 0000_8000
WMDC 2 11 20 0000_8000
WMDC 2 12 20 0000_8000
WMDC 2 13 20 0000_8000
WMDC 2 14 20 0000_8000
WMDC 2 15 20 0000_8000
WMDC 2 16 20 0000_8000
WMDC 2 17 20 0000_8000
WMDC 2 18 20 0000_8000
WMDC 2 19 20 0000_8000
WMDC 2 20 20 0000_8000
WMDC 2 21 20 0000_8000
WMDC 2 22 20 0000_8000
WMDC 2 23 20 0000_8000
WMDC 2 24 20 0000_8000
WMDC 2 25 20 0000_8000
WMDC 2 26 20 0000_8000
WMDC 2 27 20 0000_8000
WMDC 2 28 20 0000_8000
WMDC 2 29 20 0000_8000
WMDC 2 30 20 0000_8000
WMDC 2 31 20 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 19 in open loop mode and pixel 20 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(19)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(20)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(20)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(20)-0000 W
WCMD R-C2_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(20)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(20)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(20)-0001 W
WCMD R-C2_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(20)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 20 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 20 0000_FF45
WMDC 2 1 20 0000_FF45
WMDC 2 2 20 0000_FF45
WMDC 2 3 20 0000_FF45
WMDC 2 4 20 0000_FF45
WMDC 2 5 20 0000_FF45
WMDC 2 6 20 0000_FF45
WMDC 2 7 20 0000_FF45
WMDC 2 8 20 0000_FF45
WMDC 2 9 20 0000_FF45
WMDC 2 10 20 0000_FF45
WMDC 2 11 20 0000_FF45
WMDC 2 12 20 0000_FF45
WMDC 2 13 20 0000_FF45
WMDC 2 14 20 0000_FF45
WMDC 2 15 20 0000_FF45
WMDC 2 16 20 0000_FF45
WMDC 2 17 20 0000_FF45
WMDC 2 18 20 0000_FF45
WMDC 2 19 20 0000_FF45
WMDC 2 20 20 0000_FF45
WMDC 2 21 20 0000_FF45
WMDC 2 22 20 0000_FF45
WMDC 2 23 20 0000_FF45
WMDC 2 24 20 0000_FF45
WMDC 2 25 20 0000_FF45
WMDC 2 26 20 0000_FF45
WMDC 2 27 20 0000_FF45
WMDC 2 28 20 0000_FF45
WMDC 2 29 20 0000_FF45
WMDC 2 30 20 0000_FF45
WMDC 2 31 20 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 21 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0200 W
COMM
WMDC 2 0 21 0000_FEFD
WMDC 2 1 21 0000_FDC1
WMDC 2 2 21 0000_FC80
WMDC 2 3 21 0000_21A3
WMDC 2 4 21 0000_20EE
WMDC 2 5 21 0000_2036
WMDC 2 6 21 0000_1F7C
WMDC 2 7 21 0000_1EBE
WMDC 2 8 21 0000_21A3
WMDC 2 9 21 0000_20EE
WMDC 2 10 21 0000_2036
WMDC 2 11 21 0000_1F7C
WMDC 2 12 21 0000_1EBE
WMDC 2 13 21 0000_21A3
WMDC 2 14 21 0000_20EE
WMDC 2 15 21 0000_2036
WMDC 2 16 21 0000_1F7C
WMDC 2 17 21 0000_1EBE
WMDC 2 18 21 0000_21A3
WMDC 2 19 21 0000_20EE
WMDC 2 20 21 0000_2036
WMDC 2 21 21 0000_1F7C
WMDC 2 22 21 0000_1EBE
WMDC 2 23 21 0000_21A3
WMDC 2 24 21 0000_20EE
WMDC 2 25 21 0000_2036
WMDC 2 26 21 0000_1F7C
WMDC 2 27 21 0000_1EBE
WMDC 2 28 21 0000_21A3
WMDC 2 29 21 0000_20EE
WMDC 2 30 21 0000_2036
WMDC 2 31 21 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 20 in open loop mode and pixel 21 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(20)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(21)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(21)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(21)-0000 W
WCMD R-C2_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(21)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(21)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(21)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(21)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(21)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(21)-0002 W
WCMD R-C2_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(21)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 21 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 21 0000_FFD3
WMDC 2 1 21 0000_FFD3
WMDC 2 2 21 0000_FFD3
WMDC 2 3 21 0000_FFD3
WMDC 2 4 21 0000_FFD3
WMDC 2 5 21 0000_FFD3
WMDC 2 6 21 0000_FFD3
WMDC 2 7 21 0000_FFD3
WMDC 2 8 21 0000_FFD3
WMDC 2 9 21 0000_FFD3
WMDC 2 10 21 0000_FFD3
WMDC 2 11 21 0000_FFD3
WMDC 2 12 21 0000_FFD3
WMDC 2 13 21 0000_FFD3
WMDC 2 14 21 0000_FFD3
WMDC 2 15 21 0000_FFD3
WMDC 2 16 21 0000_FFD3
WMDC 2 17 21 0000_FFD3
WMDC 2 18 21 0000_FFD3
WMDC 2 19 21 0000_FFD3
WMDC 2 20 21 0000_FFD3
WMDC 2 21 21 0000_FFD3
WMDC 2 22 21 0000_FFD3
WMDC 2 23 21 0000_FFD3
WMDC 2 24 21 0000_FFD3
WMDC 2 25 21 0000_FFD3
WMDC 2 26 21 0000_FFD3
WMDC 2 27 21 0000_FFD3
WMDC 2 28 21 0000_FFD3
WMDC 2 29 21 0000_FFD3
WMDC 2 30 21 0000_FFD3
WMDC 2 31 21 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 22 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0500 W
COMM
WMDC 2 0 22 0000_FE5D
WMDC 2 1 22 0000_FD99
WMDC 2 2 22 0000_FCD2
WMDC 2 3 22 0000_D1A8
WMDC 2 4 22 0000_D035
WMDC 2 5 22 0000_CEBC
WMDC 2 6 22 0000_CD3D
WMDC 2 7 22 0000_CBB9
WMDC 2 8 22 0000_CA2F
WMDC 2 9 22 0000_D1A8
WMDC 2 10 22 0000_D035
WMDC 2 11 22 0000_CEBC
WMDC 2 12 22 0000_CD3D
WMDC 2 13 22 0000_CBB9
WMDC 2 14 22 0000_CA2F
WMDC 2 15 22 0000_D1A8
WMDC 2 16 22 0000_D035
WMDC 2 17 22 0000_CEBC
WMDC 2 18 22 0000_CD3D
WMDC 2 19 22 0000_CBB9
WMDC 2 20 22 0000_CA2F
WMDC 2 21 22 0000_D1A8
WMDC 2 22 22 0000_D035
WMDC 2 23 22 0000_CEBC
WMDC 2 24 22 0000_CD3D
WMDC 2 25 22 0000_CBB9
WMDC 2 26 22 0000_CA2F
WMDC 2 27 22 0000_D1A8
WMDC 2 28 22 0000_D035
WMDC 2 29 22 0000_CEBC
WMDC 2 30 22 0000_CD3D
WMDC 2 31 22 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 21 in open loop mode and pixel 22 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(21)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(22)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(22)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(22)-0000 W
WCMD R-C2_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(22)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(22)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(22)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(22)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(22)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(22)-0002 W
WCMD R-C2_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(22)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 22 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 22 0000_FFA4
WMDC 2 1 22 0000_FFA4
WMDC 2 2 22 0000_FFA4
WMDC 2 3 22 0000_FFA4
WMDC 2 4 22 0000_FFA4
WMDC 2 5 22 0000_FFA4
WMDC 2 6 22 0000_FFA4
WMDC 2 7 22 0000_FFA4
WMDC 2 8 22 0000_FFA4
WMDC 2 9 22 0000_FFA4
WMDC 2 10 22 0000_FFA4
WMDC 2 11 22 0000_FFA4
WMDC 2 12 22 0000_FFA4
WMDC 2 13 22 0000_FFA4
WMDC 2 14 22 0000_FFA4
WMDC 2 15 22 0000_FFA4
WMDC 2 16 22 0000_FFA4
WMDC 2 17 22 0000_FFA4
WMDC 2 18 22 0000_FFA4
WMDC 2 19 22 0000_FFA4
WMDC 2 20 22 0000_FFA4
WMDC 2 21 22 0000_FFA4
WMDC 2 22 22 0000_FFA4
WMDC 2 23 22 0000_FFA4
WMDC 2 24 22 0000_FFA4
WMDC 2 25 22 0000_FFA4
WMDC 2 26 22 0000_FFA4
WMDC 2 27 22 0000_FFA4
WMDC 2 28 22 0000_FFA4
WMDC 2 29 22 0000_FFA4
WMDC 2 30 22 0000_FFA4
WMDC 2 31 22 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 23 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 2 0 23 0000_FDC4
WMDC 2 1 23 0000_FC1A
WMDC 2 2 23 0000_FA6A
WMDC 2 3 23 0000_F8B3
WMDC 2 4 23 0000_F6F5
WMDC 2 5 23 0000_F530
WMDC 2 6 23 0000_F365
WMDC 2 7 23 0000_F192
WMDC 2 8 23 0000_EFB9
WMDC 2 9 23 0000_EDD8
WMDC 2 10 23 0000_EBF0
WMDC 2 11 23 0000_EA00
WMDC 2 12 23 0000_E809
WMDC 2 13 23 0000_E60A
WMDC 2 14 23 0000_F310
WMDC 2 15 23 0000_F13C
WMDC 2 16 23 0000_EF61
WMDC 2 17 23 0000_ED7F
WMDC 2 18 23 0000_EB95
WMDC 2 19 23 0000_E9A4
WMDC 2 20 23 0000_E7AC
WMDC 2 21 23 0000_E5AB
WMDC 2 22 23 0000_F310
WMDC 2 23 23 0000_F13C
WMDC 2 24 23 0000_EF61
WMDC 2 25 23 0000_ED7F
WMDC 2 26 23 0000_EB95
WMDC 2 27 23 0000_E9A4
WMDC 2 28 23 0000_E7AC
WMDC 2 29 23 0000_E5AB
WMDC 2 30 23 0000_F310
WMDC 2 31 23 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 22 in open loop mode and pixel 23 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(22)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(23)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(23)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(23)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(23)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(23)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(23)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(23)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(23)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(23)-0002 W
WCMD R-C2_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(23)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 23 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 23 0000_FF8C
WMDC 2 1 23 0000_FF8C
WMDC 2 2 23 0000_FF8C
WMDC 2 3 23 0000_FF8C
WMDC 2 4 23 0000_FF8C
WMDC 2 5 23 0000_FF8C
WMDC 2 6 23 0000_FF8C
WMDC 2 7 23 0000_FF8C
WMDC 2 8 23 0000_FF8C
WMDC 2 9 23 0000_FF8C
WMDC 2 10 23 0000_FF8C
WMDC 2 11 23 0000_FF8C
WMDC 2 12 23 0000_FF8C
WMDC 2 13 23 0000_FF8C
WMDC 2 14 23 0000_FF8C
WMDC 2 15 23 0000_FF8C
WMDC 2 16 23 0000_FF8C
WMDC 2 17 23 0000_FF8C
WMDC 2 18 23 0000_FF8C
WMDC 2 19 23 0000_FF8C
WMDC 2 20 23 0000_FF8C
WMDC 2 21 23 0000_FF8C
WMDC 2 22 23 0000_FF8C
WMDC 2 23 23 0000_FF8C
WMDC 2 24 23 0000_FF8C
WMDC 2 25 23 0000_FF8C
WMDC 2 26 23 0000_FF8C
WMDC 2 27 23 0000_FF8C
WMDC 2 28 23 0000_FF8C
WMDC 2 29 23 0000_FF8C
WMDC 2 30 23 0000_FF8C
WMDC 2 31 23 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 24 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 24 0000_01F6
WMDC 2 1 24 0000_01FE
WMDC 2 2 24 0000_0205
WMDC 2 3 24 0000_7FFF
WMDC 2 4 24 0000_7FFF
WMDC 2 5 24 0000_7FFF
WMDC 2 6 24 0000_7FFF
WMDC 2 7 24 0000_7FFF
WMDC 2 8 24 0000_7FFF
WMDC 2 9 24 0000_7FFF
WMDC 2 10 24 0000_7FFF
WMDC 2 11 24 0000_7FFF
WMDC 2 12 24 0000_7FFF
WMDC 2 13 24 0000_7FFF
WMDC 2 14 24 0000_7FFF
WMDC 2 15 24 0000_7FFF
WMDC 2 16 24 0000_7FFF
WMDC 2 17 24 0000_7FFF
WMDC 2 18 24 0000_7FFF
WMDC 2 19 24 0000_7FFF
WMDC 2 20 24 0000_7FFF
WMDC 2 21 24 0000_7FFF
WMDC 2 22 24 0000_7FFF
WMDC 2 23 24 0000_7FFF
WMDC 2 24 24 0000_7FFF
WMDC 2 25 24 0000_7FFF
WMDC 2 26 24 0000_7FFF
WMDC 2 27 24 0000_7FFF
WMDC 2 28 24 0000_7FFF
WMDC 2 29 24 0000_7FFF
WMDC 2 30 24 0000_7FFF
WMDC 2 31 24 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 31 in open loop mode and pixel 24 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(23)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(24)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(24)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(24)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(24)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(24)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(24)-0001 W
WCMD R-C2_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(24)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 24 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 24 0000_007D
WMDC 2 1 24 0000_007D
WMDC 2 2 24 0000_007D
WMDC 2 3 24 0000_007D
WMDC 2 4 24 0000_007D
WMDC 2 5 24 0000_007D
WMDC 2 6 24 0000_007D
WMDC 2 7 24 0000_007D
WMDC 2 8 24 0000_007D
WMDC 2 9 24 0000_007D
WMDC 2 10 24 0000_007D
WMDC 2 11 24 0000_007D
WMDC 2 12 24 0000_007D
WMDC 2 13 24 0000_007D
WMDC 2 14 24 0000_007D
WMDC 2 15 24 0000_007D
WMDC 2 16 24 0000_007D
WMDC 2 17 24 0000_007D
WMDC 2 18 24 0000_007D
WMDC 2 19 24 0000_007D
WMDC 2 20 24 0000_007D
WMDC 2 21 24 0000_007D
WMDC 2 22 24 0000_007D
WMDC 2 23 24 0000_007D
WMDC 2 24 24 0000_007D
WMDC 2 25 24 0000_007D
WMDC 2 26 24 0000_007D
WMDC 2 27 24 0000_007D
WMDC 2 28 24 0000_007D
WMDC 2 29 24 0000_007D
WMDC 2 30 24 0000_007D
WMDC 2 31 24 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 25 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 25 0000_FB97
WMDC 2 1 25 0000_F992
WMDC 2 2 25 0000_F785
WMDC 2 3 25 0000_8000
WMDC 2 4 25 0000_8000
WMDC 2 5 25 0000_8000
WMDC 2 6 25 0000_8000
WMDC 2 7 25 0000_8000
WMDC 2 8 25 0000_8000
WMDC 2 9 25 0000_8000
WMDC 2 10 25 0000_8000
WMDC 2 11 25 0000_8000
WMDC 2 12 25 0000_8000
WMDC 2 13 25 0000_8000
WMDC 2 14 25 0000_8000
WMDC 2 15 25 0000_8000
WMDC 2 16 25 0000_8000
WMDC 2 17 25 0000_8000
WMDC 2 18 25 0000_8000
WMDC 2 19 25 0000_8000
WMDC 2 20 25 0000_8000
WMDC 2 21 25 0000_8000
WMDC 2 22 25 0000_8000
WMDC 2 23 25 0000_8000
WMDC 2 24 25 0000_8000
WMDC 2 25 25 0000_8000
WMDC 2 26 25 0000_8000
WMDC 2 27 25 0000_8000
WMDC 2 28 25 0000_8000
WMDC 2 29 25 0000_8000
WMDC 2 30 25 0000_8000
WMDC 2 31 25 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 24 in open loop mode and pixel 25 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(24)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(25)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(25)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(25)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(25)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(25)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(25)-0001 W
WCMD R-C2_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(25)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 25 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 25 0000_FF06
WMDC 2 1 25 0000_FF06
WMDC 2 2 25 0000_FF06
WMDC 2 3 25 0000_FF06
WMDC 2 4 25 0000_FF06
WMDC 2 5 25 0000_FF06
WMDC 2 6 25 0000_FF06
WMDC 2 7 25 0000_FF06
WMDC 2 8 25 0000_FF06
WMDC 2 9 25 0000_FF06
WMDC 2 10 25 0000_FF06
WMDC 2 11 25 0000_FF06
WMDC 2 12 25 0000_FF06
WMDC 2 13 25 0000_FF06
WMDC 2 14 25 0000_FF06
WMDC 2 15 25 0000_FF06
WMDC 2 16 25 0000_FF06
WMDC 2 17 25 0000_FF06
WMDC 2 18 25 0000_FF06
WMDC 2 19 25 0000_FF06
WMDC 2 20 25 0000_FF06
WMDC 2 21 25 0000_FF06
WMDC 2 22 25 0000_FF06
WMDC 2 23 25 0000_FF06
WMDC 2 24 25 0000_FF06
WMDC 2 25 25 0000_FF06
WMDC 2 26 25 0000_FF06
WMDC 2 27 25 0000_FF06
WMDC 2 28 25 0000_FF06
WMDC 2 29 25 0000_FF06
WMDC 2 30 25 0000_FF06
WMDC 2 31 25 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 26 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 26 0000_01F6
WMDC 2 1 26 0000_01FE
WMDC 2 2 26 0000_0205
WMDC 2 3 26 0000_7FFF
WMDC 2 4 26 0000_7FFF
WMDC 2 5 26 0000_7FFF
WMDC 2 6 26 0000_7FFF
WMDC 2 7 26 0000_7FFF
WMDC 2 8 26 0000_7FFF
WMDC 2 9 26 0000_7FFF
WMDC 2 10 26 0000_7FFF
WMDC 2 11 26 0000_7FFF
WMDC 2 12 26 0000_7FFF
WMDC 2 13 26 0000_7FFF
WMDC 2 14 26 0000_7FFF
WMDC 2 15 26 0000_7FFF
WMDC 2 16 26 0000_7FFF
WMDC 2 17 26 0000_7FFF
WMDC 2 18 26 0000_7FFF
WMDC 2 19 26 0000_7FFF
WMDC 2 20 26 0000_7FFF
WMDC 2 21 26 0000_7FFF
WMDC 2 22 26 0000_7FFF
WMDC 2 23 26 0000_7FFF
WMDC 2 24 26 0000_7FFF
WMDC 2 25 26 0000_7FFF
WMDC 2 26 26 0000_7FFF
WMDC 2 27 26 0000_7FFF
WMDC 2 28 26 0000_7FFF
WMDC 2 29 26 0000_7FFF
WMDC 2 30 26 0000_7FFF
WMDC 2 31 26 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 25 in open loop mode and pixel 26 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(25)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(26)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(26)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(26)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(26)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(26)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(26)-0001 W
WCMD R-C2_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(26)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 26 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 26 0000_007D
WMDC 2 1 26 0000_007D
WMDC 2 2 26 0000_007D
WMDC 2 3 26 0000_007D
WMDC 2 4 26 0000_007D
WMDC 2 5 26 0000_007D
WMDC 2 6 26 0000_007D
WMDC 2 7 26 0000_007D
WMDC 2 8 26 0000_007D
WMDC 2 9 26 0000_007D
WMDC 2 10 26 0000_007D
WMDC 2 11 26 0000_007D
WMDC 2 12 26 0000_007D
WMDC 2 13 26 0000_007D
WMDC 2 14 26 0000_007D
WMDC 2 15 26 0000_007D
WMDC 2 16 26 0000_007D
WMDC 2 17 26 0000_007D
WMDC 2 18 26 0000_007D
WMDC 2 19 26 0000_007D
WMDC 2 20 26 0000_007D
WMDC 2 21 26 0000_007D
WMDC 2 22 26 0000_007D
WMDC 2 23 26 0000_007D
WMDC 2 24 26 0000_007D
WMDC 2 25 26 0000_007D
WMDC 2 26 26 0000_007D
WMDC 2 27 26 0000_007D
WMDC 2 28 26 0000_007D
WMDC 2 29 26 0000_007D
WMDC 2 30 26 0000_007D
WMDC 2 31 26 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 27 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 27 0000_FB97
WMDC 2 1 27 0000_F992
WMDC 2 2 27 0000_F785
WMDC 2 3 27 0000_8000
WMDC 2 4 27 0000_8000
WMDC 2 5 27 0000_8000
WMDC 2 6 27 0000_8000
WMDC 2 7 27 0000_8000
WMDC 2 8 27 0000_8000
WMDC 2 9 27 0000_8000
WMDC 2 10 27 0000_8000
WMDC 2 11 27 0000_8000
WMDC 2 12 27 0000_8000
WMDC 2 13 27 0000_8000
WMDC 2 14 27 0000_8000
WMDC 2 15 27 0000_8000
WMDC 2 16 27 0000_8000
WMDC 2 17 27 0000_8000
WMDC 2 18 27 0000_8000
WMDC 2 19 27 0000_8000
WMDC 2 20 27 0000_8000
WMDC 2 21 27 0000_8000
WMDC 2 22 27 0000_8000
WMDC 2 23 27 0000_8000
WMDC 2 24 27 0000_8000
WMDC 2 25 27 0000_8000
WMDC 2 26 27 0000_8000
WMDC 2 27 27 0000_8000
WMDC 2 28 27 0000_8000
WMDC 2 29 27 0000_8000
WMDC 2 30 27 0000_8000
WMDC 2 31 27 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 26 in open loop mode and pixel 27 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(26)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(27)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(27)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(27)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(27)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(27)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(27)-0001 W
WCMD R-C2_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(27)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 27 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 27 0000_FF06
WMDC 2 1 27 0000_FF06
WMDC 2 2 27 0000_FF06
WMDC 2 3 27 0000_FF06
WMDC 2 4 27 0000_FF06
WMDC 2 5 27 0000_FF06
WMDC 2 6 27 0000_FF06
WMDC 2 7 27 0000_FF06
WMDC 2 8 27 0000_FF06
WMDC 2 9 27 0000_FF06
WMDC 2 10 27 0000_FF06
WMDC 2 11 27 0000_FF06
WMDC 2 12 27 0000_FF06
WMDC 2 13 27 0000_FF06
WMDC 2 14 27 0000_FF06
WMDC 2 15 27 0000_FF06
WMDC 2 16 27 0000_FF06
WMDC 2 17 27 0000_FF06
WMDC 2 18 27 0000_FF06
WMDC 2 19 27 0000_FF06
WMDC 2 20 27 0000_FF06
WMDC 2 21 27 0000_FF06
WMDC 2 22 27 0000_FF06
WMDC 2 23 27 0000_FF06
WMDC 2 24 27 0000_FF06
WMDC 2 25 27 0000_FF06
WMDC 2 26 27 0000_FF06
WMDC 2 27 27 0000_FF06
WMDC 2 28 27 0000_FF06
WMDC 2 29 27 0000_FF06
WMDC 2 30 27 0000_FF06
WMDC 2 31 27 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 28 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 28 0000_FCD1
WMDC 2 1 28 0000_FBCA
WMDC 2 2 28 0000_FAC0
WMDC 2 3 28 0000_8000
WMDC 2 4 28 0000_8000
WMDC 2 5 28 0000_8000
WMDC 2 6 28 0000_8000
WMDC 2 7 28 0000_8000
WMDC 2 8 28 0000_8000
WMDC 2 9 28 0000_8000
WMDC 2 10 28 0000_8000
WMDC 2 11 28 0000_8000
WMDC 2 12 28 0000_8000
WMDC 2 13 28 0000_8000
WMDC 2 14 28 0000_8000
WMDC 2 15 28 0000_8000
WMDC 2 16 28 0000_8000
WMDC 2 17 28 0000_8000
WMDC 2 18 28 0000_8000
WMDC 2 19 28 0000_8000
WMDC 2 20 28 0000_8000
WMDC 2 21 28 0000_8000
WMDC 2 22 28 0000_8000
WMDC 2 23 28 0000_8000
WMDC 2 24 28 0000_8000
WMDC 2 25 28 0000_8000
WMDC 2 26 28 0000_8000
WMDC 2 27 28 0000_8000
WMDC 2 28 28 0000_8000
WMDC 2 29 28 0000_8000
WMDC 2 30 28 0000_8000
WMDC 2 31 28 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 27 in open loop mode and pixel 28 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(27)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(28)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(28)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(28)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(28)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(28)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(28)-0001 W
WCMD R-C2_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(28)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 28 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 28 0000_FF45
WMDC 2 1 28 0000_FF45
WMDC 2 2 28 0000_FF45
WMDC 2 3 28 0000_FF45
WMDC 2 4 28 0000_FF45
WMDC 2 5 28 0000_FF45
WMDC 2 6 28 0000_FF45
WMDC 2 7 28 0000_FF45
WMDC 2 8 28 0000_FF45
WMDC 2 9 28 0000_FF45
WMDC 2 10 28 0000_FF45
WMDC 2 11 28 0000_FF45
WMDC 2 12 28 0000_FF45
WMDC 2 13 28 0000_FF45
WMDC 2 14 28 0000_FF45
WMDC 2 15 28 0000_FF45
WMDC 2 16 28 0000_FF45
WMDC 2 17 28 0000_FF45
WMDC 2 18 28 0000_FF45
WMDC 2 19 28 0000_FF45
WMDC 2 20 28 0000_FF45
WMDC 2 21 28 0000_FF45
WMDC 2 22 28 0000_FF45
WMDC 2 23 28 0000_FF45
WMDC 2 24 28 0000_FF45
WMDC 2 25 28 0000_FF45
WMDC 2 26 28 0000_FF45
WMDC 2 27 28 0000_FF45
WMDC 2 28 28 0000_FF45
WMDC 2 29 28 0000_FF45
WMDC 2 30 28 0000_FF45
WMDC 2 31 28 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 29 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0200 W
COMM
WMDC 2 0 29 0000_FEFD
WMDC 2 1 29 0000_FDC1
WMDC 2 2 29 0000_FC80
WMDC 2 3 29 0000_21A3
WMDC 2 4 29 0000_20EE
WMDC 2 5 29 0000_2036
WMDC 2 6 29 0000_1F7C
WMDC 2 7 29 0000_1EBE
WMDC 2 8 29 0000_21A3
WMDC 2 9 29 0000_20EE
WMDC 2 10 29 0000_2036
WMDC 2 11 29 0000_1F7C
WMDC 2 12 29 0000_1EBE
WMDC 2 13 29 0000_21A3
WMDC 2 14 29 0000_20EE
WMDC 2 15 29 0000_2036
WMDC 2 16 29 0000_1F7C
WMDC 2 17 29 0000_1EBE
WMDC 2 18 29 0000_21A3
WMDC 2 19 29 0000_20EE
WMDC 2 20 29 0000_2036
WMDC 2 21 29 0000_1F7C
WMDC 2 22 29 0000_1EBE
WMDC 2 23 29 0000_21A3
WMDC 2 24 29 0000_20EE
WMDC 2 25 29 0000_2036
WMDC 2 26 29 0000_1F7C
WMDC 2 27 29 0000_1EBE
WMDC 2 28 29 0000_21A3
WMDC 2 29 29 0000_20EE
WMDC 2 30 29 0000_2036
WMDC 2 31 29 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 28 in open loop mode and pixel 29 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(28)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(29)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(29)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(29)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(29)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(29)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(29)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(29)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(29)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(29)-0002 W
WCMD R-C2_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(29)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 29 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 29 0000_FFD3
WMDC 2 1 29 0000_FFD3
WMDC 2 2 29 0000_FFD3
WMDC 2 3 29 0000_FFD3
WMDC 2 4 29 0000_FFD3
WMDC 2 5 29 0000_FFD3
WMDC 2 6 29 0000_FFD3
WMDC 2 7 29 0000_FFD3
WMDC 2 8 29 0000_FFD3
WMDC 2 9 29 0000_FFD3
WMDC 2 10 29 0000_FFD3
WMDC 2 11 29 0000_FFD3
WMDC 2 12 29 0000_FFD3
WMDC 2 13 29 0000_FFD3
WMDC 2 14 29 0000_FFD3
WMDC 2 15 29 0000_FFD3
WMDC 2 16 29 0000_FFD3
WMDC 2 17 29 0000_FFD3
WMDC 2 18 29 0000_FFD3
WMDC 2 19 29 0000_FFD3
WMDC 2 20 29 0000_FFD3
WMDC 2 21 29 0000_FFD3
WMDC 2 22 29 0000_FFD3
WMDC 2 23 29 0000_FFD3
WMDC 2 24 29 0000_FFD3
WMDC 2 25 29 0000_FFD3
WMDC 2 26 29 0000_FFD3
WMDC 2 27 29 0000_FFD3
WMDC 2 28 29 0000_FFD3
WMDC 2 29 29 0000_FFD3
WMDC 2 30 29 0000_FFD3
WMDC 2 31 29 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 30 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0500 W
COMM
WMDC 2 0 30 0000_FE5D
WMDC 2 1 30 0000_FD99
WMDC 2 2 30 0000_FCD2
WMDC 2 3 30 0000_D1A8
WMDC 2 4 30 0000_D035
WMDC 2 5 30 0000_CEBC
WMDC 2 6 30 0000_CD3D
WMDC 2 7 30 0000_CBB9
WMDC 2 8 30 0000_CA2F
WMDC 2 9 30 0000_D1A8
WMDC 2 10 30 0000_D035
WMDC 2 11 30 0000_CEBC
WMDC 2 12 30 0000_CD3D
WMDC 2 13 30 0000_CBB9
WMDC 2 14 30 0000_CA2F
WMDC 2 15 30 0000_D1A8
WMDC 2 16 30 0000_D035
WMDC 2 17 30 0000_CEBC
WMDC 2 18 30 0000_CD3D
WMDC 2 19 30 0000_CBB9
WMDC 2 20 30 0000_CA2F
WMDC 2 21 30 0000_D1A8
WMDC 2 22 30 0000_D035
WMDC 2 23 30 0000_CEBC
WMDC 2 24 30 0000_CD3D
WMDC 2 25 30 0000_CBB9
WMDC 2 26 30 0000_CA2F
WMDC 2 27 30 0000_D1A8
WMDC 2 28 30 0000_D035
WMDC 2 29 30 0000_CEBC
WMDC 2 30 30 0000_CD3D
WMDC 2 31 30 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 29 in open loop mode and pixel 30 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(29)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(30)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(30)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(30)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(30)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(30)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(30)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(30)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(30)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(30)-0002 W
WCMD R-C2_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(30)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 30 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 30 0000_FFA4
WMDC 2 1 30 0000_FFA4
WMDC 2 2 30 0000_FFA4
WMDC 2 3 30 0000_FFA4
WMDC 2 4 30 0000_FFA4
WMDC 2 5 30 0000_FFA4
WMDC 2 6 30 0000_FFA4
WMDC 2 7 30 0000_FFA4
WMDC 2 8 30 0000_FFA4
WMDC 2 9 30 0000_FFA4
WMDC 2 10 30 0000_FFA4
WMDC 2 11 30 0000_FFA4
WMDC 2 12 30 0000_FFA4
WMDC 2 13 30 0000_FFA4
WMDC 2 14 30 0000_FFA4
WMDC 2 15 30 0000_FFA4
WMDC 2 16 30 0000_FFA4
WMDC 2 17 30 0000_FFA4
WMDC 2 18 30 0000_FFA4
WMDC 2 19 30 0000_FFA4
WMDC 2 20 30 0000_FFA4
WMDC 2 21 30 0000_FFA4
WMDC 2 22 30 0000_FFA4
WMDC 2 23 30 0000_FFA4
WMDC 2 24 30 0000_FFA4
WMDC 2 25 30 0000_FFA4
WMDC 2 26 30 0000_FFA4
WMDC 2 27 30 0000_FFA4
WMDC 2 28 30 0000_FFA4
WMDC 2 29 30 0000_FFA4
WMDC 2 30 30 0000_FFA4
WMDC 2 31 30 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 31 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 2 0 31 0000_FDC4
WMDC 2 1 31 0000_FC1A
WMDC 2 2 31 0000_FA6A
WMDC 2 3 31 0000_F8B3
WMDC 2 4 31 0000_F6F5
WMDC 2 5 31 0000_F530
WMDC 2 6 31 0000_F365
WMDC 2 7 31 0000_F192
WMDC 2 8 31 0000_EFB9
WMDC 2 9 31 0000_EDD8
WMDC 2 10 31 0000_EBF0
WMDC 2 11 31 0000_EA00
WMDC 2 12 31 0000_E809
WMDC 2 13 31 0000_E60A
WMDC 2 14 31 0000_F310
WMDC 2 15 31 0000_F13C
WMDC 2 16 31 0000_EF61
WMDC 2 17 31 0000_ED7F
WMDC 2 18 31 0000_EB95
WMDC 2 19 31 0000_E9A4
WMDC 2 20 31 0000_E7AC
WMDC 2 21 31 0000_E5AB
WMDC 2 22 31 0000_F310
WMDC 2 23 31 0000_F13C
WMDC 2 24 31 0000_EF61
WMDC 2 25 31 0000_ED7F
WMDC 2 26 31 0000_EB95
WMDC 2 27 31 0000_E9A4
WMDC 2 28 31 0000_E7AC
WMDC 2 29 31 0000_E5AB
WMDC 2 30 31 0000_F310
WMDC 2 31 31 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 30 in open loop mode and pixel 31 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(30)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(31)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(31)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(31)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(31)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(31)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C2_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(31)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(31)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(31)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(31)-0002 W
WCMD R-C2_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(31)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 31 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 31 0000_FF8C
WMDC 2 1 31 0000_FF8C
WMDC 2 2 31 0000_FF8C
WMDC 2 3 31 0000_FF8C
WMDC 2 4 31 0000_FF8C
WMDC 2 5 31 0000_FF8C
WMDC 2 6 31 0000_FF8C
WMDC 2 7 31 0000_FF8C
WMDC 2 8 31 0000_FF8C
WMDC 2 9 31 0000_FF8C
WMDC 2 10 31 0000_FF8C
WMDC 2 11 31 0000_FF8C
WMDC 2 12 31 0000_FF8C
WMDC 2 13 31 0000_FF8C
WMDC 2 14 31 0000_FF8C
WMDC 2 15 31 0000_FF8C
WMDC 2 16 31 0000_FF8C
WMDC 2 17 31 0000_FF8C
WMDC 2 18 31 0000_FF8C
WMDC 2 19 31 0000_FF8C
WMDC 2 20 31 0000_FF8C
WMDC 2 21 31 0000_FF8C
WMDC 2 22 31 0000_FF8C
WMDC 2 23 31 0000_FF8C
WMDC 2 24 31 0000_FF8C
WMDC 2 25 31 0000_FF8C
WMDC 2 26 31 0000_FF8C
WMDC 2 27 31 0000_FF8C
WMDC 2 28 31 0000_FF8C
WMDC 2 29 31 0000_FF8C
WMDC 2 30 31 0000_FF8C
WMDC 2 31 31 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 32 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 32 0000_01F6
WMDC 2 1 32 0000_01FE
WMDC 2 2 32 0000_0205
WMDC 2 3 32 0000_7FFF
WMDC 2 4 32 0000_7FFF
WMDC 2 5 32 0000_7FFF
WMDC 2 6 32 0000_7FFF
WMDC 2 7 32 0000_7FFF
WMDC 2 8 32 0000_7FFF
WMDC 2 9 32 0000_7FFF
WMDC 2 10 32 0000_7FFF
WMDC 2 11 32 0000_7FFF
WMDC 2 12 32 0000_7FFF
WMDC 2 13 32 0000_7FFF
WMDC 2 14 32 0000_7FFF
WMDC 2 15 32 0000_7FFF
WMDC 2 16 32 0000_7FFF
WMDC 2 17 32 0000_7FFF
WMDC 2 18 32 0000_7FFF
WMDC 2 19 32 0000_7FFF
WMDC 2 20 32 0000_7FFF
WMDC 2 21 32 0000_7FFF
WMDC 2 22 32 0000_7FFF
WMDC 2 23 32 0000_7FFF
WMDC 2 24 32 0000_7FFF
WMDC 2 25 32 0000_7FFF
WMDC 2 26 32 0000_7FFF
WMDC 2 27 32 0000_7FFF
WMDC 2 28 32 0000_7FFF
WMDC 2 29 32 0000_7FFF
WMDC 2 30 32 0000_7FFF
WMDC 2 31 32 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 31 in open loop mode and pixel 32 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(31)-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(32)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(32)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(32)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(32)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(32)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(32)-0001 W
WCMD R-C2_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(32)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 32 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 32 0000_007D
WMDC 2 1 32 0000_007D
WMDC 2 2 32 0000_007D
WMDC 2 3 32 0000_007D
WMDC 2 4 32 0000_007D
WMDC 2 5 32 0000_007D
WMDC 2 6 32 0000_007D
WMDC 2 7 32 0000_007D
WMDC 2 8 32 0000_007D
WMDC 2 9 32 0000_007D
WMDC 2 10 32 0000_007D
WMDC 2 11 32 0000_007D
WMDC 2 12 32 0000_007D
WMDC 2 13 32 0000_007D
WMDC 2 14 32 0000_007D
WMDC 2 15 32 0000_007D
WMDC 2 16 32 0000_007D
WMDC 2 17 32 0000_007D
WMDC 2 18 32 0000_007D
WMDC 2 19 32 0000_007D
WMDC 2 20 32 0000_007D
WMDC 2 21 32 0000_007D
WMDC 2 22 32 0000_007D
WMDC 2 23 32 0000_007D
WMDC 2 24 32 0000_007D
WMDC 2 25 32 0000_007D
WMDC 2 26 32 0000_007D
WMDC 2 27 32 0000_007D
WMDC 2 28 32 0000_007D
WMDC 2 29 32 0000_007D
WMDC 2 30 32 0000_007D
WMDC 2 31 32 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 33 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_RELOCK_THRESHOLD-3062 W
COMM
WMDC 2 0 33 0000_FB97
WMDC 2 1 33 0000_F992
WMDC 2 2 33 0000_F785
WMDC 2 3 33 0000_8000
WMDC 2 4 33 0000_8000
WMDC 2 5 33 0000_8000
WMDC 2 6 33 0000_8000
WMDC 2 7 33 0000_8000
WMDC 2 8 33 0000_8000
WMDC 2 9 33 0000_8000
WMDC 2 10 33 0000_8000
WMDC 2 11 33 0000_8000
WMDC 2 12 33 0000_8000
WMDC 2 13 33 0000_8000
WMDC 2 14 33 0000_8000
WMDC 2 15 33 0000_8000
WMDC 2 16 33 0000_8000
WMDC 2 17 33 0000_8000
WMDC 2 18 33 0000_8000
WMDC 2 19 33 0000_8000
WMDC 2 20 33 0000_8000
WMDC 2 21 33 0000_8000
WMDC 2 22 33 0000_8000
WMDC 2 23 33 0000_8000
WMDC 2 24 33 0000_8000
WMDC 2 25 33 0000_8000
WMDC 2 26 33 0000_8000
WMDC 2 27 33 0000_8000
WMDC 2 28 33 0000_8000
WMDC 2 29 33 0000_8000
WMDC 2 30 33 0000_8000
WMDC 2 31 33 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 32 in open loop mode and pixel 33 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(32)-0000 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C2_MUX_SQ_FB_MODE(33)-0001 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C2_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C2_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(33)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C2_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C2_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(33)-0001 W
WCMD R-C2_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0004 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C2_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 33 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 33 0000_FF06
WMDC 2 1 33 0000_FF06
WMDC 2 2 33 0000_FF06
WMDC 2 3 33 0000_FF06
WMDC 2 4 33 0000_FF06
WMDC 2 5 33 0000_FF06
WMDC 2 6 33 0000_FF06
WMDC 2 7 33 0000_FF06
WMDC 2 8 33 0000_FF06
WMDC 2 9 33 0000_FF06
WMDC 2 10 33 0000_FF06
WMDC 2 11 33 0000_FF06
WMDC 2 12 33 0000_FF06
WMDC 2 13 33 0000_FF06
WMDC 2 14 33 0000_FF06
WMDC 2 15 33 0000_FF06
WMDC 2 16 33 0000_FF06
WMDC 2 17 33 0000_FF06
WMDC 2 18 33 0000_FF06
WMDC 2 19 33 0000_FF06
WMDC 2 20 33 0000_FF06
WMDC 2 21 33 0000_FF06
WMDC 2 22 33 0000_FF06
WMDC 2 23 33 0000_FF06
WMDC 2 24 33 0000_FF06
WMDC 2 25 33 0000_FF06
WMDC 2 26 33 0000_FF06
WMDC 2 27 33 0000_FF06
WMDC 2 28 33 0000_FF06
WMDC 2 29 33 0000_FF06
WMDC 2 30 33 0000_FF06
WMDC 2 31 33 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 33 in open loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(33)-0000 W
WCMD R-C3_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 33 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 33 0000_FF06
WMDC 3 1 33 0000_FF06
WMDC 3 2 33 0000_FF06
WMDC 3 3 33 0000_FF06
WMDC 3 4 33 0000_FF06
WMDC 3 5 33 0000_FF06
WMDC 3 6 33 0000_FF06
WMDC 3 7 33 0000_FF06
WMDC 3 8 33 0000_FF06
WMDC 3 9 33 0000_FF06
WMDC 3 10 33 0000_FF06
WMDC 3 11 33 0000_FF06
WMDC 3 12 33 0000_FF06
WMDC 3 13 33 0000_FF06
WMDC 3 14 33 0000_FF06
WMDC 3 15 33 0000_FF06
WMDC 3 16 33 0000_FF06
WMDC 3 17 33 0000_FF06
WMDC 3 18 33 0000_FF06
WMDC 3 19 33 0000_FF06
WMDC 3 20 33 0000_FF06
WMDC 3 21 33 0000_FF06
WMDC 3 22 33 0000_FF06
WMDC 3 23 33 0000_FF06
WMDC 3 24 33 0000_FF06
WMDC 3 25 33 0000_FF06
WMDC 3 26 33 0000_FF06
WMDC 3 27 33 0000_FF06
WMDC 3 28 33 0000_FF06
WMDC 3 29 33 0000_FF06
WMDC 3 30 33 0000_FF06
WMDC 3 31 33 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 0 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 0 0000_01F6
WMDC 3 1 0 0000_01FE
WMDC 3 2 0 0000_0205
WMDC 3 3 0 0000_7FFF
WMDC 3 4 0 0000_7FFF
WMDC 3 5 0 0000_7FFF
WMDC 3 6 0 0000_7FFF
WMDC 3 7 0 0000_7FFF
WMDC 3 8 0 0000_7FFF
WMDC 3 9 0 0000_7FFF
WMDC 3 10 0 0000_7FFF
WMDC 3 11 0 0000_7FFF
WMDC 3 12 0 0000_7FFF
WMDC 3 13 0 0000_7FFF
WMDC 3 14 0 0000_7FFF
WMDC 3 15 0 0000_7FFF
WMDC 3 16 0 0000_7FFF
WMDC 3 17 0 0000_7FFF
WMDC 3 18 0 0000_7FFF
WMDC 3 19 0 0000_7FFF
WMDC 3 20 0 0000_7FFF
WMDC 3 21 0 0000_7FFF
WMDC 3 22 0 0000_7FFF
WMDC 3 23 0 0000_7FFF
WMDC 3 24 0 0000_7FFF
WMDC 3 25 0 0000_7FFF
WMDC 3 26 0 0000_7FFF
WMDC 3 27 0 0000_7FFF
WMDC 3 28 0 0000_7FFF
WMDC 3 29 0 0000_7FFF
WMDC 3 30 0 0000_7FFF
WMDC 3 31 0 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 0 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(0)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(0)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(0)-0000 W
WCMD R-C3_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(0)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(0)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(0)-0001 W
WCMD R-C3_DELOCK_COUNTERS(0)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(0)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 0 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 0 0000_007D
WMDC 3 1 0 0000_007D
WMDC 3 2 0 0000_007D
WMDC 3 3 0 0000_007D
WMDC 3 4 0 0000_007D
WMDC 3 5 0 0000_007D
WMDC 3 6 0 0000_007D
WMDC 3 7 0 0000_007D
WMDC 3 8 0 0000_007D
WMDC 3 9 0 0000_007D
WMDC 3 10 0 0000_007D
WMDC 3 11 0 0000_007D
WMDC 3 12 0 0000_007D
WMDC 3 13 0 0000_007D
WMDC 3 14 0 0000_007D
WMDC 3 15 0 0000_007D
WMDC 3 16 0 0000_007D
WMDC 3 17 0 0000_007D
WMDC 3 18 0 0000_007D
WMDC 3 19 0 0000_007D
WMDC 3 20 0 0000_007D
WMDC 3 21 0 0000_007D
WMDC 3 22 0 0000_007D
WMDC 3 23 0 0000_007D
WMDC 3 24 0 0000_007D
WMDC 3 25 0 0000_007D
WMDC 3 26 0 0000_007D
WMDC 3 27 0 0000_007D
WMDC 3 28 0 0000_007D
WMDC 3 29 0 0000_007D
WMDC 3 30 0 0000_007D
WMDC 3 31 0 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 1 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 1 0000_FB97
WMDC 3 1 1 0000_F992
WMDC 3 2 1 0000_F785
WMDC 3 3 1 0000_8000
WMDC 3 4 1 0000_8000
WMDC 3 5 1 0000_8000
WMDC 3 6 1 0000_8000
WMDC 3 7 1 0000_8000
WMDC 3 8 1 0000_8000
WMDC 3 9 1 0000_8000
WMDC 3 10 1 0000_8000
WMDC 3 11 1 0000_8000
WMDC 3 12 1 0000_8000
WMDC 3 13 1 0000_8000
WMDC 3 14 1 0000_8000
WMDC 3 15 1 0000_8000
WMDC 3 16 1 0000_8000
WMDC 3 17 1 0000_8000
WMDC 3 18 1 0000_8000
WMDC 3 19 1 0000_8000
WMDC 3 20 1 0000_8000
WMDC 3 21 1 0000_8000
WMDC 3 22 1 0000_8000
WMDC 3 23 1 0000_8000
WMDC 3 24 1 0000_8000
WMDC 3 25 1 0000_8000
WMDC 3 26 1 0000_8000
WMDC 3 27 1 0000_8000
WMDC 3 28 1 0000_8000
WMDC 3 29 1 0000_8000
WMDC 3 30 1 0000_8000
WMDC 3 31 1 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 0 in open loop mode and pixel 1 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(0)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(1)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(1)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(1)-0000 W
WCMD R-C3_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(1)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(1)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(1)-0001 W
WCMD R-C3_DELOCK_COUNTERS(1)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(1)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 1 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 1 0000_FF06
WMDC 3 1 1 0000_FF06
WMDC 3 2 1 0000_FF06
WMDC 3 3 1 0000_FF06
WMDC 3 4 1 0000_FF06
WMDC 3 5 1 0000_FF06
WMDC 3 6 1 0000_FF06
WMDC 3 7 1 0000_FF06
WMDC 3 8 1 0000_FF06
WMDC 3 9 1 0000_FF06
WMDC 3 10 1 0000_FF06
WMDC 3 11 1 0000_FF06
WMDC 3 12 1 0000_FF06
WMDC 3 13 1 0000_FF06
WMDC 3 14 1 0000_FF06
WMDC 3 15 1 0000_FF06
WMDC 3 16 1 0000_FF06
WMDC 3 17 1 0000_FF06
WMDC 3 18 1 0000_FF06
WMDC 3 19 1 0000_FF06
WMDC 3 20 1 0000_FF06
WMDC 3 21 1 0000_FF06
WMDC 3 22 1 0000_FF06
WMDC 3 23 1 0000_FF06
WMDC 3 24 1 0000_FF06
WMDC 3 25 1 0000_FF06
WMDC 3 26 1 0000_FF06
WMDC 3 27 1 0000_FF06
WMDC 3 28 1 0000_FF06
WMDC 3 29 1 0000_FF06
WMDC 3 30 1 0000_FF06
WMDC 3 31 1 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 2 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 2 0000_01F6
WMDC 3 1 2 0000_01FE
WMDC 3 2 2 0000_0205
WMDC 3 3 2 0000_7FFF
WMDC 3 4 2 0000_7FFF
WMDC 3 5 2 0000_7FFF
WMDC 3 6 2 0000_7FFF
WMDC 3 7 2 0000_7FFF
WMDC 3 8 2 0000_7FFF
WMDC 3 9 2 0000_7FFF
WMDC 3 10 2 0000_7FFF
WMDC 3 11 2 0000_7FFF
WMDC 3 12 2 0000_7FFF
WMDC 3 13 2 0000_7FFF
WMDC 3 14 2 0000_7FFF
WMDC 3 15 2 0000_7FFF
WMDC 3 16 2 0000_7FFF
WMDC 3 17 2 0000_7FFF
WMDC 3 18 2 0000_7FFF
WMDC 3 19 2 0000_7FFF
WMDC 3 20 2 0000_7FFF
WMDC 3 21 2 0000_7FFF
WMDC 3 22 2 0000_7FFF
WMDC 3 23 2 0000_7FFF
WMDC 3 24 2 0000_7FFF
WMDC 3 25 2 0000_7FFF
WMDC 3 26 2 0000_7FFF
WMDC 3 27 2 0000_7FFF
WMDC 3 28 2 0000_7FFF
WMDC 3 29 2 0000_7FFF
WMDC 3 30 2 0000_7FFF
WMDC 3 31 2 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 1 in open loop mode and pixel 2 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(1)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(2)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(2)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(2)-0000 W
WCMD R-C3_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(2)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(2)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(2)-0001 W
WCMD R-C3_DELOCK_COUNTERS(2)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(2)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 2 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 2 0000_007D
WMDC 3 1 2 0000_007D
WMDC 3 2 2 0000_007D
WMDC 3 3 2 0000_007D
WMDC 3 4 2 0000_007D
WMDC 3 5 2 0000_007D
WMDC 3 6 2 0000_007D
WMDC 3 7 2 0000_007D
WMDC 3 8 2 0000_007D
WMDC 3 9 2 0000_007D
WMDC 3 10 2 0000_007D
WMDC 3 11 2 0000_007D
WMDC 3 12 2 0000_007D
WMDC 3 13 2 0000_007D
WMDC 3 14 2 0000_007D
WMDC 3 15 2 0000_007D
WMDC 3 16 2 0000_007D
WMDC 3 17 2 0000_007D
WMDC 3 18 2 0000_007D
WMDC 3 19 2 0000_007D
WMDC 3 20 2 0000_007D
WMDC 3 21 2 0000_007D
WMDC 3 22 2 0000_007D
WMDC 3 23 2 0000_007D
WMDC 3 24 2 0000_007D
WMDC 3 25 2 0000_007D
WMDC 3 26 2 0000_007D
WMDC 3 27 2 0000_007D
WMDC 3 28 2 0000_007D
WMDC 3 29 2 0000_007D
WMDC 3 30 2 0000_007D
WMDC 3 31 2 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 3 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 3 0000_FB97
WMDC 3 1 3 0000_F992
WMDC 3 2 3 0000_F785
WMDC 3 3 3 0000_8000
WMDC 3 4 3 0000_8000
WMDC 3 5 3 0000_8000
WMDC 3 6 3 0000_8000
WMDC 3 7 3 0000_8000
WMDC 3 8 3 0000_8000
WMDC 3 9 3 0000_8000
WMDC 3 10 3 0000_8000
WMDC 3 11 3 0000_8000
WMDC 3 12 3 0000_8000
WMDC 3 13 3 0000_8000
WMDC 3 14 3 0000_8000
WMDC 3 15 3 0000_8000
WMDC 3 16 3 0000_8000
WMDC 3 17 3 0000_8000
WMDC 3 18 3 0000_8000
WMDC 3 19 3 0000_8000
WMDC 3 20 3 0000_8000
WMDC 3 21 3 0000_8000
WMDC 3 22 3 0000_8000
WMDC 3 23 3 0000_8000
WMDC 3 24 3 0000_8000
WMDC 3 25 3 0000_8000
WMDC 3 26 3 0000_8000
WMDC 3 27 3 0000_8000
WMDC 3 28 3 0000_8000
WMDC 3 29 3 0000_8000
WMDC 3 30 3 0000_8000
WMDC 3 31 3 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 2 in open loop mode and pixel 3 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(2)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(3)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(3)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(3)-0000 W
WCMD R-C3_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(3)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(3)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(3)-0001 W
WCMD R-C3_DELOCK_COUNTERS(3)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(3)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 3 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 3 0000_FF06
WMDC 3 1 3 0000_FF06
WMDC 3 2 3 0000_FF06
WMDC 3 3 3 0000_FF06
WMDC 3 4 3 0000_FF06
WMDC 3 5 3 0000_FF06
WMDC 3 6 3 0000_FF06
WMDC 3 7 3 0000_FF06
WMDC 3 8 3 0000_FF06
WMDC 3 9 3 0000_FF06
WMDC 3 10 3 0000_FF06
WMDC 3 11 3 0000_FF06
WMDC 3 12 3 0000_FF06
WMDC 3 13 3 0000_FF06
WMDC 3 14 3 0000_FF06
WMDC 3 15 3 0000_FF06
WMDC 3 16 3 0000_FF06
WMDC 3 17 3 0000_FF06
WMDC 3 18 3 0000_FF06
WMDC 3 19 3 0000_FF06
WMDC 3 20 3 0000_FF06
WMDC 3 21 3 0000_FF06
WMDC 3 22 3 0000_FF06
WMDC 3 23 3 0000_FF06
WMDC 3 24 3 0000_FF06
WMDC 3 25 3 0000_FF06
WMDC 3 26 3 0000_FF06
WMDC 3 27 3 0000_FF06
WMDC 3 28 3 0000_FF06
WMDC 3 29 3 0000_FF06
WMDC 3 30 3 0000_FF06
WMDC 3 31 3 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 4 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 4 0000_FCD1
WMDC 3 1 4 0000_FBCA
WMDC 3 2 4 0000_FAC0
WMDC 3 3 4 0000_8000
WMDC 3 4 4 0000_8000
WMDC 3 5 4 0000_8000
WMDC 3 6 4 0000_8000
WMDC 3 7 4 0000_8000
WMDC 3 8 4 0000_8000
WMDC 3 9 4 0000_8000
WMDC 3 10 4 0000_8000
WMDC 3 11 4 0000_8000
WMDC 3 12 4 0000_8000
WMDC 3 13 4 0000_8000
WMDC 3 14 4 0000_8000
WMDC 3 15 4 0000_8000
WMDC 3 16 4 0000_8000
WMDC 3 17 4 0000_8000
WMDC 3 18 4 0000_8000
WMDC 3 19 4 0000_8000
WMDC 3 20 4 0000_8000
WMDC 3 21 4 0000_8000
WMDC 3 22 4 0000_8000
WMDC 3 23 4 0000_8000
WMDC 3 24 4 0000_8000
WMDC 3 25 4 0000_8000
WMDC 3 26 4 0000_8000
WMDC 3 27 4 0000_8000
WMDC 3 28 4 0000_8000
WMDC 3 29 4 0000_8000
WMDC 3 30 4 0000_8000
WMDC 3 31 4 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 3 in open loop mode and pixel 4 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(3)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(4)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(4)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(4)-0000 W
WCMD R-C3_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(4)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(4)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(4)-0001 W
WCMD R-C3_DELOCK_COUNTERS(4)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(4)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 4 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 4 0000_FF45
WMDC 3 1 4 0000_FF45
WMDC 3 2 4 0000_FF45
WMDC 3 3 4 0000_FF45
WMDC 3 4 4 0000_FF45
WMDC 3 5 4 0000_FF45
WMDC 3 6 4 0000_FF45
WMDC 3 7 4 0000_FF45
WMDC 3 8 4 0000_FF45
WMDC 3 9 4 0000_FF45
WMDC 3 10 4 0000_FF45
WMDC 3 11 4 0000_FF45
WMDC 3 12 4 0000_FF45
WMDC 3 13 4 0000_FF45
WMDC 3 14 4 0000_FF45
WMDC 3 15 4 0000_FF45
WMDC 3 16 4 0000_FF45
WMDC 3 17 4 0000_FF45
WMDC 3 18 4 0000_FF45
WMDC 3 19 4 0000_FF45
WMDC 3 20 4 0000_FF45
WMDC 3 21 4 0000_FF45
WMDC 3 22 4 0000_FF45
WMDC 3 23 4 0000_FF45
WMDC 3 24 4 0000_FF45
WMDC 3 25 4 0000_FF45
WMDC 3 26 4 0000_FF45
WMDC 3 27 4 0000_FF45
WMDC 3 28 4 0000_FF45
WMDC 3 29 4 0000_FF45
WMDC 3 30 4 0000_FF45
WMDC 3 31 4 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 5 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0200 W
COMM
WMDC 3 0 5 0000_FEFD
WMDC 3 1 5 0000_FDC1
WMDC 3 2 5 0000_FC80
WMDC 3 3 5 0000_21A3
WMDC 3 4 5 0000_20EE
WMDC 3 5 5 0000_2036
WMDC 3 6 5 0000_1F7C
WMDC 3 7 5 0000_1EBE
WMDC 3 8 5 0000_21A3
WMDC 3 9 5 0000_20EE
WMDC 3 10 5 0000_2036
WMDC 3 11 5 0000_1F7C
WMDC 3 12 5 0000_1EBE
WMDC 3 13 5 0000_21A3
WMDC 3 14 5 0000_20EE
WMDC 3 15 5 0000_2036
WMDC 3 16 5 0000_1F7C
WMDC 3 17 5 0000_1EBE
WMDC 3 18 5 0000_21A3
WMDC 3 19 5 0000_20EE
WMDC 3 20 5 0000_2036
WMDC 3 21 5 0000_1F7C
WMDC 3 22 5 0000_1EBE
WMDC 3 23 5 0000_21A3
WMDC 3 24 5 0000_20EE
WMDC 3 25 5 0000_2036
WMDC 3 26 5 0000_1F7C
WMDC 3 27 5 0000_1EBE
WMDC 3 28 5 0000_21A3
WMDC 3 29 5 0000_20EE
WMDC 3 30 5 0000_2036
WMDC 3 31 5 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 4 in open loop mode and pixel 5 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(4)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(5)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(5)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(5)-0000 W
WCMD R-C3_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(5)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(5)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(5)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(5)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(5)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(5)-0002 W
WCMD R-C3_DELOCK_COUNTERS(5)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(5)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 5 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 5 0000_FFD3
WMDC 3 1 5 0000_FFD3
WMDC 3 2 5 0000_FFD3
WMDC 3 3 5 0000_FFD3
WMDC 3 4 5 0000_FFD3
WMDC 3 5 5 0000_FFD3
WMDC 3 6 5 0000_FFD3
WMDC 3 7 5 0000_FFD3
WMDC 3 8 5 0000_FFD3
WMDC 3 9 5 0000_FFD3
WMDC 3 10 5 0000_FFD3
WMDC 3 11 5 0000_FFD3
WMDC 3 12 5 0000_FFD3
WMDC 3 13 5 0000_FFD3
WMDC 3 14 5 0000_FFD3
WMDC 3 15 5 0000_FFD3
WMDC 3 16 5 0000_FFD3
WMDC 3 17 5 0000_FFD3
WMDC 3 18 5 0000_FFD3
WMDC 3 19 5 0000_FFD3
WMDC 3 20 5 0000_FFD3
WMDC 3 21 5 0000_FFD3
WMDC 3 22 5 0000_FFD3
WMDC 3 23 5 0000_FFD3
WMDC 3 24 5 0000_FFD3
WMDC 3 25 5 0000_FFD3
WMDC 3 26 5 0000_FFD3
WMDC 3 27 5 0000_FFD3
WMDC 3 28 5 0000_FFD3
WMDC 3 29 5 0000_FFD3
WMDC 3 30 5 0000_FFD3
WMDC 3 31 5 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 6 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0500 W
COMM
WMDC 3 0 6 0000_FE5D
WMDC 3 1 6 0000_FD99
WMDC 3 2 6 0000_FCD2
WMDC 3 3 6 0000_D1A8
WMDC 3 4 6 0000_D035
WMDC 3 5 6 0000_CEBC
WMDC 3 6 6 0000_CD3D
WMDC 3 7 6 0000_CBB9
WMDC 3 8 6 0000_CA2F
WMDC 3 9 6 0000_D1A8
WMDC 3 10 6 0000_D035
WMDC 3 11 6 0000_CEBC
WMDC 3 12 6 0000_CD3D
WMDC 3 13 6 0000_CBB9
WMDC 3 14 6 0000_CA2F
WMDC 3 15 6 0000_D1A8
WMDC 3 16 6 0000_D035
WMDC 3 17 6 0000_CEBC
WMDC 3 18 6 0000_CD3D
WMDC 3 19 6 0000_CBB9
WMDC 3 20 6 0000_CA2F
WMDC 3 21 6 0000_D1A8
WMDC 3 22 6 0000_D035
WMDC 3 23 6 0000_CEBC
WMDC 3 24 6 0000_CD3D
WMDC 3 25 6 0000_CBB9
WMDC 3 26 6 0000_CA2F
WMDC 3 27 6 0000_D1A8
WMDC 3 28 6 0000_D035
WMDC 3 29 6 0000_CEBC
WMDC 3 30 6 0000_CD3D
WMDC 3 31 6 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 5 in open loop mode and pixel 6 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(5)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(6)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(6)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(6)-0000 W
WCMD R-C3_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(6)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(6)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(6)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(6)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(6)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(6)-0002 W
WCMD R-C3_DELOCK_COUNTERS(6)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(6)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 6 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 6 0000_FFA4
WMDC 3 1 6 0000_FFA4
WMDC 3 2 6 0000_FFA4
WMDC 3 3 6 0000_FFA4
WMDC 3 4 6 0000_FFA4
WMDC 3 5 6 0000_FFA4
WMDC 3 6 6 0000_FFA4
WMDC 3 7 6 0000_FFA4
WMDC 3 8 6 0000_FFA4
WMDC 3 9 6 0000_FFA4
WMDC 3 10 6 0000_FFA4
WMDC 3 11 6 0000_FFA4
WMDC 3 12 6 0000_FFA4
WMDC 3 13 6 0000_FFA4
WMDC 3 14 6 0000_FFA4
WMDC 3 15 6 0000_FFA4
WMDC 3 16 6 0000_FFA4
WMDC 3 17 6 0000_FFA4
WMDC 3 18 6 0000_FFA4
WMDC 3 19 6 0000_FFA4
WMDC 3 20 6 0000_FFA4
WMDC 3 21 6 0000_FFA4
WMDC 3 22 6 0000_FFA4
WMDC 3 23 6 0000_FFA4
WMDC 3 24 6 0000_FFA4
WMDC 3 25 6 0000_FFA4
WMDC 3 26 6 0000_FFA4
WMDC 3 27 6 0000_FFA4
WMDC 3 28 6 0000_FFA4
WMDC 3 29 6 0000_FFA4
WMDC 3 30 6 0000_FFA4
WMDC 3 31 6 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 7 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 3 0 7 0000_FDC4
WMDC 3 1 7 0000_FC1A
WMDC 3 2 7 0000_FA6A
WMDC 3 3 7 0000_F8B3
WMDC 3 4 7 0000_F6F5
WMDC 3 5 7 0000_F530
WMDC 3 6 7 0000_F365
WMDC 3 7 7 0000_F192
WMDC 3 8 7 0000_EFB9
WMDC 3 9 7 0000_EDD8
WMDC 3 10 7 0000_EBF0
WMDC 3 11 7 0000_EA00
WMDC 3 12 7 0000_E809
WMDC 3 13 7 0000_E60A
WMDC 3 14 7 0000_F310
WMDC 3 15 7 0000_F13C
WMDC 3 16 7 0000_EF61
WMDC 3 17 7 0000_ED7F
WMDC 3 18 7 0000_EB95
WMDC 3 19 7 0000_E9A4
WMDC 3 20 7 0000_E7AC
WMDC 3 21 7 0000_E5AB
WMDC 3 22 7 0000_F310
WMDC 3 23 7 0000_F13C
WMDC 3 24 7 0000_EF61
WMDC 3 25 7 0000_ED7F
WMDC 3 26 7 0000_EB95
WMDC 3 27 7 0000_E9A4
WMDC 3 28 7 0000_E7AC
WMDC 3 29 7 0000_E5AB
WMDC 3 30 7 0000_F310
WMDC 3 31 7 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 6 in open loop mode and pixel 7 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(6)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(7)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(7)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(7)-0000 W
WCMD R-C3_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(7)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(7)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(7)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(7)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(7)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(7)-0002 W
WCMD R-C3_DELOCK_COUNTERS(7)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(7)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 7 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 7 0000_FF8C
WMDC 3 1 7 0000_FF8C
WMDC 3 2 7 0000_FF8C
WMDC 3 3 7 0000_FF8C
WMDC 3 4 7 0000_FF8C
WMDC 3 5 7 0000_FF8C
WMDC 3 6 7 0000_FF8C
WMDC 3 7 7 0000_FF8C
WMDC 3 8 7 0000_FF8C
WMDC 3 9 7 0000_FF8C
WMDC 3 10 7 0000_FF8C
WMDC 3 11 7 0000_FF8C
WMDC 3 12 7 0000_FF8C
WMDC 3 13 7 0000_FF8C
WMDC 3 14 7 0000_FF8C
WMDC 3 15 7 0000_FF8C
WMDC 3 16 7 0000_FF8C
WMDC 3 17 7 0000_FF8C
WMDC 3 18 7 0000_FF8C
WMDC 3 19 7 0000_FF8C
WMDC 3 20 7 0000_FF8C
WMDC 3 21 7 0000_FF8C
WMDC 3 22 7 0000_FF8C
WMDC 3 23 7 0000_FF8C
WMDC 3 24 7 0000_FF8C
WMDC 3 25 7 0000_FF8C
WMDC 3 26 7 0000_FF8C
WMDC 3 27 7 0000_FF8C
WMDC 3 28 7 0000_FF8C
WMDC 3 29 7 0000_FF8C
WMDC 3 30 7 0000_FF8C
WMDC 3 31 7 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 8 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 8 0000_01F6
WMDC 3 1 8 0000_01FE
WMDC 3 2 8 0000_0205
WMDC 3 3 8 0000_7FFF
WMDC 3 4 8 0000_7FFF
WMDC 3 5 8 0000_7FFF
WMDC 3 6 8 0000_7FFF
WMDC 3 7 8 0000_7FFF
WMDC 3 8 8 0000_7FFF
WMDC 3 9 8 0000_7FFF
WMDC 3 10 8 0000_7FFF
WMDC 3 11 8 0000_7FFF
WMDC 3 12 8 0000_7FFF
WMDC 3 13 8 0000_7FFF
WMDC 3 14 8 0000_7FFF
WMDC 3 15 8 0000_7FFF
WMDC 3 16 8 0000_7FFF
WMDC 3 17 8 0000_7FFF
WMDC 3 18 8 0000_7FFF
WMDC 3 19 8 0000_7FFF
WMDC 3 20 8 0000_7FFF
WMDC 3 21 8 0000_7FFF
WMDC 3 22 8 0000_7FFF
WMDC 3 23 8 0000_7FFF
WMDC 3 24 8 0000_7FFF
WMDC 3 25 8 0000_7FFF
WMDC 3 26 8 0000_7FFF
WMDC 3 27 8 0000_7FFF
WMDC 3 28 8 0000_7FFF
WMDC 3 29 8 0000_7FFF
WMDC 3 30 8 0000_7FFF
WMDC 3 31 8 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 15 in open loop mode and pixel 8 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(7)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(8)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(8)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(8)-0000 W
WCMD R-C3_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(8)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(8)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(8)-0001 W
WCMD R-C3_DELOCK_COUNTERS(8)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(8)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 8 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 8 0000_007D
WMDC 3 1 8 0000_007D
WMDC 3 2 8 0000_007D
WMDC 3 3 8 0000_007D
WMDC 3 4 8 0000_007D
WMDC 3 5 8 0000_007D
WMDC 3 6 8 0000_007D
WMDC 3 7 8 0000_007D
WMDC 3 8 8 0000_007D
WMDC 3 9 8 0000_007D
WMDC 3 10 8 0000_007D
WMDC 3 11 8 0000_007D
WMDC 3 12 8 0000_007D
WMDC 3 13 8 0000_007D
WMDC 3 14 8 0000_007D
WMDC 3 15 8 0000_007D
WMDC 3 16 8 0000_007D
WMDC 3 17 8 0000_007D
WMDC 3 18 8 0000_007D
WMDC 3 19 8 0000_007D
WMDC 3 20 8 0000_007D
WMDC 3 21 8 0000_007D
WMDC 3 22 8 0000_007D
WMDC 3 23 8 0000_007D
WMDC 3 24 8 0000_007D
WMDC 3 25 8 0000_007D
WMDC 3 26 8 0000_007D
WMDC 3 27 8 0000_007D
WMDC 3 28 8 0000_007D
WMDC 3 29 8 0000_007D
WMDC 3 30 8 0000_007D
WMDC 3 31 8 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 9 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 9 0000_FB97
WMDC 3 1 9 0000_F992
WMDC 3 2 9 0000_F785
WMDC 3 3 9 0000_8000
WMDC 3 4 9 0000_8000
WMDC 3 5 9 0000_8000
WMDC 3 6 9 0000_8000
WMDC 3 7 9 0000_8000
WMDC 3 8 9 0000_8000
WMDC 3 9 9 0000_8000
WMDC 3 10 9 0000_8000
WMDC 3 11 9 0000_8000
WMDC 3 12 9 0000_8000
WMDC 3 13 9 0000_8000
WMDC 3 14 9 0000_8000
WMDC 3 15 9 0000_8000
WMDC 3 16 9 0000_8000
WMDC 3 17 9 0000_8000
WMDC 3 18 9 0000_8000
WMDC 3 19 9 0000_8000
WMDC 3 20 9 0000_8000
WMDC 3 21 9 0000_8000
WMDC 3 22 9 0000_8000
WMDC 3 23 9 0000_8000
WMDC 3 24 9 0000_8000
WMDC 3 25 9 0000_8000
WMDC 3 26 9 0000_8000
WMDC 3 27 9 0000_8000
WMDC 3 28 9 0000_8000
WMDC 3 29 9 0000_8000
WMDC 3 30 9 0000_8000
WMDC 3 31 9 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 8 in open loop mode and pixel 9 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(8)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(9)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(9)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(9)-0000 W
WCMD R-C3_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(9)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(9)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(9)-0001 W
WCMD R-C3_DELOCK_COUNTERS(9)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(9)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 9 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 9 0000_FF06
WMDC 3 1 9 0000_FF06
WMDC 3 2 9 0000_FF06
WMDC 3 3 9 0000_FF06
WMDC 3 4 9 0000_FF06
WMDC 3 5 9 0000_FF06
WMDC 3 6 9 0000_FF06
WMDC 3 7 9 0000_FF06
WMDC 3 8 9 0000_FF06
WMDC 3 9 9 0000_FF06
WMDC 3 10 9 0000_FF06
WMDC 3 11 9 0000_FF06
WMDC 3 12 9 0000_FF06
WMDC 3 13 9 0000_FF06
WMDC 3 14 9 0000_FF06
WMDC 3 15 9 0000_FF06
WMDC 3 16 9 0000_FF06
WMDC 3 17 9 0000_FF06
WMDC 3 18 9 0000_FF06
WMDC 3 19 9 0000_FF06
WMDC 3 20 9 0000_FF06
WMDC 3 21 9 0000_FF06
WMDC 3 22 9 0000_FF06
WMDC 3 23 9 0000_FF06
WMDC 3 24 9 0000_FF06
WMDC 3 25 9 0000_FF06
WMDC 3 26 9 0000_FF06
WMDC 3 27 9 0000_FF06
WMDC 3 28 9 0000_FF06
WMDC 3 29 9 0000_FF06
WMDC 3 30 9 0000_FF06
WMDC 3 31 9 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 10 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 10 0000_01F6
WMDC 3 1 10 0000_01FE
WMDC 3 2 10 0000_0205
WMDC 3 3 10 0000_7FFF
WMDC 3 4 10 0000_7FFF
WMDC 3 5 10 0000_7FFF
WMDC 3 6 10 0000_7FFF
WMDC 3 7 10 0000_7FFF
WMDC 3 8 10 0000_7FFF
WMDC 3 9 10 0000_7FFF
WMDC 3 10 10 0000_7FFF
WMDC 3 11 10 0000_7FFF
WMDC 3 12 10 0000_7FFF
WMDC 3 13 10 0000_7FFF
WMDC 3 14 10 0000_7FFF
WMDC 3 15 10 0000_7FFF
WMDC 3 16 10 0000_7FFF
WMDC 3 17 10 0000_7FFF
WMDC 3 18 10 0000_7FFF
WMDC 3 19 10 0000_7FFF
WMDC 3 20 10 0000_7FFF
WMDC 3 21 10 0000_7FFF
WMDC 3 22 10 0000_7FFF
WMDC 3 23 10 0000_7FFF
WMDC 3 24 10 0000_7FFF
WMDC 3 25 10 0000_7FFF
WMDC 3 26 10 0000_7FFF
WMDC 3 27 10 0000_7FFF
WMDC 3 28 10 0000_7FFF
WMDC 3 29 10 0000_7FFF
WMDC 3 30 10 0000_7FFF
WMDC 3 31 10 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 9 in open loop mode and pixel 10 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(9)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(10)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(10)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(10)-0000 W
WCMD R-C3_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(10)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(10)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(10)-0001 W
WCMD R-C3_DELOCK_COUNTERS(10)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(10)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 10 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 10 0000_007D
WMDC 3 1 10 0000_007D
WMDC 3 2 10 0000_007D
WMDC 3 3 10 0000_007D
WMDC 3 4 10 0000_007D
WMDC 3 5 10 0000_007D
WMDC 3 6 10 0000_007D
WMDC 3 7 10 0000_007D
WMDC 3 8 10 0000_007D
WMDC 3 9 10 0000_007D
WMDC 3 10 10 0000_007D
WMDC 3 11 10 0000_007D
WMDC 3 12 10 0000_007D
WMDC 3 13 10 0000_007D
WMDC 3 14 10 0000_007D
WMDC 3 15 10 0000_007D
WMDC 3 16 10 0000_007D
WMDC 3 17 10 0000_007D
WMDC 3 18 10 0000_007D
WMDC 3 19 10 0000_007D
WMDC 3 20 10 0000_007D
WMDC 3 21 10 0000_007D
WMDC 3 22 10 0000_007D
WMDC 3 23 10 0000_007D
WMDC 3 24 10 0000_007D
WMDC 3 25 10 0000_007D
WMDC 3 26 10 0000_007D
WMDC 3 27 10 0000_007D
WMDC 3 28 10 0000_007D
WMDC 3 29 10 0000_007D
WMDC 3 30 10 0000_007D
WMDC 3 31 10 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 11 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 11 0000_FB97
WMDC 3 1 11 0000_F992
WMDC 3 2 11 0000_F785
WMDC 3 3 11 0000_8000
WMDC 3 4 11 0000_8000
WMDC 3 5 11 0000_8000
WMDC 3 6 11 0000_8000
WMDC 3 7 11 0000_8000
WMDC 3 8 11 0000_8000
WMDC 3 9 11 0000_8000
WMDC 3 10 11 0000_8000
WMDC 3 11 11 0000_8000
WMDC 3 12 11 0000_8000
WMDC 3 13 11 0000_8000
WMDC 3 14 11 0000_8000
WMDC 3 15 11 0000_8000
WMDC 3 16 11 0000_8000
WMDC 3 17 11 0000_8000
WMDC 3 18 11 0000_8000
WMDC 3 19 11 0000_8000
WMDC 3 20 11 0000_8000
WMDC 3 21 11 0000_8000
WMDC 3 22 11 0000_8000
WMDC 3 23 11 0000_8000
WMDC 3 24 11 0000_8000
WMDC 3 25 11 0000_8000
WMDC 3 26 11 0000_8000
WMDC 3 27 11 0000_8000
WMDC 3 28 11 0000_8000
WMDC 3 29 11 0000_8000
WMDC 3 30 11 0000_8000
WMDC 3 31 11 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 10 in open loop mode and pixel 11 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(10)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(11)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(11)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(11)-0000 W
WCMD R-C3_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(11)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(11)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(11)-0001 W
WCMD R-C3_DELOCK_COUNTERS(11)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(11)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 11 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 11 0000_FF06
WMDC 3 1 11 0000_FF06
WMDC 3 2 11 0000_FF06
WMDC 3 3 11 0000_FF06
WMDC 3 4 11 0000_FF06
WMDC 3 5 11 0000_FF06
WMDC 3 6 11 0000_FF06
WMDC 3 7 11 0000_FF06
WMDC 3 8 11 0000_FF06
WMDC 3 9 11 0000_FF06
WMDC 3 10 11 0000_FF06
WMDC 3 11 11 0000_FF06
WMDC 3 12 11 0000_FF06
WMDC 3 13 11 0000_FF06
WMDC 3 14 11 0000_FF06
WMDC 3 15 11 0000_FF06
WMDC 3 16 11 0000_FF06
WMDC 3 17 11 0000_FF06
WMDC 3 18 11 0000_FF06
WMDC 3 19 11 0000_FF06
WMDC 3 20 11 0000_FF06
WMDC 3 21 11 0000_FF06
WMDC 3 22 11 0000_FF06
WMDC 3 23 11 0000_FF06
WMDC 3 24 11 0000_FF06
WMDC 3 25 11 0000_FF06
WMDC 3 26 11 0000_FF06
WMDC 3 27 11 0000_FF06
WMDC 3 28 11 0000_FF06
WMDC 3 29 11 0000_FF06
WMDC 3 30 11 0000_FF06
WMDC 3 31 11 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 12 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 12 0000_FCD1
WMDC 3 1 12 0000_FBCA
WMDC 3 2 12 0000_FAC0
WMDC 3 3 12 0000_8000
WMDC 3 4 12 0000_8000
WMDC 3 5 12 0000_8000
WMDC 3 6 12 0000_8000
WMDC 3 7 12 0000_8000
WMDC 3 8 12 0000_8000
WMDC 3 9 12 0000_8000
WMDC 3 10 12 0000_8000
WMDC 3 11 12 0000_8000
WMDC 3 12 12 0000_8000
WMDC 3 13 12 0000_8000
WMDC 3 14 12 0000_8000
WMDC 3 15 12 0000_8000
WMDC 3 16 12 0000_8000
WMDC 3 17 12 0000_8000
WMDC 3 18 12 0000_8000
WMDC 3 19 12 0000_8000
WMDC 3 20 12 0000_8000
WMDC 3 21 12 0000_8000
WMDC 3 22 12 0000_8000
WMDC 3 23 12 0000_8000
WMDC 3 24 12 0000_8000
WMDC 3 25 12 0000_8000
WMDC 3 26 12 0000_8000
WMDC 3 27 12 0000_8000
WMDC 3 28 12 0000_8000
WMDC 3 29 12 0000_8000
WMDC 3 30 12 0000_8000
WMDC 3 31 12 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 11 in open loop mode and pixel 12 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(11)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(12)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(12)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(12)-0000 W
WCMD R-C3_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(12)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(12)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(12)-0001 W
WCMD R-C3_DELOCK_COUNTERS(12)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(12)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 12 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 12 0000_FF45
WMDC 3 1 12 0000_FF45
WMDC 3 2 12 0000_FF45
WMDC 3 3 12 0000_FF45
WMDC 3 4 12 0000_FF45
WMDC 3 5 12 0000_FF45
WMDC 3 6 12 0000_FF45
WMDC 3 7 12 0000_FF45
WMDC 3 8 12 0000_FF45
WMDC 3 9 12 0000_FF45
WMDC 3 10 12 0000_FF45
WMDC 3 11 12 0000_FF45
WMDC 3 12 12 0000_FF45
WMDC 3 13 12 0000_FF45
WMDC 3 14 12 0000_FF45
WMDC 3 15 12 0000_FF45
WMDC 3 16 12 0000_FF45
WMDC 3 17 12 0000_FF45
WMDC 3 18 12 0000_FF45
WMDC 3 19 12 0000_FF45
WMDC 3 20 12 0000_FF45
WMDC 3 21 12 0000_FF45
WMDC 3 22 12 0000_FF45
WMDC 3 23 12 0000_FF45
WMDC 3 24 12 0000_FF45
WMDC 3 25 12 0000_FF45
WMDC 3 26 12 0000_FF45
WMDC 3 27 12 0000_FF45
WMDC 3 28 12 0000_FF45
WMDC 3 29 12 0000_FF45
WMDC 3 30 12 0000_FF45
WMDC 3 31 12 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 13 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0200 W
COMM
WMDC 3 0 13 0000_FEFD
WMDC 3 1 13 0000_FDC1
WMDC 3 2 13 0000_FC80
WMDC 3 3 13 0000_21A3
WMDC 3 4 13 0000_20EE
WMDC 3 5 13 0000_2036
WMDC 3 6 13 0000_1F7C
WMDC 3 7 13 0000_1EBE
WMDC 3 8 13 0000_21A3
WMDC 3 9 13 0000_20EE
WMDC 3 10 13 0000_2036
WMDC 3 11 13 0000_1F7C
WMDC 3 12 13 0000_1EBE
WMDC 3 13 13 0000_21A3
WMDC 3 14 13 0000_20EE
WMDC 3 15 13 0000_2036
WMDC 3 16 13 0000_1F7C
WMDC 3 17 13 0000_1EBE
WMDC 3 18 13 0000_21A3
WMDC 3 19 13 0000_20EE
WMDC 3 20 13 0000_2036
WMDC 3 21 13 0000_1F7C
WMDC 3 22 13 0000_1EBE
WMDC 3 23 13 0000_21A3
WMDC 3 24 13 0000_20EE
WMDC 3 25 13 0000_2036
WMDC 3 26 13 0000_1F7C
WMDC 3 27 13 0000_1EBE
WMDC 3 28 13 0000_21A3
WMDC 3 29 13 0000_20EE
WMDC 3 30 13 0000_2036
WMDC 3 31 13 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 12 in open loop mode and pixel 13 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(12)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(13)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(13)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(13)-0000 W
WCMD R-C3_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(13)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(13)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(13)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(13)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(13)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(13)-0002 W
WCMD R-C3_DELOCK_COUNTERS(13)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(13)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 13 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 13 0000_FFD3
WMDC 3 1 13 0000_FFD3
WMDC 3 2 13 0000_FFD3
WMDC 3 3 13 0000_FFD3
WMDC 3 4 13 0000_FFD3
WMDC 3 5 13 0000_FFD3
WMDC 3 6 13 0000_FFD3
WMDC 3 7 13 0000_FFD3
WMDC 3 8 13 0000_FFD3
WMDC 3 9 13 0000_FFD3
WMDC 3 10 13 0000_FFD3
WMDC 3 11 13 0000_FFD3
WMDC 3 12 13 0000_FFD3
WMDC 3 13 13 0000_FFD3
WMDC 3 14 13 0000_FFD3
WMDC 3 15 13 0000_FFD3
WMDC 3 16 13 0000_FFD3
WMDC 3 17 13 0000_FFD3
WMDC 3 18 13 0000_FFD3
WMDC 3 19 13 0000_FFD3
WMDC 3 20 13 0000_FFD3
WMDC 3 21 13 0000_FFD3
WMDC 3 22 13 0000_FFD3
WMDC 3 23 13 0000_FFD3
WMDC 3 24 13 0000_FFD3
WMDC 3 25 13 0000_FFD3
WMDC 3 26 13 0000_FFD3
WMDC 3 27 13 0000_FFD3
WMDC 3 28 13 0000_FFD3
WMDC 3 29 13 0000_FFD3
WMDC 3 30 13 0000_FFD3
WMDC 3 31 13 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 14 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0500 W
COMM
WMDC 3 0 14 0000_FE5D
WMDC 3 1 14 0000_FD99
WMDC 3 2 14 0000_FCD2
WMDC 3 3 14 0000_D1A8
WMDC 3 4 14 0000_D035
WMDC 3 5 14 0000_CEBC
WMDC 3 6 14 0000_CD3D
WMDC 3 7 14 0000_CBB9
WMDC 3 8 14 0000_CA2F
WMDC 3 9 14 0000_D1A8
WMDC 3 10 14 0000_D035
WMDC 3 11 14 0000_CEBC
WMDC 3 12 14 0000_CD3D
WMDC 3 13 14 0000_CBB9
WMDC 3 14 14 0000_CA2F
WMDC 3 15 14 0000_D1A8
WMDC 3 16 14 0000_D035
WMDC 3 17 14 0000_CEBC
WMDC 3 18 14 0000_CD3D
WMDC 3 19 14 0000_CBB9
WMDC 3 20 14 0000_CA2F
WMDC 3 21 14 0000_D1A8
WMDC 3 22 14 0000_D035
WMDC 3 23 14 0000_CEBC
WMDC 3 24 14 0000_CD3D
WMDC 3 25 14 0000_CBB9
WMDC 3 26 14 0000_CA2F
WMDC 3 27 14 0000_D1A8
WMDC 3 28 14 0000_D035
WMDC 3 29 14 0000_CEBC
WMDC 3 30 14 0000_CD3D
WMDC 3 31 14 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 13 in open loop mode and pixel 14 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(13)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(14)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(14)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(14)-0000 W
WCMD R-C3_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(14)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(14)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(14)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(14)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(14)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(14)-0002 W
WCMD R-C3_DELOCK_COUNTERS(14)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(14)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 14 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 14 0000_FFA4
WMDC 3 1 14 0000_FFA4
WMDC 3 2 14 0000_FFA4
WMDC 3 3 14 0000_FFA4
WMDC 3 4 14 0000_FFA4
WMDC 3 5 14 0000_FFA4
WMDC 3 6 14 0000_FFA4
WMDC 3 7 14 0000_FFA4
WMDC 3 8 14 0000_FFA4
WMDC 3 9 14 0000_FFA4
WMDC 3 10 14 0000_FFA4
WMDC 3 11 14 0000_FFA4
WMDC 3 12 14 0000_FFA4
WMDC 3 13 14 0000_FFA4
WMDC 3 14 14 0000_FFA4
WMDC 3 15 14 0000_FFA4
WMDC 3 16 14 0000_FFA4
WMDC 3 17 14 0000_FFA4
WMDC 3 18 14 0000_FFA4
WMDC 3 19 14 0000_FFA4
WMDC 3 20 14 0000_FFA4
WMDC 3 21 14 0000_FFA4
WMDC 3 22 14 0000_FFA4
WMDC 3 23 14 0000_FFA4
WMDC 3 24 14 0000_FFA4
WMDC 3 25 14 0000_FFA4
WMDC 3 26 14 0000_FFA4
WMDC 3 27 14 0000_FFA4
WMDC 3 28 14 0000_FFA4
WMDC 3 29 14 0000_FFA4
WMDC 3 30 14 0000_FFA4
WMDC 3 31 14 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 15 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 3 0 15 0000_FDC4
WMDC 3 1 15 0000_FC1A
WMDC 3 2 15 0000_FA6A
WMDC 3 3 15 0000_F8B3
WMDC 3 4 15 0000_F6F5
WMDC 3 5 15 0000_F530
WMDC 3 6 15 0000_F365
WMDC 3 7 15 0000_F192
WMDC 3 8 15 0000_EFB9
WMDC 3 9 15 0000_EDD8
WMDC 3 10 15 0000_EBF0
WMDC 3 11 15 0000_EA00
WMDC 3 12 15 0000_E809
WMDC 3 13 15 0000_E60A
WMDC 3 14 15 0000_F310
WMDC 3 15 15 0000_F13C
WMDC 3 16 15 0000_EF61
WMDC 3 17 15 0000_ED7F
WMDC 3 18 15 0000_EB95
WMDC 3 19 15 0000_E9A4
WMDC 3 20 15 0000_E7AC
WMDC 3 21 15 0000_E5AB
WMDC 3 22 15 0000_F310
WMDC 3 23 15 0000_F13C
WMDC 3 24 15 0000_EF61
WMDC 3 25 15 0000_ED7F
WMDC 3 26 15 0000_EB95
WMDC 3 27 15 0000_E9A4
WMDC 3 28 15 0000_E7AC
WMDC 3 29 15 0000_E5AB
WMDC 3 30 15 0000_F310
WMDC 3 31 15 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 14 in open loop mode and pixel 15 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(14)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(15)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(15)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(15)-0000 W
WCMD R-C3_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(15)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(15)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(15)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(15)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(15)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(15)-0002 W
WCMD R-C3_DELOCK_COUNTERS(15)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(15)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 15 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 15 0000_FF8C
WMDC 3 1 15 0000_FF8C
WMDC 3 2 15 0000_FF8C
WMDC 3 3 15 0000_FF8C
WMDC 3 4 15 0000_FF8C
WMDC 3 5 15 0000_FF8C
WMDC 3 6 15 0000_FF8C
WMDC 3 7 15 0000_FF8C
WMDC 3 8 15 0000_FF8C
WMDC 3 9 15 0000_FF8C
WMDC 3 10 15 0000_FF8C
WMDC 3 11 15 0000_FF8C
WMDC 3 12 15 0000_FF8C
WMDC 3 13 15 0000_FF8C
WMDC 3 14 15 0000_FF8C
WMDC 3 15 15 0000_FF8C
WMDC 3 16 15 0000_FF8C
WMDC 3 17 15 0000_FF8C
WMDC 3 18 15 0000_FF8C
WMDC 3 19 15 0000_FF8C
WMDC 3 20 15 0000_FF8C
WMDC 3 21 15 0000_FF8C
WMDC 3 22 15 0000_FF8C
WMDC 3 23 15 0000_FF8C
WMDC 3 24 15 0000_FF8C
WMDC 3 25 15 0000_FF8C
WMDC 3 26 15 0000_FF8C
WMDC 3 27 15 0000_FF8C
WMDC 3 28 15 0000_FF8C
WMDC 3 29 15 0000_FF8C
WMDC 3 30 15 0000_FF8C
WMDC 3 31 15 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 16 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 16 0000_01F6
WMDC 3 1 16 0000_01FE
WMDC 3 2 16 0000_0205
WMDC 3 3 16 0000_7FFF
WMDC 3 4 16 0000_7FFF
WMDC 3 5 16 0000_7FFF
WMDC 3 6 16 0000_7FFF
WMDC 3 7 16 0000_7FFF
WMDC 3 8 16 0000_7FFF
WMDC 3 9 16 0000_7FFF
WMDC 3 10 16 0000_7FFF
WMDC 3 11 16 0000_7FFF
WMDC 3 12 16 0000_7FFF
WMDC 3 13 16 0000_7FFF
WMDC 3 14 16 0000_7FFF
WMDC 3 15 16 0000_7FFF
WMDC 3 16 16 0000_7FFF
WMDC 3 17 16 0000_7FFF
WMDC 3 18 16 0000_7FFF
WMDC 3 19 16 0000_7FFF
WMDC 3 20 16 0000_7FFF
WMDC 3 21 16 0000_7FFF
WMDC 3 22 16 0000_7FFF
WMDC 3 23 16 0000_7FFF
WMDC 3 24 16 0000_7FFF
WMDC 3 25 16 0000_7FFF
WMDC 3 26 16 0000_7FFF
WMDC 3 27 16 0000_7FFF
WMDC 3 28 16 0000_7FFF
WMDC 3 29 16 0000_7FFF
WMDC 3 30 16 0000_7FFF
WMDC 3 31 16 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 23 in open loop mode and pixel 16 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(15)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(16)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(16)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(16)-0000 W
WCMD R-C3_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(16)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(16)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(16)-0001 W
WCMD R-C3_DELOCK_COUNTERS(16)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(16)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 16 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 16 0000_007D
WMDC 3 1 16 0000_007D
WMDC 3 2 16 0000_007D
WMDC 3 3 16 0000_007D
WMDC 3 4 16 0000_007D
WMDC 3 5 16 0000_007D
WMDC 3 6 16 0000_007D
WMDC 3 7 16 0000_007D
WMDC 3 8 16 0000_007D
WMDC 3 9 16 0000_007D
WMDC 3 10 16 0000_007D
WMDC 3 11 16 0000_007D
WMDC 3 12 16 0000_007D
WMDC 3 13 16 0000_007D
WMDC 3 14 16 0000_007D
WMDC 3 15 16 0000_007D
WMDC 3 16 16 0000_007D
WMDC 3 17 16 0000_007D
WMDC 3 18 16 0000_007D
WMDC 3 19 16 0000_007D
WMDC 3 20 16 0000_007D
WMDC 3 21 16 0000_007D
WMDC 3 22 16 0000_007D
WMDC 3 23 16 0000_007D
WMDC 3 24 16 0000_007D
WMDC 3 25 16 0000_007D
WMDC 3 26 16 0000_007D
WMDC 3 27 16 0000_007D
WMDC 3 28 16 0000_007D
WMDC 3 29 16 0000_007D
WMDC 3 30 16 0000_007D
WMDC 3 31 16 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 17 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 17 0000_FB97
WMDC 3 1 17 0000_F992
WMDC 3 2 17 0000_F785
WMDC 3 3 17 0000_8000
WMDC 3 4 17 0000_8000
WMDC 3 5 17 0000_8000
WMDC 3 6 17 0000_8000
WMDC 3 7 17 0000_8000
WMDC 3 8 17 0000_8000
WMDC 3 9 17 0000_8000
WMDC 3 10 17 0000_8000
WMDC 3 11 17 0000_8000
WMDC 3 12 17 0000_8000
WMDC 3 13 17 0000_8000
WMDC 3 14 17 0000_8000
WMDC 3 15 17 0000_8000
WMDC 3 16 17 0000_8000
WMDC 3 17 17 0000_8000
WMDC 3 18 17 0000_8000
WMDC 3 19 17 0000_8000
WMDC 3 20 17 0000_8000
WMDC 3 21 17 0000_8000
WMDC 3 22 17 0000_8000
WMDC 3 23 17 0000_8000
WMDC 3 24 17 0000_8000
WMDC 3 25 17 0000_8000
WMDC 3 26 17 0000_8000
WMDC 3 27 17 0000_8000
WMDC 3 28 17 0000_8000
WMDC 3 29 17 0000_8000
WMDC 3 30 17 0000_8000
WMDC 3 31 17 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 16 in open loop mode and pixel 17 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(16)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(17)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(17)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(17)-0000 W
WCMD R-C3_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(17)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(17)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(17)-0001 W
WCMD R-C3_DELOCK_COUNTERS(17)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(17)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 17 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 17 0000_FF06
WMDC 3 1 17 0000_FF06
WMDC 3 2 17 0000_FF06
WMDC 3 3 17 0000_FF06
WMDC 3 4 17 0000_FF06
WMDC 3 5 17 0000_FF06
WMDC 3 6 17 0000_FF06
WMDC 3 7 17 0000_FF06
WMDC 3 8 17 0000_FF06
WMDC 3 9 17 0000_FF06
WMDC 3 10 17 0000_FF06
WMDC 3 11 17 0000_FF06
WMDC 3 12 17 0000_FF06
WMDC 3 13 17 0000_FF06
WMDC 3 14 17 0000_FF06
WMDC 3 15 17 0000_FF06
WMDC 3 16 17 0000_FF06
WMDC 3 17 17 0000_FF06
WMDC 3 18 17 0000_FF06
WMDC 3 19 17 0000_FF06
WMDC 3 20 17 0000_FF06
WMDC 3 21 17 0000_FF06
WMDC 3 22 17 0000_FF06
WMDC 3 23 17 0000_FF06
WMDC 3 24 17 0000_FF06
WMDC 3 25 17 0000_FF06
WMDC 3 26 17 0000_FF06
WMDC 3 27 17 0000_FF06
WMDC 3 28 17 0000_FF06
WMDC 3 29 17 0000_FF06
WMDC 3 30 17 0000_FF06
WMDC 3 31 17 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 18 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 18 0000_01F6
WMDC 3 1 18 0000_01FE
WMDC 3 2 18 0000_0205
WMDC 3 3 18 0000_7FFF
WMDC 3 4 18 0000_7FFF
WMDC 3 5 18 0000_7FFF
WMDC 3 6 18 0000_7FFF
WMDC 3 7 18 0000_7FFF
WMDC 3 8 18 0000_7FFF
WMDC 3 9 18 0000_7FFF
WMDC 3 10 18 0000_7FFF
WMDC 3 11 18 0000_7FFF
WMDC 3 12 18 0000_7FFF
WMDC 3 13 18 0000_7FFF
WMDC 3 14 18 0000_7FFF
WMDC 3 15 18 0000_7FFF
WMDC 3 16 18 0000_7FFF
WMDC 3 17 18 0000_7FFF
WMDC 3 18 18 0000_7FFF
WMDC 3 19 18 0000_7FFF
WMDC 3 20 18 0000_7FFF
WMDC 3 21 18 0000_7FFF
WMDC 3 22 18 0000_7FFF
WMDC 3 23 18 0000_7FFF
WMDC 3 24 18 0000_7FFF
WMDC 3 25 18 0000_7FFF
WMDC 3 26 18 0000_7FFF
WMDC 3 27 18 0000_7FFF
WMDC 3 28 18 0000_7FFF
WMDC 3 29 18 0000_7FFF
WMDC 3 30 18 0000_7FFF
WMDC 3 31 18 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 17 in open loop mode and pixel 18 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(17)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(18)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(18)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(18)-0000 W
WCMD R-C3_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(18)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(18)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(18)-0001 W
WCMD R-C3_DELOCK_COUNTERS(18)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(18)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 18 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 18 0000_007D
WMDC 3 1 18 0000_007D
WMDC 3 2 18 0000_007D
WMDC 3 3 18 0000_007D
WMDC 3 4 18 0000_007D
WMDC 3 5 18 0000_007D
WMDC 3 6 18 0000_007D
WMDC 3 7 18 0000_007D
WMDC 3 8 18 0000_007D
WMDC 3 9 18 0000_007D
WMDC 3 10 18 0000_007D
WMDC 3 11 18 0000_007D
WMDC 3 12 18 0000_007D
WMDC 3 13 18 0000_007D
WMDC 3 14 18 0000_007D
WMDC 3 15 18 0000_007D
WMDC 3 16 18 0000_007D
WMDC 3 17 18 0000_007D
WMDC 3 18 18 0000_007D
WMDC 3 19 18 0000_007D
WMDC 3 20 18 0000_007D
WMDC 3 21 18 0000_007D
WMDC 3 22 18 0000_007D
WMDC 3 23 18 0000_007D
WMDC 3 24 18 0000_007D
WMDC 3 25 18 0000_007D
WMDC 3 26 18 0000_007D
WMDC 3 27 18 0000_007D
WMDC 3 28 18 0000_007D
WMDC 3 29 18 0000_007D
WMDC 3 30 18 0000_007D
WMDC 3 31 18 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 19 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 19 0000_FB97
WMDC 3 1 19 0000_F992
WMDC 3 2 19 0000_F785
WMDC 3 3 19 0000_8000
WMDC 3 4 19 0000_8000
WMDC 3 5 19 0000_8000
WMDC 3 6 19 0000_8000
WMDC 3 7 19 0000_8000
WMDC 3 8 19 0000_8000
WMDC 3 9 19 0000_8000
WMDC 3 10 19 0000_8000
WMDC 3 11 19 0000_8000
WMDC 3 12 19 0000_8000
WMDC 3 13 19 0000_8000
WMDC 3 14 19 0000_8000
WMDC 3 15 19 0000_8000
WMDC 3 16 19 0000_8000
WMDC 3 17 19 0000_8000
WMDC 3 18 19 0000_8000
WMDC 3 19 19 0000_8000
WMDC 3 20 19 0000_8000
WMDC 3 21 19 0000_8000
WMDC 3 22 19 0000_8000
WMDC 3 23 19 0000_8000
WMDC 3 24 19 0000_8000
WMDC 3 25 19 0000_8000
WMDC 3 26 19 0000_8000
WMDC 3 27 19 0000_8000
WMDC 3 28 19 0000_8000
WMDC 3 29 19 0000_8000
WMDC 3 30 19 0000_8000
WMDC 3 31 19 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 18 in open loop mode and pixel 19 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(18)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(19)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(19)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(19)-0000 W
WCMD R-C3_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(19)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(19)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(19)-0001 W
WCMD R-C3_DELOCK_COUNTERS(19)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(19)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 19 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 19 0000_FF06
WMDC 3 1 19 0000_FF06
WMDC 3 2 19 0000_FF06
WMDC 3 3 19 0000_FF06
WMDC 3 4 19 0000_FF06
WMDC 3 5 19 0000_FF06
WMDC 3 6 19 0000_FF06
WMDC 3 7 19 0000_FF06
WMDC 3 8 19 0000_FF06
WMDC 3 9 19 0000_FF06
WMDC 3 10 19 0000_FF06
WMDC 3 11 19 0000_FF06
WMDC 3 12 19 0000_FF06
WMDC 3 13 19 0000_FF06
WMDC 3 14 19 0000_FF06
WMDC 3 15 19 0000_FF06
WMDC 3 16 19 0000_FF06
WMDC 3 17 19 0000_FF06
WMDC 3 18 19 0000_FF06
WMDC 3 19 19 0000_FF06
WMDC 3 20 19 0000_FF06
WMDC 3 21 19 0000_FF06
WMDC 3 22 19 0000_FF06
WMDC 3 23 19 0000_FF06
WMDC 3 24 19 0000_FF06
WMDC 3 25 19 0000_FF06
WMDC 3 26 19 0000_FF06
WMDC 3 27 19 0000_FF06
WMDC 3 28 19 0000_FF06
WMDC 3 29 19 0000_FF06
WMDC 3 30 19 0000_FF06
WMDC 3 31 19 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 20 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 20 0000_FCD1
WMDC 3 1 20 0000_FBCA
WMDC 3 2 20 0000_FAC0
WMDC 3 3 20 0000_8000
WMDC 3 4 20 0000_8000
WMDC 3 5 20 0000_8000
WMDC 3 6 20 0000_8000
WMDC 3 7 20 0000_8000
WMDC 3 8 20 0000_8000
WMDC 3 9 20 0000_8000
WMDC 3 10 20 0000_8000
WMDC 3 11 20 0000_8000
WMDC 3 12 20 0000_8000
WMDC 3 13 20 0000_8000
WMDC 3 14 20 0000_8000
WMDC 3 15 20 0000_8000
WMDC 3 16 20 0000_8000
WMDC 3 17 20 0000_8000
WMDC 3 18 20 0000_8000
WMDC 3 19 20 0000_8000
WMDC 3 20 20 0000_8000
WMDC 3 21 20 0000_8000
WMDC 3 22 20 0000_8000
WMDC 3 23 20 0000_8000
WMDC 3 24 20 0000_8000
WMDC 3 25 20 0000_8000
WMDC 3 26 20 0000_8000
WMDC 3 27 20 0000_8000
WMDC 3 28 20 0000_8000
WMDC 3 29 20 0000_8000
WMDC 3 30 20 0000_8000
WMDC 3 31 20 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 19 in open loop mode and pixel 20 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(19)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(20)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(20)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(20)-0000 W
WCMD R-C3_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(20)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(20)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(20)-0001 W
WCMD R-C3_DELOCK_COUNTERS(20)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(20)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 20 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 20 0000_FF45
WMDC 3 1 20 0000_FF45
WMDC 3 2 20 0000_FF45
WMDC 3 3 20 0000_FF45
WMDC 3 4 20 0000_FF45
WMDC 3 5 20 0000_FF45
WMDC 3 6 20 0000_FF45
WMDC 3 7 20 0000_FF45
WMDC 3 8 20 0000_FF45
WMDC 3 9 20 0000_FF45
WMDC 3 10 20 0000_FF45
WMDC 3 11 20 0000_FF45
WMDC 3 12 20 0000_FF45
WMDC 3 13 20 0000_FF45
WMDC 3 14 20 0000_FF45
WMDC 3 15 20 0000_FF45
WMDC 3 16 20 0000_FF45
WMDC 3 17 20 0000_FF45
WMDC 3 18 20 0000_FF45
WMDC 3 19 20 0000_FF45
WMDC 3 20 20 0000_FF45
WMDC 3 21 20 0000_FF45
WMDC 3 22 20 0000_FF45
WMDC 3 23 20 0000_FF45
WMDC 3 24 20 0000_FF45
WMDC 3 25 20 0000_FF45
WMDC 3 26 20 0000_FF45
WMDC 3 27 20 0000_FF45
WMDC 3 28 20 0000_FF45
WMDC 3 29 20 0000_FF45
WMDC 3 30 20 0000_FF45
WMDC 3 31 20 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 21 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0200 W
COMM
WMDC 3 0 21 0000_FEFD
WMDC 3 1 21 0000_FDC1
WMDC 3 2 21 0000_FC80
WMDC 3 3 21 0000_21A3
WMDC 3 4 21 0000_20EE
WMDC 3 5 21 0000_2036
WMDC 3 6 21 0000_1F7C
WMDC 3 7 21 0000_1EBE
WMDC 3 8 21 0000_21A3
WMDC 3 9 21 0000_20EE
WMDC 3 10 21 0000_2036
WMDC 3 11 21 0000_1F7C
WMDC 3 12 21 0000_1EBE
WMDC 3 13 21 0000_21A3
WMDC 3 14 21 0000_20EE
WMDC 3 15 21 0000_2036
WMDC 3 16 21 0000_1F7C
WMDC 3 17 21 0000_1EBE
WMDC 3 18 21 0000_21A3
WMDC 3 19 21 0000_20EE
WMDC 3 20 21 0000_2036
WMDC 3 21 21 0000_1F7C
WMDC 3 22 21 0000_1EBE
WMDC 3 23 21 0000_21A3
WMDC 3 24 21 0000_20EE
WMDC 3 25 21 0000_2036
WMDC 3 26 21 0000_1F7C
WMDC 3 27 21 0000_1EBE
WMDC 3 28 21 0000_21A3
WMDC 3 29 21 0000_20EE
WMDC 3 30 21 0000_2036
WMDC 3 31 21 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 20 in open loop mode and pixel 21 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(20)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(21)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(21)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(21)-0000 W
WCMD R-C3_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(21)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(21)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(21)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(21)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(21)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(21)-0002 W
WCMD R-C3_DELOCK_COUNTERS(21)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(21)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 21 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 21 0000_FFD3
WMDC 3 1 21 0000_FFD3
WMDC 3 2 21 0000_FFD3
WMDC 3 3 21 0000_FFD3
WMDC 3 4 21 0000_FFD3
WMDC 3 5 21 0000_FFD3
WMDC 3 6 21 0000_FFD3
WMDC 3 7 21 0000_FFD3
WMDC 3 8 21 0000_FFD3
WMDC 3 9 21 0000_FFD3
WMDC 3 10 21 0000_FFD3
WMDC 3 11 21 0000_FFD3
WMDC 3 12 21 0000_FFD3
WMDC 3 13 21 0000_FFD3
WMDC 3 14 21 0000_FFD3
WMDC 3 15 21 0000_FFD3
WMDC 3 16 21 0000_FFD3
WMDC 3 17 21 0000_FFD3
WMDC 3 18 21 0000_FFD3
WMDC 3 19 21 0000_FFD3
WMDC 3 20 21 0000_FFD3
WMDC 3 21 21 0000_FFD3
WMDC 3 22 21 0000_FFD3
WMDC 3 23 21 0000_FFD3
WMDC 3 24 21 0000_FFD3
WMDC 3 25 21 0000_FFD3
WMDC 3 26 21 0000_FFD3
WMDC 3 27 21 0000_FFD3
WMDC 3 28 21 0000_FFD3
WMDC 3 29 21 0000_FFD3
WMDC 3 30 21 0000_FFD3
WMDC 3 31 21 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 22 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0500 W
COMM
WMDC 3 0 22 0000_FE5D
WMDC 3 1 22 0000_FD99
WMDC 3 2 22 0000_FCD2
WMDC 3 3 22 0000_D1A8
WMDC 3 4 22 0000_D035
WMDC 3 5 22 0000_CEBC
WMDC 3 6 22 0000_CD3D
WMDC 3 7 22 0000_CBB9
WMDC 3 8 22 0000_CA2F
WMDC 3 9 22 0000_D1A8
WMDC 3 10 22 0000_D035
WMDC 3 11 22 0000_CEBC
WMDC 3 12 22 0000_CD3D
WMDC 3 13 22 0000_CBB9
WMDC 3 14 22 0000_CA2F
WMDC 3 15 22 0000_D1A8
WMDC 3 16 22 0000_D035
WMDC 3 17 22 0000_CEBC
WMDC 3 18 22 0000_CD3D
WMDC 3 19 22 0000_CBB9
WMDC 3 20 22 0000_CA2F
WMDC 3 21 22 0000_D1A8
WMDC 3 22 22 0000_D035
WMDC 3 23 22 0000_CEBC
WMDC 3 24 22 0000_CD3D
WMDC 3 25 22 0000_CBB9
WMDC 3 26 22 0000_CA2F
WMDC 3 27 22 0000_D1A8
WMDC 3 28 22 0000_D035
WMDC 3 29 22 0000_CEBC
WMDC 3 30 22 0000_CD3D
WMDC 3 31 22 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 21 in open loop mode and pixel 22 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(21)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(22)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(22)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(22)-0000 W
WCMD R-C3_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(22)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(22)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(22)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(22)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(22)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(22)-0002 W
WCMD R-C3_DELOCK_COUNTERS(22)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(22)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 22 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 22 0000_FFA4
WMDC 3 1 22 0000_FFA4
WMDC 3 2 22 0000_FFA4
WMDC 3 3 22 0000_FFA4
WMDC 3 4 22 0000_FFA4
WMDC 3 5 22 0000_FFA4
WMDC 3 6 22 0000_FFA4
WMDC 3 7 22 0000_FFA4
WMDC 3 8 22 0000_FFA4
WMDC 3 9 22 0000_FFA4
WMDC 3 10 22 0000_FFA4
WMDC 3 11 22 0000_FFA4
WMDC 3 12 22 0000_FFA4
WMDC 3 13 22 0000_FFA4
WMDC 3 14 22 0000_FFA4
WMDC 3 15 22 0000_FFA4
WMDC 3 16 22 0000_FFA4
WMDC 3 17 22 0000_FFA4
WMDC 3 18 22 0000_FFA4
WMDC 3 19 22 0000_FFA4
WMDC 3 20 22 0000_FFA4
WMDC 3 21 22 0000_FFA4
WMDC 3 22 22 0000_FFA4
WMDC 3 23 22 0000_FFA4
WMDC 3 24 22 0000_FFA4
WMDC 3 25 22 0000_FFA4
WMDC 3 26 22 0000_FFA4
WMDC 3 27 22 0000_FFA4
WMDC 3 28 22 0000_FFA4
WMDC 3 29 22 0000_FFA4
WMDC 3 30 22 0000_FFA4
WMDC 3 31 22 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 23 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 3 0 23 0000_FDC4
WMDC 3 1 23 0000_FC1A
WMDC 3 2 23 0000_FA6A
WMDC 3 3 23 0000_F8B3
WMDC 3 4 23 0000_F6F5
WMDC 3 5 23 0000_F530
WMDC 3 6 23 0000_F365
WMDC 3 7 23 0000_F192
WMDC 3 8 23 0000_EFB9
WMDC 3 9 23 0000_EDD8
WMDC 3 10 23 0000_EBF0
WMDC 3 11 23 0000_EA00
WMDC 3 12 23 0000_E809
WMDC 3 13 23 0000_E60A
WMDC 3 14 23 0000_F310
WMDC 3 15 23 0000_F13C
WMDC 3 16 23 0000_EF61
WMDC 3 17 23 0000_ED7F
WMDC 3 18 23 0000_EB95
WMDC 3 19 23 0000_E9A4
WMDC 3 20 23 0000_E7AC
WMDC 3 21 23 0000_E5AB
WMDC 3 22 23 0000_F310
WMDC 3 23 23 0000_F13C
WMDC 3 24 23 0000_EF61
WMDC 3 25 23 0000_ED7F
WMDC 3 26 23 0000_EB95
WMDC 3 27 23 0000_E9A4
WMDC 3 28 23 0000_E7AC
WMDC 3 29 23 0000_E5AB
WMDC 3 30 23 0000_F310
WMDC 3 31 23 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 22 in open loop mode and pixel 23 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(22)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(23)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(23)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(23)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(23)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(23)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(23)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(23)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(23)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(23)-0002 W
WCMD R-C3_DELOCK_COUNTERS(23)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(23)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 23 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 23 0000_FF8C
WMDC 3 1 23 0000_FF8C
WMDC 3 2 23 0000_FF8C
WMDC 3 3 23 0000_FF8C
WMDC 3 4 23 0000_FF8C
WMDC 3 5 23 0000_FF8C
WMDC 3 6 23 0000_FF8C
WMDC 3 7 23 0000_FF8C
WMDC 3 8 23 0000_FF8C
WMDC 3 9 23 0000_FF8C
WMDC 3 10 23 0000_FF8C
WMDC 3 11 23 0000_FF8C
WMDC 3 12 23 0000_FF8C
WMDC 3 13 23 0000_FF8C
WMDC 3 14 23 0000_FF8C
WMDC 3 15 23 0000_FF8C
WMDC 3 16 23 0000_FF8C
WMDC 3 17 23 0000_FF8C
WMDC 3 18 23 0000_FF8C
WMDC 3 19 23 0000_FF8C
WMDC 3 20 23 0000_FF8C
WMDC 3 21 23 0000_FF8C
WMDC 3 22 23 0000_FF8C
WMDC 3 23 23 0000_FF8C
WMDC 3 24 23 0000_FF8C
WMDC 3 25 23 0000_FF8C
WMDC 3 26 23 0000_FF8C
WMDC 3 27 23 0000_FF8C
WMDC 3 28 23 0000_FF8C
WMDC 3 29 23 0000_FF8C
WMDC 3 30 23 0000_FF8C
WMDC 3 31 23 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 24 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 24 0000_01F6
WMDC 3 1 24 0000_01FE
WMDC 3 2 24 0000_0205
WMDC 3 3 24 0000_7FFF
WMDC 3 4 24 0000_7FFF
WMDC 3 5 24 0000_7FFF
WMDC 3 6 24 0000_7FFF
WMDC 3 7 24 0000_7FFF
WMDC 3 8 24 0000_7FFF
WMDC 3 9 24 0000_7FFF
WMDC 3 10 24 0000_7FFF
WMDC 3 11 24 0000_7FFF
WMDC 3 12 24 0000_7FFF
WMDC 3 13 24 0000_7FFF
WMDC 3 14 24 0000_7FFF
WMDC 3 15 24 0000_7FFF
WMDC 3 16 24 0000_7FFF
WMDC 3 17 24 0000_7FFF
WMDC 3 18 24 0000_7FFF
WMDC 3 19 24 0000_7FFF
WMDC 3 20 24 0000_7FFF
WMDC 3 21 24 0000_7FFF
WMDC 3 22 24 0000_7FFF
WMDC 3 23 24 0000_7FFF
WMDC 3 24 24 0000_7FFF
WMDC 3 25 24 0000_7FFF
WMDC 3 26 24 0000_7FFF
WMDC 3 27 24 0000_7FFF
WMDC 3 28 24 0000_7FFF
WMDC 3 29 24 0000_7FFF
WMDC 3 30 24 0000_7FFF
WMDC 3 31 24 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 31 in open loop mode and pixel 24 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(23)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(24)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(24)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(24)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(24)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(24)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(24)-0001 W
WCMD R-C3_DELOCK_COUNTERS(24)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(24)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 24 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 24 0000_007D
WMDC 3 1 24 0000_007D
WMDC 3 2 24 0000_007D
WMDC 3 3 24 0000_007D
WMDC 3 4 24 0000_007D
WMDC 3 5 24 0000_007D
WMDC 3 6 24 0000_007D
WMDC 3 7 24 0000_007D
WMDC 3 8 24 0000_007D
WMDC 3 9 24 0000_007D
WMDC 3 10 24 0000_007D
WMDC 3 11 24 0000_007D
WMDC 3 12 24 0000_007D
WMDC 3 13 24 0000_007D
WMDC 3 14 24 0000_007D
WMDC 3 15 24 0000_007D
WMDC 3 16 24 0000_007D
WMDC 3 17 24 0000_007D
WMDC 3 18 24 0000_007D
WMDC 3 19 24 0000_007D
WMDC 3 20 24 0000_007D
WMDC 3 21 24 0000_007D
WMDC 3 22 24 0000_007D
WMDC 3 23 24 0000_007D
WMDC 3 24 24 0000_007D
WMDC 3 25 24 0000_007D
WMDC 3 26 24 0000_007D
WMDC 3 27 24 0000_007D
WMDC 3 28 24 0000_007D
WMDC 3 29 24 0000_007D
WMDC 3 30 24 0000_007D
WMDC 3 31 24 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 25 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 25 0000_FB97
WMDC 3 1 25 0000_F992
WMDC 3 2 25 0000_F785
WMDC 3 3 25 0000_8000
WMDC 3 4 25 0000_8000
WMDC 3 5 25 0000_8000
WMDC 3 6 25 0000_8000
WMDC 3 7 25 0000_8000
WMDC 3 8 25 0000_8000
WMDC 3 9 25 0000_8000
WMDC 3 10 25 0000_8000
WMDC 3 11 25 0000_8000
WMDC 3 12 25 0000_8000
WMDC 3 13 25 0000_8000
WMDC 3 14 25 0000_8000
WMDC 3 15 25 0000_8000
WMDC 3 16 25 0000_8000
WMDC 3 17 25 0000_8000
WMDC 3 18 25 0000_8000
WMDC 3 19 25 0000_8000
WMDC 3 20 25 0000_8000
WMDC 3 21 25 0000_8000
WMDC 3 22 25 0000_8000
WMDC 3 23 25 0000_8000
WMDC 3 24 25 0000_8000
WMDC 3 25 25 0000_8000
WMDC 3 26 25 0000_8000
WMDC 3 27 25 0000_8000
WMDC 3 28 25 0000_8000
WMDC 3 29 25 0000_8000
WMDC 3 30 25 0000_8000
WMDC 3 31 25 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 24 in open loop mode and pixel 25 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(24)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(25)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(25)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(25)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(25)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(25)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(25)-0001 W
WCMD R-C3_DELOCK_COUNTERS(25)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(25)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 25 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 25 0000_FF06
WMDC 3 1 25 0000_FF06
WMDC 3 2 25 0000_FF06
WMDC 3 3 25 0000_FF06
WMDC 3 4 25 0000_FF06
WMDC 3 5 25 0000_FF06
WMDC 3 6 25 0000_FF06
WMDC 3 7 25 0000_FF06
WMDC 3 8 25 0000_FF06
WMDC 3 9 25 0000_FF06
WMDC 3 10 25 0000_FF06
WMDC 3 11 25 0000_FF06
WMDC 3 12 25 0000_FF06
WMDC 3 13 25 0000_FF06
WMDC 3 14 25 0000_FF06
WMDC 3 15 25 0000_FF06
WMDC 3 16 25 0000_FF06
WMDC 3 17 25 0000_FF06
WMDC 3 18 25 0000_FF06
WMDC 3 19 25 0000_FF06
WMDC 3 20 25 0000_FF06
WMDC 3 21 25 0000_FF06
WMDC 3 22 25 0000_FF06
WMDC 3 23 25 0000_FF06
WMDC 3 24 25 0000_FF06
WMDC 3 25 25 0000_FF06
WMDC 3 26 25 0000_FF06
WMDC 3 27 25 0000_FF06
WMDC 3 28 25 0000_FF06
WMDC 3 29 25 0000_FF06
WMDC 3 30 25 0000_FF06
WMDC 3 31 25 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 26 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 26 0000_01F6
WMDC 3 1 26 0000_01FE
WMDC 3 2 26 0000_0205
WMDC 3 3 26 0000_7FFF
WMDC 3 4 26 0000_7FFF
WMDC 3 5 26 0000_7FFF
WMDC 3 6 26 0000_7FFF
WMDC 3 7 26 0000_7FFF
WMDC 3 8 26 0000_7FFF
WMDC 3 9 26 0000_7FFF
WMDC 3 10 26 0000_7FFF
WMDC 3 11 26 0000_7FFF
WMDC 3 12 26 0000_7FFF
WMDC 3 13 26 0000_7FFF
WMDC 3 14 26 0000_7FFF
WMDC 3 15 26 0000_7FFF
WMDC 3 16 26 0000_7FFF
WMDC 3 17 26 0000_7FFF
WMDC 3 18 26 0000_7FFF
WMDC 3 19 26 0000_7FFF
WMDC 3 20 26 0000_7FFF
WMDC 3 21 26 0000_7FFF
WMDC 3 22 26 0000_7FFF
WMDC 3 23 26 0000_7FFF
WMDC 3 24 26 0000_7FFF
WMDC 3 25 26 0000_7FFF
WMDC 3 26 26 0000_7FFF
WMDC 3 27 26 0000_7FFF
WMDC 3 28 26 0000_7FFF
WMDC 3 29 26 0000_7FFF
WMDC 3 30 26 0000_7FFF
WMDC 3 31 26 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 25 in open loop mode and pixel 26 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(25)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(26)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(26)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(26)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(26)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(26)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(26)-0001 W
WCMD R-C3_DELOCK_COUNTERS(26)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(26)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 26 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 26 0000_007D
WMDC 3 1 26 0000_007D
WMDC 3 2 26 0000_007D
WMDC 3 3 26 0000_007D
WMDC 3 4 26 0000_007D
WMDC 3 5 26 0000_007D
WMDC 3 6 26 0000_007D
WMDC 3 7 26 0000_007D
WMDC 3 8 26 0000_007D
WMDC 3 9 26 0000_007D
WMDC 3 10 26 0000_007D
WMDC 3 11 26 0000_007D
WMDC 3 12 26 0000_007D
WMDC 3 13 26 0000_007D
WMDC 3 14 26 0000_007D
WMDC 3 15 26 0000_007D
WMDC 3 16 26 0000_007D
WMDC 3 17 26 0000_007D
WMDC 3 18 26 0000_007D
WMDC 3 19 26 0000_007D
WMDC 3 20 26 0000_007D
WMDC 3 21 26 0000_007D
WMDC 3 22 26 0000_007D
WMDC 3 23 26 0000_007D
WMDC 3 24 26 0000_007D
WMDC 3 25 26 0000_007D
WMDC 3 26 26 0000_007D
WMDC 3 27 26 0000_007D
WMDC 3 28 26 0000_007D
WMDC 3 29 26 0000_007D
WMDC 3 30 26 0000_007D
WMDC 3 31 26 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 27 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 27 0000_FB97
WMDC 3 1 27 0000_F992
WMDC 3 2 27 0000_F785
WMDC 3 3 27 0000_8000
WMDC 3 4 27 0000_8000
WMDC 3 5 27 0000_8000
WMDC 3 6 27 0000_8000
WMDC 3 7 27 0000_8000
WMDC 3 8 27 0000_8000
WMDC 3 9 27 0000_8000
WMDC 3 10 27 0000_8000
WMDC 3 11 27 0000_8000
WMDC 3 12 27 0000_8000
WMDC 3 13 27 0000_8000
WMDC 3 14 27 0000_8000
WMDC 3 15 27 0000_8000
WMDC 3 16 27 0000_8000
WMDC 3 17 27 0000_8000
WMDC 3 18 27 0000_8000
WMDC 3 19 27 0000_8000
WMDC 3 20 27 0000_8000
WMDC 3 21 27 0000_8000
WMDC 3 22 27 0000_8000
WMDC 3 23 27 0000_8000
WMDC 3 24 27 0000_8000
WMDC 3 25 27 0000_8000
WMDC 3 26 27 0000_8000
WMDC 3 27 27 0000_8000
WMDC 3 28 27 0000_8000
WMDC 3 29 27 0000_8000
WMDC 3 30 27 0000_8000
WMDC 3 31 27 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 26 in open loop mode and pixel 27 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(26)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(27)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(27)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(27)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(27)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(27)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(27)-0001 W
WCMD R-C3_DELOCK_COUNTERS(27)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(27)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 27 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 27 0000_FF06
WMDC 3 1 27 0000_FF06
WMDC 3 2 27 0000_FF06
WMDC 3 3 27 0000_FF06
WMDC 3 4 27 0000_FF06
WMDC 3 5 27 0000_FF06
WMDC 3 6 27 0000_FF06
WMDC 3 7 27 0000_FF06
WMDC 3 8 27 0000_FF06
WMDC 3 9 27 0000_FF06
WMDC 3 10 27 0000_FF06
WMDC 3 11 27 0000_FF06
WMDC 3 12 27 0000_FF06
WMDC 3 13 27 0000_FF06
WMDC 3 14 27 0000_FF06
WMDC 3 15 27 0000_FF06
WMDC 3 16 27 0000_FF06
WMDC 3 17 27 0000_FF06
WMDC 3 18 27 0000_FF06
WMDC 3 19 27 0000_FF06
WMDC 3 20 27 0000_FF06
WMDC 3 21 27 0000_FF06
WMDC 3 22 27 0000_FF06
WMDC 3 23 27 0000_FF06
WMDC 3 24 27 0000_FF06
WMDC 3 25 27 0000_FF06
WMDC 3 26 27 0000_FF06
WMDC 3 27 27 0000_FF06
WMDC 3 28 27 0000_FF06
WMDC 3 29 27 0000_FF06
WMDC 3 30 27 0000_FF06
WMDC 3 31 27 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 28 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 28 0000_FCD1
WMDC 3 1 28 0000_FBCA
WMDC 3 2 28 0000_FAC0
WMDC 3 3 28 0000_8000
WMDC 3 4 28 0000_8000
WMDC 3 5 28 0000_8000
WMDC 3 6 28 0000_8000
WMDC 3 7 28 0000_8000
WMDC 3 8 28 0000_8000
WMDC 3 9 28 0000_8000
WMDC 3 10 28 0000_8000
WMDC 3 11 28 0000_8000
WMDC 3 12 28 0000_8000
WMDC 3 13 28 0000_8000
WMDC 3 14 28 0000_8000
WMDC 3 15 28 0000_8000
WMDC 3 16 28 0000_8000
WMDC 3 17 28 0000_8000
WMDC 3 18 28 0000_8000
WMDC 3 19 28 0000_8000
WMDC 3 20 28 0000_8000
WMDC 3 21 28 0000_8000
WMDC 3 22 28 0000_8000
WMDC 3 23 28 0000_8000
WMDC 3 24 28 0000_8000
WMDC 3 25 28 0000_8000
WMDC 3 26 28 0000_8000
WMDC 3 27 28 0000_8000
WMDC 3 28 28 0000_8000
WMDC 3 29 28 0000_8000
WMDC 3 30 28 0000_8000
WMDC 3 31 28 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 27 in open loop mode and pixel 28 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(27)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(28)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(28)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(28)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(28)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(28)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(28)-0001 W
WCMD R-C3_DELOCK_COUNTERS(28)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(28)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 28 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 28 0000_FF45
WMDC 3 1 28 0000_FF45
WMDC 3 2 28 0000_FF45
WMDC 3 3 28 0000_FF45
WMDC 3 4 28 0000_FF45
WMDC 3 5 28 0000_FF45
WMDC 3 6 28 0000_FF45
WMDC 3 7 28 0000_FF45
WMDC 3 8 28 0000_FF45
WMDC 3 9 28 0000_FF45
WMDC 3 10 28 0000_FF45
WMDC 3 11 28 0000_FF45
WMDC 3 12 28 0000_FF45
WMDC 3 13 28 0000_FF45
WMDC 3 14 28 0000_FF45
WMDC 3 15 28 0000_FF45
WMDC 3 16 28 0000_FF45
WMDC 3 17 28 0000_FF45
WMDC 3 18 28 0000_FF45
WMDC 3 19 28 0000_FF45
WMDC 3 20 28 0000_FF45
WMDC 3 21 28 0000_FF45
WMDC 3 22 28 0000_FF45
WMDC 3 23 28 0000_FF45
WMDC 3 24 28 0000_FF45
WMDC 3 25 28 0000_FF45
WMDC 3 26 28 0000_FF45
WMDC 3 27 28 0000_FF45
WMDC 3 28 28 0000_FF45
WMDC 3 29 28 0000_FF45
WMDC 3 30 28 0000_FF45
WMDC 3 31 28 0000_FF45
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 29 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 2 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0200 W
COMM
WMDC 3 0 29 0000_FEFD
WMDC 3 1 29 0000_FDC1
WMDC 3 2 29 0000_FC80
WMDC 3 3 29 0000_21A3
WMDC 3 4 29 0000_20EE
WMDC 3 5 29 0000_2036
WMDC 3 6 29 0000_1F7C
WMDC 3 7 29 0000_1EBE
WMDC 3 8 29 0000_21A3
WMDC 3 9 29 0000_20EE
WMDC 3 10 29 0000_2036
WMDC 3 11 29 0000_1F7C
WMDC 3 12 29 0000_1EBE
WMDC 3 13 29 0000_21A3
WMDC 3 14 29 0000_20EE
WMDC 3 15 29 0000_2036
WMDC 3 16 29 0000_1F7C
WMDC 3 17 29 0000_1EBE
WMDC 3 18 29 0000_21A3
WMDC 3 19 29 0000_20EE
WMDC 3 20 29 0000_2036
WMDC 3 21 29 0000_1F7C
WMDC 3 22 29 0000_1EBE
WMDC 3 23 29 0000_21A3
WMDC 3 24 29 0000_20EE
WMDC 3 25 29 0000_2036
WMDC 3 26 29 0000_1F7C
WMDC 3 27 29 0000_1EBE
WMDC 3 28 29 0000_21A3
WMDC 3 29 29 0000_20EE
WMDC 3 30 29 0000_2036
WMDC 3 31 29 0000_1F7C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 28 in open loop mode and pixel 29 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(28)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(29)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(29)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(29)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(29)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(29)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(29)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(29)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(29)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(29)-0002 W
WCMD R-C3_DELOCK_COUNTERS(29)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(29)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 29 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 29 0000_FFD3
WMDC 3 1 29 0000_FFD3
WMDC 3 2 29 0000_FFD3
WMDC 3 3 29 0000_FFD3
WMDC 3 4 29 0000_FFD3
WMDC 3 5 29 0000_FFD3
WMDC 3 6 29 0000_FFD3
WMDC 3 7 29 0000_FFD3
WMDC 3 8 29 0000_FFD3
WMDC 3 9 29 0000_FFD3
WMDC 3 10 29 0000_FFD3
WMDC 3 11 29 0000_FFD3
WMDC 3 12 29 0000_FFD3
WMDC 3 13 29 0000_FFD3
WMDC 3 14 29 0000_FFD3
WMDC 3 15 29 0000_FFD3
WMDC 3 16 29 0000_FFD3
WMDC 3 17 29 0000_FFD3
WMDC 3 18 29 0000_FFD3
WMDC 3 19 29 0000_FFD3
WMDC 3 20 29 0000_FFD3
WMDC 3 21 29 0000_FFD3
WMDC 3 22 29 0000_FFD3
WMDC 3 23 29 0000_FFD3
WMDC 3 24 29 0000_FFD3
WMDC 3 25 29 0000_FFD3
WMDC 3 26 29 0000_FFD3
WMDC 3 27 29 0000_FFD3
WMDC 3 28 29 0000_FFD3
WMDC 3 29 29 0000_FFD3
WMDC 3 30 29 0000_FFD3
WMDC 3 31 29 0000_FFD3
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 30 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 3 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0500 W
COMM
WMDC 3 0 30 0000_FE5D
WMDC 3 1 30 0000_FD99
WMDC 3 2 30 0000_FCD2
WMDC 3 3 30 0000_D1A8
WMDC 3 4 30 0000_D035
WMDC 3 5 30 0000_CEBC
WMDC 3 6 30 0000_CD3D
WMDC 3 7 30 0000_CBB9
WMDC 3 8 30 0000_CA2F
WMDC 3 9 30 0000_D1A8
WMDC 3 10 30 0000_D035
WMDC 3 11 30 0000_CEBC
WMDC 3 12 30 0000_CD3D
WMDC 3 13 30 0000_CBB9
WMDC 3 14 30 0000_CA2F
WMDC 3 15 30 0000_D1A8
WMDC 3 16 30 0000_D035
WMDC 3 17 30 0000_CEBC
WMDC 3 18 30 0000_CD3D
WMDC 3 19 30 0000_CBB9
WMDC 3 20 30 0000_CA2F
WMDC 3 21 30 0000_D1A8
WMDC 3 22 30 0000_D035
WMDC 3 23 30 0000_CEBC
WMDC 3 24 30 0000_CD3D
WMDC 3 25 30 0000_CBB9
WMDC 3 26 30 0000_CA2F
WMDC 3 27 30 0000_D1A8
WMDC 3 28 30 0000_D035
WMDC 3 29 30 0000_CEBC
WMDC 3 30 30 0000_CD3D
WMDC 3 31 30 0000_CBB9
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 29 in open loop mode and pixel 30 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(29)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(30)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(30)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(30)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(30)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(30)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(30)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(30)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(30)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(30)-0002 W
WCMD R-C3_DELOCK_COUNTERS(30)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(30)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 30 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 30 0000_FFA4
WMDC 3 1 30 0000_FFA4
WMDC 3 2 30 0000_FFA4
WMDC 3 3 30 0000_FFA4
WMDC 3 4 30 0000_FFA4
WMDC 3 5 30 0000_FFA4
WMDC 3 6 30 0000_FFA4
WMDC 3 7 30 0000_FFA4
WMDC 3 8 30 0000_FFA4
WMDC 3 9 30 0000_FFA4
WMDC 3 10 30 0000_FFA4
WMDC 3 11 30 0000_FFA4
WMDC 3 12 30 0000_FFA4
WMDC 3 13 30 0000_FFA4
WMDC 3 14 30 0000_FFA4
WMDC 3 15 30 0000_FFA4
WMDC 3 16 30 0000_FFA4
WMDC 3 17 30 0000_FFA4
WMDC 3 18 30 0000_FFA4
WMDC 3 19 30 0000_FFA4
WMDC 3 20 30 0000_FFA4
WMDC 3 21 30 0000_FFA4
WMDC 3 22 30 0000_FFA4
WMDC 3 23 30 0000_FFA4
WMDC 3 24 30 0000_FFA4
WMDC 3 25 30 0000_FFA4
WMDC 3 26 30 0000_FFA4
WMDC 3 27 30 0000_FFA4
WMDC 3 28 30 0000_FFA4
WMDC 3 29 30 0000_FFA4
WMDC 3 30 30 0000_FFA4
WMDC 3 31 30 0000_FFA4
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 31 data and its science data expected:
COMM    Threshold exceed detected after 11 frames, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    Periodic Relock: threshold exceed detected after 5 frames, and relock activated after 3 (C0_RELOCK_DELAY) frames
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-0A00 W
COMM
WMDC 3 0 31 0000_FDC4
WMDC 3 1 31 0000_FC1A
WMDC 3 2 31 0000_FA6A
WMDC 3 3 31 0000_F8B3
WMDC 3 4 31 0000_F6F5
WMDC 3 5 31 0000_F530
WMDC 3 6 31 0000_F365
WMDC 3 7 31 0000_F192
WMDC 3 8 31 0000_EFB9
WMDC 3 9 31 0000_EDD8
WMDC 3 10 31 0000_EBF0
WMDC 3 11 31 0000_EA00
WMDC 3 12 31 0000_E809
WMDC 3 13 31 0000_E60A
WMDC 3 14 31 0000_F310
WMDC 3 15 31 0000_F13C
WMDC 3 16 31 0000_EF61
WMDC 3 17 31 0000_ED7F
WMDC 3 18 31 0000_EB95
WMDC 3 19 31 0000_E9A4
WMDC 3 20 31 0000_E7AC
WMDC 3 21 31 0000_E5AB
WMDC 3 22 31 0000_F310
WMDC 3 23 31 0000_F13C
WMDC 3 24 31 0000_EF61
WMDC 3 25 31 0000_ED7F
WMDC 3 26 31 0000_EB95
WMDC 3 27 31 0000_E9A4
WMDC 3 28 31 0000_E7AC
WMDC 3 29 31 0000_E5AB
WMDC 3 30 31 0000_F310
WMDC 3 31 31 0000_F13C
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 30 in open loop mode and pixel 31 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(30)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(31)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(31)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(31)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(31)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(31)-XXXX W
WCMD R-Status-XXXX W
WCMD R-C3_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(31)-0001 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(31)-0002 W
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(31)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(31)-0002 W
WCMD R-C3_DELOCK_COUNTERS(31)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(31)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 31 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 31 0000_FF8C
WMDC 3 1 31 0000_FF8C
WMDC 3 2 31 0000_FF8C
WMDC 3 3 31 0000_FF8C
WMDC 3 4 31 0000_FF8C
WMDC 3 5 31 0000_FF8C
WMDC 3 6 31 0000_FF8C
WMDC 3 7 31 0000_FF8C
WMDC 3 8 31 0000_FF8C
WMDC 3 9 31 0000_FF8C
WMDC 3 10 31 0000_FF8C
WMDC 3 11 31 0000_FF8C
WMDC 3 12 31 0000_FF8C
WMDC 3 13 31 0000_FF8C
WMDC 3 14 31 0000_FF8C
WMDC 3 15 31 0000_FF8C
WMDC 3 16 31 0000_FF8C
WMDC 3 17 31 0000_FF8C
WMDC 3 18 31 0000_FF8C
WMDC 3 19 31 0000_FF8C
WMDC 3 20 31 0000_FF8C
WMDC 3 21 31 0000_FF8C
WMDC 3 22 31 0000_FF8C
WMDC 3 23 31 0000_FF8C
WMDC 3 24 31 0000_FF8C
WMDC 3 25 31 0000_FF8C
WMDC 3 26 31 0000_FF8C
WMDC 3 27 31 0000_FF8C
WMDC 3 28 31 0000_FF8C
WMDC 3 29 31 0000_FF8C
WMDC 3 30 31 0000_FF8C
WMDC 3 31 31 0000_FF8C
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 32 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 32 0000_01F6
WMDC 3 1 32 0000_01FE
WMDC 3 2 32 0000_0205
WMDC 3 3 32 0000_7FFF
WMDC 3 4 32 0000_7FFF
WMDC 3 5 32 0000_7FFF
WMDC 3 6 32 0000_7FFF
WMDC 3 7 32 0000_7FFF
WMDC 3 8 32 0000_7FFF
WMDC 3 9 32 0000_7FFF
WMDC 3 10 32 0000_7FFF
WMDC 3 11 32 0000_7FFF
WMDC 3 12 32 0000_7FFF
WMDC 3 13 32 0000_7FFF
WMDC 3 14 32 0000_7FFF
WMDC 3 15 32 0000_7FFF
WMDC 3 16 32 0000_7FFF
WMDC 3 17 32 0000_7FFF
WMDC 3 18 32 0000_7FFF
WMDC 3 19 32 0000_7FFF
WMDC 3 20 32 0000_7FFF
WMDC 3 21 32 0000_7FFF
WMDC 3 22 32 0000_7FFF
WMDC 3 23 32 0000_7FFF
WMDC 3 24 32 0000_7FFF
WMDC 3 25 32 0000_7FFF
WMDC 3 26 32 0000_7FFF
WMDC 3 27 32 0000_7FFF
WMDC 3 28 32 0000_7FFF
WMDC 3 29 32 0000_7FFF
WMDC 3 30 32 0000_7FFF
WMDC 3 31 32 0000_7FFF
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 31 in open loop mode and pixel 32 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(31)-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(32)-0001 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(32)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(32)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(32)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(32)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(32)-0001 W
WCMD R-C3_DELOCK_COUNTERS(32)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(32)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 32 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 32 0000_007D
WMDC 3 1 32 0000_007D
WMDC 3 2 32 0000_007D
WMDC 3 3 32 0000_007D
WMDC 3 4 32 0000_007D
WMDC 3 5 32 0000_007D
WMDC 3 6 32 0000_007D
WMDC 3 7 32 0000_007D
WMDC 3 8 32 0000_007D
WMDC 3 9 32 0000_007D
WMDC 3 10 32 0000_007D
WMDC 3 11 32 0000_007D
WMDC 3 12 32 0000_007D
WMDC 3 13 32 0000_007D
WMDC 3 14 32 0000_007D
WMDC 3 15 32 0000_007D
WMDC 3 16 32 0000_007D
WMDC 3 17 32 0000_007D
WMDC 3 18 32 0000_007D
WMDC 3 19 32 0000_007D
WMDC 3 20 32 0000_007D
WMDC 3 21 32 0000_007D
WMDC 3 22 32 0000_007D
WMDC 3 23 32 0000_007D
WMDC 3 24 32 0000_007D
WMDC 3 25 32 0000_007D
WMDC 3 26 32 0000_007D
WMDC 3 27 32 0000_007D
WMDC 3 28 32 0000_007D
WMDC 3 29 32 0000_007D
WMDC 3 30 32 0000_007D
WMDC 3 31 32 0000_007D
COMM
COMM ==============================================================================================
COMM   Configure the relock threshold adapted to pixel 33 data and its science data expected:
COMM    Threshold exceed as soon as the first frame receipt, relock activated after 3 (C0_RELOCK_DELAY) frames
COMM    No more relock to detect because extrem positive value directly reaches and applied to ADC input
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_RELOCK_THRESHOLD-3062 W
COMM
WMDC 3 0 33 0000_FB97
WMDC 3 1 33 0000_F992
WMDC 3 2 33 0000_F785
WMDC 3 3 33 0000_8000
WMDC 3 4 33 0000_8000
WMDC 3 5 33 0000_8000
WMDC 3 6 33 0000_8000
WMDC 3 7 33 0000_8000
WMDC 3 8 33 0000_8000
WMDC 3 9 33 0000_8000
WMDC 3 10 33 0000_8000
WMDC 3 11 33 0000_8000
WMDC 3 12 33 0000_8000
WMDC 3 13 33 0000_8000
WMDC 3 14 33 0000_8000
WMDC 3 15 33 0000_8000
WMDC 3 16 33 0000_8000
WMDC 3 17 33 0000_8000
WMDC 3 18 33 0000_8000
WMDC 3 19 33 0000_8000
WMDC 3 20 33 0000_8000
WMDC 3 21 33 0000_8000
WMDC 3 22 33 0000_8000
WMDC 3 23 33 0000_8000
WMDC 3 24 33 0000_8000
WMDC 3 25 33 0000_8000
WMDC 3 26 33 0000_8000
WMDC 3 27 33 0000_8000
WMDC 3 28 33 0000_8000
WMDC 3 29 33 0000_8000
WMDC 3 30 33 0000_8000
WMDC 3 31 33 0000_8000
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 32 in open loop mode and pixel 33 in close loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(32)-0000 W
COMM
COMM ==============================================================================================
COMM   Reset science frame counter
COMM ----------------------------------------------------------------------------------------------
WDIS frm_cnt_sc_rst 1
WAIT 20 ns
WDIS frm_cnt_sc_rst 0
COMM
COMM ==============================================================================================
COMM   Enable new feedback output modes and switch on data acquisition transfer in science mode
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WCMD W-C3_MUX_SQ_FB_MODE(33)-0001 W
WCMD W-DATA_ACQ_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WCMD R-C3_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is still deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
WCMD R-C3_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   No error
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(33)-0001 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
COMM
COMM ==============================================================================================
COMM   Switch off data acquisition transfer
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0000 W
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM
COMM ==============================================================================================
COMM   Check Delock registers value of tested current pixel and reinitialize its registers
COMM ----------------------------------------------------------------------------------------------
WCMD R-C3_DELOCK_COUNTERS(33)-XXXX W
WCMD R-DELOCK_FLAG-XXXX W
WCMD W-C3_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel content
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(33)-0001 W
WCMD R-C3_DELOCK_COUNTERS(33)-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is activated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0008 W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check no error return
COMM ----------------------------------------------------------------------------------------------
CCMD R-Status-FFFF W
WCMD R-DELOCK_FLAG-XXXX R
COMM
COMM ==============================================================================================
COMM   Check C0_DELOCK_COUNTERS of tested current pixel goes to zero
COMM ----------------------------------------------------------------------------------------------
CCMD R-C3_DELOCK_COUNTERS(33)-0000 W
WCMD R-Status-XXXX W
WCMD R-Status-XXXX R
COMM
COMM ==============================================================================================
COMM   Check DELOCK_FLAG is deactivated
COMM ----------------------------------------------------------------------------------------------
CCMD R-DELOCK_FLAG-0000 W
COMM
COMM ==============================================================================================
COMM   Writing science data expected for pixel 33 in open loop
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 33 0000_FF06
WMDC 3 1 33 0000_FF06
WMDC 3 2 33 0000_FF06
WMDC 3 3 33 0000_FF06
WMDC 3 4 33 0000_FF06
WMDC 3 5 33 0000_FF06
WMDC 3 6 33 0000_FF06
WMDC 3 7 33 0000_FF06
WMDC 3 8 33 0000_FF06
WMDC 3 9 33 0000_FF06
WMDC 3 10 33 0000_FF06
WMDC 3 11 33 0000_FF06
WMDC 3 12 33 0000_FF06
WMDC 3 13 33 0000_FF06
WMDC 3 14 33 0000_FF06
WMDC 3 15 33 0000_FF06
WMDC 3 16 33 0000_FF06
WMDC 3 17 33 0000_FF06
WMDC 3 18 33 0000_FF06
WMDC 3 19 33 0000_FF06
WMDC 3 20 33 0000_FF06
WMDC 3 21 33 0000_FF06
WMDC 3 22 33 0000_FF06
WMDC 3 23 33 0000_FF06
WMDC 3 24 33 0000_FF06
WMDC 3 25 33 0000_FF06
WMDC 3 26 33 0000_FF06
WMDC 3 27 33 0000_FF06
WMDC 3 28 33 0000_FF06
WMDC 3 29 33 0000_FF06
WMDC 3 30 33 0000_FF06
WMDC 3 31 33 0000_FF06
COMM
COMM ==============================================================================================
COMM   Configure feedback output pixel 33 in open loop mode
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_MUX_SQ_FB_MODE(33)-0000 W
COMM