

================================================================
== Vitis HLS Report for 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2'
================================================================
* Date:           Fri Dec  9 11:05:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      130|  10.000 ns|  0.650 us|    2|  130|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_136_1_VITIS_LOOP_139_2  |        0|      128|         3|          2|          2|  0 ~ 64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     342|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|     228|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     228|     419|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_153_p2       |         +|   0|  0|  78|          71|           1|
    |add_ln136_fu_165_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln139_fu_243_p2        |         +|   0|  0|  71|          64|           2|
    |add_ln143_fu_215_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln144_fu_232_p2        |         +|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_3_fu_171_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1027_fu_148_p2      |      icmp|   0|  0|  31|          71|          71|
    |or_ln144_fu_226_p2         |        or|   0|  0|  12|          12|           1|
    |select_ln1027_1_fu_176_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1027_fu_198_p3    |    select|   0|  0|  56|           1|          64|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 342|         318|         239|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |indvar_flatten_fu_78     |   9|          2|   71|        142|
    |out_st_blk_n             |   9|          2|    1|          2|
    |x_fu_74                  |   9|          2|    8|         16|
    |y_fu_70                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  77|         17|  148|        297|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln1027_3_reg_303        |   1|   0|    1|          0|
    |icmp_ln1027_reg_294          |   1|   0|    1|          0|
    |indvar_flatten_fu_78         |  71|   0|   71|          0|
    |trunc_ln143_reg_308          |   6|   0|    6|          0|
    |x_fu_74                      |   8|   0|    8|          0|
    |y_fu_70                      |  64|   0|   64|          0|
    |y_load_reg_298               |  64|   0|   64|          0|
    |zext_ln136_cast_reg_289      |   8|   0|   64|         56|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 228|   0|  284|         56|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2|  return value|
|out_st_din             |  out|   64|     ap_fifo|                                               out_st|       pointer|
|out_st_num_data_valid  |   in|    2|     ap_fifo|                                               out_st|       pointer|
|out_st_fifo_cap        |   in|    2|     ap_fifo|                                               out_st|       pointer|
|out_st_full_n          |   in|    1|     ap_fifo|                                               out_st|       pointer|
|out_st_write           |  out|    1|     ap_fifo|                                               out_st|       pointer|
|bound                  |   in|   71|     ap_none|                                                bound|        scalar|
|zext_ln136             |   in|    8|     ap_none|                                           zext_ln136|        scalar|
|O_address0             |  out|   12|   ap_memory|                                                    O|         array|
|O_ce0                  |  out|    1|   ap_memory|                                                    O|         array|
|O_q0                   |   in|   32|   ap_memory|                                                    O|         array|
|O_address1             |  out|   12|   ap_memory|                                                    O|         array|
|O_ce1                  |  out|    1|   ap_memory|                                                    O|         array|
|O_q1                   |   in|   32|   ap_memory|                                                    O|         array|
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln136_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln136"   --->   Operation 9 'read' 'zext_ln136_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bound_read = read i71 @_ssdm_op_Read.ap_auto.i71, i71 %bound"   --->   Operation 10 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln136_cast = zext i8 %zext_ln136_read"   --->   Operation 11 'zext' 'zext_ln136_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %O, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i71 0, i71 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %y"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i71 %indvar_flatten"   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.47ns)   --->   "%icmp_ln1027 = icmp_eq  i71 %indvar_flatten_load, i71 %bound_read"   --->   Operation 19 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.49ns)   --->   "%add_ln1027 = add i71 %indvar_flatten_load, i71 1"   --->   Operation 20 'add' 'add_ln1027' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc16, void %for.end17.loopexit.exitStub"   --->   Operation 21 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%y_load = load i64 %y"   --->   Operation 22 'load' 'y_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/fft.cpp:136]   --->   Operation 23 'load' 'x_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.90ns)   --->   "%add_ln136 = add i8 %x_load, i8 1" [src/fft.cpp:136]   --->   Operation 24 'add' 'add_ln136' <Predicate = (!icmp_ln1027)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.48ns)   --->   "%icmp_ln1027_3 = icmp_ult  i64 %y_load, i64 %zext_ln136_cast"   --->   Operation 25 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.44ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_3, i8 %x_load, i8 %add_ln136"   --->   Operation 26 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i8 %select_ln1027_1" [src/fft.cpp:143]   --->   Operation 27 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln139 = store i71 %add_ln1027, i71 %indvar_flatten" [src/fft.cpp:139]   --->   Operation 28 'store' 'store_ln139' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln139 = store i8 %select_ln1027_1, i8 %x" [src/fft.cpp:139]   --->   Operation 29 'store' 'store_ln139' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 30 [1/1] (0.49ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_3, i64 %y_load, i64 0"   --->   Operation 30 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i64 %select_ln1027"   --->   Operation 31 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln143, i6 0" [src/fft.cpp:143]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.96ns)   --->   "%add_ln143 = add i12 %tmp_2, i12 %trunc_ln1027" [src/fft.cpp:143]   --->   Operation 33 'add' 'add_ln143' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i12 %add_ln143" [src/fft.cpp:143]   --->   Operation 34 'zext' 'zext_ln143' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%O_addr = getelementptr i32 %O, i64 0, i64 %zext_ln143" [src/fft.cpp:143]   --->   Operation 35 'getelementptr' 'O_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.35ns)   --->   "%O_load = load i12 %O_addr" [src/fft.cpp:143]   --->   Operation 36 'load' 'O_load' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln144)   --->   "%or_ln144 = or i12 %trunc_ln1027, i12 1" [src/fft.cpp:144]   --->   Operation 37 'or' 'or_ln144' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln144 = add i12 %tmp_2, i12 %or_ln144" [src/fft.cpp:144]   --->   Operation 38 'add' 'add_ln144' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i12 %add_ln144" [src/fft.cpp:144]   --->   Operation 39 'zext' 'zext_ln144' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%O_addr_1 = getelementptr i32 %O, i64 0, i64 %zext_ln144" [src/fft.cpp:144]   --->   Operation 40 'getelementptr' 'O_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.35ns)   --->   "%O_load_1 = load i12 %O_addr_1" [src/fft.cpp:144]   --->   Operation 41 'load' 'O_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 42 [1/1] (1.47ns)   --->   "%add_ln139 = add i64 %select_ln1027, i64 2" [src/fft.cpp:139]   --->   Operation 42 'add' 'add_ln139' <Predicate = (!icmp_ln1027)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln139 = store i64 %add_ln139, i64 %y" [src/fft.cpp:139]   --->   Operation 43 'store' 'store_ln139' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_136_1_VITIS_LOOP_139_2_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:142]   --->   Operation 46 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/fft.cpp:133]   --->   Operation 47 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.35ns)   --->   "%O_load = load i12 %O_addr" [src/fft.cpp:143]   --->   Operation 48 'load' 'O_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 49 [1/2] (1.35ns)   --->   "%O_load_1 = load i12 %O_addr_1" [src/fft.cpp:144]   --->   Operation 49 'load' 'O_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %O_load_1, i32 %O_load" [src/fft.cpp:145]   --->   Operation 50 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.50ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %out_st, i64 %p_0" [src/fft.cpp:145]   --->   Operation 51 'write' 'write_ln145' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc" [src/fft.cpp:139]   --->   Operation 52 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln136]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ O]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 01110]
x                     (alloca           ) [ 01100]
indvar_flatten        (alloca           ) [ 01100]
zext_ln136_read       (read             ) [ 00000]
bound_read            (read             ) [ 00100]
zext_ln136_cast       (zext             ) [ 00100]
specmemcore_ln0       (specmemcore      ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln1027           (icmp             ) [ 01110]
add_ln1027            (add              ) [ 00000]
br_ln1027             (br               ) [ 00000]
y_load                (load             ) [ 01010]
x_load                (load             ) [ 00000]
add_ln136             (add              ) [ 00000]
icmp_ln1027_3         (icmp             ) [ 01010]
select_ln1027_1       (select           ) [ 00000]
trunc_ln143           (trunc            ) [ 01010]
store_ln139           (store            ) [ 00000]
store_ln139           (store            ) [ 00000]
select_ln1027         (select           ) [ 00000]
trunc_ln1027          (trunc            ) [ 00000]
tmp_2                 (bitconcatenate   ) [ 00000]
add_ln143             (add              ) [ 00000]
zext_ln143            (zext             ) [ 00000]
O_addr                (getelementptr    ) [ 00101]
or_ln144              (or               ) [ 00000]
add_ln144             (add              ) [ 00000]
zext_ln144            (zext             ) [ 00000]
O_addr_1              (getelementptr    ) [ 00101]
add_ln139             (add              ) [ 00000]
store_ln139           (store            ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln142    (specpipeline     ) [ 00000]
specloopname_ln133    (specloopname     ) [ 00000]
O_load                (load             ) [ 00000]
O_load_1              (load             ) [ 00000]
p_0                   (bitconcatenate   ) [ 00000]
write_ln145           (write            ) [ 00000]
br_ln139              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln136">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="O">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_st">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_st"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i71"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_136_1_VITIS_LOOP_139_2_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="y_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln136_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln136_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="bound_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="71" slack="0"/>
<pin id="90" dir="0" index="1" bw="71" slack="0"/>
<pin id="91" dir="1" index="2" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln145_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln145/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="O_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="0"/>
<pin id="105" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="O_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
<pin id="116" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="O_load/3 O_load_1/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="O_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="12" slack="0"/>
<pin id="122" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="O_addr_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln136_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="71" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvar_flatten_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="71" slack="1"/>
<pin id="147" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln1027_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="71" slack="0"/>
<pin id="150" dir="0" index="1" bw="71" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln1027_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="71" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="y_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="x_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln136_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln1027_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_3/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln1027_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln143_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln139_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="71" slack="0"/>
<pin id="190" dir="0" index="1" bw="71" slack="1"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln139_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="1"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln1027_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="64" slack="1"/>
<pin id="201" dir="0" index="2" bw="64" slack="0"/>
<pin id="202" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln1027_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="1"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln143_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln143_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln144_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="12" slack="0"/>
<pin id="229" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln144_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="12" slack="0"/>
<pin id="235" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln144_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln139_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln139_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="2"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_0_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="y_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="270" class="1005" name="x_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="277" class="1005" name="indvar_flatten_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="71" slack="0"/>
<pin id="279" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="284" class="1005" name="bound_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="71" slack="1"/>
<pin id="286" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln136_cast_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln136_cast "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln1027_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="298" class="1005" name="y_load_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln1027_3_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="trunc_ln143_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="1"/>
<pin id="310" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="313" class="1005" name="O_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="1"/>
<pin id="315" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="O_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="O_addr_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="1"/>
<pin id="320" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="O_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="129"><net_src comp="82" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="145" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="159" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="162" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="165" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="153" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="176" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="198" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="204" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="230"><net_src comp="204" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="208" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="247"><net_src comp="198" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="108" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="108" pin="7"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="266"><net_src comp="70" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="273"><net_src comp="74" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="280"><net_src comp="78" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="287"><net_src comp="88" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="292"><net_src comp="126" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="297"><net_src comp="148" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="159" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="306"><net_src comp="171" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="311"><net_src comp="184" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="316"><net_src comp="101" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="321"><net_src comp="118" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: O | {}
	Port: out_st | {4 }
 - Input state : 
	Port: push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 : bound | {1 }
	Port: push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 : zext_ln136 | {1 }
	Port: push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 : O | {3 4 }
	Port: push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 : out_st | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1027 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		add_ln136 : 1
		icmp_ln1027_3 : 1
		select_ln1027_1 : 2
		trunc_ln143 : 3
		store_ln139 : 2
		store_ln139 : 3
	State 3
		trunc_ln1027 : 1
		add_ln143 : 2
		zext_ln143 : 3
		O_addr : 4
		O_load : 5
		or_ln144 : 2
		add_ln144 : 2
		zext_ln144 : 3
		O_addr_1 : 4
		O_load_1 : 5
		add_ln139 : 1
		store_ln139 : 2
	State 4
		p_0 : 1
		write_ln145 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln1027_fu_153     |    0    |    78   |
|          |      add_ln136_fu_165      |    0    |    15   |
|    add   |      add_ln143_fu_215      |    0    |    19   |
|          |      add_ln144_fu_232      |    0    |    19   |
|          |      add_ln139_fu_243      |    0    |    71   |
|----------|----------------------------|---------|---------|
|  select  |   select_ln1027_1_fu_176   |    0    |    8    |
|          |    select_ln1027_fu_198    |    0    |    56   |
|----------|----------------------------|---------|---------|
|   icmp   |     icmp_ln1027_fu_148     |    0    |    31   |
|          |    icmp_ln1027_3_fu_171    |    0    |    29   |
|----------|----------------------------|---------|---------|
|   read   | zext_ln136_read_read_fu_82 |    0    |    0    |
|          |    bound_read_read_fu_88   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln145_write_fu_94  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   zext_ln136_cast_fu_126   |    0    |    0    |
|   zext   |      zext_ln143_fu_221     |    0    |    0    |
|          |      zext_ln144_fu_238     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln143_fu_184     |    0    |    0    |
|          |     trunc_ln1027_fu_204    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_2_fu_208        |    0    |    0    |
|          |         p_0_fu_254         |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln144_fu_226      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   326   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    O_addr_1_reg_318   |   12   |
|     O_addr_reg_313    |   12   |
|   bound_read_reg_284  |   71   |
| icmp_ln1027_3_reg_303 |    1   |
|  icmp_ln1027_reg_294  |    1   |
| indvar_flatten_reg_277|   71   |
|  trunc_ln143_reg_308  |    6   |
|       x_reg_270       |    8   |
|     y_load_reg_298    |   64   |
|       y_reg_263       |   64   |
|zext_ln136_cast_reg_289|   64   |
+-----------------------+--------+
|         Total         |   374  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  0.978  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   326  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   374  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   374  |   344  |
+-----------+--------+--------+--------+
