INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:23:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 load5/data_tehb/dataReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.645ns period=5.290ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.645ns period=5.290ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.290ns  (clk rise@5.290ns - clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.366ns (26.955%)  route 3.702ns (73.045%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.773 - 5.290 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=941, unset)          0.508     0.508    load5/data_tehb/clk
    SLICE_X17Y96         FDRE                                         r  load5/data_tehb/dataReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y96         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load5/data_tehb/dataReg_reg[27]/Q
                         net (fo=2, routed)           0.596     1.320    load5/data_tehb/control/Q[27]
    SLICE_X18Y96         LUT5 (Prop_lut5_I0_O)        0.043     1.363 r  load5/data_tehb/control/ltOp_carry__2_i_18/O
                         net (fo=8, routed)           0.453     1.816    load5/data_tehb/control/dataReg_reg[27]
    SLICE_X20Y101        LUT4 (Prop_lut4_I1_O)        0.043     1.859 r  load5/data_tehb/control/ltOp_carry__3_i_3/O
                         net (fo=3, routed)           0.175     2.034    load5/data_tehb/control/ltOp_carry__3_i_3_n_0
    SLICE_X21Y101        LUT5 (Prop_lut5_I4_O)        0.043     2.077 r  load5/data_tehb/control/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.333     2.411    load5/data_tehb/control/addf0/exnR[1]
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.043     2.454 r  load5/data_tehb/control/ltOp_carry__2_i_24/O
                         net (fo=1, routed)           0.095     2.548    load5/data_tehb/control/ltOp_carry__2_i_24_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.591 r  load5/data_tehb/control/ltOp_carry__2_i_9/O
                         net (fo=3, routed)           0.339     2.930    load5/data_tehb/control/ltOp_carry__2_i_9_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I1_O)        0.043     2.973 r  load5/data_tehb/control/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.255     3.228    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X19Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.412 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.412    addf0/operator/ltOp_carry__2_n_0
    SLICE_X19Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.539 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=82, routed)          0.332     3.871    load5/data_tehb/control/CO[0]
    SLICE_X17Y99         LUT6 (Prop_lut6_I0_O)        0.130     4.001 r  load5/data_tehb/control/i__carry_i_1/O
                         net (fo=1, routed)           0.181     4.182    addf0/operator/p_1_in[3]
    SLICE_X18Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.369 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.369    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X18Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     4.471 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.410     4.881    load5/data_tehb/control/ps_c1_reg[3][0]
    SLICE_X17Y101        LUT5 (Prop_lut5_I4_O)        0.119     5.000 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=14, routed)          0.177     5.177    load5/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X17Y100        LUT3 (Prop_lut3_I2_O)        0.043     5.220 r  load5/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=12, routed)          0.355     5.576    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X17Y100        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.290     5.290 r  
                                                      0.000     5.290 r  clk (IN)
                         net (fo=941, unset)          0.483     5.773    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y100        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     5.773    
                         clock uncertainty           -0.035     5.737    
    SLICE_X17Y100        FDRE (Setup_fdre_C_R)       -0.295     5.442    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          5.442    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 -0.133    




