IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.59        Core1: 29.35        
Core2: 27.70        Core3: 28.93        
Core4: 26.64        Core5: 27.33        
Core6: 27.89        Core7: 27.46        
Core8: 28.20        Core9: 25.02        
Core10: 27.26        Core11: 27.04        
Core12: 28.40        Core13: 25.92        
Core14: 27.85        Core15: 24.75        
Core16: 35.80        Core17: 26.57        
Core18: 26.56        Core19: 26.93        
Core20: 29.50        Core21: 27.43        
Core22: 29.00        Core23: 31.69        
Core24: 29.90        Core25: 28.11        
Core26: 33.39        Core27: 26.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.00
Socket1: 27.21
DDR read Latency(ns)
Socket0: 86206.67
Socket1: 396.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.66        Core1: 28.66        
Core2: 28.15        Core3: 28.28        
Core4: 28.12        Core5: 27.62        
Core6: 29.49        Core7: 28.67        
Core8: 26.94        Core9: 23.60        
Core10: 26.51        Core11: 28.24        
Core12: 26.71        Core13: 26.59        
Core14: 28.61        Core15: 26.75        
Core16: 27.06        Core17: 26.55        
Core18: 26.99        Core19: 27.88        
Core20: 27.73        Core21: 26.58        
Core22: 29.18        Core23: 29.60        
Core24: 29.17        Core25: 28.62        
Core26: 24.87        Core27: 26.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 27.65
DDR read Latency(ns)
Socket0: 84231.56
Socket1: 390.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.86        Core1: 29.49        
Core2: 29.62        Core3: 28.46        
Core4: 29.12        Core5: 26.91        
Core6: 28.80        Core7: 27.60        
Core8: 30.00        Core9: 23.78        
Core10: 21.39        Core11: 29.31        
Core12: 29.63        Core13: 26.28        
Core14: 20.53        Core15: 25.19        
Core16: 19.30        Core17: 27.19        
Core18: 25.50        Core19: 25.90        
Core20: 27.85        Core21: 26.63        
Core22: 27.57        Core23: 28.06        
Core24: 28.75        Core25: 28.18        
Core26: 26.66        Core27: 25.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.63
Socket1: 27.09
DDR read Latency(ns)
Socket0: 79498.46
Socket1: 398.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 29.20        
Core2: 30.67        Core3: 28.24        
Core4: 27.17        Core5: 27.09        
Core6: 27.97        Core7: 27.56        
Core8: 26.76        Core9: 23.88        
Core10: 27.42        Core11: 27.90        
Core12: 27.05        Core13: 26.69        
Core14: 27.23        Core15: 24.86        
Core16: 25.60        Core17: 26.56        
Core18: 28.01        Core19: 26.68        
Core20: 27.01        Core21: 26.69        
Core22: 27.37        Core23: 30.04        
Core24: 28.24        Core25: 28.32        
Core26: 25.15        Core27: 26.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 27.20
DDR read Latency(ns)
Socket0: 85330.78
Socket1: 397.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 29.02        
Core2: 29.97        Core3: 28.30        
Core4: 30.59        Core5: 27.54        
Core6: 30.11        Core7: 28.34        
Core8: 28.62        Core9: 24.11        
Core10: 28.35        Core11: 28.12        
Core12: 27.84        Core13: 26.79        
Core14: 29.08        Core15: 26.65        
Core16: 29.29        Core17: 26.61        
Core18: 29.42        Core19: 28.61        
Core20: 28.00        Core21: 27.02        
Core22: 27.69        Core23: 29.95        
Core24: 29.26        Core25: 28.41        
Core26: 27.30        Core27: 27.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 27.82
DDR read Latency(ns)
Socket0: 85684.49
Socket1: 390.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.60        Core1: 29.59        
Core2: 25.90        Core3: 28.19        
Core4: 26.89        Core5: 27.28        
Core6: 27.80        Core7: 28.59        
Core8: 28.08        Core9: 24.04        
Core10: 27.08        Core11: 27.89        
Core12: 29.35        Core13: 26.52        
Core14: 29.79        Core15: 27.16        
Core16: 26.27        Core17: 27.59        
Core18: 26.46        Core19: 28.44        
Core20: 27.99        Core21: 27.38        
Core22: 28.06        Core23: 28.98        
Core24: 27.25        Core25: 28.26        
Core26: 24.63        Core27: 27.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.40
Socket1: 27.90
DDR read Latency(ns)
Socket0: 85291.59
Socket1: 388.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.88        Core1: 27.71        
Core2: 30.41        Core3: 28.23        
Core4: 28.94        Core5: 27.64        
Core6: 27.25        Core7: 22.99        
Core8: 27.30        Core9: 24.56        
Core10: 25.67        Core11: 31.04        
Core12: 26.21        Core13: 26.46        
Core14: 28.74        Core15: 24.75        
Core16: 25.62        Core17: 25.18        
Core18: 30.85        Core19: 28.26        
Core20: 29.96        Core21: 25.13        
Core22: 33.80        Core23: 25.30        
Core24: 27.72        Core25: 28.58        
Core26: 28.97        Core27: 29.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 26.53
DDR read Latency(ns)
Socket0: 71833.28
Socket1: 411.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.03        Core1: 28.01        
Core2: 31.17        Core3: 29.21        
Core4: 31.75        Core5: 27.41        
Core6: 28.12        Core7: 24.13        
Core8: 25.66        Core9: 24.00        
Core10: 25.23        Core11: 31.72        
Core12: 27.56        Core13: 27.29        
Core14: 29.18        Core15: 25.39        
Core16: 31.48        Core17: 25.91        
Core18: 28.64        Core19: 26.35        
Core20: 28.73        Core21: 26.03        
Core22: 29.16        Core23: 27.27        
Core24: 26.36        Core25: 27.80        
Core26: 26.34        Core27: 29.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 27.05
DDR read Latency(ns)
Socket0: 73396.94
Socket1: 403.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.11        Core1: 27.38        
Core2: 23.79        Core3: 28.90        
Core4: 29.07        Core5: 27.93        
Core6: 22.05        Core7: 23.96        
Core8: 27.08        Core9: 24.14        
Core10: 20.91        Core11: 28.80        
Core12: 26.52        Core13: 25.79        
Core14: 21.74        Core15: 25.22        
Core16: 25.98        Core17: 24.72        
Core18: 29.02        Core19: 28.22        
Core20: 28.66        Core21: 24.80        
Core22: 28.52        Core23: 26.11        
Core24: 27.76        Core25: 29.39        
Core26: 25.97        Core27: 29.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 26.69
DDR read Latency(ns)
Socket0: 68122.16
Socket1: 409.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.80        Core1: 28.56        
Core2: 30.25        Core3: 28.85        
Core4: 28.63        Core5: 27.48        
Core6: 29.69        Core7: 24.88        
Core8: 28.34        Core9: 23.79        
Core10: 29.21        Core11: 29.67        
Core12: 28.40        Core13: 25.75        
Core14: 27.63        Core15: 26.37        
Core16: 27.79        Core17: 25.34        
Core18: 27.60        Core19: 27.17        
Core20: 30.52        Core21: 26.07        
Core22: 30.76        Core23: 26.79        
Core24: 27.09        Core25: 27.66        
Core26: 27.20        Core27: 28.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.70
Socket1: 27.04
DDR read Latency(ns)
Socket0: 73043.69
Socket1: 405.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.08        Core1: 27.90        
Core2: 31.04        Core3: 27.89        
Core4: 28.54        Core5: 27.16        
Core6: 30.59        Core7: 22.65        
Core8: 27.08        Core9: 23.61        
Core10: 24.56        Core11: 30.95        
Core12: 26.91        Core13: 25.65        
Core14: 28.30        Core15: 24.12        
Core16: 26.63        Core17: 23.83        
Core18: 28.62        Core19: 28.34        
Core20: 28.91        Core21: 25.13        
Core22: 25.31        Core23: 25.15        
Core24: 27.99        Core25: 28.26        
Core26: 26.03        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.59
Socket1: 26.18
DDR read Latency(ns)
Socket0: 74441.57
Socket1: 420.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.14        Core1: 26.50        
Core2: 29.66        Core3: 28.31        
Core4: 28.91        Core5: 28.25        
Core6: 29.98        Core7: 22.97        
Core8: 28.11        Core9: 23.36        
Core10: 24.68        Core11: 26.11        
Core12: 28.33        Core13: 21.02        
Core14: 28.18        Core15: 26.03        
Core16: 26.98        Core17: 28.31        
Core18: 27.58        Core19: 25.06        
Core20: 28.63        Core21: 20.91        
Core22: 31.61        Core23: 25.79        
Core24: 27.11        Core25: 28.99        
Core26: 25.79        Core27: 28.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.61
Socket1: 25.34
DDR read Latency(ns)
Socket0: 75760.00
Socket1: 431.36
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 28.12        
Core2: 28.95        Core3: 29.76        
Core4: 27.87        Core5: 29.36        
Core6: 27.92        Core7: 27.91        
Core8: 30.96        Core9: 22.52        
Core10: 26.52        Core11: 26.75        
Core12: 26.81        Core13: 24.57        
Core14: 26.36        Core15: 25.89        
Core16: 25.10        Core17: 23.05        
Core18: 26.37        Core19: 25.83        
Core20: 29.48        Core21: 26.07        
Core22: 29.86        Core23: 30.33        
Core24: 29.09        Core25: 27.04        
Core26: 30.84        Core27: 26.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 26.75
DDR read Latency(ns)
Socket0: 91202.25
Socket1: 406.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.95        Core1: 28.42        
Core2: 27.15        Core3: 27.94        
Core4: 32.33        Core5: 28.52        
Core6: 27.45        Core7: 29.52        
Core8: 30.13        Core9: 22.25        
Core10: 25.87        Core11: 27.37        
Core12: 28.04        Core13: 26.14        
Core14: 27.40        Core15: 28.58        
Core16: 25.65        Core17: 25.45        
Core18: 28.10        Core19: 26.01        
Core20: 28.31        Core21: 25.83        
Core22: 27.99        Core23: 26.57        
Core24: 29.17        Core25: 25.71        
Core26: 29.91        Core27: 26.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.61
Socket1: 27.01
DDR read Latency(ns)
Socket0: 95645.05
Socket1: 397.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.18        Core1: 28.87        
Core2: 29.35        Core3: 28.94        
Core4: 29.30        Core5: 28.99        
Core6: 29.50        Core7: 29.02        
Core8: 29.99        Core9: 23.18        
Core10: 21.21        Core11: 28.30        
Core12: 28.16        Core13: 27.00        
Core14: 21.33        Core15: 27.33        
Core16: 26.13        Core17: 26.15        
Core18: 21.81        Core19: 26.54        
Core20: 24.69        Core21: 26.22        
Core22: 20.00        Core23: 28.31        
Core24: 30.53        Core25: 25.96        
Core26: 27.89        Core27: 28.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 27.60
DDR read Latency(ns)
Socket0: 89781.57
Socket1: 393.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.82        Core1: 27.80        
Core2: 31.15        Core3: 29.29        
Core4: 27.79        Core5: 29.10        
Core6: 28.71        Core7: 29.36        
Core8: 29.63        Core9: 22.93        
Core10: 30.94        Core11: 27.16        
Core12: 30.47        Core13: 27.08        
Core14: 29.90        Core15: 28.01        
Core16: 25.68        Core17: 27.15        
Core18: 28.21        Core19: 25.66        
Core20: 28.09        Core21: 25.60        
Core22: 28.43        Core23: 28.97        
Core24: 28.79        Core25: 26.85        
Core26: 28.78        Core27: 26.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.04
Socket1: 27.47
DDR read Latency(ns)
Socket0: 96461.93
Socket1: 394.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 28.36        
Core2: 31.20        Core3: 28.94        
Core4: 29.90        Core5: 29.07        
Core6: 31.81        Core7: 28.51        
Core8: 28.57        Core9: 21.60        
Core10: 30.63        Core11: 27.67        
Core12: 29.04        Core13: 27.66        
Core14: 30.18        Core15: 27.21        
Core16: 31.06        Core17: 26.20        
Core18: 27.78        Core19: 26.17        
Core20: 28.78        Core21: 25.94        
Core22: 28.28        Core23: 28.54        
Core24: 27.86        Core25: 26.22        
Core26: 29.46        Core27: 27.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.58
Socket1: 27.41
DDR read Latency(ns)
Socket0: 97326.91
Socket1: 395.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 28.60        
Core2: 30.39        Core3: 29.83        
Core4: 28.34        Core5: 29.20        
Core6: 28.60        Core7: 27.72        
Core8: 28.35        Core9: 22.12        
Core10: 28.98        Core11: 27.00        
Core12: 27.93        Core13: 27.00        
Core14: 27.73        Core15: 26.13        
Core16: 27.09        Core17: 26.41        
Core18: 26.21        Core19: 25.37        
Core20: 27.93        Core21: 25.63        
Core22: 28.73        Core23: 30.07        
Core24: 29.77        Core25: 26.17        
Core26: 28.58        Core27: 26.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.08
Socket1: 27.13
DDR read Latency(ns)
Socket0: 96990.13
Socket1: 398.98
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 28.05        
Core2: 29.05        Core3: 28.58        
Core4: 28.61        Core5: 26.82        
Core6: 24.78        Core7: 27.36        
Core8: 26.30        Core9: 23.26        
Core10: 26.24        Core11: 25.61        
Core12: 31.68        Core13: 26.44        
Core14: 25.86        Core15: 27.08        
Core16: 26.56        Core17: 24.93        
Core18: 28.77        Core19: 27.79        
Core20: 25.98        Core21: 29.90        
Core22: 26.88        Core23: 27.81        
Core24: 27.80        Core25: 25.37        
Core26: 25.49        Core27: 27.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 27.01
DDR read Latency(ns)
Socket0: 90950.57
Socket1: 402.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.31        Core1: 27.35        
Core2: 27.19        Core3: 29.80        
Core4: 27.42        Core5: 29.21        
Core6: 26.72        Core7: 27.80        
Core8: 26.70        Core9: 24.42        
Core10: 23.87        Core11: 26.84        
Core12: 25.64        Core13: 26.51        
Core14: 25.60        Core15: 26.86        
Core16: 26.42        Core17: 26.93        
Core18: 29.13        Core19: 27.91        
Core20: 26.39        Core21: 28.25        
Core22: 27.69        Core23: 28.48        
Core24: 27.07        Core25: 27.84        
Core26: 25.76        Core27: 27.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.42
Socket1: 27.73
DDR read Latency(ns)
Socket0: 97016.01
Socket1: 394.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 27.99        
Core2: 23.77        Core3: 28.43        
Core4: 23.59        Core5: 28.45        
Core6: 26.82        Core7: 28.82        
Core8: 29.29        Core9: 24.09        
Core10: 27.62        Core11: 26.03        
Core12: 28.80        Core13: 24.85        
Core14: 22.85        Core15: 28.61        
Core16: 21.98        Core17: 24.90        
Core18: 26.61        Core19: 26.97        
Core20: 24.42        Core21: 29.99        
Core22: 27.05        Core23: 26.68        
Core24: 26.44        Core25: 25.49        
Core26: 27.62        Core27: 27.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 27.03
DDR read Latency(ns)
Socket0: 87577.95
Socket1: 403.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 27.73        
Core2: 31.23        Core3: 28.32        
Core4: 27.94        Core5: 27.87        
Core6: 28.87        Core7: 29.75        
Core8: 28.05        Core9: 24.65        
Core10: 28.41        Core11: 25.99        
Core12: 28.38        Core13: 25.40        
Core14: 30.20        Core15: 29.20        
Core16: 28.88        Core17: 25.57        
Core18: 28.99        Core19: 27.05        
Core20: 28.90        Core21: 29.01        
Core22: 28.32        Core23: 26.38        
Core24: 27.13        Core25: 26.44        
Core26: 25.91        Core27: 27.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.97
Socket1: 27.20
DDR read Latency(ns)
Socket0: 94332.36
Socket1: 402.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.93        Core1: 27.20        
Core2: 27.82        Core3: 28.81        
Core4: 29.82        Core5: 28.84        
Core6: 28.45        Core7: 29.29        
Core8: 28.18        Core9: 25.21        
Core10: 29.64        Core11: 27.04        
Core12: 26.09        Core13: 25.60        
Core14: 25.78        Core15: 28.50        
Core16: 28.16        Core17: 25.41        
Core18: 30.69        Core19: 28.12        
Core20: 29.83        Core21: 28.04        
Core22: 29.25        Core23: 26.39        
Core24: 28.54        Core25: 27.08        
Core26: 27.68        Core27: 27.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 27.45
DDR read Latency(ns)
Socket0: 90773.69
Socket1: 398.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.44        Core1: 27.55        
Core2: 28.90        Core3: 28.73        
Core4: 30.51        Core5: 28.93        
Core6: 26.99        Core7: 28.63        
Core8: 28.36        Core9: 24.65        
Core10: 27.17        Core11: 25.25        
Core12: 27.37        Core13: 25.90        
Core14: 28.56        Core15: 27.83        
Core16: 26.12        Core17: 25.91        
Core18: 27.98        Core19: 26.63        
Core20: 27.50        Core21: 28.81        
Core22: 27.17        Core23: 27.51        
Core24: 27.28        Core25: 26.73        
Core26: 29.79        Core27: 26.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.53
Socket1: 27.17
DDR read Latency(ns)
Socket0: 94329.93
Socket1: 402.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 28.90        
Core2: 28.99        Core3: 29.92        
Core4: 28.56        Core5: 27.62        
Core6: 27.64        Core7: 28.81        
Core8: 26.76        Core9: 28.29        
Core10: 26.13        Core11: 26.93        
Core12: 28.04        Core13: 27.73        
Core14: 26.73        Core15: 28.12        
Core16: 26.26        Core17: 25.63        
Core18: 28.13        Core19: 27.13        
Core20: 27.37        Core21: 24.16        
Core22: 28.31        Core23: 28.56        
Core24: 27.38        Core25: 27.58        
Core26: 28.70        Core27: 28.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.61
Socket1: 27.54
DDR read Latency(ns)
Socket0: 74578.85
Socket1: 393.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.74        Core1: 29.26        
Core2: 27.51        Core3: 28.37        
Core4: 30.06        Core5: 27.55        
Core6: 30.73        Core7: 28.88        
Core8: 27.71        Core9: 26.32        
Core10: 25.84        Core11: 27.54        
Core12: 24.82        Core13: 27.50        
Core14: 25.49        Core15: 27.83        
Core16: 27.38        Core17: 26.50        
Core18: 29.28        Core19: 26.61        
Core20: 29.56        Core21: 24.22        
Core22: 28.95        Core23: 28.34        
Core24: 29.70        Core25: 26.78        
Core26: 30.96        Core27: 28.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.92
Socket1: 27.45
DDR read Latency(ns)
Socket0: 74514.12
Socket1: 392.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.19        Core1: 28.75        
Core2: 22.44        Core3: 29.38        
Core4: 27.14        Core5: 27.69        
Core6: 28.62        Core7: 28.24        
Core8: 28.12        Core9: 25.54        
Core10: 29.52        Core11: 26.99        
Core12: 29.08        Core13: 27.01        
Core14: 20.22        Core15: 27.32        
Core16: 21.75        Core17: 25.26        
Core18: 28.06        Core19: 26.96        
Core20: 30.71        Core21: 23.76        
Core22: 29.35        Core23: 28.41        
Core24: 28.11        Core25: 27.22        
Core26: 34.55        Core27: 28.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 27.25
DDR read Latency(ns)
Socket0: 69801.47
Socket1: 396.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.84        Core1: 29.54        
Core2: 28.08        Core3: 29.72        
Core4: 30.01        Core5: 27.18        
Core6: 28.96        Core7: 28.46        
Core8: 28.72        Core9: 26.09        
Core10: 28.62        Core11: 27.61        
Core12: 27.29        Core13: 26.11        
Core14: 27.88        Core15: 27.65        
Core16: 28.64        Core17: 25.59        
Core18: 29.50        Core19: 27.97        
Core20: 31.38        Core21: 25.32        
Core22: 28.01        Core23: 28.64        
Core24: 27.56        Core25: 26.14        
Core26: 30.57        Core27: 27.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.74
Socket1: 27.46
DDR read Latency(ns)
Socket0: 76253.06
Socket1: 396.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.67        Core1: 28.09        
Core2: 27.24        Core3: 29.44        
Core4: 29.06        Core5: 28.12        
Core6: 28.87        Core7: 26.97        
Core8: 33.77        Core9: 25.60        
Core10: 28.42        Core11: 25.98        
Core12: 26.62        Core13: 26.18        
Core14: 28.31        Core15: 27.03        
Core16: 31.62        Core17: 24.74        
Core18: 30.36        Core19: 26.02        
Core20: 28.94        Core21: 23.73        
Core22: 27.47        Core23: 28.92        
Core24: 32.47        Core25: 28.71        
Core26: 31.49        Core27: 25.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 26.74
DDR read Latency(ns)
Socket0: 79318.83
Socket1: 404.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.25        Core1: 29.13        
Core2: 27.65        Core3: 29.85        
Core4: 29.34        Core5: 27.27        
Core6: 27.75        Core7: 28.01        
Core8: 26.61        Core9: 26.38        
Core10: 29.18        Core11: 25.80        
Core12: 29.58        Core13: 27.05        
Core14: 27.67        Core15: 26.48        
Core16: 27.80        Core17: 25.89        
Core18: 25.96        Core19: 25.84        
Core20: 27.02        Core21: 23.81        
Core22: 28.76        Core23: 29.29        
Core24: 30.56        Core25: 26.42        
Core26: 28.37        Core27: 28.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.01
Socket1: 26.98
DDR read Latency(ns)
Socket0: 77847.54
Socket1: 398.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.49        Core1: 29.13        
Core2: 26.13        Core3: 29.24        
Core4: 28.34        Core5: 27.45        
Core6: 27.23        Core7: 27.34        
Core8: 26.45        Core9: 30.10        
Core10: 24.08        Core11: 28.80        
Core12: 24.20        Core13: 27.38        
Core14: 25.69        Core15: 28.45        
Core16: 27.73        Core17: 25.65        
Core18: 29.47        Core19: 27.39        
Core20: 27.88        Core21: 25.22        
Core22: 25.94        Core23: 27.54        
Core24: 25.90        Core25: 27.42        
Core26: 29.01        Core27: 29.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.61
Socket1: 27.67
DDR read Latency(ns)
Socket0: 100099.24
Socket1: 390.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.78        Core1: 29.09        
Core2: 30.15        Core3: 29.24        
Core4: 28.78        Core5: 27.19        
Core6: 30.41        Core7: 25.65        
Core8: 29.02        Core9: 26.56        
Core10: 26.13        Core11: 27.68        
Core12: 29.49        Core13: 28.24        
Core14: 27.14        Core15: 28.31        
Core16: 26.27        Core17: 25.89        
Core18: 29.00        Core19: 27.00        
Core20: 29.67        Core21: 25.06        
Core22: 27.26        Core23: 28.00        
Core24: 30.04        Core25: 26.63        
Core26: 30.51        Core27: 28.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 27.37
DDR read Latency(ns)
Socket0: 96878.70
Socket1: 394.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.57        Core1: 28.68        
Core2: 27.91        Core3: 30.86        
Core4: 28.57        Core5: 26.88        
Core6: 29.30        Core7: 25.70        
Core8: 27.21        Core9: 26.16        
Core10: 21.59        Core11: 27.03        
Core12: 24.05        Core13: 26.59        
Core14: 19.66        Core15: 26.67        
Core16: 21.65        Core17: 27.01        
Core18: 22.16        Core19: 26.15        
Core20: 26.88        Core21: 24.59        
Core22: 29.95        Core23: 29.20        
Core24: 27.50        Core25: 27.53        
Core26: 29.00        Core27: 27.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 27.09
DDR read Latency(ns)
Socket0: 79360.22
Socket1: 397.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 29.64        
Core2: 26.36        Core3: 29.44        
Core4: 27.55        Core5: 27.37        
Core6: 28.60        Core7: 26.55        
Core8: 26.59        Core9: 27.02        
Core10: 23.81        Core11: 28.04        
Core12: 25.58        Core13: 27.40        
Core14: 26.54        Core15: 28.48        
Core16: 25.81        Core17: 25.98        
Core18: 27.03        Core19: 27.93        
Core20: 26.46        Core21: 25.32        
Core22: 24.40        Core23: 26.93        
Core24: 27.64        Core25: 27.23        
Core26: 29.74        Core27: 28.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 27.57
DDR read Latency(ns)
Socket0: 97749.59
Socket1: 392.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 28.75        
Core2: 29.71        Core3: 29.90        
Core4: 30.89        Core5: 27.57        
Core6: 29.69        Core7: 27.33        
Core8: 28.77        Core9: 26.68        
Core10: 27.64        Core11: 28.48        
Core12: 28.46        Core13: 27.31        
Core14: 29.78        Core15: 28.41        
Core16: 28.26        Core17: 27.38        
Core18: 28.62        Core19: 27.08        
Core20: 30.77        Core21: 24.92        
Core22: 28.38        Core23: 27.53        
Core24: 26.69        Core25: 28.14        
Core26: 28.61        Core27: 29.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.23
Socket1: 27.82
DDR read Latency(ns)
Socket0: 98298.39
Socket1: 388.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 28.74        
Core2: 25.89        Core3: 29.94        
Core4: 30.12        Core5: 27.41        
Core6: 25.93        Core7: 27.38        
Core8: 27.24        Core9: 26.74        
Core10: 26.64        Core11: 28.06        
Core12: 26.17        Core13: 26.64        
Core14: 27.47        Core15: 27.84        
Core16: 25.41        Core17: 25.64        
Core18: 26.31        Core19: 27.48        
Core20: 26.94        Core21: 24.99        
Core22: 28.80        Core23: 27.26        
Core24: 26.28        Core25: 27.67        
Core26: 31.27        Core27: 29.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 27.50
DDR read Latency(ns)
Socket0: 96588.65
Socket1: 393.62
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.05        Core1: 30.21        
Core2: 29.16        Core3: 28.89        
Core4: 25.94        Core5: 28.12        
Core6: 25.50        Core7: 26.77        
Core8: 27.40        Core9: 29.21        
Core10: 28.22        Core11: 27.40        
Core12: 29.93        Core13: 22.77        
Core14: 26.77        Core15: 28.69        
Core16: 27.44        Core17: 23.42        
Core18: 25.98        Core19: 28.81        
Core20: 26.24        Core21: 30.45        
Core22: 28.21        Core23: 30.08        
Core24: 27.82        Core25: 23.29        
Core26: 29.34        Core27: 29.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 27.01
DDR read Latency(ns)
Socket0: 84587.04
Socket1: 399.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 30.41        
Core2: 29.09        Core3: 29.24        
Core4: 27.37        Core5: 28.55        
Core6: 26.21        Core7: 26.91        
Core8: 27.60        Core9: 26.56        
Core10: 26.10        Core11: 26.93        
Core12: 26.84        Core13: 23.99        
Core14: 30.45        Core15: 29.21        
Core16: 30.80        Core17: 24.44        
Core18: 29.77        Core19: 29.46        
Core20: 30.47        Core21: 30.75        
Core22: 28.73        Core23: 29.85        
Core24: 28.23        Core25: 23.33        
Core26: 30.12        Core27: 29.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.45
Socket1: 27.47
DDR read Latency(ns)
Socket0: 88289.55
Socket1: 396.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.91        Core1: 29.76        
Core2: 29.70        Core3: 30.17        
Core4: 30.90        Core5: 29.26        
Core6: 28.43        Core7: 26.13        
Core8: 27.08        Core9: 25.64        
Core10: 22.96        Core11: 25.38        
Core12: 21.83        Core13: 26.46        
Core14: 25.62        Core15: 27.80        
Core16: 20.77        Core17: 25.73        
Core18: 26.41        Core19: 28.13        
Core20: 29.43        Core21: 27.19        
Core22: 27.58        Core23: 31.19        
Core24: 31.79        Core25: 24.51        
Core26: 30.72        Core27: 28.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 27.39
DDR read Latency(ns)
Socket0: 92060.72
Socket1: 394.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 28.97        
Core2: 28.51        Core3: 29.53        
Core4: 27.24        Core5: 29.72        
Core6: 27.05        Core7: 26.36        
Core8: 27.48        Core9: 26.57        
Core10: 27.80        Core11: 26.30        
Core12: 28.70        Core13: 25.39        
Core14: 30.07        Core15: 28.77        
Core16: 26.10        Core17: 25.15        
Core18: 29.58        Core19: 28.80        
Core20: 29.72        Core21: 26.26        
Core22: 28.30        Core23: 30.68        
Core24: 30.21        Core25: 25.40        
Core26: 30.01        Core27: 29.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.13
Socket1: 27.54
DDR read Latency(ns)
Socket0: 96488.85
Socket1: 393.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 29.16        
Core2: 28.12        Core3: 30.24        
Core4: 29.78        Core5: 29.36        
Core6: 27.92        Core7: 26.18        
Core8: 25.97        Core9: 26.84        
Core10: 26.45        Core11: 24.62        
Core12: 30.10        Core13: 26.31        
Core14: 29.01        Core15: 27.18        
Core16: 26.93        Core17: 24.85        
Core18: 28.42        Core19: 27.31        
Core20: 28.75        Core21: 26.95        
Core22: 33.10        Core23: 31.02        
Core24: 32.40        Core25: 24.65        
Core26: 29.14        Core27: 28.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 27.12
DDR read Latency(ns)
Socket0: 98286.29
Socket1: 398.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.89        Core1: 29.27        
Core2: 26.47        Core3: 28.85        
Core4: 29.22        Core5: 29.75        
Core6: 25.78        Core7: 27.03        
Core8: 29.38        Core9: 26.98        
Core10: 26.61        Core11: 27.30        
Core12: 26.71        Core13: 25.93        
Core14: 26.39        Core15: 28.61        
Core16: 26.47        Core17: 25.54        
Core18: 28.89        Core19: 29.82        
Core20: 29.44        Core21: 26.46        
Core22: 27.59        Core23: 29.19        
Core24: 33.11        Core25: 25.44        
Core26: 28.91        Core27: 29.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.75
Socket1: 27.78
DDR read Latency(ns)
Socket0: 101101.55
Socket1: 390.32
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 28.23        
Core2: 27.66        Core3: 28.04        
Core4: 27.70        Core5: 29.17        
Core6: 29.93        Core7: 28.76        
Core8: 25.31        Core9: 24.74        
Core10: 27.64        Core11: 26.25        
Core12: 26.81        Core13: 23.80        
Core14: 29.56        Core15: 28.93        
Core16: 26.04        Core17: 24.24        
Core18: 29.21        Core19: 27.91        
Core20: 30.78        Core21: 25.86        
Core22: 28.58        Core23: 27.07        
Core24: 31.10        Core25: 27.80        
Core26: 29.67        Core27: 27.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.95
Socket1: 26.94
DDR read Latency(ns)
Socket0: 88159.15
Socket1: 400.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.97        Core1: 28.52        
Core2: 28.22        Core3: 28.29        
Core4: 28.96        Core5: 28.82        
Core6: 31.09        Core7: 27.92        
Core8: 28.08        Core9: 23.56        
Core10: 29.04        Core11: 27.03        
Core12: 25.69        Core13: 25.39        
Core14: 27.47        Core15: 28.49        
Core16: 27.81        Core17: 25.72        
Core18: 29.28        Core19: 28.29        
Core20: 29.36        Core21: 26.81        
Core22: 29.64        Core23: 27.44        
Core24: 29.37        Core25: 26.30        
Core26: 30.50        Core27: 26.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.73
Socket1: 27.29
DDR read Latency(ns)
Socket0: 93501.83
Socket1: 395.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.63        Core1: 28.48        
Core2: 24.10        Core3: 28.60        
Core4: 22.77        Core5: 29.31        
Core6: 21.52        Core7: 26.85        
Core8: 26.92        Core9: 23.44        
Core10: 26.45        Core11: 26.77        
Core12: 29.87        Core13: 24.67        
Core14: 29.98        Core15: 26.78        
Core16: 28.34        Core17: 24.12        
Core18: 28.96        Core19: 28.35        
Core20: 31.07        Core21: 25.95        
Core22: 29.34        Core23: 28.20        
Core24: 28.91        Core25: 26.58        
Core26: 30.87        Core27: 28.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.72
Socket1: 27.01
DDR read Latency(ns)
Socket0: 83269.13
Socket1: 402.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 29.23        
Core2: 27.92        Core3: 28.65        
Core4: 27.61        Core5: 28.34        
Core6: 28.49        Core7: 28.42        
Core8: 28.92        Core9: 23.82        
Core10: 25.13        Core11: 26.06        
Core12: 28.94        Core13: 26.88        
Core14: 26.85        Core15: 28.24        
Core16: 28.37        Core17: 25.41        
Core18: 30.55        Core19: 28.03        
Core20: 28.80        Core21: 27.27        
Core22: 28.12        Core23: 27.90        
Core24: 28.24        Core25: 25.61        
Core26: 30.58        Core27: 27.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.44
Socket1: 27.43
DDR read Latency(ns)
Socket0: 90926.03
Socket1: 395.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.07        Core1: 28.92        
Core2: 29.26        Core3: 29.98        
Core4: 29.54        Core5: 28.53        
Core6: 28.08        Core7: 26.86        
Core8: 30.32        Core9: 23.79        
Core10: 29.66        Core11: 24.71        
Core12: 28.32        Core13: 26.77        
Core14: 29.54        Core15: 27.11        
Core16: 26.92        Core17: 26.12        
Core18: 31.19        Core19: 26.46        
Core20: 33.09        Core21: 27.58        
Core22: 29.26        Core23: 30.38        
Core24: 29.85        Core25: 25.59        
Core26: 29.26        Core27: 26.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.19
Socket1: 27.06
DDR read Latency(ns)
Socket0: 91731.88
Socket1: 402.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.47        Core1: 28.89        
Core2: 25.08        Core3: 29.33        
Core4: 28.96        Core5: 28.98        
Core6: 27.66        Core7: 26.83        
Core8: 29.07        Core9: 23.58        
Core10: 27.40        Core11: 26.09        
Core12: 27.35        Core13: 24.73        
Core14: 28.56        Core15: 26.93        
Core16: 28.38        Core17: 24.87        
Core18: 27.47        Core19: 27.65        
Core20: 29.06        Core21: 26.06        
Core22: 27.09        Core23: 30.01        
Core24: 28.80        Core25: 27.48        
Core26: 29.96        Core27: 28.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.74
Socket1: 27.20
DDR read Latency(ns)
Socket0: 91093.05
Socket1: 402.31
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.84        Core1: 29.11        
Core2: 28.18        Core3: 27.47        
Core4: 30.54        Core5: 29.89        
Core6: 26.72        Core7: 27.12        
Core8: 28.27        Core9: 22.54        
Core10: 25.05        Core11: 26.33        
Core12: 26.98        Core13: 25.94        
Core14: 28.91        Core15: 26.75        
Core16: 27.32        Core17: 25.63        
Core18: 28.31        Core19: 27.74        
Core20: 30.92        Core21: 26.18        
Core22: 28.25        Core23: 28.34        
Core24: 27.87        Core25: 28.96        
Core26: 29.60        Core27: 28.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 27.41
DDR read Latency(ns)
Socket0: 87941.70
Socket1: 398.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.19        Core1: 29.77        
Core2: 26.53        Core3: 27.65        
Core4: 31.24        Core5: 29.48        
Core6: 29.92        Core7: 28.43        
Core8: 29.37        Core9: 21.70        
Core10: 26.18        Core11: 27.15        
Core12: 26.99        Core13: 26.60        
Core14: 27.83        Core15: 27.49        
Core16: 26.57        Core17: 26.26        
Core18: 27.69        Core19: 27.65        
Core20: 29.10        Core21: 27.10        
Core22: 29.45        Core23: 27.56        
Core24: 29.17        Core25: 27.68        
Core26: 28.66        Core27: 27.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.11
Socket1: 27.66
DDR read Latency(ns)
Socket0: 94282.85
Socket1: 394.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.42        Core1: 29.79        
Core2: 22.57        Core3: 27.04        
Core4: 27.06        Core5: 29.53        
Core6: 21.41        Core7: 29.07        
Core8: 25.35        Core9: 20.88        
Core10: 22.13        Core11: 26.86        
Core12: 21.79        Core13: 26.74        
Core14: 27.46        Core15: 27.57        
Core16: 26.28        Core17: 26.44        
Core18: 27.85        Core19: 27.39        
Core20: 27.35        Core21: 27.47        
Core22: 30.22        Core23: 27.17        
Core24: 27.75        Core25: 28.29        
Core26: 30.63        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 27.74
DDR read Latency(ns)
Socket0: 83999.18
Socket1: 393.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 28.67        
Core2: 31.81        Core3: 27.31        
Core4: 32.33        Core5: 30.18        
Core6: 29.06        Core7: 28.65        
Core8: 26.51        Core9: 21.29        
Core10: 27.16        Core11: 27.88        
Core12: 26.57        Core13: 25.03        
Core14: 26.90        Core15: 27.58        
Core16: 24.37        Core17: 24.72        
Core18: 29.30        Core19: 28.66        
Core20: 27.24        Core21: 25.67        
Core22: 28.51        Core23: 27.58        
Core24: 27.92        Core25: 29.78        
Core26: 29.19        Core27: 29.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 27.50
DDR read Latency(ns)
Socket0: 85468.03
Socket1: 397.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 29.15        
Core2: 27.82        Core3: 27.33        
Core4: 31.14        Core5: 29.38        
Core6: 29.70        Core7: 30.06        
Core8: 31.38        Core9: 21.32        
Core10: 23.92        Core11: 25.09        
Core12: 28.73        Core13: 26.13        
Core14: 27.05        Core15: 24.97        
Core16: 28.91        Core17: 25.99        
Core18: 26.96        Core19: 26.06        
Core20: 28.52        Core21: 26.91        
Core22: 28.47        Core23: 27.67        
Core24: 27.23        Core25: 27.94        
Core26: 30.58        Core27: 29.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.08
Socket1: 27.13
DDR read Latency(ns)
Socket0: 91778.24
Socket1: 402.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.53        Core1: 29.46        
Core2: 33.84        Core3: 27.23        
Core4: 27.72        Core5: 29.55        
Core6: 29.68        Core7: 28.89        
Core8: 27.41        Core9: 21.58        
Core10: 30.20        Core11: 27.27        
Core12: 26.57        Core13: 25.94        
Core14: 27.45        Core15: 28.09        
Core16: 27.21        Core17: 26.73        
Core18: 28.43        Core19: 27.68        
Core20: 27.87        Core21: 26.89        
Core22: 28.16        Core23: 27.64        
Core24: 30.05        Core25: 28.40        
Core26: 28.10        Core27: 29.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 27.78
DDR read Latency(ns)
Socket0: 92667.60
Socket1: 392.89
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 29.01        
Core2: 26.76        Core3: 27.55        
Core4: 25.73        Core5: 27.62        
Core6: 27.97        Core7: 28.42        
Core8: 28.80        Core9: 23.99        
Core10: 27.02        Core11: 27.30        
Core12: 27.66        Core13: 25.86        
Core14: 28.75        Core15: 28.84        
Core16: 28.72        Core17: 26.26        
Core18: 27.96        Core19: 28.23        
Core20: 29.82        Core21: 26.38        
Core22: 27.47        Core23: 27.37        
Core24: 27.44        Core25: 26.12        
Core26: 29.20        Core27: 30.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.74
Socket1: 27.52
DDR read Latency(ns)
Socket0: 90413.30
Socket1: 393.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 29.32        
Core2: 27.28        Core3: 29.18        
Core4: 29.56        Core5: 26.92        
Core6: 29.30        Core7: 27.99        
Core8: 27.57        Core9: 24.24        
Core10: 31.33        Core11: 25.91        
Core12: 28.19        Core13: 26.79        
Core14: 27.51        Core15: 27.93        
Core16: 25.96        Core17: 26.60        
Core18: 27.21        Core19: 26.28        
Core20: 27.51        Core21: 26.64        
Core22: 28.33        Core23: 29.16        
Core24: 27.71        Core25: 25.35        
Core26: 29.02        Core27: 27.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 27.22
DDR read Latency(ns)
Socket0: 92143.70
Socket1: 401.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 29.14        
Core2: 22.03        Core3: 28.60        
Core4: 24.97        Core5: 27.24        
Core6: 20.82        Core7: 27.64        
Core8: 28.28        Core9: 24.27        
Core10: 27.89        Core11: 26.34        
Core12: 28.97        Core13: 26.44        
Core14: 27.74        Core15: 28.24        
Core16: 27.50        Core17: 26.74        
Core18: 21.67        Core19: 27.03        
Core20: 25.12        Core21: 26.87        
Core22: 21.15        Core23: 29.47        
Core24: 14.35        Core25: 25.63        
Core26: 31.60        Core27: 27.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 27.35
DDR read Latency(ns)
Socket0: 88468.69
Socket1: 400.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 28.53        
Core2: 28.45        Core3: 28.01        
Core4: 31.37        Core5: 27.57        
Core6: 30.94        Core7: 28.54        
Core8: 28.73        Core9: 23.60        
Core10: 30.32        Core11: 26.56        
Core12: 29.73        Core13: 25.24        
Core14: 28.98        Core15: 28.16        
Core16: 27.47        Core17: 25.47        
Core18: 29.15        Core19: 26.57        
Core20: 30.34        Core21: 25.84        
Core22: 29.94        Core23: 27.75        
Core24: 29.27        Core25: 26.57        
Core26: 30.72        Core27: 27.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.71
Socket1: 26.98
DDR read Latency(ns)
Socket0: 85098.30
Socket1: 404.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.28        Core1: 28.15        
Core2: 26.97        Core3: 28.69        
Core4: 29.80        Core5: 27.48        
Core6: 29.01        Core7: 27.82        
Core8: 32.68        Core9: 23.41        
Core10: 24.82        Core11: 26.47        
Core12: 27.00        Core13: 25.22        
Core14: 30.23        Core15: 27.74        
Core16: 29.26        Core17: 25.48        
Core18: 30.73        Core19: 26.83        
Core20: 33.81        Core21: 25.83        
Core22: 26.68        Core23: 28.76        
Core24: 27.22        Core25: 26.92        
Core26: 30.63        Core27: 27.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.45
Socket1: 27.02
DDR read Latency(ns)
Socket0: 90401.42
Socket1: 405.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.67        Core1: 29.22        
Core2: 25.92        Core3: 29.31        
Core4: 26.61        Core5: 26.99        
Core6: 27.24        Core7: 27.30        
Core8: 28.08        Core9: 24.28        
Core10: 24.45        Core11: 25.81        
Core12: 29.32        Core13: 27.02        
Core14: 28.04        Core15: 27.58        
Core16: 26.29        Core17: 26.87        
Core18: 25.38        Core19: 26.80        
Core20: 26.91        Core21: 27.04        
Core22: 26.60        Core23: 29.36        
Core24: 25.95        Core25: 25.71        
Core26: 29.23        Core27: 27.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.34
Socket1: 27.29
DDR read Latency(ns)
Socket0: 93817.54
Socket1: 400.11
