* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 10 2019 19:42:22

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart.timer_Count_RNIICSG1Z0Z_6
T_14_19_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_2/in_3

End 

Net : uart.N_43_0
T_16_19_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_36
T_17_20_sp4_h_l_7
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_1/cen

End 

Net : uart.N_175
T_15_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g1_2
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_15_18_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_6/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_4/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_2/in_3

End 

Net : uart.un1_state_2_0_a3_0_cascade_
T_14_19_wire_logic_cluster/lc_4/ltout
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_6
T_16_18_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_6/in_3

End 

Net : uart.timer_CountZ0Z_0
T_14_20_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/in_3

End 

Net : uart.timer_CountZ0Z_4
T_15_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g3_1
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

T_15_19_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_13_19_lc_trk_g1_6
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

T_15_19_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_1/in_0

End 

Net : uart.N_41_0
T_16_16_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_43
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_0/cen

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_4
T_15_17_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_5/in_3

End 

Net : uart.N_145_0
T_15_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_2/in_1

End 

Net : uart.timer_Count_6_rep1_RNI1B4SZ0
T_15_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_0/in_0

End 

Net : uart.timer_Count28
T_16_19_wire_logic_cluster/lc_0/out
T_13_19_sp12_h_l_0
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_1/in_0

End 

Net : uart.timer_CountZ0Z_1
T_15_20_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_0/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_0/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_5/in_0

End 

Net : uart.timer_CountZ0Z_3
T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g0_6
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g1_6
T_15_19_input_2_1
T_15_19_wire_logic_cluster/lc_1/in_2

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_6/in_3

End 

Net : uart.timer_CountZ0Z_5
T_15_20_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_7/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_44
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_36
T_12_19_sp4_h_l_7
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_7/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_36
T_12_19_sp4_h_l_7
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_3/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_0/in_0

T_15_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_3/in_3

End 

Net : uart.timer_CountZ0Z_7
T_14_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_40
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_wire_logic_cluster/lc_7/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_40
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_40
T_13_18_lc_trk_g3_0
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

T_14_20_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_40
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_7/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_0/in_3

T_14_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_40
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_0/in_3

End 

Net : uart.un1_timer_Count_0_sqmuxa_0
T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_14_19_sp4_v_t_44
T_15_19_sp4_h_l_9
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_14_19_sp4_v_t_44
T_15_19_sp4_h_l_9
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_14_19_sp4_v_t_44
T_15_19_sp4_h_l_9
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_3
T_15_19_sp4_v_t_45
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_3/out
T_12_19_sp4_h_l_3
T_15_19_sp4_v_t_45
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_5/s_r

T_14_19_wire_logic_cluster/lc_3/out
T_14_18_sp12_v_t_22
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_5/s_r

End 

Net : uart.timer_CountZ0Z_6
T_14_20_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_42
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

End 

Net : uart.timer_CountZ0Z_2
T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_5/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_6/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_1/in_3

End 

Net : uart.timer_Count_6_rep1_RNI02QZ0Z61
T_15_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_0/in_1

End 

Net : uart.timer_Count_6_repZ0Z1
T_14_20_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_42
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_43
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_3/in_1

End 

Net : uart.stateZ0Z_4
T_15_18_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_5/in_1

T_15_18_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_1/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_sp4_h_l_10
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_sp4_h_l_10
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_sp4_h_l_10
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_sp4_h_l_10
T_13_18_sp4_v_t_41
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_6/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_15_21_lc_trk_g3_5
T_15_21_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_1/in_3

End 

Net : uart.N_37_0
T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_0
T_15_17_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_2/in_3

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_1
T_15_18_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_6/in_3

End 

Net : uart.N_38_0
T_15_17_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_44
T_16_16_sp4_h_l_2
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

End 

Net : uart.N_175_cascade_
T_15_18_wire_logic_cluster/lc_2/ltout
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_2_cascade_
T_15_18_wire_logic_cluster/lc_6/ltout
T_15_18_wire_logic_cluster/lc_7/in_2

End 

Net : uart.N_44_0
T_14_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_7
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

End 

Net : uart.N_40_0
T_15_18_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_43
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

End 

Net : uart.N_39_0
T_15_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_42
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_1/cen

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_7_cascade_
T_14_17_wire_logic_cluster/lc_0/ltout
T_14_17_wire_logic_cluster/lc_1/in_2

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_3_cascade_
T_15_18_wire_logic_cluster/lc_4/ltout
T_15_18_wire_logic_cluster/lc_5/in_2

End 

Net : uart.timer_Count28_cascade_
T_16_19_wire_logic_cluster/lc_0/ltout
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : uart.state_1_sqmuxa_0
T_16_19_wire_logic_cluster/lc_7/out
T_16_19_sp4_h_l_3
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_2/cen

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

End 

Net : uart.state_RNIVF8I3Z0Z_4
T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_14_19_sp4_h_l_2
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_14_19_sp4_h_l_2
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_14_19_sp4_h_l_2
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_14_19_sp4_h_l_2
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_14_19_sp4_h_l_2
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_14_19_sp4_h_l_2
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_14_19_sp4_h_l_2
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_5/s_r

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_5_cascade_
T_16_19_wire_logic_cluster/lc_2/ltout
T_16_19_wire_logic_cluster/lc_3/in_2

End 

Net : uart.N_42_0
T_16_19_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/cen

End 

Net : uart.timer_Count_6_rep1_RNIRC5SZ0Z1_cascade_
T_14_19_wire_logic_cluster/lc_2/ltout
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : uart.N_147_0
T_14_18_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_47
T_14_19_lc_trk_g1_7
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_14_18_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : uart.N_159
T_13_19_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_46
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_3/in_0

End 

Net : uart.stateZ0Z_3
T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_43
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_5/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g2_1
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

T_14_19_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_4/in_0

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_0/in_0

T_14_19_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g0_1
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

T_14_19_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g0_1
T_14_18_input_2_7
T_14_18_wire_logic_cluster/lc_7/in_2

T_14_19_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_4/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g3_1
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_6/in_0

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_sp4_h_l_7
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g2_1
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : uart.state_1_sqmuxa
T_15_20_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_7/in_1

End 

Net : uart.N_28_mux_i_i_0
T_14_19_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g2_7
T_15_20_input_2_7
T_15_20_wire_logic_cluster/lc_7/in_2

End 

Net : uart.timer_Count_fastZ0Z_6
T_14_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g1_2
T_14_19_input_2_7
T_14_19_wire_logic_cluster/lc_7/in_2

T_14_20_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_2/in_3

End 

Net : uart.stateZ0Z_2
T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_input_2_6
T_13_19_wire_logic_cluster/lc_6/in_2

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_5/in_3

End 

Net : uart.N_22_mux
T_14_19_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_7/in_3

End 

Net : uart.bit_CountZ0Z_1
T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_17_sp4_v_t_39
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_17_sp4_v_t_39
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_7/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_1/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_17_sp4_v_t_39
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_17_sp4_v_t_39
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_16_17_sp4_v_t_39
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : uart.un1_state_4_0_a2_iso
T_15_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_43
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_6/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_43
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_43
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_43
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_17_13_sp4_v_t_45
T_17_17_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_17_13_sp4_v_t_45
T_17_17_sp4_v_t_45
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_17_13_sp4_v_t_45
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_18_17_sp4_h_l_5
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_5/s_r

End 

Net : uart.timer_Count_RNITC202Z0Z_6
T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_0/in_3

End 

Net : uart.N_147_0_cascade_
T_14_18_wire_logic_cluster/lc_1/ltout
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : uart.N_165_1
T_14_18_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : uart.bit_CountZ0Z_2
T_13_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_8
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_8
T_16_18_lc_trk_g2_5
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_17_sp4_h_l_10
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_17_sp4_h_l_10
T_15_17_lc_trk_g2_2
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_8
T_15_18_lc_trk_g2_0
T_15_18_input_2_6
T_15_18_wire_logic_cluster/lc_6/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_8
T_15_18_lc_trk_g2_0
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_8
T_17_18_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g2_4
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_4/in_3

End 

Net : uart.bit_CountZ0Z_0
T_14_18_wire_logic_cluster/lc_5/out
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_7/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_6/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_3/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_13_18_sp4_h_l_2
T_16_18_sp4_v_t_39
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_6/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_6/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_5/in_0

End 

Net : uart.N_177
T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : uart.un1_state_7_0_0
T_14_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_4/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : uart.state_0_sqmuxa_1_d
T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_13_16_sp4_v_t_40
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_13_16_sp4_v_t_40
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_37
T_12_18_sp4_h_l_6
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_5/in_1

End 

Net : uart.timer_Count_RNIHJ661Z0Z_3_cascade_
T_15_20_wire_logic_cluster/lc_3/ltout
T_15_20_wire_logic_cluster/lc_4/in_2

End 

Net : uart.un1_state_4_0_a2_iso_cascade_
T_15_17_wire_logic_cluster/lc_5/ltout
T_15_17_wire_logic_cluster/lc_6/in_2

End 

Net : uart.timer_Count_RNIGLM11Z0Z_6_cascade_
T_14_18_wire_logic_cluster/lc_3/ltout
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : uart.bit_Count_RNO_1Z0Z_1
T_13_18_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_1/in_1

End 

Net : uart.bit_Count_RNO_2Z0Z_2
T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : uart.CO1_1_cascade_
T_13_18_wire_logic_cluster/lc_3/ltout
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : uart.CO0_0_cascade_
T_13_17_wire_logic_cluster/lc_1/ltout
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : uart.state_RNO_0Z0Z_3
T_13_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_1/in_0

End 

Net : uart.state_RNO_1Z0Z_3
T_13_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_0
T_14_19_lc_trk_g0_5
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

End 

Net : uart.un4_timer_Count_1_c5
T_15_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_0/in_1

End 

Net : uart.timer_Count_RNIMLMA1Z0Z_1_cascade_
T_15_20_wire_logic_cluster/lc_0/ltout
T_15_20_wire_logic_cluster/lc_1/in_2

End 

Net : uart.un1_state_5
T_14_18_wire_logic_cluster/lc_7/out
T_14_18_sp4_h_l_3
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_5/in_3

End 

Net : uart.N_170_cascade_
T_13_19_wire_logic_cluster/lc_4/ltout
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : uart.state_RNO_2Z0Z_2
T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : uart.stateZ0Z_1
T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_5/in_0

End 

Net : uart.un1_state_7_0_0_cascade_
T_14_18_wire_logic_cluster/lc_4/ltout
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : uart.un4_timer_Count_1_c2
T_14_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g0_6
T_15_19_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g0_6
T_15_19_input_2_6
T_15_19_wire_logic_cluster/lc_6/in_2

End 

Net : uart.state_RNO_1Z0Z_2_cascade_
T_13_19_wire_logic_cluster/lc_3/ltout
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : uart.bit_Count_RNO_1Z0Z_2_cascade_
T_13_18_wire_logic_cluster/lc_2/ltout
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : uart.un4_timer_Count_1_c5_cascade_
T_15_20_wire_logic_cluster/lc_1/ltout
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : uart.data_AuxZ0Z_1
T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_18_16_sp4_v_t_39
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_1/in_0

End 

Net : uart.data_AuxZ0Z_7
T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_15_18_sp4_h_l_9
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_7/in_3

End 

Net : uart.data_AuxZ0Z_6
T_17_20_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_40
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_6/in_0

End 

Net : uart.data_AuxZ0Z_4
T_17_16_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_42
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_5/in_3

End 

Net : uart.data_AuxZ0Z_5
T_16_20_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_47
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_5/in_3

End 

Net : uart.data_AuxZ0Z_0
T_17_17_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_0/in_1

End 

Net : uart.data_AuxZ0Z_3
T_16_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : uart.data_AuxZ0Z_2
T_16_17_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_2/in_3

End 

Net : data_c_1
T_17_18_wire_logic_cluster/lc_1/out
T_17_15_sp12_v_t_22
T_17_3_sp12_v_t_22
T_17_4_sp4_v_t_44
T_17_0_span4_vert_37
T_17_0_span4_horz_r_2
T_19_0_lc_trk_g1_2
T_19_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : data_c_0
T_17_18_wire_logic_cluster/lc_0/out
T_14_18_sp12_h_l_0
T_13_6_sp12_v_t_23
T_13_0_span12_vert_11
T_13_0_lc_trk_g0_3
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_system_c_g
T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_16_wire_logic_cluster/lc_3/clk

End 

Net : data_rdy_c
T_15_21_wire_logic_cluster/lc_3/out
T_15_20_sp12_v_t_22
T_15_23_sp4_v_t_42
T_15_27_sp4_v_t_42
T_11_31_span4_horz_r_1
T_13_31_lc_trk_g1_1
T_13_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : data_c_7
T_17_18_wire_logic_cluster/lc_7/out
T_7_18_sp12_h_l_1
T_6_18_sp12_v_t_22
T_6_27_sp4_v_t_36
T_6_31_span4_horz_r_0
T_8_31_lc_trk_g0_0
T_8_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : data_c_6
T_17_18_wire_logic_cluster/lc_6/out
T_16_18_sp12_h_l_0
T_15_18_sp12_v_t_23
T_15_26_sp4_v_t_37
T_15_30_sp4_v_t_37
T_11_31_span4_horz_r_2
T_13_31_lc_trk_g1_2
T_13_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : data_c_5
T_17_18_wire_logic_cluster/lc_5/out
T_17_18_sp12_h_l_1
T_16_18_sp12_v_t_22
T_16_27_sp4_v_t_36
T_16_31_lc_trk_g1_1
T_16_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : data_c_4
T_17_19_wire_logic_cluster/lc_5/out
T_15_19_sp4_h_l_7
T_18_19_sp4_v_t_37
T_18_23_sp4_v_t_45
T_18_27_sp4_v_t_45
T_18_31_lc_trk_g0_0
T_18_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : data_c_3
T_17_18_wire_logic_cluster/lc_3/out
T_17_17_sp12_v_t_22
T_17_5_sp12_v_t_22
T_17_4_sp4_v_t_46
T_18_4_sp4_h_l_11
T_22_4_sp4_h_l_11
T_21_0_span4_horz_r_2
T_24_0_lc_trk_g1_6
T_24_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : data_c_2
T_17_18_wire_logic_cluster/lc_2/out
T_17_16_sp12_v_t_23
T_17_4_sp12_v_t_23
T_18_4_sp12_h_l_0
T_19_4_sp4_h_l_3
T_22_0_span4_vert_38
T_22_0_lc_trk_g1_6
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : uart_input_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_horz_r_0
T_8_0_lc_trk_g0_0
T_8_0_wire_io_cluster/io_0/D_OUT_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_47
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_5_sp12_v_t_23
T_10_17_sp12_h_l_0
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_5_sp12_v_t_23
T_9_11_sp4_v_t_39
T_10_15_sp4_h_l_8
T_13_15_sp4_v_t_45
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_6/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_5_sp12_v_t_23
T_9_11_sp4_v_t_39
T_10_15_sp4_h_l_8
T_13_15_sp4_v_t_45
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_5/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_5_sp12_v_t_23
T_10_17_sp12_h_l_0
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_15_13_sp4_h_l_7
T_18_13_sp4_v_t_37
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_5/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_5_sp12_v_t_23
T_10_17_sp12_h_l_0
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_47
T_16_17_sp4_v_t_47
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_5_sp12_v_t_23
T_9_11_sp4_v_t_39
T_10_15_sp4_h_l_8
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_47
T_16_17_sp4_v_t_47
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_3/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_9_sp12_v_t_23
T_10_21_sp12_h_l_0
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_3/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_0
T_9_1_sp12_v_t_23
T_10_13_sp12_h_l_0
T_15_13_sp4_h_l_7
T_18_13_sp4_v_t_37
T_18_17_sp4_v_t_45
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_0/in_0

End 

