===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 27.7583 seconds

  ----User Time----  ----Wall Time----  ----Name----
    8.9280 ( 24.2%)    8.9280 ( 32.2%)  FIR Parser
   15.6331 ( 42.4%)    9.3151 ( 33.6%)  'firrtl.circuit' Pipeline
    2.0795 (  5.6%)    1.1604 (  4.2%)    'firrtl.module' Pipeline
    2.0794 (  5.6%)    1.1603 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2722 (  0.7%)    0.2722 (  1.0%)    InferWidths
    1.2752 (  3.5%)    1.2752 (  4.6%)    LowerFIRRTLTypes
    9.3181 ( 25.3%)    5.1577 ( 18.6%)    'firrtl.module' Pipeline
    2.9049 (  7.9%)    1.5596 (  5.6%)      ExpandWhens
    6.4131 ( 17.4%)    3.5981 ( 13.0%)      Canonicalizer
    0.3459 (  0.9%)    0.3459 (  1.2%)    Inliner
    1.1002 (  3.0%)    1.1002 (  4.0%)    IMConstProp
    0.0497 (  0.1%)    0.0497 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    1.7839 (  4.8%)    1.7839 (  6.4%)  LowerFIRRTLToHW
    0.9915 (  2.7%)    0.9915 (  3.6%)  HWMemSimImpl
    4.3821 ( 11.9%)    2.3843 (  8.6%)  'hw.module' Pipeline
    0.1384 (  0.4%)    0.0749 (  0.3%)    HWCleanup
    2.1934 (  6.0%)    1.2297 (  4.4%)    CSE
    0.0057 (  0.0%)    0.0029 (  0.0%)      (A) DominanceInfo
    2.0126 (  5.5%)    1.0719 (  3.9%)    Canonicalizer
    1.0387 (  2.8%)    1.0387 (  3.7%)  HWLegalizeNames
    1.4639 (  4.0%)    0.7801 (  2.8%)  'hw.module' Pipeline
    1.4454 (  3.9%)    0.7707 (  2.8%)    PrettifyVerilog
    2.5121 (  6.8%)    2.5121 (  9.0%)  Output
    0.0039 (  0.0%)    0.0039 (  0.0%)  Rest
   36.8542 (100.0%)   27.7583 (100.0%)  Total

{
  totalTime: 27.795,
  maxMemory: 1054347264
}
