================================================================================ 
Commit: cac62a9d5cdbcb5a1e6fe733599ff56638c12ba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:39 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [WHL-U42-RS5-ULT1.1][Audio]: Continuous beep sound is coming from On-board speakers after wake from CS and Crackling sound after Restart

Resolution: Update verb table for WHL and CFL-H platforms.
Impacted: WHL and CFL-H platform.

Hsd-es-id: 1606795141
Original commit date: Mon Nov 19 18:10:38 2018 +0800
Change-Id: I899a1393673cdd49a333314cc1ad69d28b4caa5c
Original commit hash: f5678b9a210dfa91d39b7fa37af51645ea402832

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

================================================================================ 
Commit: 24ef2f7c0ca91113602186154db1efdd41078d08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:38 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Mon Nov 19 16:26:41 2018 -0800
Original commit date: Mon Nov 19 16:26:41 2018 -0800
Original commit hash: c41af0ee263d2dcfa7feb9e8b6c368f2ea16a682

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 52e1e9221d006c9551da29d8751b2a6a91498320 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:37 2018 -0800 
-------------------------------------------------------------------------------- 
Uploading RST PreOS 17.2.0.3735 to the CNL/CFL BIOS with new RST PEI driver to provide PEI_OPAL_DEVICE_INFO_PPI.

New implementation of OPAL PEI Driver requires PEI_OPAL_DEVICE_INFO_PPI to be able to locate remapped NVMe registers.
This allows unlocking RST controlled Opal/Pyrite storage devices during S3 resume by Opal Driver.

Changelog:
RCRs:
1806530283 Implementing new RST SEC PEI driver to install PEI_OPAL_DEVICE_INFO_PPI

Hsd-es-id: 1806592962
Original commit date: Mon Nov 19 14:50:26 2018 +0100
Change-Id: Ice0139ca7fca3f2c8c35d0ede381565618f3e380
Original commit hash: d571d2b109e5a7a9aa9fe959347eef812fc99cd9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: bc8491a7555eca1bb7de6df9b3354df0877b4643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:35 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Nov 19 11:35:36 2018 -0800
Original commit date: Mon Nov 19 11:35:36 2018 -0800
Original commit hash: b695bf53dfbaf7729b47c19d8a78af9d01e9b7c6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 950f4b9894db3d8c74f6d7052253d9a042a84be6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:34 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Nov 18 12:06:34 2018 -0800
Original commit date: Sun Nov 18 12:06:34 2018 -0800
Original commit hash: 6f3bc0556713a2e0104860ecf5b77177af53767b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b57444403e052369aa82ddb0c1d711eedd1e407c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:33 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Nov 18 11:35:24 2018 -0800
Original commit date: Sun Nov 18 11:35:24 2018 -0800
Original commit hash: fc331661cab0c1c08c97ea7181d0526c188e0c12

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 220428f6a25334d3d28c66b8f2e432a8a0352a89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:32 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Nov 17 11:38:05 2018 -0800
Original commit date: Sat Nov 17 11:38:05 2018 -0800
Original commit hash: 172f8cafdb8255df61f0d562640c66b7053ce2b8

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fb1536095399f417a54bad853212f7da540dc67d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:30 2018 -0800 
-------------------------------------------------------------------------------- 
[BIOS][Regression][CFL-H/S62][CNP-H][OC]: Not able to read values in BET tool with BIOS V175.
Revert "Added additional buffer check in overclocking SMI handler."

This reverts commit 4657af521fe4ae2445cac755f2fccb69ee13f720.

Hsd-es-id: 1606798478
Original commit date: Fri Nov 16 15:10:23 2018 -0700
Change-Id: If4c81950448dd739ae5322c9378dbdcdd6d403ee
Original commit hash: c35a7db858ce88ab37b5dfade8415f683fc7ed7d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c

================================================================================ 
Commit: 4f5863244fe610a49f7f9407e9267823ae8027f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:29 2018 -0800 
-------------------------------------------------------------------------------- 
[BIOS][Regression][CFL-S82][CNP-H]: eDP display is not observed in BIOS setup with v176 BIOS
Revert "[WHL/ CNL] Adjusting T12 timing is malfunction"

This reverts commit 395fd247b45bdbe8486cb2feb67ea9dec992118d.

Hsd-es-id: 1606798674
Original commit date: Fri Nov 16 15:14:40 2018 -0700
Change-Id: Iac85172a4633ea61f99b883dbda815f6fceb6760
Original commit hash: ebc618cd37ba8310c7e98f0f93482e06ba79a915

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c

================================================================================ 
Commit: 0ae3c87c3634394f4fcba4a05e056fa03c81c06f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:27 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate WHL Vx Patch 0xA8

Update WHL Vx with Patch 0xA8

Hsd-es-id: <HSD-ES Number>
Original commit date: Thu Nov 15 15:18:11 2018 -0800
Change-Id: Id754e48550c3521be45181a42733deebd798787f
Original commit hash: 218be11053c037ed73882901d7258b1710cf62e1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: b1b4050966055a4c578399873781a2498a0b7583 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:24 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Nov 16 11:35:36 2018 -0800
Original commit date: Fri Nov 16 11:35:36 2018 -0800
Original commit hash: d23ea617b6cbc54be10b07b8f187d801fcab2266

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f71de92fdfdc93de5669c35d14a99a41435451b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:23 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Nov 15 11:35:51 2018 -0800
Original commit date: Thu Nov 15 11:35:51 2018 -0800
Original commit hash: f606d68a6901a41814622a6547f720dbaf3df16a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a2926aa136ea8e4ac068c3782b6d4266a9dd0f4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:21 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: support Opal S3 unlock with remapped NVMe on RST mode

Fix build error.

Hsd-es-id: 1506858477
Original commit date: Thu Nov 15 14:38:51 2018 +0800
Change-Id: I905f51da9ca5ff596592b9e5547958e9e6025724
Original commit hash: 9a748204123bced47a6b12c9e2b1a9662d520fb6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 7412f653e1598e9fe0af90744847001d8bdb33cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:20 2018 -0800 
-------------------------------------------------------------------------------- 
* CannonLakePlatSamplePkg: support Opal S3 unlock with remapped NVMe on RST mode

RST pre-OS driver will expose a new PPI when there are reamapped NVMe on system.
This PPI provide MMIO base address for Opal PEI driver to unlock drive during S3.

Hsd-es-id: 1506858477
Original commit date: Wed Oct 24 21:25:17 2018 +0800
Change-Id: I2bbb1e6f638fddf2ace8c908c16f77497af81b59
Original commit hash: 0e28a22edde0a36f709d14f4138aa8224cd69049

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/Ppi/OpalDeviceInfo.h
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalNvmeMode.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalNvmeMode.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordCommon.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.inf
CannonLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1e4ba4372f35acb96635333dcf5fde5ee2e36283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:18 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Wed Nov 14 21:37:23 2018 -0800
Original commit date: Wed Nov 14 21:37:23 2018 -0800
Original commit hash: 95da261abbb473d8094da03d50155ddf57b7f9f1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3237f1fd1f5dc89074e201bdcf69e842d8828cac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:17 2018 -0800 
-------------------------------------------------------------------------------- 
TrustedDeviceSetup: Add error messaging to TDS build prep script

Add error messaging to TDS build prep script so it fails appropriately if files not found.
Add fixes to allow external build to pass.

Hsd-es-id: 2206291658
Attestation-link: CannonLakePlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Thu Nov 8 14:27:48 2018 -0800
Change-Id: I7589730a15053c3134a03cce865ab51eb3851dac
Original commit hash: 460b8f877e9853d82178c9b6016f755fd2964259

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 6168810230f70356dee72cc9fd1532df88454a5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:15 2018 -0800 
-------------------------------------------------------------------------------- 
[WHL]Need to enable WwanResetWorkaround by default

Enable WWAN reset workaround by default

Hsd-es-id: 1408350242
Original commit date: Thu Nov 15 09:40:19 2018 +0800
Change-Id: If7dfd9b8e3c2a06ed90a6688ea93c49767313348
Original commit hash: 823f20049606cd6dc03c15a82803bad87cb769d7

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
CannonLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: d76aa196f1334c03d73a5abb0aea2803ee19ba5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:14 2018 -0800 
-------------------------------------------------------------------------------- 
* CannonLakePlatSamplePkg: support Opal S3 unlock with SATA drive on RST mode

Port number of SATA drive has been converted to bitmap format when SATA mode is RST mode.
Hence it need to be converted back to phsical port number before port initialization.

Hsd-es-id: 1506847382
Original commit date: Wed Oct 24 20:29:04 2018 +0800
Change-Id: Id929c811a2f629325bf31d7e11dde21d26f6783f
Original commit hash: 85cc02d94d80e59c8acfee247d4cba753ceeb405

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordCommon.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordDxe.inf
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.inf

================================================================================ 
Commit: f9c798b3fd89855b7b60cb797441e99621ccf2bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:11 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Add FSP-S blob to TPM measurements

Backport from ICL: https://git-amr-7.devtools.intel.com/gerrit/#/c/22855/

Resolution:

The IBB elements (FVRecovery, FVRecovery2 and FSP_M_T) are being measured and
extended by the Boot Guard ACM. Platform and Core BIOS are responsible for
measuring the complementary elements that conform the BIOS. The problem found
was that when the FspWrapper (FSP 2.0 API mode) was enabled, the silicon
initialization would be compiled into a separate FSP-S binary outside the main
BIOS FVs being measured.

To include FSP-S in the measurements on CNL, during the extraction of the Guided
section containing the FSP-S blob we will hash and extend the FSP-S blob and
create the corresponding TPM event log.

Since the functions to hash, extend and create event logs during PEI phase are
not available outside Tcg2Pei.c, this functionality has been consolidated into a
separate library (PeiTpmMeasurementLib).

Hsd-es-id: 2205371598
Original commit date: Tue Oct 2 15:15:49 2018 -0700
Change-Id: I4c9e46455d8f4df03cf045e4bda8c52e1228c38f
Original commit hash: 8a8bc47324c73e33bc3a34f909f383f495ca8fe5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.c
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.inf
CannonLakePlatSamplePkg/Include/Library/PeiTpmMeasurementLib.h
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurementLib.c
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurementLib.h
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurementLib.inf
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementLibNull.c
CannonLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementLibNull.inf
CannonLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 8c9ba68e0cd79b8aeac96e0c7dab33a1b6c5bc35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:10 2018 -0800 
-------------------------------------------------------------------------------- 
TrustedDeviceSetupRestricted: Fix bug in reporting TDS capabilities

Port changes for bug fix in reporting TDS capabilities in SMBIOS table 131.

Hsd-es-id: 2206289184
Attestation-link: CannonLakePlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Wed Nov 14 14:14:22 2018 -0800
Change-Id: I8bf5360f9f963f5b203b2c4ca99fe358e00ff106
Original commit hash: f379953738ef5b3cb5746c66bfc6326ea31bc546

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MeSmbiosDxe.inf

================================================================================ 
Commit: b5140d9cecf9d909a796ecf8695aa7ff3ad4ac73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:08 2018 -0800 
-------------------------------------------------------------------------------- 
CFL: ACPI Exception: AE_BAD_PARAMETER happens with ubuntu Linux from v164.5

Change the algorithm to consume TOLUD PCI register in virtual device.

Hsd-es-id: 2206219083
Original commit date: Mon Nov 5 15:48:31 2018 +0800
Change-Id: I8ea69ffeb2f3dbfcd0f2788e13f4fde6e61fea81
Original commit hash: ad80fb96e5e046596b89c4762f666b5fdc399302

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl

================================================================================ 
Commit: efdcd5faf0d94e6fbb611cc86df897d5295cae84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:06 2018 -0800 
-------------------------------------------------------------------------------- 
[WHL/ CNL] Adjusting T12 timing is malfunction

1. Remove (GtConfig->PeiGraphicsPeimInit == 0) && from CheckAndForceVddOn function
2. Remove the condition to check  BIT27, BIT28, BIT29 of GfxMMIO offset 0xC7200 from CheckAndForceVddOn function
3. Remove the VDD enable code from GraphicsInit function

Hsd-es-id: 1506934359
Original commit date: Mon Nov 12 10:51:50 2018 +0530
Change-Id: Ibaef9f02e32e7ee36716fe241336e1349adf23ef
Original commit hash: 395fd247b45bdbe8486cb2feb67ea9dec992118d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c

================================================================================ 
Commit: f29bc6fd68a35fcb94bf51008487e207fddf1c8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:05 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 15 00:23:51 2018 +0000
Original commit date: Thu Nov 15 00:23:51 2018 +0000
Original commit hash: 3cba0309201997adb261c6d252710c2c515414c0

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ccf34026dfdf55d83b104a8e755885545334e26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:04 2018 -0800 
-------------------------------------------------------------------------------- 
CFL-S 82/62[CNPH]: PS2 Keyboard and Mouse BIOS option is not available in CFL-S

PS2Keyboard Mouse enable Setup option are visible for all the board flavors.

Hsd-es-id: 1606788727
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606788727
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Nov 14 11:24:04 2018 +0800
Change-Id: I695996a36d47a8c391cd010f51ee8ae030e908be
Original commit hash: 2c2454d962c7c342123c0b8dc747ca30b95df917

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c3c58c9e1fb9207d828419334dc00320cb623221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:02 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate CFL Ux Patch 0xA4

Update CFL Ux with Patch 0xA4

Hsd-es-id: <HSD-ES Number>
Original commit date: Thu Oct 25 14:03:24 2018 -0700
Change-Id: Ibe6fdb1283b1cce8f53c43575e607baddd9713da
Original commit hash: 646256e7e59094be8de51e4c56b68de008924c22

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: a8af661b0f36049f606748ff88e82b1eea393db5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:01 2018 -0800 
-------------------------------------------------------------------------------- 
Package/Module: Debug BIOS generates errors with PcdBiosAcmBinEnable disabled

Registered the FW_BINARIES_FV_SIGNED to the PEI core.
Re-designed the module to do generic walk through of FVs using the PEI file services.

Hsd-es-id: 1506786718
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506786718
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Nov 12 16:31:23 2018 -0800
Change-Id: I6716e2d8eac62e32b442bdf39b7db49e3d8ee3cd
Original commit hash: 4212fd201b5938adf31b2a3abb7b86798946c4fa

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: e9f22072ac773122e4a031a83f972c76d4e4b841 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:08:00 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [1408322519][WHL][MRC] Update DDR4 WrV Conversion Calculation for Retrain Margin Limits

Currently, UPM/PWR and Retrain Margin Limits for WrV are in Step Size units of 3.125mV (LPDDR3 technology) however the DDR4 WrV step size is 7.8mV.

The calculation which converts to DDR4 Vref Step Size is currently set to floor divide to achieve the converted Vref PI value.
However this calculation should implement a better rounding mechanism so that the Retrain Margin Limit check is properly applied to MRC.

Hsd-es-id: https
Original commit date: Mon Nov 12 11:11:03 2018 -0800
Change-Id: I3af2c3561adb9028740e4fcec4ae81ac72626cb3
Original commit hash: 97427bb62989eaa0f5e63c425521e7cb6733f1e9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: c9ca0731c8e730df51ce4453ee86278c2faa5871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:58 2018 -0800 
-------------------------------------------------------------------------------- 
Fixed TXT hang if HeapGuard is enabled.

Need to save & restore the original value of CR0 and EFER MSR.

Hsd-es-id: 1408231583
Original commit date: Thu Nov 8 09:28:08 2018 -0800
Change-Id: I345b2e412425635c6fdc1a0bb85158e01d8a215d
Original commit hash: 80b3a6f65cb066f59faf88acd8c94437721dfccd

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/x64/TxtDxeBsp.nasm

================================================================================ 
Commit: 80b379361c2b60a54743e58abf7d88aa818cc7a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:57 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 14 22:27:34 2018 +0000
Original commit date: Wed Nov 14 22:27:34 2018 +0000
Original commit hash: f2fe35b3a0ba7620243d11ef5c31b63058f20e40

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbf0f55e09c4146f885642e0a9ff0184d4d26d5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:56 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Nov 14 22:05:58 2018 +0000
Original commit date: Wed Nov 14 22:05:58 2018 +0000
Original commit hash: 136deac41a6bce752ed40abcfbb5022b42d2ef46

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce192a4b78a235615f859128f10008790c531c1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:54 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [1408291426][CFL][MRC] Add CFL R0 CPUID to MRC

MRC needs to be updated to include new CFL R0 CPUID Stepping

This is needed so that MRC can properly distinguish between various steppings.

Hsd-es-id: 1408291426
Original commit date: Thu Nov 8 10:23:22 2018 -0800
Change-Id: If6a6215f690d547ea177487a434c1213b4df9004
Original commit hash: 8be22898e57b7eee15c4149c1b7de12a7cd4c051

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: d94bafc55d50efed5db437294fac101a8cbe6d7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:53 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Nov 14 11:35:49 2018 -0800
Original commit date: Wed Nov 14 11:35:49 2018 -0800
Original commit hash: 3e29f19708d787e057a121b9f52bca3287dbe3e9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ba6a69f1cd30aee0c977ea9b1fab1e2e6ce41bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:52 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Nov 13 11:36:19 2018 -0800
Original commit date: Tue Nov 13 11:36:19 2018 -0800
Original commit hash: 2d4410dbee3d210b46143a2bdb2fa494a0188ecb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a4c85899883d28be499bf2671384b71abaa2d990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:50 2018 -0800 
-------------------------------------------------------------------------------- 
[WHL] Observed  WWAN network enumeration failing after come back from BIOS updates - part3

Update the copyright year in PeiPlatformHookLib.h to 2018.

Hsd-es-id: 1606678969
Original commit date: Tue Nov 13 15:31:17 2018 +0800
Change-Id: I36ff095f4c59aafdb2330c768838d78c21b1c4ee
Original commit hash: 3e33e08072928bed9d5822dda4c76aad2884750b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/Library/PeiPlatformHookLib.h

================================================================================ 
Commit: b019f67bd73f18a33c312f2899e8b84b1122395f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:49 2018 -0800 
-------------------------------------------------------------------------------- 
Update CPU Doxygen and fix coding standard issue for 7.x.4C.6x

Hsd-es-id: None
Original commit date: Tue Nov 13 13:57:27 2018 +0800
Change-Id: I4541d8737509f312a0acef640c17fb4fdbbe1673
Original commit hash: b005a207f24c7ea0bc25ce4fa593661b5baa9d0a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: a7ddaa9770e963828c9944fb7dd6155894cba77c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:45 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Nov 12 11:35:54 2018 -0800
Original commit date: Mon Nov 12 11:35:54 2018 -0800
Original commit hash: 611055a2b185803810db262f7a02b38e420ad601

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 93f8cccd173b6831b41b127a9700b77a414dc6f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:44 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Nov 11 12:13:31 2018 -0800
Original commit date: Sun Nov 11 12:13:31 2018 -0800
Original commit hash: 18336c40d2bdc2c0983abafeeb12657d18a735db

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e14d198c06948135483c2ec045b28e85cce23ceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:42 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Nov 11 11:35:32 2018 -0800
Original commit date: Sun Nov 11 11:35:32 2018 -0800
Original commit hash: 756d4b5bb193f4b37257b7cdfbd47b1b74282e34

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4b41994d965602589f19a250b7a43ee501f0184f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 28 16:07:41 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Nov 10 11:37:57 2018 -0800
Original commit date: Sat Nov 10 11:37:57 2018 -0800
Original commit hash: dca8ccf47070b7dd4e7d238b0649c39d0b28bffa

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
