module comp2bin(
	input [7:0] in,
	output [7:0] out,
	output sinal
);

// subtrair 1 do in, e inverter todos os bits
// salvar sinal na variavel

assign sinal = in[7];
wire temp_in[7:0];

ula u1 (in, 8'b00000001, 1'b0, temp_in);


endmodule