$comment
	File created using the following command:
		vcd file EAB.msim.vcd -direction
$end
$date
	Tue Feb 05 08:19:28 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module EAB_vlg_vec_tst $end
$var reg 11 ! IR [10:0] $end
$var reg 16 " PC [15:0] $end
$var reg 16 # Ra [15:0] $end
$var reg 1 $ selEAB1 $end
$var reg 2 % selEAB2 [1:0] $end
$var wire 1 & adder_input_1 [15] $end
$var wire 1 ' adder_input_1 [14] $end
$var wire 1 ( adder_input_1 [13] $end
$var wire 1 ) adder_input_1 [12] $end
$var wire 1 * adder_input_1 [11] $end
$var wire 1 + adder_input_1 [10] $end
$var wire 1 , adder_input_1 [9] $end
$var wire 1 - adder_input_1 [8] $end
$var wire 1 . adder_input_1 [7] $end
$var wire 1 / adder_input_1 [6] $end
$var wire 1 0 adder_input_1 [5] $end
$var wire 1 1 adder_input_1 [4] $end
$var wire 1 2 adder_input_1 [3] $end
$var wire 1 3 adder_input_1 [2] $end
$var wire 1 4 adder_input_1 [1] $end
$var wire 1 5 adder_input_1 [0] $end
$var wire 1 6 adder_input_2 [15] $end
$var wire 1 7 adder_input_2 [14] $end
$var wire 1 8 adder_input_2 [13] $end
$var wire 1 9 adder_input_2 [12] $end
$var wire 1 : adder_input_2 [11] $end
$var wire 1 ; adder_input_2 [10] $end
$var wire 1 < adder_input_2 [9] $end
$var wire 1 = adder_input_2 [8] $end
$var wire 1 > adder_input_2 [7] $end
$var wire 1 ? adder_input_2 [6] $end
$var wire 1 @ adder_input_2 [5] $end
$var wire 1 A adder_input_2 [4] $end
$var wire 1 B adder_input_2 [3] $end
$var wire 1 C adder_input_2 [2] $end
$var wire 1 D adder_input_2 [1] $end
$var wire 1 E adder_input_2 [0] $end
$var wire 1 F eabOut [15] $end
$var wire 1 G eabOut [14] $end
$var wire 1 H eabOut [13] $end
$var wire 1 I eabOut [12] $end
$var wire 1 J eabOut [11] $end
$var wire 1 K eabOut [10] $end
$var wire 1 L eabOut [9] $end
$var wire 1 M eabOut [8] $end
$var wire 1 N eabOut [7] $end
$var wire 1 O eabOut [6] $end
$var wire 1 P eabOut [5] $end
$var wire 1 Q eabOut [4] $end
$var wire 1 R eabOut [3] $end
$var wire 1 S eabOut [2] $end
$var wire 1 T eabOut [1] $end
$var wire 1 U eabOut [0] $end

$scope module i1 $end
$var wire 1 V gnd $end
$var wire 1 W vcc $end
$var wire 1 X unknown $end
$var tri1 1 Y devclrn $end
$var tri1 1 Z devpor $end
$var tri1 1 [ devoe $end
$var wire 1 \ ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 ] selEAB1~input_o $end
$var wire 1 ^ Ra[0]~input_o $end
$var wire 1 _ IR[0]~input_o $end
$var wire 1 ` PC[0]~input_o $end
$var wire 1 a Add1~1_sumout $end
$var wire 1 b Ra[1]~input_o $end
$var wire 1 c IR[1]~input_o $end
$var wire 1 d PC[1]~input_o $end
$var wire 1 e Add1~2 $end
$var wire 1 f Add1~5_sumout $end
$var wire 1 g Ra[2]~input_o $end
$var wire 1 h PC[2]~input_o $end
$var wire 1 i IR[2]~input_o $end
$var wire 1 j Add1~6 $end
$var wire 1 k Add1~9_sumout $end
$var wire 1 l Ra[3]~input_o $end
$var wire 1 m PC[3]~input_o $end
$var wire 1 n IR[3]~input_o $end
$var wire 1 o Add1~10 $end
$var wire 1 p Add1~13_sumout $end
$var wire 1 q Ra[4]~input_o $end
$var wire 1 r PC[4]~input_o $end
$var wire 1 s IR[4]~input_o $end
$var wire 1 t Add1~14 $end
$var wire 1 u Add1~17_sumout $end
$var wire 1 v Ra[5]~input_o $end
$var wire 1 w PC[5]~input_o $end
$var wire 1 x IR[5]~input_o $end
$var wire 1 y Add1~18 $end
$var wire 1 z Add1~21_sumout $end
$var wire 1 { Ra[6]~input_o $end
$var wire 1 | PC[6]~input_o $end
$var wire 1 } selEAB2[1]~input_o $end
$var wire 1 ~ selEAB2[0]~input_o $end
$var wire 1 !! mux_2_input[6]~1_combout $end
$var wire 1 "! IR[10]~input_o $end
$var wire 1 #! mux_2_input[6]~0_combout $end
$var wire 1 $! IR[6]~input_o $end
$var wire 1 %! Add0~1_sumout $end
$var wire 1 &! Add1~22 $end
$var wire 1 '! Add1~25_sumout $end
$var wire 1 (! Ra[7]~input_o $end
$var wire 1 )! IR[7]~input_o $end
$var wire 1 *! Add0~2 $end
$var wire 1 +! Add0~5_sumout $end
$var wire 1 ,! PC[7]~input_o $end
$var wire 1 -! Add1~26 $end
$var wire 1 .! Add1~29_sumout $end
$var wire 1 /! Ra[8]~input_o $end
$var wire 1 0! PC[8]~input_o $end
$var wire 1 1! IR[8]~input_o $end
$var wire 1 2! Add0~6 $end
$var wire 1 3! Add0~9_sumout $end
$var wire 1 4! Add1~30 $end
$var wire 1 5! Add1~33_sumout $end
$var wire 1 6! Ra[9]~input_o $end
$var wire 1 7! IR[9]~input_o $end
$var wire 1 8! mux_2_input[10]~2_combout $end
$var wire 1 9! Add0~10 $end
$var wire 1 :! Add0~13_sumout $end
$var wire 1 ;! PC[9]~input_o $end
$var wire 1 <! Add1~34 $end
$var wire 1 =! Add1~37_sumout $end
$var wire 1 >! Ra[10]~input_o $end
$var wire 1 ?! Add0~14 $end
$var wire 1 @! Add0~17_sumout $end
$var wire 1 A! PC[10]~input_o $end
$var wire 1 B! Add1~38 $end
$var wire 1 C! Add1~41_sumout $end
$var wire 1 D! Ra[11]~input_o $end
$var wire 1 E! PC[11]~input_o $end
$var wire 1 F! mux_2_input[11]~3_combout $end
$var wire 1 G! Add0~18 $end
$var wire 1 H! Add0~21_sumout $end
$var wire 1 I! Add1~42 $end
$var wire 1 J! Add1~45_sumout $end
$var wire 1 K! Ra[12]~input_o $end
$var wire 1 L! Add0~22 $end
$var wire 1 M! Add0~25_sumout $end
$var wire 1 N! PC[12]~input_o $end
$var wire 1 O! Add1~46 $end
$var wire 1 P! Add1~49_sumout $end
$var wire 1 Q! Ra[13]~input_o $end
$var wire 1 R! PC[13]~input_o $end
$var wire 1 S! Add0~26 $end
$var wire 1 T! Add0~29_sumout $end
$var wire 1 U! Add1~50 $end
$var wire 1 V! Add1~53_sumout $end
$var wire 1 W! Ra[14]~input_o $end
$var wire 1 X! Add0~30 $end
$var wire 1 Y! Add0~33_sumout $end
$var wire 1 Z! PC[14]~input_o $end
$var wire 1 [! Add1~54 $end
$var wire 1 \! Add1~57_sumout $end
$var wire 1 ]! Ra[15]~input_o $end
$var wire 1 ^! Add0~34 $end
$var wire 1 _! Add0~37_sumout $end
$var wire 1 `! PC[15]~input_o $end
$var wire 1 a! Add1~58 $end
$var wire 1 b! Add1~61_sumout $end
$var wire 1 c! adder_input_1~0_combout $end
$var wire 1 d! adder_input_1~1_combout $end
$var wire 1 e! adder_input_1~2_combout $end
$var wire 1 f! adder_input_1~3_combout $end
$var wire 1 g! adder_input_1~4_combout $end
$var wire 1 h! adder_input_1~5_combout $end
$var wire 1 i! adder_input_1~6_combout $end
$var wire 1 j! adder_input_1~7_combout $end
$var wire 1 k! adder_input_1~8_combout $end
$var wire 1 l! adder_input_1~9_combout $end
$var wire 1 m! adder_input_1~10_combout $end
$var wire 1 n! adder_input_1~11_combout $end
$var wire 1 o! adder_input_1~12_combout $end
$var wire 1 p! adder_input_1~13_combout $end
$var wire 1 q! adder_input_1~14_combout $end
$var wire 1 r! adder_input_1~15_combout $end
$var wire 1 s! mux_2_input [15] $end
$var wire 1 t! mux_2_input [14] $end
$var wire 1 u! mux_2_input [13] $end
$var wire 1 v! mux_2_input [12] $end
$var wire 1 w! mux_2_input [11] $end
$var wire 1 x! mux_2_input [10] $end
$var wire 1 y! mux_2_input [9] $end
$var wire 1 z! mux_2_input [8] $end
$var wire 1 {! mux_2_input [7] $end
$var wire 1 |! mux_2_input [6] $end
$var wire 1 }! mux_2_input [5] $end
$var wire 1 ~! mux_2_input [4] $end
$var wire 1 !" mux_2_input [3] $end
$var wire 1 "" mux_2_input [2] $end
$var wire 1 #" mux_2_input [1] $end
$var wire 1 $" mux_2_input [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
0$
b0 %
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0E
0D
0C
0B
0A
0@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
0U
0T
0S
0R
0Q
0P
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
0V
1W
xX
1Y
1Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
x%!
0&!
x'!
0(!
0)!
0*!
x+!
0,!
0-!
x.!
0/!
00!
01!
02!
x3!
04!
x5!
06!
07!
08!
09!
x:!
0;!
0<!
x=!
0>!
0?!
x@!
0A!
0B!
xC!
0D!
0E!
0F!
0G!
xH!
0I!
xJ!
0K!
0L!
xM!
0N!
0O!
xP!
0Q!
0R!
0S!
xT!
0U!
xV!
0W!
0X!
xY!
0Z!
0[!
x\!
0]!
0^!
x_!
0`!
0a!
xb!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
z$"
z#"
z""
z!"
z~!
z}!
x|!
z{!
zz!
xy!
zx!
xw!
zv!
zu!
zt!
zs!
$end
#10000
1$
b10 %
b11 %
b1 !
b100 "
b110 "
b100000 #
b110000 #
b111000 #
1]
1l
1q
1v
1d
1h
1~
1}
1_
1E
1!!
1h!
1z
1g!
1u
1f!
1p
1a
1U
1R
12
1Q
11
1P
10
0w!
0y!
0|!
03!
0+!
0%!
0@!
0:!
0_!
0Y!
0T!
0M!
0H!
0:
09
08
07
06
0<
0;
0?
0>
0=
0J!
0P!
0V!
0\!
0b!
0=!
0C!
0'!
0.!
05!
0M
0N
0O
0K
0L
0F
0G
0H
0I
0J
#20000
0$
b1 %
b0 %
b11000 #
b1000 #
b0 #
0]
0l
0q
0v
0~
0}
0!!
0h!
0z
0g!
0u
0f!
0p
1e!
1d!
1k
1f
1T
1S
14
13
0R
02
0Q
01
0P
00
#30000
b10 %
1}
1!!
#40000
1$
b0 %
1]
0}
0!!
0e!
0d!
0k
0f
0T
0S
04
03
#50000
b1 %
0$
1~
0]
1!!
1e!
1d!
1k
1f
1T
1S
14
13
#60000
b0 %
0~
0!!
#70000
b0 !
b10 "
b0 "
0d
0h
0_
0E
0e!
0k
0d!
0f
0a
0U
0T
04
0S
03
#100000
