#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 21 10:23:39 2019
# Process ID: 6216
# Current directory: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent940 C:\Users\Scott Foerster\Documents\GitHub\ENES246\-7ControlPath\2_3HexToBinwithNestedForLoopsData_Path\HexToBinwithNestedForLoopsData_Path.xpr
# Log file: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/vivado.log
# Journal file: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path'
INFO: [Project 1-313] Project file moved from 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/HexToBinwithNestedForLoopsData_Path' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.ip_user_files', nor could it be found using path 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: nestedFor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 844.922 ; gain = 87.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nestedFor' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/sources_1/imports/NestedForLoops/NestedFor.sv:3]
ERROR: [Synth 8-524] part-select [15:12] out of range of prefix 'LED' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/sources_1/imports/NestedForLoops/NestedFor.sv:16]
ERROR: [Synth 8-6156] failed synthesizing module 'nestedFor' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/sources_1/imports/NestedForLoops/NestedFor.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 887.359 ; gain = 130.316
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: nestedFor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 887.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nestedFor' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/sources_1/imports/NestedForLoops/NestedFor.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'nestedFor' (1#1) [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/sources_1/imports/NestedForLoops/NestedFor.sv:3]
WARNING: [Synth 8-3331] design nestedFor has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 887.359 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 887.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 887.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1192.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.172 ; gain = 322.813
8 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.172 ; gain = 322.813
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Feb 21 10:39:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/synth_1/runme.log
[Thu Feb 21 10:39:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B177A
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/impl_1/nestedFor.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/impl_1/nestedFor.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Feb 21 10:45:16 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/synth_1/runme.log
[Thu Feb 21 10:45:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
close_design
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Feb 21 11:40:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/synth_1/runme.log
[Thu Feb 21 11:40:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Feb 21 11:42:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/synth_1/runme.log
[Thu Feb 21 11:42:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B177A
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/impl_1/nestedFor.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.runs/impl_1/nestedFor.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: nestedFor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nestedFor' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/sources_1/imports/NestedForLoops/NestedFor.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'nestedFor' (1#1) [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/sources_1/imports/NestedForLoops/NestedFor.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.723 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.srcs/constrs_1/imports/NestedForLoops/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3766.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3766.039 ; gain = 106.316
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3766.039 ; gain = 106.316
close_project
open_project {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/2_3HexToBinwithNestedForLoopsData_Path/HexToBinwithNestedForLoopsData_Path.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: thirtyTwobitHexTo16LEDs
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3766.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thirtyTwobitHexTo16LEDs' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:1]
WARNING: [Synth 8-5788] Register dp_reg in module thirtyTwobitHexTo16LEDs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:48]
WARNING: [Synth 8-5788] Register segment_reg in module thirtyTwobitHexTo16LEDs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'thirtyTwobitHexTo16LEDs' (1#1) [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3766.039 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3766.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3766.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3766.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3766.039 ; gain = 0.000
5 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3766.039 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Feb 21 12:02:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Thu Feb 21 12:04:41 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Feb 21 12:05:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B177A
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/thirtyTwobitHexTo16LEDs.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/thirtyTwobitHexTo16LEDs.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Feb 21 12:08:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/synth_1/runme.log
[Thu Feb 21 12:08:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict { PACKAGE_PIN H6    IOSTANDARD LVCMOS33 } [get_ports { bank_Switch }; #IO_L24P_T3_35 Sch=sw[12]
set_property -dict { PACKAGE_PIN U12   IOSTANDARD LVCMOS33 } [get_ports { hexBCD }];  ... (truncated) ' found in constraint file. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc:29]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3766.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3766.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thirtyTwobitHexTo16LEDs' [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:1]
WARNING: [Synth 8-5788] Register dp_reg in module thirtyTwobitHexTo16LEDs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:51]
WARNING: [Synth 8-5788] Register segment_reg in module thirtyTwobitHexTo16LEDs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'thirtyTwobitHexTo16LEDs' (1#1) [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3766.039 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3766.039 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3766.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict { PACKAGE_PIN H6    IOSTANDARD LVCMOS33 } [get_ports { bank_Switch }; #IO_L24P_T3_35 Sch=sw[12]
set_property -dict { PACKAGE_PIN U12   IOSTANDARD LVCMOS33 } [get_ports { hexBCD }];  ... (truncated) ' found in constraint file. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc:29]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3766.039 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb 21 12:20:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/synth_1/runme.log
[Thu Feb 21 12:20:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict { PACKAGE_PIN H6    IOSTANDARD LVCMOS33 } [get_ports { bankSwitch }; #IO_L24P_T3_35 Sch=sw[12]
set_property -dict { PACKAGE_PIN U12   IOSTANDARD LVCMOS33 } [get_ports { hexBCD }]; # ... (truncated) ' found in constraint file. [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc:29]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb 21 12:22:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/synth_1/runme.log
[Thu Feb 21 12:22:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb 21 12:26:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/synth_1/runme.log
[Thu Feb 21 12:26:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/thirtyTwobitHexTo16LEDs.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb 21 13:30:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/synth_1/runme.log
[Thu Feb 21 13:30:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B177A
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/thirtyTwobitHexTo16LEDs.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.runs/impl_1/thirtyTwobitHexTo16LEDs.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_design synth_1
report_utilization -name utilization_1
refresh_design
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott Foerster/Documents/GitHub/ENES246/-7ControlPath/4_HexOrBCD7segDisplay/HexOrBCD7segDisplay/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 21 13:42:53 2019...
