/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [19:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(in_data[153] & celloutsig_1_9z[12]);
  assign celloutsig_0_16z = ~celloutsig_0_6z[16];
  assign celloutsig_1_4z = ~celloutsig_1_1z[7];
  assign celloutsig_0_1z = ~((in_data[38] | in_data[90]) & (_01_ | _00_));
  assign celloutsig_1_15z = ~(celloutsig_1_6z ^ in_data[144]);
  reg [3:0] _09_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _09_ <= 4'h0;
    else _09_ <= in_data[24:21];
  assign { _03_[3], _01_, _00_, _03_[0] } = _09_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_1z } & { _03_[3], celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_22z = { _02_[6:3], celloutsig_0_5z, celloutsig_0_10z } & { _03_[3], celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_9z = celloutsig_0_6z[15:12] == in_data[53:50];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z, _03_[3], _01_, _00_, _03_[0] } === in_data[87:82];
  assign celloutsig_0_10z = { celloutsig_0_4z[6:0], celloutsig_0_1z } === in_data[34:27];
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z } >= in_data[65:62];
  assign celloutsig_1_6z = { celloutsig_1_1z[8:1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z } && { celloutsig_1_1z[7:3], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_16z = celloutsig_1_14z & ~(celloutsig_1_15z);
  assign celloutsig_0_11z = { in_data[88:87], celloutsig_0_3z, _03_[3], _01_, _00_, _03_[0] } % { 1'h1, celloutsig_0_6z[9], _03_[3], _01_, _00_, _03_[0], celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_3z[7:2], celloutsig_1_3z, celloutsig_1_4z } * { celloutsig_1_5z[9:6], celloutsig_1_5z };
  assign celloutsig_0_6z = in_data[83:64] * { celloutsig_0_4z[6:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_3z = celloutsig_1_2z[1] ? celloutsig_1_1z[8:1] : { in_data[130:124], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_3z[6] ? { celloutsig_1_1z[8:6], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } : { celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_3z[7], 1'h0, celloutsig_1_3z[5:0] };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } !== { in_data[43:42], celloutsig_0_2z };
  assign celloutsig_0_21z = { in_data[22:19], celloutsig_0_16z } | { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_1_14z = & celloutsig_1_13z[4:1];
  assign celloutsig_1_18z = celloutsig_1_12z & celloutsig_1_4z;
  assign celloutsig_1_0z = in_data[129] & in_data[144];
  assign celloutsig_0_2z = ~^ { in_data[83:79], celloutsig_0_1z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_4z[0], celloutsig_0_11z };
  assign celloutsig_0_20z = { celloutsig_0_11z[6:4], celloutsig_0_14z } >> { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[175:168], celloutsig_1_0z } << { in_data[110:103], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[159:157] << in_data[110:108];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, _03_[3], _01_, _00_, _03_[0] } >>> { in_data[78:74], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_13z = { in_data[126:125], celloutsig_1_2z } ~^ in_data[116:112];
  assign celloutsig_1_19z = { celloutsig_1_13z[3:2], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_15z } ~^ { celloutsig_1_9z[9:0], celloutsig_1_16z };
  assign _03_[2:1] = { _01_, _00_ };
  assign { out_data[128], out_data[106:96], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
