Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Feb 25 16:53:39 2026
| Host         : en433345.uoa.auckland.ac.nz running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file pynq_wrapper_control_sets_placed.rpt
| Design       : pynq_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   501 |
|    Minimum number of control sets                        |   501 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1032 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   501 |
| >= 0 to < 4        |    53 |
| >= 4 to < 6        |    81 |
| >= 6 to < 8        |    27 |
| >= 8 to < 10       |    68 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     3 |
| >= 16              |   243 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4709 |         1175 |
| No           | No                    | Yes                    |             267 |          102 |
| No           | Yes                   | No                     |             813 |          353 |
| Yes          | No                    | No                     |            2733 |          848 |
| Yes          | No                    | Yes                    |            3705 |         1840 |
| Yes          | Yes                   | No                     |             933 |          348 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[1]_0                                                                                                                                                        | btn0_IBUF                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                  | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                  | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                  | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                  | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                    |                1 |              1 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                         |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                               |                3 |              4 |         1.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                        | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                             | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                               | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                             | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                               | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/axi_araddr[5]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[6]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17][0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/ctrl_fsm_ns                                                                                                                                                                                             | btn0_IBUF                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_cm_meta_nr.cm_rlist_q[4]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[8][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              5 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                 | u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                         |                1 |              6 |         6.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/instr_valid_id_q_reg_3[0]                                                                                                                                                                                            | btn0_IBUF                                                                                                                                                                                                                               |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                        |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                        |                3 |              6 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |              6 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                     | u_bd/secure_soc_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                               |                3 |              6 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                        |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/debug_mode_q_reg_5[0]                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/sel_3                                                                                                                                                                                              | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                             |                2 |              7 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                   | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                 |                2 |              7 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                      | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                           |                2 |              7 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                               |                2 |              7 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                      | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                           |                2 |              7 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                      | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                           |                2 |              7 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                      | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                           |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[21]_2[0]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_10                                                                                                                                                                                             | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                             |                2 |              7 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                               |                3 |              7 |         2.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                               |                4 |              7 |         1.75 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                   | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                 |                2 |              7 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                  | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                5 |              8 |         1.60 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                  | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                6 |              8 |         1.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                  | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                4 |              8 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                1 |              8 |         8.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/g_instr_rdata_nr.instr_rdata_id_o_reg[5]_0[5]                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                1 |              8 |         8.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                6 |              8 |         1.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                4 |              8 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                7 |              8 |         1.14 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                8 |              8 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                  | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                8 |              8 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                  | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                6 |              8 |         1.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                4 |              8 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                1 |              8 |         8.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                  | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                4 |              8 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                5 |              8 |         1.60 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                5 |              8 |         1.60 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                  | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                6 |              8 |         1.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                4 |              8 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                8 |              8 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                5 |              8 |         1.60 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                1 |              8 |         8.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                8 |              8 |         1.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                  | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                5 |              8 |         1.60 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |                4 |              8 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/g_instr_rdata_nr.instr_rdata_id_o_reg[5]_0[1]                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[14]_1[0]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/E[0]                                                                                                                                                                                                                 | btn0_IBUF                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[5]_2[0]                                                                                                                                                                        | btn0_IBUF                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[5]_2[1]                                                                                                                                                                        | btn0_IBUF                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/rdata_q[15]_i_4[0]                                                                                                                                                                                      | btn0_IBUF                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/g_instr_rdata_nr.instr_rdata_id_o_reg[5]_0[4]                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/g_instr_rdata_nr.instr_rdata_id_o_reg[5]_0[3]                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/g_instr_rdata_nr.instr_rdata_id_o_reg[5]_0[2]                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/g_instr_rdata_nr.instr_rdata_id_o_reg[5]_0[0]                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[6]                                                                                                                                                                                                           | btn0_IBUF                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[5]                                                                                                                                                                                                           | btn0_IBUF                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[4]                                                                                                                                                                                                           | btn0_IBUF                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[3]                                                                                                                                                                                                           | btn0_IBUF                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[2]                                                                                                                                                                                                           | btn0_IBUF                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[1]                                                                                                                                                                                                           | btn0_IBUF                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/E[0]                                                                                                                                                                                                           | btn0_IBUF                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                           |                3 |              9 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                           |                2 |              9 |         4.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                           |                3 |              9 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                           |                2 |              9 |         4.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                      |                5 |             10 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                     | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                  |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                      |                3 |             10 |         3.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                      |                7 |             10 |         1.43 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                     | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |                3 |             10 |         3.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                     | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                  |                3 |             10 |         3.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                     | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                  |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                     | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/bus_axi_periph_0/inst/sb_rvalid_i_2_n_0                                                                                                                                                                               |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                     | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                  |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                     | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                     | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |                2 |             10 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                      |                3 |             11 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                      |                5 |             13 |         2.60 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                         |                5 |             15 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                         |                5 |             15 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                      |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                      |                8 |             16 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                      |                8 |             16 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                      |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                         |                7 |             17 |         2.43 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                         |                9 |             17 |         1.89 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[22]_0[0]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/load_store_unit_i/rdata_q[31]_i_1__6_n_0                                                                                                                                                                                        | btn0_IBUF                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[30]_1[0]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               11 |             26 |         2.36 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |                8 |             28 |         3.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[21]_3[0]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |               15 |             31 |         2.07 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/debug_mode_q_reg_11[0]                                                                                                                                                                                               | btn0_IBUF                                                                                                                                                                                                                               |               21 |             31 |         1.48 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_en                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[20]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[5]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[4]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[17]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[18]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[19]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[16]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[21]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[23]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[0]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[3]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[2]_0[0]                                                                                                                                                                                          | btn0_IBUF                                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[24]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[8]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[15]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[6]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[14]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[13]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[1]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[2]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][31]_i_3_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | rdata_q_reg[27]_i_2_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[12]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[11]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[9]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[7]                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[10]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/device_req[2]_12                                                                                                                                                                                                     | u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[1]_0                                                                                                                                                             |               10 |             32 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/debug_mode_q_reg_10[0]                                                                                                                                                                                               | btn0_IBUF                                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[11]_0[0]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[11]_0[1]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[24]_2[0]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[27]_0[0]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[29]_0[0]                                                                                                                                                                       | btn0_IBUF                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/imd_val_we_ex[1]                                                                                                                                                                                                     | btn0_IBUF                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[0]_0[0]                                                                                                                                                                                          | btn0_IBUF                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[0]_0[1]                                                                                                                                                                                          | btn0_IBUF                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/bus_axi_periph_0/inst/state__1[0]                                                                                                                                                                                                      | u_bd/secure_soc_i/bus_axi_periph_0/inst/sb_rvalid_i_2_n_0                                                                                                                                                                               |               10 |             32 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/bus_axi_periph_0/inst/sb_rvalid_i_1_n_0                                                                                                                                                                                                | u_bd/secure_soc_i/bus_axi_periph_0/inst/sb_rvalid_i_2_n_0                                                                                                                                                                               |                5 |             32 |         6.40 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/bus_axi_periph_0/inst/p_1_in                                                                                                                                                                                                           | u_bd/secure_soc_i/bus_axi_periph_0/inst/sb_rvalid_i_2_n_0                                                                                                                                                                               |                8 |             32 |         4.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[25]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                |               18 |             32 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[2]_0[1]                                                                                                                                                                                          | btn0_IBUF                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/load_store_unit_i/addr_update                                                                                                                                                                                                   | btn0_IBUF                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_2                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q                                                                                                                                                                            | btn0_IBUF                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[29]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[28]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[27]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/gen_regfile_ff.register_file_i/p_0_out[26]                                                                                                                                                                                                  | btn0_IBUF                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q                                                                                                                                                                             | btn0_IBUF                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                           |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/if_stage_i/imd_val_we_ex[0]                                                                                                                                                                                                     | btn0_IBUF                                                                                                                                                                                                                               |               28 |             34 |         1.21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                           |                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             37 |         2.31 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |               15 |             42 |         2.80 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |               26 |             62 |         2.38 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |               27 |             62 |         2.30 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_bus/E[0]                                                                                                                                                                                                                                        | btn0_IBUF                                                                                                                                                                                                                               |               27 |             68 |         2.52 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/bus_axi_periph_0/inst/m_axi_awaddr[31]_i_1_n_0                                                                                                                                                                                         | u_bd/secure_soc_i/bus_axi_periph_0/inst/sb_rvalid_i_2_n_0                                                                                                                                                                               |               22 |             68 |         3.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             69 |         2.38 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          | btn0_IBUF                                                                                                                                                                                                                               |               38 |             79 |         2.08 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_id_pipe_reg_we                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               49 |             84 |         1.71 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/AES_decrypt_/block[127]_i_1_n_0                                                                                                                           | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               75 |            128 |         1.71 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[9][127]_i_1_n_0                                                                                                                    | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |              104 |            128 |         1.23 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[8][127]_i_1_n_0                                                                                                                    | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               70 |            128 |         1.83 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[7][127]_i_1_n_0                                                                                                                    | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               59 |            128 |         2.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[6][127]_i_1_n_0                                                                                                                    | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               90 |            128 |         1.42 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[5][127]_i_1_n_0                                                                                                                    | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               55 |            128 |         2.33 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[4][127]_i_1_n_0                                                                                                                    | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               59 |            128 |         2.17 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[3][127]_i_1_n_0                                                                                                                    | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               75 |            128 |         1.71 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[2][127]_i_1_n_0                                                                                                                    | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               73 |            128 |         1.75 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[1][127]_i_1_n_0                                                                                                                    | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               65 |            128 |         1.97 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg[10][127]_i_1_n_0                                                                                                                   | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               78 |            128 |         1.64 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/AES_encrypt_/E[0]                                                                                                                                         | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               53 |            128 |         2.42 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/AES_encrypt_/block[127]_i_1__0_n_0                                                                                                                        | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               75 |            128 |         1.71 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/AES_decrypt_/E[0]                                                                                                                                         | u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                       |               65 |            128 |         1.97 |
|  u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1147 |           5015 |         4.37 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


