{"vcs1":{"timestamp_begin":1682185571.539830625, "rt":0.34, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1682185571.946944465, "rt":0.39, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1682185572.385001431, "rt":0.21, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682185571.265500569}
{"VCS_COMP_START_TIME": 1682185571.265500569}
{"VCS_COMP_END_TIME": 1682185572.661497005}
{"VCS_USER_OPTIONS": "+lint=all -sverilog test.sv library.sv"}
{"vcs1": {"peak_mem": 336968}}
{"stitch_vcselab": {"peak_mem": 222608}}
