# Digital-IC-Verification
ğŸ§  About This Repo
This repository contains my learning journey through the Digital IC Verification course. It includes Verilog/SystemVerilog code, testbenches, simulation outputs, notes, and project files as I progress through the topics.

ğŸ§ª Topics Covered (To be updated as you learn)
âœ… Introduction to Digital Verification

â±ï¸ Simulation & Testbenches

ğŸ§® Combinational & Sequential Logic Verification

ğŸ§° Verification Tools (ModelSim, VCS, etc.)

ğŸ“œ SystemVerilog Basics

ğŸ” Assertions & Coverage

ğŸ§ª UVM (Universal Verification Methodology) 

ğŸ› ï¸ Tools Used
Language: Verilog / SystemVerilog

Simulator: ModelSim / QuestaSim / VCS

Platform: GitHub, Linux/Windows
