|step_sequencer
CLOCK_50 => CLOCK_50.IN2
KEY[0] => nReset.IN2
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => Select.IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] << input_interface:I1.HEX0
HEX0[1] << input_interface:I1.HEX0
HEX0[2] << input_interface:I1.HEX0
HEX0[3] << input_interface:I1.HEX0
HEX0[4] << input_interface:I1.HEX0
HEX0[5] << input_interface:I1.HEX0
HEX0[6] << input_interface:I1.HEX0
HEX1[0] << input_interface:I1.HEX1
HEX1[1] << input_interface:I1.HEX1
HEX1[2] << input_interface:I1.HEX1
HEX1[3] << input_interface:I1.HEX1
HEX1[4] << input_interface:I1.HEX1
HEX1[5] << input_interface:I1.HEX1
HEX1[6] << input_interface:I1.HEX1
HEX2[0] << input_interface:I1.HEX2
HEX2[1] << input_interface:I1.HEX2
HEX2[2] << input_interface:I1.HEX2
HEX2[3] << input_interface:I1.HEX2
HEX2[4] << input_interface:I1.HEX2
HEX2[5] << input_interface:I1.HEX2
HEX2[6] << input_interface:I1.HEX2
HEX3[0] << input_interface:I1.HEX3
HEX3[1] << input_interface:I1.HEX3
HEX3[2] << input_interface:I1.HEX3
HEX3[3] << input_interface:I1.HEX3
HEX3[4] << input_interface:I1.HEX3
HEX3[5] << input_interface:I1.HEX3
HEX3[6] << input_interface:I1.HEX3
HEX4[0] << input_interface:I1.HEX4
HEX4[1] << input_interface:I1.HEX4
HEX4[2] << input_interface:I1.HEX4
HEX4[3] << input_interface:I1.HEX4
HEX4[4] << input_interface:I1.HEX4
HEX4[5] << input_interface:I1.HEX4
HEX4[6] << input_interface:I1.HEX4
HEX5[0] << input_interface:I1.HEX5
HEX5[1] << input_interface:I1.HEX5
HEX5[2] << input_interface:I1.HEX5
HEX5[3] << input_interface:I1.HEX5
HEX5[4] << input_interface:I1.HEX5
HEX5[5] << input_interface:I1.HEX5
HEX5[6] << input_interface:I1.HEX5
LEDR[0] << input_interface:I1.LEDR
LEDR[1] << input_interface:I1.LEDR
LEDR[2] << input_interface:I1.LEDR
LEDR[3] << input_interface:I1.LEDR
LEDR[4] << input_interface:I1.LEDR
LEDR[5] << input_interface:I1.LEDR
LEDR[6] << input_interface:I1.LEDR
LEDR[7] << input_interface:I1.LEDR
LEDR[8] << input_interface:I1.LEDR
LEDR[9] << input_interface:I1.LEDR
AUD_XCK << audio_interface:A1.AUD_XCK
AUD_DACDAT << audio_interface:A1.AUD_DACDAT
FPGA_I2C_SCLK << audio_interface:A1.FPGA_I2C_SCLK
DAC_I2C_SCLK << audio_interface:A1.DAC_I2C_SCLK
DAC_I2C_A0 << audio_interface:A1.DAC_I2C_A0
AUD_BCLK <> audio_interface:A1.AUD_BCLK
AUD_ADCLRCK <> audio_interface:A1.AUD_ADCLRCK
AUD_DACLRCK <> audio_interface:A1.AUD_DACLRCK
FPGA_I2C_SDAT <> audio_interface:A1.FPGA_I2C_SDAT
DAC_I2C_SDAT <> audio_interface:A1.DAC_I2C_SDAT
PS2_CLK <> input_interface:I1.PS2_CLK
PS2_DAT <> input_interface:I1.PS2_DAT


|step_sequencer|audio_interface:A1
CLOCK_50 => CLOCK_50.IN7
nStart => nStart.IN4
nReset => nReset.IN1
Select[0] => Select[0].IN2
Select[1] => Select[1].IN2
Select[2] => Select[2].IN2
Select[3] => Select[3].IN2
Select[4] => Select[4].IN2
Select[5] => Select[5].IN2
Select[6] => Select[6].IN2
Select[7] => Select[7].IN2
Select[8] => Select[8].IN2
Select[9] => Select[9].IN2
Select[10] => Select[10].IN2
Select[11] => Select[11].IN2
Loops[0] => Loops[0].IN1
Loops[1] => Loops[1].IN1
Loops[2] => Loops[2].IN1
Loops[3] => Loops[3].IN1
Loops[4] => Loops[4].IN1
Loops[5] => Loops[5].IN1
Loops[6] => Loops[6].IN1
BPM[0] => BPM[0].IN1
BPM[1] => BPM[1].IN1
BPM[2] => BPM[2].IN1
BPM[3] => BPM[3].IN1
BPM[4] => BPM[4].IN1
BPM[5] => BPM[5].IN1
BPM[6] => BPM[6].IN1
BPM[7] => BPM[7].IN1
BPM[8] => BPM[8].IN1
BPM[9] => BPM[9].IN1
AUD_BCLK <> Audio_Controller:AC1.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:AC1.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:AC1.AUD_DACLRCK
FPGA_I2C_SDAT <> avconf:AVC1.FPGA_I2C_SDAT
DAC_I2C_SDAT <> DAC_I2C_SDAT
AUD_XCK <= Audio_Controller:AC1.AUD_XCK
AUD_DACDAT <= Audio_Controller:AC1.AUD_DACDAT
FPGA_I2C_SCLK <= avconf:AVC1.FPGA_I2C_SCLK
DAC_I2C_SCLK <= SCL_in.DB_MAX_OUTPUT_PORT_TYPE
DAC_I2C_A0 <= DAC_I2C_A0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|BPM_counter:B1
Clock => Q[0].CLK
Clock => Q[1].CLK
Clock => Q[2].CLK
Clock => Q[3].CLK
Clock => Q[4].CLK
Clock => Q[5].CLK
Clock => Q[6].CLK
Clock => Q[7].CLK
Clock => Q[8].CLK
Clock => Q[9].CLK
Clock => Q[10].CLK
Clock => Q[11].CLK
Clock => Q[12].CLK
Clock => Q[13].CLK
Clock => Q[14].CLK
Clock => Q[15].CLK
Clock => Q[16].CLK
Clock => Q[17].CLK
Clock => Q[18].CLK
Clock => Q[19].CLK
Clock => Q[20].CLK
Clock => Q[21].CLK
Clock => Q[22].CLK
Clock => Q[23].CLK
Clock => Q[24].CLK
Clock => Q[25].CLK
Clock => Q[26].CLK
Clock => Q[27].CLK
Clock => Q[28].CLK
Clock => Q[29].CLK
Clock => Q[30].CLK
Clock => Q[31].CLK
Clock => Step~reg0.CLK
nStart => Q[0].ACLR
nStart => Q[1].ACLR
nStart => Q[2].ACLR
nStart => Q[3].ACLR
nStart => Q[4].ACLR
nStart => Q[5].ACLR
nStart => Q[6].ACLR
nStart => Q[7].ACLR
nStart => Q[8].ACLR
nStart => Q[9].ACLR
nStart => Q[10].ACLR
nStart => Q[11].ACLR
nStart => Q[12].ACLR
nStart => Q[13].ACLR
nStart => Q[14].ACLR
nStart => Q[15].ACLR
nStart => Q[16].ACLR
nStart => Q[17].ACLR
nStart => Q[18].ACLR
nStart => Q[19].ACLR
nStart => Q[20].ACLR
nStart => Q[21].ACLR
nStart => Q[22].ACLR
nStart => Q[23].ACLR
nStart => Q[24].ACLR
nStart => Q[25].ACLR
nStart => Q[26].ACLR
nStart => Q[27].ACLR
nStart => Q[28].ACLR
nStart => Q[29].ACLR
nStart => Q[30].ACLR
nStart => Q[31].ACLR
nStart => Step~reg0.ACLR
BPM[0] => Div0.IN41
BPM[0] => WideNor0.IN0
BPM[1] => Div0.IN40
BPM[1] => WideNor0.IN1
BPM[2] => Div0.IN39
BPM[2] => WideNor0.IN2
BPM[3] => Div0.IN38
BPM[3] => WideNor0.IN3
BPM[4] => Div0.IN37
BPM[4] => WideNor0.IN4
BPM[5] => Div0.IN36
BPM[5] => WideNor0.IN5
BPM[6] => Div0.IN35
BPM[6] => WideNor0.IN6
BPM[7] => Div0.IN34
BPM[7] => WideNor0.IN7
BPM[8] => Div0.IN33
BPM[8] => WideNor0.IN8
BPM[9] => Div0.IN32
BPM[9] => WideNor0.IN9
Step <= Step~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|loop_counter:L1
nReset => Play.IN0
nReset => Q[11].IN0
nReset => Play~reg0.ACLR
nReset => done.PRESET
nStart => Q[11].IN1
nStart => Play.IN1
Step => Q[0].CLK
Step => Q[1].CLK
Step => Q[2].CLK
Step => Q[3].CLK
Step => Q[4].CLK
Step => Q[5].CLK
Step => Q[6].CLK
Step => Q[7].CLK
Step => Q[8].CLK
Step => Q[9].CLK
Step => Q[10].CLK
Step => Q[11].CLK
Step => Play~reg0.CLK
Step => done.CLK
Loops[0] => total_steps[4].DATAIN
Loops[0] => Loops_latched[0].DATAIN
Loops[1] => total_steps[5].DATAIN
Loops[1] => Loops_latched[1].DATAIN
Loops[2] => total_steps[6].DATAIN
Loops[2] => Loops_latched[2].DATAIN
Loops[3] => total_steps[7].DATAIN
Loops[3] => Loops_latched[3].DATAIN
Loops[4] => total_steps[8].DATAIN
Loops[4] => Loops_latched[4].DATAIN
Loops[5] => total_steps[9].DATAIN
Loops[5] => Loops_latched[5].DATAIN
Loops[6] => total_steps[10].DATAIN
Loops[6] => Loops_latched[6].DATAIN
Play <= Play~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1
Clock => Clock.IN12
nStart => nStart.IN12
Select[0] => Add0.IN2
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[1] => Add0.IN1
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[2] => Add1.IN4
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[3] => Add2.IN6
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[4] => Add3.IN8
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[5] => Add4.IN8
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[6] => Add5.IN8
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[7] => Add6.IN8
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[8] => Add7.IN8
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[9] => Add8.IN8
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[10] => Add9.IN8
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[11] => Add10.IN8
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Out[0] <= Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom4096x32:U1.port2
amplitude[1] <= rom4096x32:U1.port2
amplitude[2] <= rom4096x32:U1.port2
amplitude[3] <= rom4096x32:U1.port2
amplitude[4] <= rom4096x32:U1.port2
amplitude[5] <= rom4096x32:U1.port2
amplitude[6] <= rom4096x32:U1.port2
amplitude[7] <= rom4096x32:U1.port2
amplitude[8] <= rom4096x32:U1.port2
amplitude[9] <= rom4096x32:U1.port2
amplitude[10] <= rom4096x32:U1.port2
amplitude[11] <= rom4096x32:U1.port2
amplitude[12] <= rom4096x32:U1.port2
amplitude[13] <= rom4096x32:U1.port2
amplitude[14] <= rom4096x32:U1.port2
amplitude[15] <= rom4096x32:U1.port2
amplitude[16] <= rom4096x32:U1.port2
amplitude[17] <= rom4096x32:U1.port2
amplitude[18] <= rom4096x32:U1.port2
amplitude[19] <= rom4096x32:U1.port2
amplitude[20] <= rom4096x32:U1.port2
amplitude[21] <= rom4096x32:U1.port2
amplitude[22] <= rom4096x32:U1.port2
amplitude[23] <= rom4096x32:U1.port2
amplitude[24] <= rom4096x32:U1.port2
amplitude[25] <= rom4096x32:U1.port2
amplitude[26] <= rom4096x32:U1.port2
amplitude[27] <= rom4096x32:U1.port2
amplitude[28] <= rom4096x32:U1.port2
amplitude[29] <= rom4096x32:U1.port2
amplitude[30] <= rom4096x32:U1.port2
amplitude[31] <= rom4096x32:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom4096x32:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom4096x32:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_nhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_nhh1:auto_generated.address_a[2]
address_a[3] => altsyncram_nhh1:auto_generated.address_a[3]
address_a[4] => altsyncram_nhh1:auto_generated.address_a[4]
address_a[5] => altsyncram_nhh1:auto_generated.address_a[5]
address_a[6] => altsyncram_nhh1:auto_generated.address_a[6]
address_a[7] => altsyncram_nhh1:auto_generated.address_a[7]
address_a[8] => altsyncram_nhh1:auto_generated.address_a[8]
address_a[9] => altsyncram_nhh1:auto_generated.address_a[9]
address_a[10] => altsyncram_nhh1:auto_generated.address_a[10]
address_a[11] => altsyncram_nhh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nhh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nhh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nhh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nhh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nhh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nhh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nhh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nhh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nhh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_nhh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_nhh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_nhh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_nhh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_nhh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_nhh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_nhh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_nhh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2
Clock => Clock.IN12
nStart => nStart.IN12
Select[0] => Add0.IN2
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[0] => amplitude_sum.OUTPUTSELECT
Select[1] => Add0.IN1
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[1] => amplitude_sum.OUTPUTSELECT
Select[2] => Add1.IN4
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[2] => amplitude_sum.OUTPUTSELECT
Select[3] => Add2.IN6
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[3] => amplitude_sum.OUTPUTSELECT
Select[4] => Add3.IN8
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[4] => amplitude_sum.OUTPUTSELECT
Select[5] => Add4.IN8
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[5] => amplitude_sum.OUTPUTSELECT
Select[6] => Add5.IN8
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[6] => amplitude_sum.OUTPUTSELECT
Select[7] => Add6.IN8
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[7] => amplitude_sum.OUTPUTSELECT
Select[8] => Add7.IN8
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[8] => amplitude_sum.OUTPUTSELECT
Select[9] => Add8.IN8
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[9] => amplitude_sum.OUTPUTSELECT
Select[10] => Add9.IN8
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[10] => amplitude_sum.OUTPUTSELECT
Select[11] => Add10.IN8
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Select[11] => amplitude_sum.OUTPUTSELECT
Out[0] <= Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12
Clock => Clock.IN2
nStart => nStart.IN1
phase_increment[0] => phase_increment[0].IN1
phase_increment[1] => phase_increment[1].IN1
phase_increment[2] => phase_increment[2].IN1
phase_increment[3] => phase_increment[3].IN1
phase_increment[4] => phase_increment[4].IN1
phase_increment[5] => phase_increment[5].IN1
phase_increment[6] => phase_increment[6].IN1
phase_increment[7] => phase_increment[7].IN1
phase_increment[8] => phase_increment[8].IN1
phase_increment[9] => phase_increment[9].IN1
phase_increment[10] => phase_increment[10].IN1
phase_increment[11] => phase_increment[11].IN1
phase_increment[12] => phase_increment[12].IN1
phase_increment[13] => phase_increment[13].IN1
phase_increment[14] => phase_increment[14].IN1
phase_increment[15] => phase_increment[15].IN1
phase_increment[16] => phase_increment[16].IN1
phase_increment[17] => phase_increment[17].IN1
phase_increment[18] => phase_increment[18].IN1
phase_increment[19] => phase_increment[19].IN1
phase_increment[20] => phase_increment[20].IN1
phase_increment[21] => phase_increment[21].IN1
phase_increment[22] => phase_increment[22].IN1
phase_increment[23] => phase_increment[23].IN1
phase_increment[24] => phase_increment[24].IN1
phase_increment[25] => phase_increment[25].IN1
phase_increment[26] => phase_increment[26].IN1
phase_increment[27] => phase_increment[27].IN1
phase_increment[28] => phase_increment[28].IN1
phase_increment[29] => phase_increment[29].IN1
phase_increment[30] => phase_increment[30].IN1
phase_increment[31] => phase_increment[31].IN1
amplitude[0] <= rom256x12:U1.port2
amplitude[1] <= rom256x12:U1.port2
amplitude[2] <= rom256x12:U1.port2
amplitude[3] <= rom256x12:U1.port2
amplitude[4] <= rom256x12:U1.port2
amplitude[5] <= rom256x12:U1.port2
amplitude[6] <= rom256x12:U1.port2
amplitude[7] <= rom256x12:U1.port2
amplitude[8] <= rom256x12:U1.port2
amplitude[9] <= rom256x12:U1.port2
amplitude[10] <= rom256x12:U1.port2
amplitude[11] <= rom256x12:U1.port2
amplitude[12] <= rom256x12:U1.port2
amplitude[13] <= rom256x12:U1.port2
amplitude[14] <= rom256x12:U1.port2
amplitude[15] <= rom256x12:U1.port2
amplitude[16] <= rom256x12:U1.port2
amplitude[17] <= rom256x12:U1.port2
amplitude[18] <= rom256x12:U1.port2
amplitude[19] <= rom256x12:U1.port2
amplitude[20] <= rom256x12:U1.port2
amplitude[21] <= rom256x12:U1.port2
amplitude[22] <= rom256x12:U1.port2
amplitude[23] <= rom256x12:U1.port2
amplitude[24] <= rom256x12:U1.port2
amplitude[25] <= rom256x12:U1.port2
amplitude[26] <= rom256x12:U1.port2
amplitude[27] <= rom256x12:U1.port2
amplitude[28] <= rom256x12:U1.port2
amplitude[29] <= rom256x12:U1.port2
amplitude[30] <= rom256x12:U1.port2
amplitude[31] <= rom256x12:U1.port2


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1
Clock => phase_angle[0]~reg0.CLK
Clock => phase_angle[1]~reg0.CLK
Clock => phase_angle[2]~reg0.CLK
Clock => phase_angle[3]~reg0.CLK
Clock => phase_angle[4]~reg0.CLK
Clock => phase_angle[5]~reg0.CLK
Clock => phase_angle[6]~reg0.CLK
Clock => phase_angle[7]~reg0.CLK
Clock => phase_angle[8]~reg0.CLK
Clock => phase_angle[9]~reg0.CLK
Clock => phase_angle[10]~reg0.CLK
Clock => phase_angle[11]~reg0.CLK
Clock => phase_angle[12]~reg0.CLK
Clock => phase_angle[13]~reg0.CLK
Clock => phase_angle[14]~reg0.CLK
Clock => phase_angle[15]~reg0.CLK
Clock => phase_angle[16]~reg0.CLK
Clock => phase_angle[17]~reg0.CLK
Clock => phase_angle[18]~reg0.CLK
Clock => phase_angle[19]~reg0.CLK
Clock => phase_angle[20]~reg0.CLK
Clock => phase_angle[21]~reg0.CLK
Clock => phase_angle[22]~reg0.CLK
Clock => phase_angle[23]~reg0.CLK
Clock => phase_angle[24]~reg0.CLK
Clock => phase_angle[25]~reg0.CLK
Clock => phase_angle[26]~reg0.CLK
Clock => phase_angle[27]~reg0.CLK
Clock => phase_angle[28]~reg0.CLK
Clock => phase_angle[29]~reg0.CLK
Clock => phase_angle[30]~reg0.CLK
Clock => phase_angle[31]~reg0.CLK
nStart => phase_angle[0]~reg0.ACLR
nStart => phase_angle[1]~reg0.ACLR
nStart => phase_angle[2]~reg0.ACLR
nStart => phase_angle[3]~reg0.ACLR
nStart => phase_angle[4]~reg0.ACLR
nStart => phase_angle[5]~reg0.ACLR
nStart => phase_angle[6]~reg0.ACLR
nStart => phase_angle[7]~reg0.ACLR
nStart => phase_angle[8]~reg0.ACLR
nStart => phase_angle[9]~reg0.ACLR
nStart => phase_angle[10]~reg0.ACLR
nStart => phase_angle[11]~reg0.ACLR
nStart => phase_angle[12]~reg0.ACLR
nStart => phase_angle[13]~reg0.ACLR
nStart => phase_angle[14]~reg0.ACLR
nStart => phase_angle[15]~reg0.ACLR
nStart => phase_angle[16]~reg0.ACLR
nStart => phase_angle[17]~reg0.ACLR
nStart => phase_angle[18]~reg0.ACLR
nStart => phase_angle[19]~reg0.ACLR
nStart => phase_angle[20]~reg0.ACLR
nStart => phase_angle[21]~reg0.ACLR
nStart => phase_angle[22]~reg0.ACLR
nStart => phase_angle[23]~reg0.ACLR
nStart => phase_angle[24]~reg0.ACLR
nStart => phase_angle[25]~reg0.ACLR
nStart => phase_angle[26]~reg0.ACLR
nStart => phase_angle[27]~reg0.ACLR
nStart => phase_angle[28]~reg0.ACLR
nStart => phase_angle[29]~reg0.ACLR
nStart => phase_angle[30]~reg0.ACLR
nStart => phase_angle[31]~reg0.ACLR
phase_increment[0] => Add0.IN32
phase_increment[1] => Add0.IN31
phase_increment[2] => Add0.IN30
phase_increment[3] => Add0.IN29
phase_increment[4] => Add0.IN28
phase_increment[5] => Add0.IN27
phase_increment[6] => Add0.IN26
phase_increment[7] => Add0.IN25
phase_increment[8] => Add0.IN24
phase_increment[9] => Add0.IN23
phase_increment[10] => Add0.IN22
phase_increment[11] => Add0.IN21
phase_increment[12] => Add0.IN20
phase_increment[13] => Add0.IN19
phase_increment[14] => Add0.IN18
phase_increment[15] => Add0.IN17
phase_increment[16] => Add0.IN16
phase_increment[17] => Add0.IN15
phase_increment[18] => Add0.IN14
phase_increment[19] => Add0.IN13
phase_increment[20] => Add0.IN12
phase_increment[21] => Add0.IN11
phase_increment[22] => Add0.IN10
phase_increment[23] => Add0.IN9
phase_increment[24] => Add0.IN8
phase_increment[25] => Add0.IN7
phase_increment[26] => Add0.IN6
phase_increment[27] => Add0.IN5
phase_increment[28] => Add0.IN4
phase_increment[29] => Add0.IN3
phase_increment[30] => Add0.IN2
phase_increment[31] => Add0.IN1
phase_angle[0] <= phase_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[1] <= phase_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[2] <= phase_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[3] <= phase_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[4] <= phase_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[5] <= phase_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[6] <= phase_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[7] <= phase_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[8] <= phase_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[9] <= phase_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[10] <= phase_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[11] <= phase_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[12] <= phase_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[13] <= phase_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[14] <= phase_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[15] <= phase_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[16] <= phase_angle[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[17] <= phase_angle[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[18] <= phase_angle[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[19] <= phase_angle[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[20] <= phase_angle[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[21] <= phase_angle[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[22] <= phase_angle[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[23] <= phase_angle[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[24] <= phase_angle[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[25] <= phase_angle[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[26] <= phase_angle[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[27] <= phase_angle[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[28] <= phase_angle[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[29] <= phase_angle[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[30] <= phase_angle[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_angle[31] <= phase_angle[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uch1:auto_generated.address_a[0]
address_a[1] => altsyncram_uch1:auto_generated.address_a[1]
address_a[2] => altsyncram_uch1:auto_generated.address_a[2]
address_a[3] => altsyncram_uch1:auto_generated.address_a[3]
address_a[4] => altsyncram_uch1:auto_generated.address_a[4]
address_a[5] => altsyncram_uch1:auto_generated.address_a[5]
address_a[6] => altsyncram_uch1:auto_generated.address_a[6]
address_a[7] => altsyncram_uch1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uch1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uch1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uch1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uch1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uch1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uch1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uch1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uch1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uch1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uch1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uch1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uch1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uch1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|step_sequencer|audio_interface:A1|Audio_Controller:AC1
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => Audio_Clock_altpll:auto_generated.inclk[0]
inclk[1] => Audio_Clock_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => Audio_Clock_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= Audio_Clock_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|step_sequencer|audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|step_sequencer|audio_interface:A1|avconf:AVC1
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
FPGA_I2C_SCLK <= I2C_Controller:u0.FPGA_I2C_SCLK
FPGA_I2C_SDAT <> I2C_Controller:u0.FPGA_I2C_SDAT


|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
FPGA_I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
FPGA_I2C_SDAT <> FPGA_I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|clkGen50MHz_781kHz:CG1
clk50MHz => clk781kHz~reg0.CLK
clk50MHz => counter[0].CLK
clk50MHz => counter[1].CLK
clk50MHz => counter[2].CLK
clk50MHz => counter[3].CLK
clk50MHz => counter[4].CLK
rst => clk781kHz~reg0.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
clk781kHz <= clk781kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|audio_interface:A1|DAC_controller:DC1
clk => i2c_clk.CLK
clk => mode_reg[0]~reg0.CLK
clk => mode_reg[1]~reg0.CLK
clk => data_reg[0]~reg0.CLK
clk => data_reg[1]~reg0.CLK
clk => data_reg[2]~reg0.CLK
clk => data_reg[3]~reg0.CLK
clk => data_reg[4]~reg0.CLK
clk => data_reg[5]~reg0.CLK
clk => data_reg[6]~reg0.CLK
clk => data_reg[7]~reg0.CLK
clk => data_reg[8]~reg0.CLK
clk => data_reg[9]~reg0.CLK
clk => data_reg[10]~reg0.CLK
clk => data_reg[11]~reg0.CLK
clk => SDA_o_buff[0].CLK
clk => SDA_o_buff[1].CLK
clk => SDA_o_buff[2].CLK
clk => SDA_o_buff[3].CLK
clk => SDA_o_buff[4].CLK
clk => SDA_o_buff[5].CLK
clk => SDA_o_buff[6].CLK
clk => SDA_o_buff[7].CLK
clk => SDA_i_buff[0].CLK
clk => SDA_i_buff[1].CLK
clk => SDA_i_buff[2].CLK
clk => SDA_i_buff[3].CLK
clk => SDA_i_buff[4].CLK
clk => SDA_i_buff[5].CLK
clk => SDA_i_buff[6].CLK
clk => SDA_i_buff[7].CLK
clk => i2cBitCounter[0].CLK
clk => i2cBitCounter[1].CLK
clk => i2cBitCounter[2].CLK
clk => SDA_d.CLK
clk => i2c_double_clk_d.CLK
clk => state~1.DATAIN
clk => i2cState~1.DATAIN
rst => i2c_clk.PRESET
rst => mode_reg[0]~reg0.ACLR
rst => mode_reg[1]~reg0.ACLR
rst => data_reg[0]~reg0.ACLR
rst => data_reg[1]~reg0.ACLR
rst => data_reg[2]~reg0.ACLR
rst => data_reg[3]~reg0.ACLR
rst => data_reg[4]~reg0.ACLR
rst => data_reg[5]~reg0.ACLR
rst => data_reg[6]~reg0.ACLR
rst => data_reg[7]~reg0.ACLR
rst => data_reg[8]~reg0.ACLR
rst => data_reg[9]~reg0.ACLR
rst => data_reg[10]~reg0.ACLR
rst => data_reg[11]~reg0.ACLR
rst => state~3.DATAIN
rst => i2cState~3.DATAIN
SCL_i => comb.DATAA
SCL_o <= comb.DB_MAX_OUTPUT_PORT_TYPE
SCL_t <= i2cinREADY.DB_MAX_OUTPUT_PORT_TYPE
SDA_i => comb.DATAA
SDA_o <= comb.DB_MAX_OUTPUT_PORT_TYPE
SDA_t <= SDA_Claim.DB_MAX_OUTPUT_PORT_TYPE
data_i[0] => Equal0.IN11
data_i[0] => data_reg.DATAB
data_i[1] => Equal0.IN10
data_i[1] => data_reg.DATAB
data_i[2] => Equal0.IN9
data_i[2] => data_reg.DATAB
data_i[3] => Equal0.IN8
data_i[3] => data_reg.DATAB
data_i[4] => Equal0.IN7
data_i[4] => data_reg.DATAB
data_i[5] => Equal0.IN6
data_i[5] => data_reg.DATAB
data_i[6] => Equal0.IN5
data_i[6] => data_reg.DATAB
data_i[7] => Equal0.IN4
data_i[7] => data_reg.DATAB
data_i[8] => Equal0.IN3
data_i[8] => data_reg.DATAB
data_i[9] => Equal0.IN2
data_i[9] => data_reg.DATAB
data_i[10] => Equal0.IN1
data_i[10] => data_reg.DATAB
data_i[11] => Equal0.IN0
data_i[11] => data_reg.DATAB
data_reg[0] <= data_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[1] <= data_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[2] <= data_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[3] <= data_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[4] <= data_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[5] <= data_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[6] <= data_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[7] <= data_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[8] <= data_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[9] <= data_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[10] <= data_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[11] <= data_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => dataUpdate.IN1
mode_i[0] => Equal1.IN1
mode_i[0] => mode_reg.DATAB
mode_i[1] => Equal1.IN0
mode_i[1] => mode_reg.DATAB
mode_reg[0] <= mode_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode_reg[1] <= mode_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeToMem => state.OUTPUTSELECT
writeToMem => state.OUTPUTSELECT
writeToMem => state.OUTPUTSELECT
writeToMem => state.OUTPUTSELECT
writeToMem => always10.IN1
readFromMem => state.OUTPUTSELECT
readFromMem => state.OUTPUTSELECT
readFromMem => state.OUTPUTSELECT
readFromMem => state.OUTPUTSELECT
i2cSpeed[0] => Mux0.IN1
i2cSpeed[1] => Mux0.IN0
i2cSpeed[1] => Mux1.IN10
i2cSpeed[1] => Mux2.IN10
A0 => Mux7.IN10
clk_2x100kHz => Mux0.IN2
clk_2x100kHz => i2c_double_clk.DATAB
clk_2x400kHz => Mux0.IN3
clk_2x1_7MHz => Mux0.IN4
clk_2x3_4MHz => Mux0.IN5


|step_sequencer|input_interface:I1
CLOCK_50 => CLOCK_50.IN4
nReset => nReset.IN3
HEX0[0] <= loop_fsm:LOOP_FSM.HEX0
HEX0[1] <= loop_fsm:LOOP_FSM.HEX0
HEX0[2] <= loop_fsm:LOOP_FSM.HEX0
HEX0[3] <= loop_fsm:LOOP_FSM.HEX0
HEX0[4] <= loop_fsm:LOOP_FSM.HEX0
HEX0[5] <= loop_fsm:LOOP_FSM.HEX0
HEX0[6] <= loop_fsm:LOOP_FSM.HEX0
HEX1[0] <= loop_fsm:LOOP_FSM.HEX1
HEX1[1] <= loop_fsm:LOOP_FSM.HEX1
HEX1[2] <= loop_fsm:LOOP_FSM.HEX1
HEX1[3] <= loop_fsm:LOOP_FSM.HEX1
HEX1[4] <= loop_fsm:LOOP_FSM.HEX1
HEX1[5] <= loop_fsm:LOOP_FSM.HEX1
HEX1[6] <= loop_fsm:LOOP_FSM.HEX1
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= bpm_fsm:BPM_FSM.HEX3
HEX3[1] <= bpm_fsm:BPM_FSM.HEX3
HEX3[2] <= bpm_fsm:BPM_FSM.HEX3
HEX3[3] <= bpm_fsm:BPM_FSM.HEX3
HEX3[4] <= bpm_fsm:BPM_FSM.HEX3
HEX3[5] <= bpm_fsm:BPM_FSM.HEX3
HEX3[6] <= bpm_fsm:BPM_FSM.HEX3
HEX4[0] <= bpm_fsm:BPM_FSM.HEX4
HEX4[1] <= bpm_fsm:BPM_FSM.HEX4
HEX4[2] <= bpm_fsm:BPM_FSM.HEX4
HEX4[3] <= bpm_fsm:BPM_FSM.HEX4
HEX4[4] <= bpm_fsm:BPM_FSM.HEX4
HEX4[5] <= bpm_fsm:BPM_FSM.HEX4
HEX4[6] <= bpm_fsm:BPM_FSM.HEX4
HEX5[0] <= bpm_fsm:BPM_FSM.HEX5
HEX5[1] <= bpm_fsm:BPM_FSM.HEX5
HEX5[2] <= bpm_fsm:BPM_FSM.HEX5
HEX5[3] <= bpm_fsm:BPM_FSM.HEX5
HEX5[4] <= bpm_fsm:BPM_FSM.HEX5
HEX5[5] <= bpm_fsm:BPM_FSM.HEX5
HEX5[6] <= bpm_fsm:BPM_FSM.HEX5
LEDR[0] <= led_loop.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= led_move.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= led_bpm.DB_MAX_OUTPUT_PORT_TYPE
BPM[0] <= BPM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[1] <= BPM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[2] <= BPM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[3] <= BPM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[4] <= BPM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[5] <= BPM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[6] <= BPM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[7] <= BPM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[8] <= BPM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[9] <= BPM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[0] <= Loops[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[1] <= Loops[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[2] <= Loops[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[3] <= Loops[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[4] <= Loops[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[5] <= Loops[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[6] <= Loops[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Direction[0] <= Direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Direction[1] <= Direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Direction[2] <= Direction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Direction[3] <= Direction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command <= Command~reg0.DB_MAX_OUTPUT_PORT_TYPE
Start <= Start~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK <> PS2_Controller:P1.PS2_CLK
PS2_DAT <> PS2_Controller:P1.PS2_DAT


|step_sequencer|input_interface:I1|PS2_Controller:P1
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|input_interface:I1|loop_fsm:LOOP_FSM
Clock => Loops[0]~reg0.CLK
Clock => Loops[1]~reg0.CLK
Clock => Loops[2]~reg0.CLK
Clock => Loops[3]~reg0.CLK
Clock => Loops[4]~reg0.CLK
Clock => Loops[5]~reg0.CLK
Clock => Loops[6]~reg0.CLK
Clock => num1[0].CLK
Clock => num1[1].CLK
Clock => num1[2].CLK
Clock => num1[3].CLK
Clock => num2[0].CLK
Clock => num2[1].CLK
Clock => num2[2].CLK
Clock => num2[3].CLK
Clock => break_code.CLK
Clock => current_state~1.DATAIN
nReset => Loops[0]~reg0.ACLR
nReset => Loops[1]~reg0.ACLR
nReset => Loops[2]~reg0.ACLR
nReset => Loops[3]~reg0.ACLR
nReset => Loops[4]~reg0.ACLR
nReset => Loops[5]~reg0.ACLR
nReset => Loops[6]~reg0.ACLR
nReset => num1[0].ACLR
nReset => num1[1].ACLR
nReset => num1[2].ACLR
nReset => num1[3].ACLR
nReset => num2[0].ACLR
nReset => num2[1].ACLR
nReset => num2[2].ACLR
nReset => num2[3].ACLR
nReset => break_code.ACLR
nReset => current_state~3.DATAIN
Enable => next_state.IDLE_679.PRESET
Enable => next_state.INPUT1_675.ACLR
Enable => next_state.INPUT2_671.ACLR
Enable => Loops[0]~reg0.ENA
Enable => num2[3].ENA
Enable => num2[2].ENA
Enable => num2[1].ENA
Enable => num2[0].ENA
Enable => num1[3].ENA
Enable => num1[2].ENA
Enable => num1[1].ENA
Enable => num1[0].ENA
Enable => Loops[6]~reg0.ENA
Enable => Loops[5]~reg0.ENA
Enable => Loops[4]~reg0.ENA
Enable => Loops[3]~reg0.ENA
Enable => Loops[2]~reg0.ENA
Enable => Loops[1]~reg0.ENA
data[0] => Decoder0.IN7
data[0] => Equal0.IN7
data[0] => Equal1.IN7
data[0] => Equal2.IN3
data[1] => Decoder0.IN6
data[1] => Equal0.IN6
data[1] => Equal1.IN6
data[1] => Equal2.IN7
data[2] => Decoder0.IN5
data[2] => Equal0.IN5
data[2] => Equal1.IN1
data[2] => Equal2.IN2
data[3] => Decoder0.IN4
data[3] => Equal0.IN4
data[3] => Equal1.IN5
data[3] => Equal2.IN1
data[4] => Decoder0.IN3
data[4] => Equal0.IN3
data[4] => Equal1.IN4
data[4] => Equal2.IN6
data[5] => Decoder0.IN2
data[5] => Equal0.IN2
data[5] => Equal1.IN0
data[5] => Equal2.IN0
data[6] => Decoder0.IN1
data[6] => Equal0.IN1
data[6] => Equal1.IN3
data[6] => Equal2.IN5
data[7] => Decoder0.IN0
data[7] => Equal0.IN0
data[7] => Equal1.IN2
data[7] => Equal2.IN4
data_en => always3.IN1
data_en => break_code.ENA
Loops[0] <= Loops[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[1] <= Loops[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[2] <= Loops[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[3] <= Loops[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[4] <= Loops[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[5] <= Loops[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loops[6] <= Loops[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= sevenseg:S0.port1
HEX0[1] <= sevenseg:S0.port1
HEX0[2] <= sevenseg:S0.port1
HEX0[3] <= sevenseg:S0.port1
HEX0[4] <= sevenseg:S0.port1
HEX0[5] <= sevenseg:S0.port1
HEX0[6] <= sevenseg:S0.port1
HEX1[0] <= sevenseg:S1.port1
HEX1[1] <= sevenseg:S1.port1
HEX1[2] <= sevenseg:S1.port1
HEX1[3] <= sevenseg:S1.port1
HEX1[4] <= sevenseg:S1.port1
HEX1[5] <= sevenseg:S1.port1
HEX1[6] <= sevenseg:S1.port1
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>


|step_sequencer|input_interface:I1|loop_fsm:LOOP_FSM|sevenseg:S0
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|input_interface:I1|loop_fsm:LOOP_FSM|sevenseg:S1
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|input_interface:I1|bpm_fsm:BPM_FSM
Clock => BPM[0]~reg0.CLK
Clock => BPM[1]~reg0.CLK
Clock => BPM[2]~reg0.CLK
Clock => BPM[3]~reg0.CLK
Clock => BPM[4]~reg0.CLK
Clock => BPM[5]~reg0.CLK
Clock => BPM[6]~reg0.CLK
Clock => BPM[7]~reg0.CLK
Clock => BPM[8]~reg0.CLK
Clock => BPM[9]~reg0.CLK
Clock => num3[0].CLK
Clock => num3[1].CLK
Clock => num3[2].CLK
Clock => num3[3].CLK
Clock => num2[0].CLK
Clock => num2[1].CLK
Clock => num2[2].CLK
Clock => num2[3].CLK
Clock => num1[0].CLK
Clock => num1[1].CLK
Clock => num1[2].CLK
Clock => num1[3].CLK
Clock => break_code.CLK
Clock => current_state~1.DATAIN
nReset => BPM[0]~reg0.ACLR
nReset => BPM[1]~reg0.ACLR
nReset => BPM[2]~reg0.ACLR
nReset => BPM[3]~reg0.ACLR
nReset => BPM[4]~reg0.ACLR
nReset => BPM[5]~reg0.ACLR
nReset => BPM[6]~reg0.ACLR
nReset => BPM[7]~reg0.ACLR
nReset => BPM[8]~reg0.ACLR
nReset => BPM[9]~reg0.ACLR
nReset => num3[0].ACLR
nReset => num3[1].ACLR
nReset => num3[2].ACLR
nReset => num3[3].ACLR
nReset => num2[0].ACLR
nReset => num2[1].ACLR
nReset => num2[2].ACLR
nReset => num2[3].ACLR
nReset => num1[0].ACLR
nReset => num1[1].ACLR
nReset => num1[2].ACLR
nReset => num1[3].ACLR
nReset => break_code.ACLR
nReset => current_state~3.DATAIN
Enable => next_state.IDLE_1139.PRESET
Enable => next_state.INPUT1_1135.ACLR
Enable => next_state.INPUT2_1131.ACLR
Enable => next_state.INPUT3_1127.ACLR
Enable => BPM[0]~reg0.ENA
Enable => num1[3].ENA
Enable => num1[2].ENA
Enable => num1[1].ENA
Enable => num1[0].ENA
Enable => num2[3].ENA
Enable => num2[2].ENA
Enable => num2[1].ENA
Enable => num2[0].ENA
Enable => num3[3].ENA
Enable => num3[2].ENA
Enable => num3[1].ENA
Enable => num3[0].ENA
Enable => BPM[9]~reg0.ENA
Enable => BPM[8]~reg0.ENA
Enable => BPM[7]~reg0.ENA
Enable => BPM[6]~reg0.ENA
Enable => BPM[5]~reg0.ENA
Enable => BPM[4]~reg0.ENA
Enable => BPM[3]~reg0.ENA
Enable => BPM[2]~reg0.ENA
Enable => BPM[1]~reg0.ENA
data[0] => Decoder0.IN7
data[0] => Equal0.IN7
data[0] => Equal1.IN7
data[0] => Equal2.IN3
data[1] => Decoder0.IN6
data[1] => Equal0.IN6
data[1] => Equal1.IN6
data[1] => Equal2.IN7
data[2] => Decoder0.IN5
data[2] => Equal0.IN5
data[2] => Equal1.IN1
data[2] => Equal2.IN2
data[3] => Decoder0.IN4
data[3] => Equal0.IN4
data[3] => Equal1.IN5
data[3] => Equal2.IN1
data[4] => Decoder0.IN3
data[4] => Equal0.IN3
data[4] => Equal1.IN4
data[4] => Equal2.IN6
data[5] => Decoder0.IN2
data[5] => Equal0.IN2
data[5] => Equal1.IN0
data[5] => Equal2.IN0
data[6] => Decoder0.IN1
data[6] => Equal0.IN1
data[6] => Equal1.IN3
data[6] => Equal2.IN5
data[7] => Decoder0.IN0
data[7] => Equal0.IN0
data[7] => Equal1.IN2
data[7] => Equal2.IN4
data_en => always3.IN1
data_en => break_code.ENA
BPM[0] <= BPM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[1] <= BPM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[2] <= BPM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[3] <= BPM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[4] <= BPM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[5] <= BPM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[6] <= BPM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[7] <= BPM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[8] <= BPM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BPM[9] <= BPM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= sevenseg:H5.port1
HEX3[1] <= sevenseg:H5.port1
HEX3[2] <= sevenseg:H5.port1
HEX3[3] <= sevenseg:H5.port1
HEX3[4] <= sevenseg:H5.port1
HEX3[5] <= sevenseg:H5.port1
HEX3[6] <= sevenseg:H5.port1
HEX4[0] <= sevenseg:H4.port1
HEX4[1] <= sevenseg:H4.port1
HEX4[2] <= sevenseg:H4.port1
HEX4[3] <= sevenseg:H4.port1
HEX4[4] <= sevenseg:H4.port1
HEX4[5] <= sevenseg:H4.port1
HEX4[6] <= sevenseg:H4.port1
HEX5[0] <= sevenseg:H3.port1
HEX5[1] <= sevenseg:H3.port1
HEX5[2] <= sevenseg:H3.port1
HEX5[3] <= sevenseg:H3.port1
HEX5[4] <= sevenseg:H3.port1
HEX5[5] <= sevenseg:H3.port1
HEX5[6] <= sevenseg:H3.port1


|step_sequencer|input_interface:I1|bpm_fsm:BPM_FSM|sevenseg:H3
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|input_interface:I1|bpm_fsm:BPM_FSM|sevenseg:H4
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|input_interface:I1|bpm_fsm:BPM_FSM|sevenseg:H5
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|step_sequencer|input_interface:I1|move_input:MOVE_FSM
Clock => Command~reg0.CLK
Clock => Direction[0]~reg0.CLK
Clock => Direction[1]~reg0.CLK
Clock => Direction[2]~reg0.CLK
Clock => Direction[3]~reg0.CLK
Clock => break_code.CLK
nReset => Command~reg0.ACLR
nReset => Direction[0]~reg0.ACLR
nReset => Direction[1]~reg0.ACLR
nReset => Direction[2]~reg0.ACLR
nReset => Direction[3]~reg0.ACLR
nReset => break_code.ACLR
Enable => Direction.OUTPUTSELECT
Enable => Direction.OUTPUTSELECT
Enable => Direction.OUTPUTSELECT
Enable => Direction.OUTPUTSELECT
Enable => Command.OUTPUTSELECT
data[0] => Decoder0.IN7
data[0] => Equal0.IN7
data[1] => Decoder0.IN6
data[1] => Equal0.IN6
data[2] => Decoder0.IN5
data[2] => Equal0.IN5
data[3] => Decoder0.IN4
data[3] => Equal0.IN4
data[4] => Decoder0.IN3
data[4] => Equal0.IN3
data[5] => Decoder0.IN2
data[5] => Equal0.IN2
data[6] => Decoder0.IN1
data[6] => Equal0.IN1
data[7] => Decoder0.IN0
data[7] => Equal0.IN0
data_en => always3.IN1
data_en => break_code.ENA
Direction[0] <= Direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Direction[1] <= Direction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Direction[2] <= Direction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Direction[3] <= Direction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command <= Command~reg0.DB_MAX_OUTPUT_PORT_TYPE


