{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@244:281@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        \n        frame_ptr_reg <= 0;\n        \n        input_axis_tready_reg <= 0;\n\n        busy_reg <= 0;\n\n        crc_state <= 32'hFFFFFFFF;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_axis_tready_reg <= input_axis_tready_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        // datapath\n        if (reset_crc) begin\n            crc_state <= 32'hFFFFFFFF;\n        end else if (update_crc) begin\n            crc_state <= crc_next;\n        end\n    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@524:567", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        \n        frame_ptr_reg <= 0;\n\n        last_cycle_tdata_reg <= 0;\n        last_cycle_tkeep_reg <= 0;\n        \n        input_axis_tready_reg <= 0;\n\n        busy_reg <= 0;\n\n        crc_state <= 32'hFFFFFFFF;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        last_cycle_tdata_reg <= last_cycle_tdata_next;\n        last_cycle_tkeep_reg <= last_cycle_tkeep_next;\n\n        input_axis_tready_reg <= input_axis_tready_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        // datapath\n        if (reset_crc) begin\n            crc_state <= 32'hFFFFFFFF;\n        end else if (update_crc) begin\n            crc_state <= crc_next7;\n        end\n    end\nend\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\n"]], "Diff Content": {"Delete": [[253, "        frame_ptr_reg <= 0;\n"], [255, "        input_axis_tready_reg <= 0;\n"], [257, "        busy_reg <= 0;\n"]], "Add": [[253, "        frame_ptr_reg <= 1'b0;\n"], [255, "        input_axis_tready_reg <= 1'b0;\n"], [257, "        busy_reg <= 1'b0;\n"]]}}