Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Jan 20 14:34:59 2018
| Host         : DPS-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter_timing_summary_routed.rpt -rpx counter_timing_summary_routed.rpx
| Design       : counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.211        0.000                      0                   33        0.300        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.211        0.000                      0                   33        0.300        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 3.198ns (54.820%)  route 2.636ns (45.180%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    countVar_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  countVar_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.669    countVar_reg[24]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.992 r  countVar_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.992    countVar_reg[28]_i_1_n_6
    SLICE_X2Y14          FDRE                                         r  countVar_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  countVar_reg[29]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.109    15.203    countVar_reg[29]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 3.190ns (54.758%)  route 2.636ns (45.242%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    countVar_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  countVar_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.669    countVar_reg[24]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.984 r  countVar_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.984    countVar_reg[28]_i_1_n_4
    SLICE_X2Y14          FDRE                                         r  countVar_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  countVar_reg[31]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.109    15.203    countVar_reg[31]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 3.114ns (54.160%)  route 2.636ns (45.840%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    countVar_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  countVar_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.669    countVar_reg[24]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.908 r  countVar_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.908    countVar_reg[28]_i_1_n_5
    SLICE_X2Y14          FDRE                                         r  countVar_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  countVar_reg[30]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.109    15.203    countVar_reg[30]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 3.094ns (54.000%)  route 2.636ns (46.000%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    countVar_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  countVar_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.669    countVar_reg[24]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.888 r  countVar_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.888    countVar_reg[28]_i_1_n_7
    SLICE_X2Y14          FDRE                                         r  countVar_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  countVar_reg[28]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.109    15.203    countVar_reg[28]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.888    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 3.081ns (53.896%)  route 2.636ns (46.104%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    countVar_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.875 r  countVar_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.875    countVar_reg[24]_i_1_n_6
    SLICE_X2Y13          FDRE                                         r  countVar_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  countVar_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.109    15.203    countVar_reg[25]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 3.073ns (53.831%)  route 2.636ns (46.169%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    countVar_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.867 r  countVar_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.867    countVar_reg[24]_i_1_n_4
    SLICE_X2Y13          FDRE                                         r  countVar_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  countVar_reg[27]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.109    15.203    countVar_reg[27]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.997ns (53.208%)  route 2.636ns (46.792%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    countVar_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.791 r  countVar_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.791    countVar_reg[24]_i_1_n_5
    SLICE_X2Y13          FDRE                                         r  countVar_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  countVar_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.109    15.203    countVar_reg[26]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 2.977ns (53.041%)  route 2.636ns (46.959%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  countVar_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.552    countVar_reg[20]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.771 r  countVar_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.771    countVar_reg[24]_i_1_n_7
    SLICE_X2Y13          FDRE                                         r  countVar_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  countVar_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.109    15.203    countVar_reg[24]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 2.964ns (52.932%)  route 2.636ns (47.068%))
  Logic Levels:           12  (CARRY4=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.758 r  countVar_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.758    countVar_reg[20]_i_1_n_6
    SLICE_X2Y12          FDRE                                         r  countVar_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.856    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  countVar_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)        0.109    15.204    countVar_reg[21]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.956ns (52.865%)  route 2.636ns (47.135%))
  Logic Levels:           12  (CARRY4=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  countVar_reg[0]/Q
                         net (fo=5, routed)           1.198     6.874    countVar_reg[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  tempSig_i_24/O
                         net (fo=1, routed)           0.000     6.998    tempSig_i_24_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  tempSig_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.530    tempSig_reg_i_12_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  tempSig_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.644    tempSig_reg_i_7_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  tempSig_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.758    tempSig_reg_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          1.438     9.310    p_0_in
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124     9.434 r  countVar[0]_i_5/O
                         net (fo=1, routed)           0.000     9.434    countVar[0]_i_5_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.967 r  countVar_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.967    countVar_reg[0]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  countVar_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    countVar_reg[4]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  countVar_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    countVar_reg[8]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  countVar_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    countVar_reg[12]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  countVar_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.435    countVar_reg[16]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.750 r  countVar_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.750    countVar_reg[20]_i_1_n_4
    SLICE_X2Y12          FDRE                                         r  countVar_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.856    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  countVar_reg[23]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)        0.109    15.204    countVar_reg[23]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 countVar_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  countVar_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  countVar_reg[23]/Q
                         net (fo=4, routed)           0.161     1.801    countVar_reg[23]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  countVar[20]_i_2/O
                         net (fo=1, routed)           0.000     1.846    countVar[20]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.910 r  countVar_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    countVar_reg[20]_i_1_n_4
    SLICE_X2Y12          FDRE                                         r  countVar_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  countVar_reg[23]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.134     1.609    countVar_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 countVar_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    CLK_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  countVar_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  countVar_reg[11]/Q
                         net (fo=4, routed)           0.161     1.803    countVar_reg[11]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  countVar[8]_i_2/O
                         net (fo=1, routed)           0.000     1.848    countVar[8]_i_2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.912 r  countVar_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    countVar_reg[8]_i_1_n_4
    SLICE_X2Y9           FDRE                                         r  countVar_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    CLK_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  countVar_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.134     1.611    countVar_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 countVar_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  countVar_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  countVar_reg[27]/Q
                         net (fo=4, routed)           0.161     1.800    countVar_reg[27]
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  countVar[24]_i_2/O
                         net (fo=1, routed)           0.000     1.845    countVar[24]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  countVar_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    countVar_reg[24]_i_1_n_4
    SLICE_X2Y13          FDRE                                         r  countVar_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  countVar_reg[27]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134     1.608    countVar_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 countVar_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  countVar_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  countVar_reg[31]/Q
                         net (fo=5, routed)           0.161     1.800    countVar_reg[31]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  countVar[28]_i_2/O
                         net (fo=1, routed)           0.000     1.845    countVar[28]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  countVar_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    countVar_reg[28]_i_1_n_4
    SLICE_X2Y14          FDRE                                         r  countVar_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  countVar_reg[31]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    countVar_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 countVar_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  countVar_reg[3]/Q
                         net (fo=5, routed)           0.161     1.803    countVar_reg[3]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  countVar[0]_i_3/O
                         net (fo=1, routed)           0.000     1.848    countVar[0]_i_3_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.912 r  countVar_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.912    countVar_reg[0]_i_2_n_4
    SLICE_X2Y7           FDRE                                         r  countVar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.134     1.611    countVar_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 countVar_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.141%)  route 0.174ns (38.859%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  countVar_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  countVar_reg[15]/Q
                         net (fo=4, routed)           0.174     1.814    countVar_reg[15]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  countVar[12]_i_2/O
                         net (fo=1, routed)           0.000     1.859    countVar[12]_i_2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.923 r  countVar_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    countVar_reg[12]_i_1_n_4
    SLICE_X2Y10          FDRE                                         r  countVar_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  countVar_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.134     1.610    countVar_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 countVar_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.141%)  route 0.174ns (38.859%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  countVar_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  countVar_reg[19]/Q
                         net (fo=4, routed)           0.174     1.814    countVar_reg[19]
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  countVar[16]_i_2/O
                         net (fo=1, routed)           0.000     1.859    countVar[16]_i_2_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.923 r  countVar_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    countVar_reg[16]_i_1_n_4
    SLICE_X2Y11          FDRE                                         r  countVar_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  countVar_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.134     1.610    countVar_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 countVar_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.124%)  route 0.174ns (38.876%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    CLK_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  countVar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  countVar_reg[7]/Q
                         net (fo=5, routed)           0.174     1.815    countVar_reg[7]
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  countVar[4]_i_2/O
                         net (fo=1, routed)           0.000     1.860    countVar[4]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.924 r  countVar_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    countVar_reg[4]_i_1_n_4
    SLICE_X2Y8           FDRE                                         r  countVar_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    CLK_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  countVar_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.134     1.611    countVar_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 countVar_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countVar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  countVar_reg[0]/Q
                         net (fo=5, routed)           0.175     1.816    countVar_reg[0]
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.045     1.861 r  countVar[0]_i_6/O
                         net (fo=1, routed)           0.000     1.861    countVar[0]_i_6_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.931 r  countVar_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.931    countVar_reg[0]_i_2_n_7
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  countVar_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.134     1.611    countVar_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 countVar_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempSig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.277ns (58.379%)  route 0.197ns (41.621%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  countVar_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  countVar_reg[31]/Q
                         net (fo=5, routed)           0.197     1.836    countVar_reg[31]
    SLICE_X1Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.949 r  tempSig_reg_i_1/CO[3]
                         net (fo=34, routed)          0.000     1.949    p_0_in
    SLICE_X1Y12          FDRE                                         r  tempSig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  tempSig_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.130     1.620    tempSig_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     countVar_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     countVar_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     countVar_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    countVar_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    countVar_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    countVar_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    countVar_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    countVar_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    countVar_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     countVar_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    countVar_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    countVar_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    countVar_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    countVar_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    countVar_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    countVar_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    countVar_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    countVar_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     countVar_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     countVar_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     countVar_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y9     countVar_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     countVar_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    countVar_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    countVar_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    countVar_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    countVar_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    countVar_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    countVar_reg[22]/C



