# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 13:35:48 on Apr 23,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.arm(fast)
# Loading work.controller(fast)
# Loading work.flopenrc(fast)
# Loading work.flopenrc(fast__1)
# Loading work.flopenrc(fast__2)
# Loading work.conditional(fast)
# Loading work.flopen(fast)
# Loading work.flopen(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopens(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast__3)
# Loading work.mux2(fast__1)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopen(fast__2)
# Loading work.flopen(fast__3)
# Loading work.floprc(fast)
# Loading work.floprc(fast__1)
# Loading work.eqcmp(fast)
# Loading work.hazard(fast)
# Loading work.cache(fast)
# Loading work.tag_ram(fast)
# Loading work.valid_ram(fast)
# Loading work.data_ram(fast)
# Loading work.Comparator(fast)
# Loading work.CacheControl(fast)
# Loading work.wait_state(fast)
# Loading work.imem(fast)
# Loading work.dmem_wait(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: slteal  Hostname: CEAT-ENDV360-14  ProcessID: 3376
#           Attempting to use alternate WLF file "./wlft79jr59".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft79jr59
# Simulation succeeded
# ** Note: $stop    : tb.sv(30)
#    Time: 465 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at tb.sv line 30
# End time: 13:36:32 on Apr 23,2021, Elapsed time: 0:00:44
# Errors: 0, Warnings: 2
