<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA-功耗设计 | JERRY'S BLOG</title><meta name="author" content="JERRY LEE,98jerry.lee@gmail.com"><meta name="copyright" content="JERRY LEE"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="FPGA-功耗设计在 FPGA 的选型与设计中，功耗是一个极为关键但又经常被忽略的指标。 与 MCU 或 ASIC 不同，FPGA 的功耗并不是固定的，而是由器件工艺、设计利用率、工作频率、GT（高速串行收发器）使用数量等多方面共同决定。 本篇文章将系统讲解 FPGA 功耗的构成、影响因素、估算与实测方法，以及在工程中如何科学比较不同 FPGA 的功耗表现。  一、FPGA 功耗的两大组成部分FP">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA-功耗设计">
<meta property="og:url" content="http://example.com/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/index.html">
<meta property="og:site_name" content="JERRY&#39;S BLOG">
<meta property="og:description" content="FPGA-功耗设计在 FPGA 的选型与设计中，功耗是一个极为关键但又经常被忽略的指标。 与 MCU 或 ASIC 不同，FPGA 的功耗并不是固定的，而是由器件工艺、设计利用率、工作频率、GT（高速串行收发器）使用数量等多方面共同决定。 本篇文章将系统讲解 FPGA 功耗的构成、影响因素、估算与实测方法，以及在工程中如何科学比较不同 FPGA 的功耗表现。  一、FPGA 功耗的两大组成部分FP">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/my_logo.png">
<meta property="article:published_time" content="2025-10-15T15:02:04.310Z">
<meta property="article:modified_time" content="2025-10-16T09:47:00.345Z">
<meta property="article:author" content="JERRY LEE">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="功耗">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/my_logo.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.14.0-b2"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>(()=>{
      const saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
      
      window.btf = {
        saveToLocal: saveToLocal,
        getScript: (url, attr = {}) => new Promise((resolve, reject) => {
          const script = document.createElement('script')
          script.src = url
          script.async = true
          script.onerror = reject
          script.onload = script.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            script.onload = script.onreadystatechange = null
            resolve()
          }

          Object.keys(attr).forEach(key => {
            script.setAttribute(key, attr[key])
          })

          document.head.appendChild(script)
        }),

        getCSS: (url, id = false) => new Promise((resolve, reject) => {
          const link = document.createElement('link')
          link.rel = 'stylesheet'
          link.href = url
          if (id) link.id = id
          link.onerror = reject
          link.onload = link.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            link.onload = link.onreadystatechange = null
            resolve()
          }
          document.head.appendChild(link)
        }),

        addGlobalFn: (key, fn, name = false, parent = window) => {
          const pjaxEnable = false
          if (!pjaxEnable && key.startsWith('pjax')) return

          const globalFn = parent.globalFn || {}
          const keyObj = globalFn[key] || {}
    
          if (name && keyObj[name]) return
    
          name = name || Object.keys(keyObj).length
          keyObj[name] = fn
          globalFn[key] = keyObj
          parent.globalFn = globalFn
        }
      }
    
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode
      
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })()</script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA-功耗设计',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-10-16 17:47:00'
}</script><base href="/" /><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.9/katex.min.css" integrity="sha512-fHwaWebuwA7NSF5Qg/af4UeDx9XqUpYpOGgubo3yWu+b2IQR4UeQwbb42Ti7gVAjNtVoI/I9TEoYeu9omwcC6g==" crossorigin="anonymous" referrerpolicy="no-referrer" /><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/my_logo.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">24</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><hr class="custom-hr"/></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/default_top_img.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="JERRY'S BLOG"><img class="site-icon" src="/img/my_logo.png" alt="Logo"/><span class="site-name">JERRY'S BLOG</span></a></span><div id="menus"><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">FPGA-功耗设计</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-10-15T15:02:04.310Z" title="发表于 2025-10-15 23:02:04">2025-10-15</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-10-16T09:47:00.345Z" title="更新于 2025-10-16 17:47:00">2025-10-16</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA-功耗设计"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="FPGA-功耗设计"><a href="#FPGA-功耗设计" class="headerlink" title="FPGA-功耗设计"></a>FPGA-功耗设计</h1><p>在 FPGA 的选型与设计中，<strong>功耗</strong>是一个极为关键但又经常被忽略的指标。<br> 与 MCU 或 ASIC 不同，FPGA 的功耗并不是固定的，而是由器件工艺、设计利用率、工作频率、GT（高速串行收发器）使用数量等多方面共同决定。<br> 本篇文章将系统讲解 FPGA 功耗的构成、影响因素、估算与实测方法，以及在工程中如何科学比较不同 FPGA 的功耗表现。</p>
<hr>
<h2 id="一、FPGA-功耗的两大组成部分"><a href="#一、FPGA-功耗的两大组成部分" class="headerlink" title="一、FPGA 功耗的两大组成部分"></a>一、FPGA 功耗的两大组成部分</h2><p>FPGA 的功耗通常可以分为 <strong>静态功耗（Static Power）</strong> 和 <strong>动态功耗（Dynamic Power）</strong> 两部分：</p>
<table>
<thead>
<tr>
<th>项目</th>
<th>含义</th>
<th>影响因素</th>
<th>典型大小</th>
</tr>
</thead>
<tbody><tr>
<td><strong>静态功耗</strong></td>
<td>上电、配置完成后即使逻辑不运行也存在的功耗</td>
<td>工艺节点、芯片规模、电压、温度</td>
<td>mW ～ 几百 mW</td>
</tr>
<tr>
<td><strong>动态功耗</strong></td>
<td>运行时因逻辑翻转、时钟切换、GT口工作而产生</td>
<td>逻辑利用率、时钟频率、GT 通道数量、I&#x2F;O 速率</td>
<td>几百 mW ～ 数 W，甚至十几 W</td>
</tr>
</tbody></table>
<p>🤞<strong>总功耗 &#x3D; 静态功耗 + 动态功耗</strong></p>
<p>静态功耗主要取决于工艺与芯片体积；动态功耗则取决于设计实现情况，是后期优化的重点。</p>
<hr>
<h2 id="二、静态功耗的比较方法"><a href="#二、静态功耗的比较方法" class="headerlink" title="二、静态功耗的比较方法"></a>二、静态功耗的比较方法</h2><p>静态功耗的比较非常适合在<strong>早期选型阶段</strong>使用，可以帮助你快速锁定更节能的架构。</p>
<h3 id="2-1-使用-Xilinx-Power-Estimator（XPE）-工具"><a href="#2-1-使用-Xilinx-Power-Estimator（XPE）-工具" class="headerlink" title="2.1 使用 Xilinx Power Estimator（XPE） 工具"></a>2.1 使用 Xilinx Power Estimator（XPE） 工具</h3><ul>
<li>使用 <a target="_blank" rel="noopener" href="https://www.xilinx.com/products/technology/power/xpe.html">Xilinx Power Estimator (XPE)</a></li>
</ul>
<p>步骤：</p>
<ol>
<li>打开 XPE，选择器件型号；</li>
<li>不输入任何逻辑（利用率 0%），设置电压与温度；</li>
<li>查看工具计算出的 <strong>Static Power</strong>，即可得到纯静态功耗的对比值。</li>
</ol>
<h3 id="2-2-工艺节点对静态功耗的影响"><a href="#2-2-工艺节点对静态功耗的影响" class="headerlink" title="2.2 工艺节点对静态功耗的影响"></a>2.2 工艺节点对静态功耗的影响</h3><p>举例对比不同工艺节点下的静态功耗（典型值）：</p>
<table>
<thead>
<tr>
<th>器件型号</th>
<th>工艺</th>
<th>静态功耗（典型）</th>
</tr>
</thead>
<tbody><tr>
<td>XC7K325T（Kintex-7）</td>
<td>28nm</td>
<td>0.5–0.8 W</td>
</tr>
<tr>
<td>XCKU5P（UltraScale+）</td>
<td>16nm FinFET</td>
<td>0.15–0.25 W</td>
</tr>
<tr>
<td>VCK190（Versal）</td>
<td>7nm FinFET</td>
<td>0.1–0.3 W</td>
</tr>
</tbody></table>
<p>可以看到，随着工艺的演进（28nm → 16nm → 7nm），<strong>静态功耗显著下降</strong>。<br> 所以，在功耗敏感场合，<strong>优先选择新工艺架构（如 UltraScale+）</strong> 是非常有效的手段。</p>
<hr>
<h2 id="三、动态功耗的估算方法"><a href="#三、动态功耗的估算方法" class="headerlink" title="三、动态功耗的估算方法"></a>三、动态功耗的估算方法</h2><p>动态功耗决定了设计的实际能耗，估算方法可以分为三个阶段：</p>
<h3 id="3-1-前期粗估（架构评估阶段）"><a href="#3-1-前期粗估（架构评估阶段）" class="headerlink" title="3.1 前期粗估（架构评估阶段）"></a>3.1 前期粗估（架构评估阶段）</h3><p>使用 XPE 工具，填写以下信息：</p>
<ul>
<li>LUT &#x2F; FF 利用率</li>
<li>DSP 使用数量</li>
<li>BRAM 数量</li>
<li>时钟频率</li>
<li>GT 通道数量和速率</li>
<li>IO 速率</li>
</ul>
<p>XPE 会输出逻辑、时钟、存储器、GT 等模块的动态功耗粗估值，帮助你初步比较不同型号的功耗水平。</p>
<h3 id="3-2-综合布线后的精估（实现后阶段）"><a href="#3-2-综合布线后的精估（实现后阶段）" class="headerlink" title="3.2 综合布线后的精估（实现后阶段）"></a>3.2 综合布线后的精估（实现后阶段）</h3><p>使用 <strong>Vivado Power Analyzer</strong>：</p>
<ol>
<li>打开综合布线完成的 <code>.dcp</code> 文件；</li>
<li>导入仿真或实测得到的 <strong>VCD&#x2F;SAIF 切换活动文件</strong>；</li>
<li>工具会根据实际切换率、时钟树、GT 工作状态精确计算动态功耗。</li>
</ol>
<p>这种方式的误差通常在 10–20% 以内，是工程中最常用的功耗评估方法。</p>
<h3 id="3-3-板级实测（最终验证）"><a href="#3-3-板级实测（最终验证）" class="headerlink" title="3.3 板级实测（最终验证）"></a>3.3 板级实测（最终验证）</h3><p>最终功耗以实际测量为准：</p>
<ul>
<li>使用板上 PMBus 电源监控芯片（如 TI INA226）读取各个电源 Rail 的电流；</li>
<li>或用示波器、电源分析仪监控上电与运行时的功耗曲线；</li>
<li>特别要监控 GT 电源域（MGTAVCC &#x2F; MGTAVTT）功耗变化，GT 启动会明显拉高功率。</li>
</ul>
<hr>
<h2 id="四、GT（高速收发器）功耗的特殊性"><a href="#四、GT（高速收发器）功耗的特殊性" class="headerlink" title="四、GT（高速收发器）功耗的特殊性"></a>四、GT（高速收发器）功耗的特殊性</h2><p>GT 是 FPGA 功耗中非常重要的一块，尤其是在 JESD204B、PCIe、10G&#x2F;25G 以太网等应用中。</p>
<table>
<thead>
<tr>
<th>通道类型</th>
<th>速率</th>
<th>单通道功耗（近似）</th>
</tr>
</thead>
<tbody><tr>
<td>GTP（Artix-7）</td>
<td>6.6 Gbps</td>
<td></td>
</tr>
<tr>
<td>GTX（Kintex-7）</td>
<td>0–12 Gbps 可调</td>
<td>250 mW</td>
</tr>
<tr>
<td>GTH（UltraScale、UltraScale+）</td>
<td>0~16 Gbps 可调</td>
<td>160 mW</td>
</tr>
<tr>
<td>GTY（UltraScale+）</td>
<td>32 Gbps</td>
<td></td>
</tr>
<tr>
<td>GTM（Versal）</td>
<td>58 Gbps</td>
<td></td>
</tr>
</tbody></table>
<p>例如，4 条 10G GTX 的功耗大约在 0.4～0.6 W，如果开满几十条 GT，功耗可以直接上升到数瓦甚至十几瓦。因此，<strong>GT 通道数量与速率，是功耗评估中最关键的变量之一</strong>。</p>
<ul>
<li>不同的设置会改变其功耗特性</li>
</ul>
<p><img src="/../image/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/image-20251016173940191.png" alt="image-20251016173940191"></p>
<p><img src="/../image/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/image-20251016174029897.png" alt="image-20251016174029897"></p>
<p><img src="/../image/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/image-20251016174117056.png" alt="image-20251016174117056"></p>
<p>Clock Source有几个选项：</p>
<ol>
<li><p>CPLL<br> 每个通道自带的 Channel PLL，粒度最细，通道之间互不共享。适合中低速、各通道速率&#x2F;参考时钟不一致的场景。优点是独立灵活；缺点是功耗较高（每通道都要开一颗 PLL）、可达速率上限较低。</p>
</li>
<li><p>QPLL0 &#x2F; QPLL1（UltraScale&#x2F;UltraScale+ 才有两个 QPLL）<br> 每个 Quad（4 通道）共享的 Quad PLL。一个 Quad 内的多个通道可共用同一 QPLL，功耗能摊薄，抖动性能也更好。<br> QPLL0 与 QPLL1 是两套可并行存在的 QPLL，VCO&#x2F;分频覆盖范围不同，用于适配不同的参考时钟与线速组合，gpt回答的是QPLL1更适应于更高传输速度的情况，但是实际仿真中会发现，在Data Rate选择很高的时候，反而QPLL1会标黄弹出警告，目前不清楚为啥。<br>其次是Data Rate的速度和芯片选型也有关系，如下所示，最快的是-2或-3.</p>
<p><img src="/../image/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/image-20251016173759346.png" alt="image-20251016173759346"></p>
</li>
<li><p>Power Down<br> 该通道的收发器时钟源关闭，用于建模通道关闭时的功耗。</p>
</li>
</ol>
<hr>
<h2 id="五、功耗比较的推荐工程流程"><a href="#五、功耗比较的推荐工程流程" class="headerlink" title="五、功耗比较的推荐工程流程"></a>五、功耗比较的推荐工程流程</h2><p>在实际选型和设计中，可以采用以下分阶段流程来比较功耗：</p>
<ol>
<li><strong>确定系统架构与 GT 需求</strong><br> 例如：4 路 10G、8 路 JESD204B、PCIe x8 等</li>
<li><strong>初步筛选系列</strong><br> 选取 2~3 个架构（如 Kintex-7、UltraScale+、Versal）作为候选。</li>
<li><strong>使用 XPE 估算静态功耗</strong><br> 快速对比工艺与封装差异带来的基础功耗。</li>
<li><strong>设定典型设计参数，估算动态功耗</strong><br> 假设逻辑利用率、时钟频率、GT 通道数等，使用 XPE 进行初步比较。</li>
<li><strong>Vivado Power Analyzer 精估</strong><br> 使用实际设计的 <code>.dcp</code> + VCD 做精确的功耗计算。</li>
<li><strong>板级实测确认</strong><br> 使用 PMBus&#x2F;示波器实测，验证与工具估算的差异。</li>
</ol>
<hr>
<h2 id="六、封装与功耗的关系"><a href="#六、封装与功耗的关系" class="headerlink" title="六、封装与功耗的关系"></a>六、封装与功耗的关系</h2><p>封装大小也会间接影响功耗：</p>
<ul>
<li>封装越大 → 电源 Rail 越多，静态功耗略升；</li>
<li>大封装通常暴露更多 GT 通道 → 动态功耗也可能显著增加；</li>
<li>在 Xilinx 的器件里，同一个 Die 不同封装的静态功耗差距不大，但 <strong>实际能用的 GT 数量不同，导致动态功耗差异巨大</strong>。</li>
</ul>
<p>所以要选封装小的。</p>
<hr>
<h2 id="七、功耗优化与选型建议"><a href="#七、功耗优化与选型建议" class="headerlink" title="七、功耗优化与选型建议"></a>七、功耗优化与选型建议</h2><ol>
<li><strong>优先使用先进工艺</strong><br> 例如 UltraScale+（16nm FinFET）相比 7 系列（28nm），静态功耗大幅下降。</li>
<li><strong>控制 GT 通道数量</strong><br> 少量高性能 GT 比大量低速 GT 更省功耗。</li>
<li><strong>使用 Vivado Power Analyzer + VCD</strong><br> 这是评估实际设计功耗的最可靠方式。</li>
<li><strong>尽早进行功耗评估</strong><br> 设计后期才考虑功耗，往往代价巨大。早期就要把功耗估算放进选型环节。</li>
</ol>
<hr>
<h2 id="参考资料"><a href="#参考资料" class="headerlink" title="参考资料"></a>参考资料</h2><ul>
<li><a target="_blank" rel="noopener" href="https://www.xilinx.com/products/technology/power/xpe.html">Xilinx Power Estimator (XPE)</a></li>
<li><a target="_blank" rel="noopener" href="https://docs.xilinx.com/r/en-US/ug907-vivado-power-analysis">Vivado Power Analyzer User Guide</a></li>
<li><a target="_blank" rel="noopener" href="https://www.amd.com/content/dam/xilinx/support/documents/user_guides/ug578-ultrascale-gty-transceivers.pdf">UG578 - UltraScale Architecture GTY Transceivers</a></li>
<li><a target="_blank" rel="noopener" href="https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf">UG476 - 7 Series GTX&#x2F;GTP Transceivers</a></li>
</ul>
<blockquote>
<p>「比较 FPGA 功耗，不是看一眼 datasheet 就行，而是一个从静态→动态→实测的完整工程过程。」</p>
</blockquote>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">JERRY LEE</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/">http://example.com/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">JERRY'S BLOG</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/%E5%8A%9F%E8%80%97/">功耗</a></div><div class="post_share"><div class="social-share" data-image="/img/my_logo.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/2025/10/13/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/" title="FPGA-芯片分析"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">FPGA-芯片分析</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2025/09/02/FPGA-FIFO/" title="FPGA-FIFO"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-02</div><div class="title">FPGA-FIFO</div></div></a></div><div><a href="/2025/09/07/FPGA-BRAM/" title="FPGA-BRAM"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-07</div><div class="title">FPGA-BRAM</div></div></a></div><div><a href="/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/" title="FPGA中的IP核"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-08-07</div><div class="title">FPGA中的IP核</div></div></a></div><div><a href="/2025/07/21/FPGA%E4%B8%AD%E7%9A%84%E5%8E%9F%E8%AF%AD/" title="FPGA中的原语"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-21</div><div class="title">FPGA中的原语</div></div></a></div><div><a href="/2025/07/20/Vivado%E6%93%8D%E4%BD%9C%E5%A4%87%E6%B3%A8/" title="Vivado操作备注"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-20</div><div class="title">Vivado操作备注</div></div></a></div><div><a href="/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/" title="Verilog语法整理"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-10</div><div class="title">Verilog语法整理</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/my_logo.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">JERRY LEE</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">24</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/98Jerrylee" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="/98jerry.lee@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1"><span class="toc-text">FPGA-功耗设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80%E3%80%81FPGA-%E5%8A%9F%E8%80%97%E7%9A%84%E4%B8%A4%E5%A4%A7%E7%BB%84%E6%88%90%E9%83%A8%E5%88%86"><span class="toc-text">一、FPGA 功耗的两大组成部分</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C%E3%80%81%E9%9D%99%E6%80%81%E5%8A%9F%E8%80%97%E7%9A%84%E6%AF%94%E8%BE%83%E6%96%B9%E6%B3%95"><span class="toc-text">二、静态功耗的比较方法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#2-1-%E4%BD%BF%E7%94%A8-Xilinx-Power-Estimator%EF%BC%88XPE%EF%BC%89-%E5%B7%A5%E5%85%B7"><span class="toc-text">2.1 使用 Xilinx Power Estimator（XPE） 工具</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-2-%E5%B7%A5%E8%89%BA%E8%8A%82%E7%82%B9%E5%AF%B9%E9%9D%99%E6%80%81%E5%8A%9F%E8%80%97%E7%9A%84%E5%BD%B1%E5%93%8D"><span class="toc-text">2.2 工艺节点对静态功耗的影响</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%89%E3%80%81%E5%8A%A8%E6%80%81%E5%8A%9F%E8%80%97%E7%9A%84%E4%BC%B0%E7%AE%97%E6%96%B9%E6%B3%95"><span class="toc-text">三、动态功耗的估算方法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#3-1-%E5%89%8D%E6%9C%9F%E7%B2%97%E4%BC%B0%EF%BC%88%E6%9E%B6%E6%9E%84%E8%AF%84%E4%BC%B0%E9%98%B6%E6%AE%B5%EF%BC%89"><span class="toc-text">3.1 前期粗估（架构评估阶段）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#3-2-%E7%BB%BC%E5%90%88%E5%B8%83%E7%BA%BF%E5%90%8E%E7%9A%84%E7%B2%BE%E4%BC%B0%EF%BC%88%E5%AE%9E%E7%8E%B0%E5%90%8E%E9%98%B6%E6%AE%B5%EF%BC%89"><span class="toc-text">3.2 综合布线后的精估（实现后阶段）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#3-3-%E6%9D%BF%E7%BA%A7%E5%AE%9E%E6%B5%8B%EF%BC%88%E6%9C%80%E7%BB%88%E9%AA%8C%E8%AF%81%EF%BC%89"><span class="toc-text">3.3 板级实测（最终验证）</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9B%9B%E3%80%81GT%EF%BC%88%E9%AB%98%E9%80%9F%E6%94%B6%E5%8F%91%E5%99%A8%EF%BC%89%E5%8A%9F%E8%80%97%E7%9A%84%E7%89%B9%E6%AE%8A%E6%80%A7"><span class="toc-text">四、GT（高速收发器）功耗的特殊性</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%94%E3%80%81%E5%8A%9F%E8%80%97%E6%AF%94%E8%BE%83%E7%9A%84%E6%8E%A8%E8%8D%90%E5%B7%A5%E7%A8%8B%E6%B5%81%E7%A8%8B"><span class="toc-text">五、功耗比较的推荐工程流程</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%AD%E3%80%81%E5%B0%81%E8%A3%85%E4%B8%8E%E5%8A%9F%E8%80%97%E7%9A%84%E5%85%B3%E7%B3%BB"><span class="toc-text">六、封装与功耗的关系</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%83%E3%80%81%E5%8A%9F%E8%80%97%E4%BC%98%E5%8C%96%E4%B8%8E%E9%80%89%E5%9E%8B%E5%BB%BA%E8%AE%AE"><span class="toc-text">七、功耗优化与选型建议</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99"><span class="toc-text">参考资料</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/" title="FPGA-功耗设计">FPGA-功耗设计</a><time datetime="2025-10-15T15:02:04.310Z" title="发表于 2025-10-15 23:02:04">2025-10-15</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/13/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/" title="FPGA-芯片分析">FPGA-芯片分析</a><time datetime="2025-10-13T07:06:50.393Z" title="发表于 2025-10-13 15:06:50">2025-10-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/13/FPGA-DDR/" title="FPGA-DDR">FPGA-DDR</a><time datetime="2025-10-13T03:25:48.741Z" title="发表于 2025-10-13 11:25:48">2025-10-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/11/%E9%80%9A%E4%BF%A1%E5%8D%8F%E8%AE%AE&amp;%E7%94%B5%E5%B9%B3%E5%8D%8F%E8%AE%AE/" title="通信协议&amp;电平协议">通信协议&amp;电平协议</a><time datetime="2025-10-11T08:44:48.325Z" title="发表于 2025-10-11 16:44:48">2025-10-11</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/04/IP%E6%A0%B8%E6%89%8B%E5%86%8C/" title="IP核手册">IP核手册</a><time datetime="2025-10-04T03:51:10.335Z" title="发表于 2025-10-04 11:51:10">2025-10-04</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/default_top_img.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By JERRY LEE</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.14.0-b2"></script><script src="/js/main.js?v=4.14.0-b2"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/contrib/copy-tex.min.js"></script></div><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/fireworks.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>