// Seed: 4100780192
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3[1] = 1 + id_2;
  wire id_4 = id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  wor   id_0
    , id_5,
    input  tri   id_1,
    output wand  id_2,
    input  logic id_3
);
  wire id_6;
  wire id_7;
  wire id_8;
  final @(posedge 1 or posedge id_3) release id_6;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5
  );
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_7 = id_4;
  wire id_8;
endmodule
