# Reading C:/Software/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Software/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/wi2020/ee469/lab3 {C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:05 on Mar 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3" C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:49:05 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/wi2020/ee469/lab3 {C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:05 on Mar 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3" C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/memory.sv 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 20:49:05 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/wi2020/ee469/lab3 {C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:06 on Mar 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3" C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/code_memory.sv 
# -- Compiling module code_memory
# 
# Top level modules:
# 	code_memory
# End time: 20:49:06 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/wi2020/ee469/lab3 {C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/register_addr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:06 on Mar 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3" C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/register_addr.sv 
# -- Compiling module register_addr
# 
# Top level modules:
# 	register_addr
# End time: 20:49:06 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/wi2020/ee469/lab3 {C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/conditional_check.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:06 on Mar 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3" C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/conditional_check.sv 
# -- Compiling module conditional_check
# 
# Top level modules:
# 	conditional_check
# End time: 20:49:06 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/wi2020/ee469/lab3 {C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/execution.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:06 on Mar 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3" C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/execution.sv 
# -- Compiling module execution
# 
# Top level modules:
# 	execution
# End time: 20:49:06 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/wi2020/ee469/lab3 {C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/update.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:06 on Mar 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3" C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/update.sv 
# -- Compiling module update
# 
# Top level modules:
# 	update
# End time: 20:49:06 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/wi2020/ee469/lab3 {C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/pc_inc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:06 on Mar 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3" C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/pc_inc.sv 
# -- Compiling module pc_inc
# 
# Top level modules:
# 	pc_inc
# End time: 20:49:06 on Mar 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/wi2020/ee469/lab3 {C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:06 on Mar 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3" C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv 
# -- Compiling module cpu
# -- Compiling module code_execution_testbench
# 
# Top level modules:
# 	code_execution_testbench
# End time: 20:49:07 on Mar 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.code_execution_testbench
# vsim work.code_execution_testbench 
# Start time: 20:49:09 on Mar 06,2020
# Loading sv_std.std
# Loading work.code_execution_testbench
# Loading work.cpu
# Loading work.pc_inc
# Loading work.code_memory
# Loading work.conditional_check
# Loading work.register_addr
# Loading work.regfile
# Loading work.execution
# Loading work.memory
# Loading work.update
vsim work.code_execution_testbench
# End time: 20:49:12 on Mar 06,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.code_execution_testbench 
# Start time: 20:49:12 on Mar 06,2020
# Loading sv_std.std
# Loading work.code_execution_testbench
# Loading work.cpu
# Loading work.pc_inc
# Loading work.code_memory
# Loading work.conditional_check
# Loading work.register_addr
# Loading work.regfile
# Loading work.execution
# Loading work.memory
# Loading work.update
run -all
# rm:                     x, rn:                     x, pc:                    x, cond: xxxx, res:                     x, NZCV: xxxx
# rm:                     x, rn:                     x, pc:                    x, cond: xxxx, res:                     x, NZCV: 0000
# rm:                     x, rn:                     x, pc:                    x, cond: xxxx, res:                     0, NZCV: 0000
# rm:                     x, rn:                   114, pc:                    0, cond: xxxx, res:                   514, NZCV: 0000
# rm:                     x, rn:                   514, pc:                    4, cond: xxxx, res:                   114, NZCV: 0000
# rm:                     x, rn:                     x, pc:                    8, cond: xxxx, res:                    12, NZCV: 0000
# rm:                     x, rn:                     x, pc:                    8, cond: xxxx, res:                     x, NZCV: 0000
# rm:                   514, rn:                   114, pc:                   20, cond: xxxx, res:                  -400, NZCV: 0000
# rm:                     x, rn:                     x, pc:                   24, cond: xxxx, res:            4294901760, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   28, cond: 1111, res:                     x, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   28, cond: xxxx, res:                     x, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   32, cond: xxxx, res:                     x, NZCV: 1010
# rm:                     x, rn:            4294901760, pc:                   36, cond: xxxx, res:            4294901768, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   40, cond: xxxx, res:            4294901768, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   44, cond: xxxx, res:            4294901768, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   48, cond: xxxx, res:            4294901768, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   52, cond: xxxx, res:            4294901768, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   56, cond: xxxx, res:            4294901768, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   60, cond: xxxx, res:            4294901768, NZCV: 1010
# rm:                     x, rn:                     x, pc:                   64, cond: xxxx, res:            4294901768, NZCV: 1010
# ** Note: $stop    : C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv(155)
#    Time: 2750 ps  Iteration: 1  Instance: /code_execution_testbench
# Break in Module code_execution_testbench at C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab3/cpu.sv line 155
# End time: 20:49:50 on Mar 06,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
