# RV32I B-Type
- RISC-V 32bit Instruction set : B_Type

## RTL
<div align="center">
  <img width="1517" height="659" alt="S_Type RTL" src="https://github.com/user-attachments/assets/00b6e1ce-6dac-4166-a22e-40597a29c08a" />
</div>

<br>

## Expected Data - Before Modift RAM
<div align="center">
  <img width="792" height="84" alt="image" src="https://github.com/user-attachments/assets/17b549fe-e82c-4ac0-9582-12890ab24a92" />

</div>

<br>

## Testbench Simulation
<div align="center">
  <img width="940" height="633" alt="S_Type Simulation" src="https://github.com/user-attachments/assets/babcece6-49fb-436d-af9d-a6db481cda75" />

</div>

