library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity reg_file is
	port (
			clk : in std_logic
			rA : out std_logic_vector (15 downto 0);
			rB : out std_logic_vector (15 downto 0);
			rW : in std_logic_vector  (15 downto 0 );
			addrA : in std_logic_vector (2 downto 0);
			addrB : in std_logic_vector (2 downto 0);
			addrW : in std_logic_vector (2 downto 0);
			rW_en : in std_logic
			)
end;

architecture behav of reg_file is
type r_array is array (7 downto 0) of std_logic_vector(15 downto 0);
signal r_data: r_array;

begin
rA <= r_data (to_integer(unsigned(addrA)));
rB <= r_data (to_integer(unsigned(addrB)));

process (clk) is
begin
if (clk'event and clk = '1') then
if rW_en = '1' then
	rData (to_integer(unsigned(addrW))) <= rW;
	
end if;
end if;

end process;


end behav;