// Seed: 301089328
module module_0;
  assign id_1 = id_1;
  assign module_1.id_43 = 0;
  assign id_1 = id_1[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_18;
  assign id_3 = id_10;
  wire id_19;
  xnor primCall (
      id_1,
      id_10,
      id_12,
      id_14,
      id_15,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_3,
      id_6,
      id_7,
      id_8,
      id_9
  );
  wire id_20;
  assign id_5 = 1 - id_7;
  reg id_21 = id_6;
  id_22 :
  assert property (@(id_20 <-> 1) id_12)
  else;
  module_0 modCall_1 ();
  assign id_10 = id_14;
  always begin : LABEL_0
    id_21 <= ~1;
  end
  supply1  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  =  id_15  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ;
  wire id_50, id_51, id_52;
  id_53 :
  assert property (@(posedge 1 - id_15) id_14)
  else;
  assign id_1  = 1 - id_31;
  assign id_43 = id_48;
  wire id_54;
  assign id_43 = id_23;
  wire id_55;
  wire id_56;
  wire id_57, id_58;
  wire id_59;
endmodule
