mot
fault
sot
rmot
fs
bx
circuits
mbx
circuit
mx
coverage
symbolic
faulty
obdd
simulation
obdds
detectable
mb
valued
gate
mode
sfp
faults
modes
cct
simulator
hitec
atpg
po
sequential
hybrid
logic
synchronous
initialized
detectability
sim
stuck
combinational
patterns
evaluations
coverages
pis
logics
fsim
benchmark
event
mux
jzj
tautology
reset
synchronizing
mixed
scan
sequences
exactness
unknown
accuracy
switch
frame
initialize
detect
undetectable
detected
resetability
resimulation
vectors
undetect
switching
outputs
free
boolean
fsm
injected
secondary
undefined
traversal
sym
strategy
drechsler
marked
sos
responses
detection
deterministic
untestable
driven
sec
simulators
switches
gap
cpu
symbolically
fa
propagation
exact
exceeded
pos
procedures
memory
efficiency
assignment
besides
detects
guarantees
transformation
multiplexers
iff
signals
output
observation
limit
working
injective
additionally
generation
inputs
succeeded
max
analogously
signal
upon
inaccuracy
propagated
gas
uninitializable
mixedare
tect
sog
atgp
initializability
atpgs
resetable
operationthree
stored
sis
considerably
ga
requirements
realized
jf
cultivation
cris
pomeranz
initializable
veritas
strategies
benchmarks
advantages
initialization
delta
lambda
numerous
fault simulation
h fs
three valued
fault coverage
fault free
b fs
free circuit
hybrid fault
mode mb
test evaluation
sequential circuits
bx fs
memory elements
synchronous sequential
valued logic
test sequence
observation time
x fs
fault simulator
fault f
multiple observation
faulty circuit
simulation procedure
sequence z
exact fault
mode mx
value simulation
symbolic fault
time test
f z
detect f
input sequence
state vectors
output sequence
algorithm bx
gate evaluations
mx mbx
valued fault
initial state
faulty circuits
test sequences
unknown initial
mbx mb
mot strategy
space limit
bx sim
test strategy
test generation
true value
mixed logic
symbolic methods
time frame
output sequences
large circuits
random patterns
benchmark circuits
explicit fault
procedure bx
simulation steps
simulation based
space requirements
sequential circuit
symbolic simulation
event driven
based upon
mot f
mot detectable
sec cct
simulation modes
simulator h
valued simulation
coverage determined
sot detectable
d mot
obdd based
simulation step
largest benchmark
full scan
different logics
valued state
fault coverages
symbolic state
combinational circuit
rmot detectable
fa sim
modes mx
non tautology
driven sfp
mode mbx
mot fault
bx fa
fs based
deterministic test
different modes
deterministic patterns
detection function
next state
circuit test
fault propagation
time sec
time step
symbolic atpg
partial reset
fs works
detectable according
driven single
sot fsim
fault free circuit
three valued logic
synchronous sequential circuits
rmot and mot
multiple observation time
observation time test
symbolic fault simulation
true value simulation
exact fault coverage
hybrid fault simulator
hybrid fault simulation
fault simulation procedure
respect to sot
detect f z
circuit under test
three valued fault
unknown initial state
input sequence z
time test strategy
mx mbx mb
fault simulation based
valued fault simulation
explicit fault simulation
upon the three
simulator for synchronous
free and faulty
algorithm bx sim
cpu time sec
simulator h fs
mot f z
fault coverage determined
simulation for synchronous
f z p
limit s max
symbolic state vectors
time sec cct
fault simulator h
three valued simulation
d mot f
three valued state
simulation with respect
z p q
number of gate
number of memory
procedure bx fs
test sequence z
respect to rmot
coverage with respect
event driven sfp
determined in mode
based fault simulation
bx fa sim
largest benchmark circuits
hard to initialize
circuits are initialized
valued state vectors
sequential circuit test
synchronous sequential circuit
single fault propagation
fault simulation using
circuit test generation
mx or mbx
driven single fault
po in time
transformation of symbolic
fault is sot
mb mx mbx
detects more faults
cct jzj mx
mbx and mb
coverage cpu time
requirements of b
h fs works
based upon obdds
works in mode
according to sot
based on mot
fs the symbolic
fs based upon
mot test evaluation
test strategy mot
algorithm bx fa
mbx mb mx
fault coverage cpu
