Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 31 10:14:30 2023
| Host         : LAPTOP-Q1M8P6CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audioInput/sclk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: audio_output/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50M_reg/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut1/my_clk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: dut2/my_clk_reg/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: dut4/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 563 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.284     -259.304                     29                  968        0.099        0.000                      0                  968        4.500        0.000                       0                   615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -14.284     -259.304                     29                  968        0.099        0.000                      0                  968        4.500        0.000                       0                   615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           29  Failing Endpoints,  Worst Slack      -14.284ns,  Total Violation     -259.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.284ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.160ns  (logic 4.255ns (17.612%)  route 19.905ns (82.388%))
  Logic Levels:           27  (LUT2=1 LUT4=2 LUT5=3 LUT6=21)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 f  u1/right_reg/Q
                         net (fo=7, routed)           0.434     5.974    u1/right
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.098 f  u1/col[7]_i_3/O
                         net (fo=9, routed)           0.853     6.951    u1/col[7]_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  u1/col[0]_i_2/O
                         net (fo=126, routed)         1.011     8.085    u1/col_reg[0][4]
    SLICE_X35Y8          LUT4 (Prop_lut4_I1_O)        0.124     8.209 r  u1/page_2[0]_i_2/O
                         net (fo=8, routed)           0.631     8.841    u1/page_2[0]_i_2_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I1_O)        0.118     8.959 f  u1/page_2[2]_i_1/O
                         net (fo=8, routed)           0.814     9.773    func/page_2_reg[2]_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I2_O)        0.353    10.126 r  func/oled_data[15]_i_758/O
                         net (fo=1, routed)           0.433    10.558    func/oled_data[15]_i_758_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I5_O)        0.124    10.682 f  func/oled_data[15]_i_597/O
                         net (fo=1, routed)           0.426    11.108    u1/frame_counter_reg[11]_58
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.124    11.232 r  u1/oled_data[15]_i_453/O
                         net (fo=4, routed)           0.459    11.691    u1/oled_data[15]_i_453_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.124    11.815 f  u1/oled_data[12]_i_519/O
                         net (fo=4, routed)           0.587    12.402    u1/oled_data_reg[12]_101
    SLICE_X39Y3          LUT4 (Prop_lut4_I2_O)        0.150    12.552 f  u1/oled_data[1]_i_306/O
                         net (fo=1, routed)           0.584    13.135    u1/oled_data[1]_i_306_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.326    13.461 f  u1/oled_data[1]_i_288/O
                         net (fo=3, routed)           1.029    14.490    u1/oled_data[1]_i_288_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.614 f  u1/oled_data[1]_i_272/O
                         net (fo=4, routed)           0.978    15.592    u1/oled_data_reg[1]_92
    SLICE_X47Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.716 r  u1/oled_data[1]_i_277/O
                         net (fo=1, routed)           0.670    16.386    u1/oled_data[1]_i_277_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I3_O)        0.124    16.510 f  u1/oled_data[1]_i_260/O
                         net (fo=1, routed)           0.842    17.352    func/frame_counter_reg[12]_23
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.124    17.476 f  func/oled_data[1]_i_242/O
                         net (fo=1, routed)           1.129    18.605    func/oled_data[1]_i_242_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.729 r  func/oled_data[1]_i_210/O
                         net (fo=1, routed)           0.689    19.418    u1/frame_counter_reg[10]_10
    SLICE_X52Y11         LUT6 (Prop_lut6_I4_O)        0.124    19.542 f  u1/oled_data[1]_i_152/O
                         net (fo=2, routed)           0.883    20.426    u1/oled_data_reg[1]_62
    SLICE_X52Y19         LUT6 (Prop_lut6_I3_O)        0.124    20.550 f  u1/oled_data[1]_i_89/O
                         net (fo=1, routed)           0.494    21.044    u1/oled_data[1]_i_89_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.124    21.168 r  u1/oled_data[1]_i_52/O
                         net (fo=90, routed)          0.646    21.814    u1/oled_data_reg[1]_30
    SLICE_X51Y27         LUT6 (Prop_lut6_I1_O)        0.124    21.938 f  u1/oled_data[1]_i_100/O
                         net (fo=4, routed)           1.007    22.945    func/frame_counter_reg[13]_12
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.124    23.069 r  func/oled_data[1]_i_97/O
                         net (fo=3, routed)           1.200    24.269    func/oled_data_reg[1]_43
    SLICE_X50Y33         LUT6 (Prop_lut6_I2_O)        0.124    24.393 f  func/oled_data[1]_i_57/O
                         net (fo=2, routed)           1.249    25.642    u1/FSM_onehot_state_reg[13]_135
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124    25.766 r  u1/oled_data[1]_i_40/O
                         net (fo=4, routed)           0.840    26.606    func/frame_counter_reg[6]_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124    26.730 r  func/oled_data[1]_i_31/O
                         net (fo=1, routed)           0.486    27.216    func/oled_data[1]_i_31_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.124    27.340 r  func/oled_data[1]_i_15/O
                         net (fo=2, routed)           0.809    28.149    func/oled_data[1]_i_15_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    28.273 r  func/oled_data[1]_i_7/O
                         net (fo=2, routed)           0.444    28.717    func/oled_data[1]_i_7_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124    28.841 r  func/oled_data[1]_i_2/O
                         net (fo=1, routed)           0.280    29.120    func/oled_data[1]_i_2_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124    29.244 r  func/oled_data[1]_i_1/O
                         net (fo=1, routed)           0.000    29.244    oled_data26_out[1]
    SLICE_X36Y31         FDRE                                         r  oled_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  oled_data_reg[1]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.031    14.960    oled_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -29.244    
  -------------------------------------------------------------------
                         slack                                -14.284    

Slack (VIOLATED) :        -14.076ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.965ns  (logic 3.804ns (15.873%)  route 20.161ns (84.127%))
  Logic Levels:           27  (LUT2=1 LUT4=1 LUT5=1 LUT6=24)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 f  u1/right_reg/Q
                         net (fo=7, routed)           0.434     5.974    u1/right
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.098 f  u1/col[7]_i_3/O
                         net (fo=9, routed)           0.853     6.951    u1/col[7]_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  u1/col[0]_i_2/O
                         net (fo=126, routed)         0.784     7.859    u1/col_reg[0][4]
    SLICE_X31Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.983 r  u1/oled_data[9]_i_211/O
                         net (fo=2, routed)           0.563     8.545    u1/oled_data[9]_i_211_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  u1/oled_data[9]_i_166/O
                         net (fo=18, routed)          0.848     9.517    u1/oled_data_reg[9]_48
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  u1/oled_data[14]_i_469/O
                         net (fo=2, routed)           0.823    10.465    func/page_1_reg[1]_6
    SLICE_X30Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.589 r  func/oled_data[14]_i_451/O
                         net (fo=6, routed)           0.773    11.362    func/oled_data[14]_i_451_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.486 f  func/oled_data[15]_i_945/O
                         net (fo=4, routed)           0.967    12.453    u1/page_1_reg[1]_2
    SLICE_X35Y2          LUT6 (Prop_lut6_I3_O)        0.124    12.577 f  u1/oled_data[15]_i_946/O
                         net (fo=1, routed)           0.542    13.119    u1/oled_data[15]_i_946_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124    13.243 r  u1/oled_data[15]_i_926/O
                         net (fo=24, routed)          0.731    13.974    u1/oled_data_reg[15]_64
    SLICE_X42Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.098 r  u1/oled_data[15]_i_943/O
                         net (fo=3, routed)           0.448    14.546    u1/oled_data_reg[15]_67
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.124    14.670 f  u1/oled_data[15]_i_940/O
                         net (fo=2, routed)           0.694    15.364    func/frame_counter_reg[6]_rep_13
    SLICE_X42Y2          LUT6 (Prop_lut6_I1_O)        0.124    15.488 f  func/oled_data[15]_i_930/O
                         net (fo=3, routed)           0.737    16.225    func/oled_data_reg[15]_56
    SLICE_X52Y1          LUT6 (Prop_lut6_I4_O)        0.124    16.349 f  func/oled_data[15]_i_912/O
                         net (fo=11, routed)          0.906    17.255    func/oled_data_reg[15]_48
    SLICE_X52Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.379 r  func/oled_data[15]_i_910/O
                         net (fo=1, routed)           0.450    17.830    u1/frame_counter_reg[7]_rep_12
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.954 r  u1/oled_data[15]_i_872/O
                         net (fo=2, routed)           1.153    19.106    u1/oled_data[15]_i_872_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I0_O)        0.124    19.230 f  u1/oled_data[15]_i_762/O
                         net (fo=1, routed)           0.669    19.899    func/frame_counter_reg[7]_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    20.023 f  func/oled_data[15]_i_607/O
                         net (fo=8, routed)           0.526    20.549    u1/FSM_onehot_state_reg[13]_172
    SLICE_X55Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.673 r  u1/oled_data[15]_i_474/O
                         net (fo=36, routed)          0.733    21.406    u1/oled_data[15]_i_474_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124    21.530 r  u1/oled_data[15]_i_675/O
                         net (fo=27, routed)          1.578    23.108    u1/oled_data_reg[15]_22
    SLICE_X46Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.232 r  u1/oled_data[15]_i_651/O
                         net (fo=3, routed)           0.655    23.886    u1/oled_data[15]_i_651_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    24.010 r  u1/oled_data[15]_i_503/O
                         net (fo=1, routed)           1.127    25.138    u1/oled_data[15]_i_503_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.124    25.262 r  u1/oled_data[15]_i_329/O
                         net (fo=2, routed)           0.968    26.229    u1/oled_data[15]_i_329_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I1_O)        0.124    26.353 r  u1/oled_data[15]_i_341/O
                         net (fo=1, routed)           0.797    27.150    func/page_4_reg[11]_6
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124    27.274 r  func/oled_data[15]_i_168/O
                         net (fo=1, routed)           0.410    27.684    u1/frame_counter_reg[7]_rep_14
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.124    27.808 r  u1/oled_data[15]_i_61/O
                         net (fo=1, routed)           0.592    28.399    u1/oled_data[15]_i_61_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.523 r  u1/oled_data[15]_i_12/O
                         net (fo=1, routed)           0.402    28.926    func/frame_counter_reg[8]_rep_5
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    29.050 r  func/oled_data[15]_i_2/O
                         net (fo=1, routed)           0.000    29.050    oled_data26_out[15]
    SLICE_X57Y35         FDRE                                         r  oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  oled_data_reg[15]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)        0.032    14.974    oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -29.050    
  -------------------------------------------------------------------
                         slack                                -14.076    

Slack (VIOLATED) :        -13.825ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.748ns  (logic 4.154ns (17.492%)  route 19.594ns (82.508%))
  Logic Levels:           28  (LUT2=1 LUT4=4 LUT5=2 LUT6=21)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u1/right_reg/Q
                         net (fo=7, routed)           0.434     5.974    u1/right
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.098 r  u1/col[7]_i_3/O
                         net (fo=9, routed)           0.853     6.951    u1/col[7]_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.075 f  u1/col[0]_i_2/O
                         net (fo=126, routed)         0.838     7.912    u1/col_reg[0][4]
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  u1/page_1[10]_i_3/O
                         net (fo=14, routed)          0.867     8.903    u1/page_1[10]_i_3_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.027 f  u1/page_1[28]_i_3/O
                         net (fo=1, routed)           0.151     9.178    u1/page_1[28]_i_3_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.302 r  u1/page_1[28]_i_2/O
                         net (fo=32, routed)          0.866    10.168    u1/page_1[28]_i_2_n_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I2_O)        0.119    10.287 r  u1/oled_data[15]_i_291/O
                         net (fo=4, routed)           0.451    10.738    u1/oled_data_reg[1]_167
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.355    11.093 f  u1/oled_data[9]_i_183/O
                         net (fo=4, routed)           0.680    11.772    u1/oled_data[9]_i_183_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.124    11.896 r  u1/oled_data[9]_i_120/O
                         net (fo=16, routed)          0.644    12.540    u1/oled_data_reg[9]_29
    SLICE_X40Y11         LUT4 (Prop_lut4_I1_O)        0.124    12.664 r  u1/oled_data[13]_i_501/O
                         net (fo=2, routed)           0.493    13.157    u1/oled_data[13]_i_501_n_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.281 r  u1/oled_data[13]_i_489/O
                         net (fo=1, routed)           0.484    13.765    func/page_1_reg[29]_2
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.889 r  func/oled_data[13]_i_472/O
                         net (fo=2, routed)           0.620    14.509    func/oled_data[13]_i_472_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.633 f  func/oled_data[13]_i_418/O
                         net (fo=2, routed)           0.601    15.234    func/oled_data[13]_i_418_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    15.358 f  func/oled_data[13]_i_413/O
                         net (fo=2, routed)           0.734    16.091    func/oled_data_reg[13]_74
    SLICE_X43Y14         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  func/oled_data[13]_i_315/O
                         net (fo=8, routed)           0.783    16.999    u1/page_2_reg[5]_7
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124    17.123 f  u1/oled_data[13]_i_313/O
                         net (fo=2, routed)           0.660    17.782    func/FSM_sequential_playingNote_reg[4]_32
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.906 f  func/oled_data[13]_i_181/O
                         net (fo=1, routed)           0.562    18.468    func/oled_data[13]_i_181_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124    18.592 r  func/oled_data[13]_i_109/O
                         net (fo=6, routed)           1.105    19.697    func/oled_data[13]_i_109_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    19.821 r  func/oled_data[13]_i_63/O
                         net (fo=5, routed)           0.468    20.289    u1/FSM_onehot_state_reg[13]_134
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124    20.413 r  u1/oled_data[13]_i_59/O
                         net (fo=52, routed)          0.759    21.172    u1/oled_data_reg[13]_22
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.124    21.296 r  u1/oled_data[13]_i_26/O
                         net (fo=100, routed)         1.666    22.963    u1/oled_data_reg[13]_15
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.124    23.087 r  u1/oled_data[13]_i_222/O
                         net (fo=1, routed)           0.580    23.667    u1/oled_data[13]_i_222_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124    23.791 f  u1/oled_data[13]_i_133/O
                         net (fo=1, routed)           0.605    24.396    func/page_4_reg[14]_2
    SLICE_X59Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.520 r  func/oled_data[13]_i_86/O
                         net (fo=1, routed)           0.605    25.125    u1/frame_counter_reg[15]_rep__0_22
    SLICE_X59Y26         LUT6 (Prop_lut6_I2_O)        0.124    25.249 f  u1/oled_data[13]_i_44/O
                         net (fo=7, routed)           1.117    26.366    func/frame_counter_reg[6]_rep_2
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.490 f  func/oled_data[13]_i_53/O
                         net (fo=1, routed)           0.845    27.335    func/oled_data[13]_i_53_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    27.459 f  func/oled_data[13]_i_21/O
                         net (fo=3, routed)           0.446    27.905    func/oled_data[13]_i_21_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124    28.029 r  func/oled_data[13]_i_6/O
                         net (fo=1, routed)           0.680    28.709    func/oled_data[13]_i_6_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I4_O)        0.124    28.833 r  func/oled_data[13]_i_1/O
                         net (fo=1, routed)           0.000    28.833    oled_data26_out[13]
    SLICE_X52Y23         FDRE                                         r  oled_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  oled_data_reg[13]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X52Y23         FDRE (Setup_fdre_C_D)        0.077    15.008    oled_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -28.833    
  -------------------------------------------------------------------
                         slack                                -13.825    

Slack (VIOLATED) :        -13.768ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.656ns  (logic 4.573ns (19.331%)  route 19.083ns (80.669%))
  Logic Levels:           29  (LUT2=1 LUT4=1 LUT5=2 LUT6=23 MUXF7=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 f  u1/right_reg/Q
                         net (fo=7, routed)           0.434     5.974    u1/right
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.098 f  u1/col[7]_i_3/O
                         net (fo=9, routed)           0.853     6.951    u1/col[7]_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  u1/col[0]_i_2/O
                         net (fo=126, routed)         0.784     7.859    u1/col_reg[0][4]
    SLICE_X31Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.983 r  u1/oled_data[9]_i_211/O
                         net (fo=2, routed)           0.563     8.545    u1/oled_data[9]_i_211_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.669 f  u1/oled_data[9]_i_166/O
                         net (fo=18, routed)          0.848     9.517    u1/oled_data_reg[9]_48
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.641 f  u1/oled_data[14]_i_469/O
                         net (fo=2, routed)           0.879    10.520    func/page_1_reg[1]_6
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.124    10.644 r  func/oled_data[14]_i_445/O
                         net (fo=5, routed)           0.457    11.101    func/oled_data[14]_i_445_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124    11.225 r  func/oled_data[14]_i_450/O
                         net (fo=4, routed)           0.964    12.190    func/oled_data_reg[14]_57
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.314 r  func/oled_data[14]_i_458/O
                         net (fo=7, routed)           0.994    13.308    u1/page_1_reg[5]_6
    SLICE_X44Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.432 f  u1/oled_data[14]_i_455/O
                         net (fo=1, routed)           0.000    13.432    u1/oled_data[14]_i_455_n_0
    SLICE_X44Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    13.644 f  u1/oled_data_reg[14]_i_421/O
                         net (fo=3, routed)           0.466    14.110    func/page_1_reg[21]_5
    SLICE_X44Y10         LUT6 (Prop_lut6_I3_O)        0.299    14.409 f  func/oled_data[14]_i_395/O
                         net (fo=1, routed)           0.407    14.816    func/oled_data[14]_i_395_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.940 f  func/oled_data[14]_i_372/O
                         net (fo=5, routed)           0.320    15.260    u1/frame_counter_reg[4]_14
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.384 r  u1/oled_data[14]_i_348/O
                         net (fo=3, routed)           0.914    16.298    u1/oled_data[14]_i_348_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.422 r  u1/oled_data[14]_i_358/O
                         net (fo=11, routed)          1.166    17.589    u1/oled_data[14]_i_358_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.124    17.713 f  u1/oled_data[14]_i_321/O
                         net (fo=2, routed)           0.450    18.163    u1/oled_data[14]_i_321_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124    18.287 f  u1/oled_data[14]_i_252/O
                         net (fo=2, routed)           0.846    19.133    u1/oled_data[14]_i_252_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.124    19.257 f  u1/oled_data[14]_i_248/O
                         net (fo=1, routed)           0.810    20.067    u1/oled_data[14]_i_248_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    20.191 f  u1/oled_data[14]_i_150/O
                         net (fo=4, routed)           0.593    20.784    u1/oled_data[14]_i_150_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I3_O)        0.124    20.908 f  u1/oled_data[14]_i_84/O
                         net (fo=1, routed)           0.859    21.768    u1/oled_data[14]_i_84_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u1/oled_data[14]_i_53/O
                         net (fo=87, routed)          1.100    22.992    u1/oled_data_reg[14]_2
    SLICE_X54Y31         LUT6 (Prop_lut6_I3_O)        0.124    23.116 r  u1/oled_data[14]_i_197/O
                         net (fo=1, routed)           0.590    23.706    u1/oled_data[14]_i_197_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.830 f  u1/oled_data[14]_i_110/O
                         net (fo=1, routed)           0.797    24.627    func/page_4_reg[10]_2
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    24.751 f  func/oled_data[14]_i_59/O
                         net (fo=4, routed)           0.987    25.738    u1/frame_counter_reg[15]_rep__0_39
    SLICE_X53Y34         LUT6 (Prop_lut6_I2_O)        0.124    25.862 f  u1/oled_data[14]_i_45/O
                         net (fo=2, routed)           0.582    26.444    func/page_4_reg[9]
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124    26.568 r  func/oled_data[14]_i_22/O
                         net (fo=8, routed)           0.700    27.267    func/oled_data[14]_i_22_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    27.391 r  func/oled_data[14]_i_11/O
                         net (fo=2, routed)           0.000    27.391    func/oled_data[14]_i_11_n_0
    SLICE_X52Y34         MUXF7 (Prop_muxf7_I0_O)      0.209    27.600 r  func/oled_data_reg[14]_i_6/O
                         net (fo=1, routed)           0.286    27.886    func/oled_data_reg[14]_i_6_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.297    28.183 r  func/oled_data[14]_i_2/O
                         net (fo=1, routed)           0.433    28.616    func/oled_data[14]_i_2_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.740 r  func/oled_data[14]_i_1/O
                         net (fo=1, routed)           0.000    28.740    oled_data26_out[14]
    SLICE_X51Y34         FDRE                                         r  oled_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  oled_data_reg[14]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X51Y34         FDRE (Setup_fdre_C_D)        0.032    14.972    oled_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -28.740    
  -------------------------------------------------------------------
                         slack                                -13.768    

Slack (VIOLATED) :        -13.735ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.606ns  (logic 4.239ns (17.957%)  route 19.367ns (82.043%))
  Logic Levels:           27  (LUT2=2 LUT3=1 LUT4=1 LUT6=23)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 f  u1/right_reg/Q
                         net (fo=7, routed)           0.434     5.974    u1/right
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.098 f  u1/col[7]_i_3/O
                         net (fo=9, routed)           0.853     6.951    u1/col[7]_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  u1/col[0]_i_2/O
                         net (fo=126, routed)         0.838     7.912    u1/col_reg[0][4]
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124     8.036 r  u1/page_1[10]_i_3/O
                         net (fo=14, routed)          0.862     8.898    u1/page_1[10]_i_3_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  u1/page_1[24]_i_2/O
                         net (fo=26, routed)          0.623     9.646    u1/page_1[24]_i_2_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.770 f  u1/oled_data[15]_i_407/O
                         net (fo=8, routed)           1.076    10.845    u1/oled_data_reg[9]_66
    SLICE_X40Y7          LUT2 (Prop_lut2_I0_O)        0.152    10.997 f  u1/oled_data[12]_i_687/O
                         net (fo=1, routed)           1.027    12.024    u1/oled_data[12]_i_687_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.332    12.356 f  u1/oled_data[12]_i_647/O
                         net (fo=2, routed)           0.947    13.304    u1/oled_data[12]_i_647_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.428 f  u1/oled_data[12]_i_677/O
                         net (fo=2, routed)           0.679    14.107    func/page_1_reg[5]_21
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.231 r  func/oled_data[12]_i_638/O
                         net (fo=1, routed)           0.420    14.650    u1/page_1_reg[25]
    SLICE_X36Y15         LUT6 (Prop_lut6_I4_O)        0.124    14.774 f  u1/oled_data[12]_i_542/O
                         net (fo=2, routed)           0.571    15.345    u1/oled_data[12]_i_542_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.469 f  u1/oled_data[12]_i_409/O
                         net (fo=3, routed)           0.651    16.120    func/page_2_reg[5]_19
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  func/oled_data[12]_i_263/O
                         net (fo=18, routed)          0.652    16.895    func/oled_data_reg[12]_43
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.019 f  func/oled_data[12]_i_260/O
                         net (fo=3, routed)           0.870    17.890    func/oled_data[12]_i_260_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.014 r  func/oled_data[12]_i_153/O
                         net (fo=2, routed)           0.648    18.662    func/oled_data[12]_i_153_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I0_O)        0.124    18.786 r  func/oled_data[12]_i_86/O
                         net (fo=4, routed)           0.702    19.487    func/oled_data[12]_i_86_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I2_O)        0.124    19.611 r  func/oled_data[12]_i_45/O
                         net (fo=4, routed)           0.822    20.433    func/oled_data[12]_i_45_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.557 r  func/oled_data[12]_i_19/O
                         net (fo=107, routed)         0.911    21.468    u1/page_3_reg[5]_0
    SLICE_X43Y20         LUT3 (Prop_lut3_I2_O)        0.120    21.588 r  u1/oled_data[12]_i_486/O
                         net (fo=1, routed)           0.578    22.166    func/FSM_sequential_playingNote_reg[4]_8
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.327    22.493 f  func/oled_data[12]_i_356/O
                         net (fo=1, routed)           0.826    23.318    func/oled_data[12]_i_356_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124    23.442 r  func/oled_data[12]_i_214/O
                         net (fo=1, routed)           0.566    24.008    func/oled_data[12]_i_214_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.132 f  func/oled_data[12]_i_125/O
                         net (fo=1, routed)           0.603    24.736    func/oled_data[12]_i_125_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.860 f  func/oled_data[12]_i_73/O
                         net (fo=3, routed)           0.828    25.687    func/oled_data_reg[12]_6
    SLICE_X42Y24         LUT6 (Prop_lut6_I4_O)        0.124    25.811 r  func/oled_data[12]_i_33/O
                         net (fo=11, routed)          0.537    26.349    func/oled_data_reg[12]_3
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.124    26.473 f  func/oled_data[12]_i_32/O
                         net (fo=1, routed)           0.539    27.012    func/oled_data[12]_i_32_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.124    27.136 f  func/oled_data[12]_i_12/O
                         net (fo=3, routed)           0.862    27.998    func/oled_data[12]_i_12_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124    28.122 f  func/oled_data[12]_i_3/O
                         net (fo=1, routed)           0.444    28.566    func/oled_data[12]_i_3_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I1_O)        0.124    28.690 r  func/oled_data[12]_i_1/O
                         net (fo=1, routed)           0.000    28.690    oled_data26_out[12]
    SLICE_X40Y23         FDRE                                         r  oled_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  oled_data_reg[12]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.029    14.955    oled_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -28.690    
  -------------------------------------------------------------------
                         slack                                -13.735    

Slack (VIOLATED) :        -13.685ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.565ns  (logic 3.752ns (15.922%)  route 19.813ns (84.078%))
  Logic Levels:           25  (LUT2=1 LUT4=5 LUT6=19)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 f  u1/right_reg/Q
                         net (fo=7, routed)           0.434     5.974    u1/right
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.098 f  u1/col[7]_i_3/O
                         net (fo=9, routed)           0.853     6.951    u1/col[7]_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  u1/col[0]_i_2/O
                         net (fo=126, routed)         0.838     7.912    u1/col_reg[0][4]
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.124     8.036 r  u1/page_1[10]_i_3/O
                         net (fo=14, routed)          0.641     8.677    u1/page_1[10]_i_3_n_0
    SLICE_X35Y12         LUT4 (Prop_lut4_I2_O)        0.124     8.801 r  u1/page_1[16]_i_2/O
                         net (fo=31, routed)          0.669     9.470    u1/page_2_reg[16]
    SLICE_X34Y12         LUT4 (Prop_lut4_I2_O)        0.124     9.594 r  u1/page_1[19]_i_1/O
                         net (fo=6, routed)           0.482    10.077    u1/page_1_reg[0][12]
    SLICE_X34Y11         LUT4 (Prop_lut4_I2_O)        0.124    10.201 r  u1/oled_data[15]_i_309/O
                         net (fo=2, routed)           0.820    11.021    u1/oled_data[15]_i_309_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.145 f  u1/oled_data[15]_i_141/O
                         net (fo=13, routed)          0.900    12.045    u1/oled_data_reg[1]_67
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.118    12.163 f  u1/oled_data[6]_i_386/O
                         net (fo=1, routed)           0.434    12.597    func/col_reg[6]_16
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.326    12.923 r  func/oled_data[6]_i_371/O
                         net (fo=2, routed)           0.922    13.845    func/oled_data[6]_i_371_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.124    13.969 f  func/oled_data[6]_i_352/O
                         net (fo=2, routed)           0.655    14.624    func/oled_data[6]_i_352_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I5_O)        0.124    14.748 f  func/oled_data[6]_i_364/O
                         net (fo=1, routed)           0.829    15.576    func/oled_data[6]_i_364_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.700 r  func/oled_data[6]_i_350/O
                         net (fo=7, routed)           0.717    16.418    u1/FSM_onehot_state_reg[13]_196
    SLICE_X51Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.542 f  u1/oled_data[6]_i_327/O
                         net (fo=1, routed)           0.595    17.137    func/frame_counter_reg[10]_3
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    17.261 f  func/oled_data[6]_i_298/O
                         net (fo=2, routed)           1.062    18.322    func/oled_data[6]_i_298_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.124    18.446 f  func/oled_data[6]_i_227/O
                         net (fo=2, routed)           0.633    19.080    func/oled_data_reg[6]_40
    SLICE_X53Y16         LUT6 (Prop_lut6_I3_O)        0.124    19.204 f  func/oled_data[6]_i_125/O
                         net (fo=25, routed)          1.010    20.214    u1/frame_counter_reg[13]_2
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124    20.338 r  u1/oled_data[6]_i_59/O
                         net (fo=95, routed)          1.442    21.780    u1/oled_data_reg[6]_2
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124    21.904 r  u1/oled_data[6]_i_167/O
                         net (fo=1, routed)           0.669    22.573    u1/oled_data[6]_i_167_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124    22.697 r  u1/oled_data[6]_i_81/O
                         net (fo=1, routed)           1.024    23.720    u1/oled_data[6]_i_81_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.844 f  u1/oled_data[6]_i_40/O
                         net (fo=1, routed)           1.019    24.863    func/pages_reg[3]_4
    SLICE_X47Y35         LUT6 (Prop_lut6_I3_O)        0.124    24.987 r  func/oled_data[6]_i_25/O
                         net (fo=7, routed)           1.179    26.166    func/oled_data[6]_i_25_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.290 f  func/oled_data[6]_i_16/O
                         net (fo=4, routed)           0.586    26.876    func/oled_data[6]_i_16_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.124    27.000 f  func/oled_data[6]_i_8/O
                         net (fo=4, routed)           0.602    27.602    func/oled_data[6]_i_8_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.124    27.726 r  func/oled_data[6]_i_3/O
                         net (fo=1, routed)           0.799    28.525    func/oled_data[6]_i_3_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.649 r  func/oled_data[6]_i_1/O
                         net (fo=1, routed)           0.000    28.649    oled_data26_out[6]
    SLICE_X37Y34         FDRE                                         r  oled_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  oled_data_reg[6]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.031    14.964    oled_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -28.649    
  -------------------------------------------------------------------
                         slack                                -13.685    

Slack (VIOLATED) :        -13.581ns  (required time - arrival time)
  Source:                 middle_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.573ns  (logic 4.186ns (17.757%)  route 19.387ns (82.243%))
  Logic Levels:           28  (LUT2=1 LUT4=2 LUT5=3 LUT6=22)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  middle_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  middle_delay_reg/Q
                         net (fo=20, routed)          0.309     5.911    u1/middle_delay
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.035 r  u1/page_1[2]_i_2/O
                         net (fo=9, routed)           0.848     6.883    u1/page_1[2]_i_2_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.007 r  u1/page_1[1]_i_2/O
                         net (fo=9, routed)           0.716     7.723    u1/page_1[1]_i_2_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  u1/oled_data[15]_i_745/O
                         net (fo=4, routed)           0.457     8.304    func/page_1_reg[1]_12
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.428 f  func/oled_data[9]_i_212/O
                         net (fo=4, routed)           0.831     9.259    func/oled_data[9]_i_212_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.383 f  func/oled_data[9]_i_167/O
                         net (fo=7, routed)           0.348     9.731    u1/FSM_onehot_state_reg[13]_258
    SLICE_X31Y6          LUT5 (Prop_lut5_I4_O)        0.124     9.855 r  u1/oled_data[12]_i_672/O
                         net (fo=2, routed)           0.499    10.354    u1/oled_data[12]_i_672_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.478 r  u1/oled_data[10]_i_460/O
                         net (fo=3, routed)           0.535    11.013    u1/oled_data[10]_i_460_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.137 r  u1/oled_data[10]_i_439/O
                         net (fo=8, routed)           0.888    12.025    u1/oled_data[10]_i_439_n_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I1_O)        0.124    12.149 f  u1/oled_data[10]_i_454/O
                         net (fo=2, routed)           0.981    13.130    u1/oled_data[10]_i_454_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.254 f  u1/oled_data[10]_i_437/O
                         net (fo=4, routed)           0.323    13.576    u1/oled_data[10]_i_437_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.700 r  u1/oled_data[10]_i_431/O
                         net (fo=2, routed)           0.973    14.673    u1/oled_data[10]_i_431_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  u1/oled_data[10]_i_426/O
                         net (fo=1, routed)           0.722    15.519    u1/oled_data[10]_i_426_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    15.643 r  u1/oled_data[10]_i_410/O
                         net (fo=6, routed)           0.753    16.396    u1/oled_data[10]_i_410_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.520 r  u1/oled_data[10]_i_385/O
                         net (fo=1, routed)           0.998    17.517    u1/oled_data[10]_i_385_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124    17.641 r  u1/oled_data[10]_i_355/O
                         net (fo=21, routed)          0.578    18.219    u1/oled_data_reg[10]_74
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.343 f  u1/oled_data[10]_i_350/O
                         net (fo=3, routed)           0.808    19.151    func/frame_counter_reg[12]_34
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.275 r  func/oled_data[10]_i_366/O
                         net (fo=1, routed)           0.811    20.086    func/oled_data[10]_i_366_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    20.210 r  func/oled_data[10]_i_318/O
                         net (fo=2, routed)           0.482    20.692    u1/frame_counter_reg[8]_rep
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.124    20.816 r  u1/oled_data[10]_i_226/O
                         net (fo=12, routed)          0.728    21.544    u1/oled_data_reg[10]_26
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    21.668 f  u1/oled_data[10]_i_119/O
                         net (fo=62, routed)          1.078    22.746    u1/oled_data_reg[10]_12
    SLICE_X34Y27         LUT4 (Prop_lut4_I3_O)        0.116    22.862 f  u1/oled_data[10]_i_194/O
                         net (fo=3, routed)           0.576    23.438    u1/oled_data_reg[10]_35
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.328    23.766 f  u1/oled_data[10]_i_110/O
                         net (fo=1, routed)           0.452    24.218    u1/oled_data[10]_i_110_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I2_O)        0.124    24.342 r  u1/oled_data[10]_i_64/O
                         net (fo=2, routed)           0.858    25.200    func/FSM_onehot_state_reg[13]_23
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.324 f  func/oled_data[10]_i_48/O
                         net (fo=9, routed)           0.679    26.003    func/oled_data[10]_i_48_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I2_O)        0.124    26.127 r  func/oled_data[10]_i_25/O
                         net (fo=1, routed)           0.831    26.958    func/oled_data[10]_i_25_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124    27.082 f  func/oled_data[10]_i_8/O
                         net (fo=2, routed)           0.658    27.740    func/oled_data[10]_i_8_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    27.864 f  func/oled_data[10]_i_2/O
                         net (fo=1, routed)           0.670    28.534    func/oled_data[10]_i_2_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124    28.658 r  func/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000    28.658    oled_data26_out[10]
    SLICE_X34Y31         FDRE                                         r  oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  oled_data_reg[10]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.077    15.077    oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -28.658    
  -------------------------------------------------------------------
                         slack                                -13.581    

Slack (VIOLATED) :        -13.395ns  (required time - arrival time)
  Source:                 middle_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.326ns  (logic 4.453ns (19.091%)  route 18.873ns (80.909%))
  Logic Levels:           28  (LUT2=2 LUT4=2 LUT5=2 LUT6=22)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  middle_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  middle_delay_reg/Q
                         net (fo=20, routed)          0.309     5.911    u1/middle_delay
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.035 r  u1/page_1[2]_i_2/O
                         net (fo=9, routed)           0.848     6.883    u1/page_1[2]_i_2_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.007 r  u1/page_1[1]_i_2/O
                         net (fo=9, routed)           0.679     7.686    u1/page_1[1]_i_2_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.810 f  u1/oled_data[9]_i_241/O
                         net (fo=2, routed)           0.415     8.225    u1/oled_data[9]_i_241_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.349 f  u1/oled_data[9]_i_214/O
                         net (fo=4, routed)           0.854     9.203    func/page_1_reg[1]_9
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.327 f  func/oled_data[12]_i_697/O
                         net (fo=7, routed)           0.646     9.973    func/oled_data[12]_i_697_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.097 r  func/oled_data[12]_i_673/O
                         net (fo=2, routed)           0.302    10.399    u1/col_reg[6]_1
    SLICE_X32Y5          LUT6 (Prop_lut6_I3_O)        0.124    10.523 f  u1/oled_data[12]_i_609/O
                         net (fo=5, routed)           0.531    11.053    u1/oled_data_reg[12]_71
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.177 f  u1/oled_data[12]_i_498/O
                         net (fo=7, routed)           0.704    11.882    u1/oled_data[12]_i_498_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.150    12.032 r  u1/oled_data[12]_i_503/O
                         net (fo=3, routed)           0.902    12.934    u1/oled_data[12]_i_503_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.328    13.262 f  u1/oled_data[12]_i_393/O
                         net (fo=9, routed)           0.651    13.913    u1/oled_data[12]_i_393_n_0
    SLICE_X44Y2          LUT5 (Prop_lut5_I3_O)        0.124    14.037 r  u1/oled_data[12]_i_382/O
                         net (fo=1, routed)           0.788    14.825    u1/oled_data[12]_i_382_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.949 r  u1/oled_data[12]_i_229/O
                         net (fo=2, routed)           0.661    15.610    func/FSM_onehot_state_reg[13]_119
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124    15.734 f  func/oled_data[12]_i_132/O
                         net (fo=4, routed)           0.620    16.354    u1/FSM_onehot_state_reg[13]_204
    SLICE_X46Y9          LUT6 (Prop_lut6_I3_O)        0.124    16.478 f  u1/oled_data[12]_i_599/O
                         net (fo=17, routed)          1.355    17.833    u1/oled_data_reg[12]_50
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.957 f  u1/oled_data[12]_i_570/O
                         net (fo=2, routed)           0.722    18.680    u1/oled_data[12]_i_570_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.804 f  u1/oled_data[12]_i_479/O
                         net (fo=1, routed)           0.550    19.353    func/page_2_reg[14]_4
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    19.477 f  func/oled_data[12]_i_345/O
                         net (fo=1, routed)           0.803    20.280    func/oled_data[12]_i_345_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    20.404 r  func/oled_data[12]_i_209/O
                         net (fo=2, routed)           0.514    20.918    u1/frame_counter_reg[7]_rep_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I5_O)        0.124    21.042 r  u1/oled_data[12]_i_122/O
                         net (fo=111, routed)         1.207    22.250    func/frame_counter_reg[13]_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    22.374 r  func/oled_data[11]_i_174/O
                         net (fo=2, routed)           0.584    22.957    func/oled_data[11]_i_174_n_0
    SLICE_X38Y31         LUT2 (Prop_lut2_I0_O)        0.124    23.081 f  func/oled_data[11]_i_103/O
                         net (fo=6, routed)           0.801    23.882    func/oled_data_reg[11]_11
    SLICE_X37Y32         LUT4 (Prop_lut4_I2_O)        0.149    24.031 r  func/oled_data[11]_i_91/O
                         net (fo=2, routed)           0.439    24.470    func/oled_data_reg[11]_9
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.332    24.802 f  func/oled_data[11]_i_58/O
                         net (fo=2, routed)           0.841    25.643    u1/page_4_reg[9]_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.124    25.767 f  u1/oled_data[11]_i_40/O
                         net (fo=5, routed)           0.618    26.385    func/frame_counter_reg[7]_rep_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.124    26.509 f  func/oled_data[11]_i_30/O
                         net (fo=1, routed)           0.586    27.096    func/oled_data[11]_i_30_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.124    27.220 r  func/oled_data[11]_i_17/O
                         net (fo=1, routed)           0.638    27.857    func/oled_data[11]_i_17_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124    27.981 r  func/oled_data[11]_i_5/O
                         net (fo=1, routed)           0.304    28.286    func/oled_data[11]_i_5_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.124    28.410 r  func/oled_data[11]_i_1/O
                         net (fo=1, routed)           0.000    28.410    oled_data26_out[11]
    SLICE_X42Y33         FDRE                                         r  oled_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  oled_data_reg[11]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.081    15.015    oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -28.410    
  -------------------------------------------------------------------
                         slack                                -13.395    

Slack (VIOLATED) :        -13.247ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.130ns  (logic 3.928ns (16.982%)  route 19.202ns (83.018%))
  Logic Levels:           28  (LUT2=2 LUT4=2 LUT6=24)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456     5.540 f  u1/right_reg/Q
                         net (fo=7, routed)           0.434     5.974    u1/right
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.098 f  u1/col[7]_i_3/O
                         net (fo=9, routed)           0.853     6.951    u1/col[7]_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  u1/col[0]_i_2/O
                         net (fo=126, routed)         0.784     7.859    u1/col_reg[0][4]
    SLICE_X31Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.983 r  u1/oled_data[9]_i_211/O
                         net (fo=2, routed)           0.563     8.545    u1/oled_data[9]_i_211_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.669 r  u1/oled_data[9]_i_166/O
                         net (fo=18, routed)          0.848     9.517    u1/oled_data_reg[9]_48
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.641 r  u1/oled_data[14]_i_469/O
                         net (fo=2, routed)           0.823    10.465    func/page_1_reg[1]_6
    SLICE_X30Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.589 r  func/oled_data[14]_i_451/O
                         net (fo=6, routed)           0.485    11.074    func/oled_data[14]_i_451_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.198 f  func/oled_data[7]_i_395/O
                         net (fo=4, routed)           0.699    11.897    u1/page_1_reg[1]_1
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124    12.021 f  u1/oled_data[7]_i_415/O
                         net (fo=1, routed)           0.402    12.424    u1/oled_data[7]_i_415_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.548 f  u1/oled_data[7]_i_397/O
                         net (fo=1, routed)           0.294    12.842    u1/oled_data[7]_i_397_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124    12.966 r  u1/oled_data[7]_i_377/O
                         net (fo=14, routed)          0.967    13.933    u1/oled_data_reg[7]_95
    SLICE_X47Y2          LUT2 (Prop_lut2_I0_O)        0.124    14.057 r  u1/oled_data[7]_i_402/O
                         net (fo=6, routed)           0.518    14.575    u1/oled_data_reg[7]_92
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.124    14.699 f  u1/oled_data[7]_i_418/O
                         net (fo=1, routed)           0.669    15.368    u1/oled_data[7]_i_418_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    15.492 r  u1/oled_data[7]_i_407/O
                         net (fo=1, routed)           0.403    15.895    func/frame_counter_reg[4]_9
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.019 f  func/oled_data[7]_i_384/O
                         net (fo=1, routed)           0.735    16.754    func/oled_data[7]_i_384_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I2_O)        0.124    16.878 r  func/oled_data[7]_i_365/O
                         net (fo=1, routed)           0.154    17.032    u1/frame_counter_reg[5]_8
    SLICE_X55Y3          LUT6 (Prop_lut6_I3_O)        0.124    17.156 r  u1/oled_data[7]_i_307/O
                         net (fo=14, routed)          0.752    17.908    u1/oled_data_reg[7]_81
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124    18.032 f  u1/oled_data[7]_i_300/O
                         net (fo=2, routed)           0.725    18.756    u1/oled_data[7]_i_300_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.880 r  u1/oled_data[7]_i_287/O
                         net (fo=3, routed)           0.918    19.798    func/frame_counter_reg[5]_4
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  func/oled_data[7]_i_286/O
                         net (fo=2, routed)           0.683    20.605    u1/frame_counter_reg[10]_14
    SLICE_X56Y15         LUT6 (Prop_lut6_I2_O)        0.124    20.729 f  u1/oled_data[7]_i_192/O
                         net (fo=28, routed)          1.541    22.270    func/page_3_reg[5]_33
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.394 f  func/oled_data[7]_i_284/O
                         net (fo=2, routed)           0.575    22.969    func/oled_data_reg[7]_37
    SLICE_X60Y39         LUT6 (Prop_lut6_I4_O)        0.124    23.093 f  func/oled_data[7]_i_185/O
                         net (fo=1, routed)           1.051    24.144    u1/frame_counter_reg[13]_39
    SLICE_X56Y39         LUT6 (Prop_lut6_I2_O)        0.124    24.268 f  u1/oled_data[7]_i_92/O
                         net (fo=1, routed)           0.537    24.805    u1/oled_data[7]_i_92_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.929 f  u1/oled_data[7]_i_40/O
                         net (fo=2, routed)           0.845    25.774    func/FSM_onehot_state_reg[13]_69
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.124    25.898 f  func/oled_data[7]_i_19/O
                         net (fo=4, routed)           0.965    26.863    func/oled_data_reg[7]_5
    SLICE_X46Y37         LUT6 (Prop_lut6_I1_O)        0.124    26.987 r  func/oled_data[7]_i_7/O
                         net (fo=2, routed)           0.576    27.563    u1/FSM_onehot_state_reg[13]_146
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124    27.687 r  u1/oled_data[7]_i_5/O
                         net (fo=1, routed)           0.403    28.090    func/frame_counter_reg[12]_11
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    28.214 r  func/oled_data[7]_i_1/O
                         net (fo=1, routed)           0.000    28.214    oled_data26_out[7]
    SLICE_X45Y37         FDRE                                         r  oled_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  oled_data_reg[7]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.029    14.967    oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -28.214    
  -------------------------------------------------------------------
                         slack                                -13.247    

Slack (VIOLATED) :        -13.172ns  (required time - arrival time)
  Source:                 middle_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.056ns  (logic 3.990ns (17.306%)  route 19.066ns (82.694%))
  Logic Levels:           28  (LUT2=1 LUT4=1 LUT5=4 LUT6=22)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  middle_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  middle_delay_reg/Q
                         net (fo=20, routed)          0.309     5.911    u1/middle_delay
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.035 r  u1/page_1[2]_i_2/O
                         net (fo=9, routed)           0.848     6.883    u1/page_1[2]_i_2_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.007 r  u1/page_1[1]_i_2/O
                         net (fo=9, routed)           0.679     7.686    u1/page_1[1]_i_2_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.810 f  u1/oled_data[9]_i_241/O
                         net (fo=2, routed)           0.415     8.225    u1/oled_data[9]_i_241_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.349 f  u1/oled_data[9]_i_214/O
                         net (fo=4, routed)           0.854     9.203    func/page_1_reg[1]_9
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.327 f  func/oled_data[12]_i_697/O
                         net (fo=7, routed)           0.646     9.973    func/oled_data[12]_i_697_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.097 r  func/oled_data[12]_i_673/O
                         net (fo=2, routed)           0.588    10.685    func/oled_data_reg[12]_59
    SLICE_X32Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.809 f  func/oled_data[4]_i_372/O
                         net (fo=9, routed)           0.747    11.556    u1/FSM_sequential_playingNote_reg[0]_15
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.124    11.680 r  u1/oled_data[4]_i_374/O
                         net (fo=1, routed)           0.845    12.525    u1/oled_data[4]_i_374_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.649 r  u1/oled_data[4]_i_367/O
                         net (fo=1, routed)           0.295    12.945    u1/oled_data[4]_i_367_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124    13.069 f  u1/oled_data[4]_i_348/O
                         net (fo=13, routed)          0.762    13.830    u1/oled_data_reg[4]_63
    SLICE_X41Y9          LUT5 (Prop_lut5_I3_O)        0.124    13.954 f  u1/oled_data[4]_i_357/O
                         net (fo=2, routed)           0.717    14.672    u1/oled_data[4]_i_357_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.796 f  u1/oled_data[4]_i_336/O
                         net (fo=1, routed)           0.642    15.437    u1/oled_data[4]_i_336_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124    15.561 f  u1/oled_data[4]_i_325/O
                         net (fo=7, routed)           0.796    16.357    u1/oled_data[4]_i_325_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I2_O)        0.124    16.481 r  u1/oled_data[4]_i_311/O
                         net (fo=2, routed)           0.658    17.139    u1/oled_data[4]_i_311_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I1_O)        0.124    17.263 r  u1/oled_data[4]_i_288/O
                         net (fo=10, routed)          0.584    17.847    func/page_2_reg[5]_3
    SLICE_X49Y15         LUT4 (Prop_lut4_I2_O)        0.124    17.971 f  func/oled_data[4]_i_318/O
                         net (fo=1, routed)           0.667    18.638    func/oled_data[4]_i_318_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.762 r  func/oled_data[4]_i_293/O
                         net (fo=2, routed)           0.727    19.489    func/oled_data[4]_i_293_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I4_O)        0.124    19.613 f  func/oled_data[4]_i_245/O
                         net (fo=8, routed)           0.581    20.195    func/oled_data[4]_i_245_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.319 r  func/oled_data[4]_i_138/O
                         net (fo=5, routed)           0.731    21.049    u1/FSM_onehot_state_reg[13]_113
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124    21.173 r  u1/oled_data[4]_i_59/O
                         net (fo=96, routed)          1.306    22.480    u1/oled_data_reg[4]_20
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.124    22.604 r  u1/oled_data[4]_i_149/O
                         net (fo=1, routed)           0.620    23.224    u1/oled_data[4]_i_149_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.124    23.348 f  u1/oled_data[4]_i_65/O
                         net (fo=2, routed)           1.190    24.538    u1/oled_data[4]_i_65_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I0_O)        0.124    24.662 r  u1/oled_data[4]_i_38/O
                         net (fo=1, routed)           0.407    25.069    func/page_4_reg[10]_1
    SLICE_X47Y33         LUT6 (Prop_lut6_I2_O)        0.124    25.193 r  func/oled_data[4]_i_19/O
                         net (fo=1, routed)           0.810    26.003    func/oled_data[4]_i_19_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I0_O)        0.124    26.127 r  func/oled_data[4]_i_10/O
                         net (fo=5, routed)           0.667    26.793    func/oled_data[4]_i_10_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.124    26.917 f  func/oled_data[4]_i_5/O
                         net (fo=1, routed)           0.814    27.731    func/oled_data[4]_i_5_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    27.855 r  func/oled_data[4]_i_2/O
                         net (fo=1, routed)           0.161    28.016    func/oled_data[4]_i_2_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.124    28.140 r  func/oled_data[4]_i_1/O
                         net (fo=1, routed)           0.000    28.140    oled_data26_out[4]
    SLICE_X44Y34         FDRE                                         r  oled_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  oled_data_reg[4]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.032    14.968    oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -28.140    
  -------------------------------------------------------------------
                         slack                                -13.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk20kcount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20kcount_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  clk20kcount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20kcount_reg[23]/Q
                         net (fo=2, routed)           0.117     1.708    clk20kcount_reg[23]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk20kcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk20kcount_reg[20]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk20kcount_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    clk20kcount_reg[24]_i_1_n_7
    SLICE_X53Y50         FDRE                                         r  clk20kcount_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  clk20kcount_reg[24]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    clk20kcount_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk50Mcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk50Mcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk50Mcount_reg[2]/Q
                         net (fo=2, routed)           0.127     1.737    clk50Mcount_reg[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk50Mcount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk50Mcount_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clk50Mcount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    clk50Mcount_reg[4]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  clk50Mcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk50Mcount_reg[4]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk50Mcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clkCustomCount_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkCustomCount_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  clkCustomCount_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  clkCustomCount_reg[22]/Q
                         net (fo=3, routed)           0.127     1.743    clkCustomCount_reg[22]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  clkCustomCount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    clkCustomCount_reg[20]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.952 r  clkCustomCount_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    clkCustomCount_reg[24]_i_1_n_7
    SLICE_X56Y50         FDRE                                         r  clkCustomCount_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  clkCustomCount_reg[24]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    clkCustomCount_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut4/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut4/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.447    dut4/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  dut4/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dut4/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.708    dut4/count__0[20]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  dut4/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    dut4/count_reg[20]_i_1__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  dut4/count_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.923    dut4/count_reg[24]_i_1__1_n_7
    SLICE_X39Y50         FDRE                                         r  dut4/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     1.958    dut4/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  dut4/count_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    dut4/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk50Mcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk50Mcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk50Mcount_reg[2]/Q
                         net (fo=2, routed)           0.127     1.737    clk50Mcount_reg[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk50Mcount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk50Mcount_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  clk50Mcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    clk50Mcount_reg[4]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  clk50Mcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk50Mcount_reg[6]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk50Mcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dut4/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut4/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.564     1.447    dut4/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  dut4/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dut4/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.708    dut4/count__0[20]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  dut4/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    dut4/count_reg[20]_i_1__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  dut4/count_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.934    dut4/count_reg[24]_i_1__1_n_5
    SLICE_X39Y50         FDRE                                         r  dut4/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.830     1.958    dut4/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  dut4/count_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    dut4/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.566     1.449    u1/clk_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  u1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  u1/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.068     1.658    u1/Inst_Ps2Interface/Q[1]
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.045     1.703 r  u1/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.703    u1/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  u1/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.836     1.963    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  u1/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.120     1.582    u1/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk20kcount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20kcount_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  clk20kcount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20kcount_reg[23]/Q
                         net (fo=2, routed)           0.117     1.708    clk20kcount_reg[23]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk20kcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk20kcount_reg[20]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk20kcount_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    clk20kcount_reg[24]_i_1_n_6
    SLICE_X53Y50         FDRE                                         r  clk20kcount_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  clk20kcount_reg[25]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    clk20kcount_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk50Mcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk50Mcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk50Mcount_reg[2]/Q
                         net (fo=2, routed)           0.127     1.737    clk50Mcount_reg[2]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk50Mcount_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk50Mcount_reg[0]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  clk50Mcount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    clk50Mcount_reg[4]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  clk50Mcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk50Mcount_reg[5]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk50Mcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clkCustomCount_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkCustomCount_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  clkCustomCount_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  clkCustomCount_reg[22]/Q
                         net (fo=3, routed)           0.127     1.743    clkCustomCount_reg[22]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  clkCustomCount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    clkCustomCount_reg[20]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.988 r  clkCustomCount_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    clkCustomCount_reg[24]_i_1_n_6
    SLICE_X56Y50         FDRE                                         r  clkCustomCount_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  clkCustomCount_reg[25]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    clkCustomCount_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y42   BPMCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   BPMCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   BPMCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   BPMCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   BPMCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   BPMCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   BPMCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   BPMCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   BPMCount_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y6    FSM_sequential_playingNote_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y6    FSM_sequential_playingNote_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk50M_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk6p25m_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y34   oled_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y4    page_2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   BPMCount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   BPMCount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   BPMCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   BPMCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   BPMCount_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   BPMCount_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   BPMCount_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   BPMCount_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   BPMCount_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   BPMCount_reg[19]/C



