[{"DBLP title": "A high linearity compact timing vernier for CMOS timing generator.", "DBLP authors": ["Jun Kohno", "Tatsuro Akiyama", "Dai Kato", "Makoto Imamura"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699174", "OA papers": [{"PaperId": "https://openalex.org/W2131515592", "PaperTitle": "A high linearity compact timing vernier for CMOS timing generator", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Yokogawa Electric (Japan)": 4.0}, "Authors": ["Jun Kohno", "Tatsuro Akiyama", "Dai Kato", "Makoto Imamura"]}]}, {"DBLP title": "Complete testing of receiver jitter tolerance.", "DBLP authors": ["Timothy Daniel Lyons"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699175", "OA papers": [{"PaperId": "https://openalex.org/W2167144150", "PaperTitle": "Complete testing of receiver jitter tolerance", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Teradyne (United States)": 1.0}, "Authors": ["Timothy W. Lyons"]}]}, {"DBLP title": "New tools and methodology for advanced parametric and defect structure test.", "DBLP authors": ["Raphael Robertazzi", "Louis Medina", "Ernesto Shiling", "Garry Moore", "Ronald Geiger", "Jiun-Hsin Liao", "John Williamson"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699201", "OA papers": [{"PaperId": "https://openalex.org/W2107060261", "PaperTitle": "New tools and methodology for advanced parametric and defect structure test", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY 10598, USA": 2.0, "IBM (United States)": 5.0}, "Authors": ["R. P. Robertazzi", "Louis Medina", "Ernesto Shiling", "Garry Moore", "Ronald C. Geiger", "Jiun-hsin Liao", "John Williamson"]}]}, {"DBLP title": "A low-cost ATE phase signal generation technique for test applications.", "DBLP authors": ["Sadok Aouini", "Kun Chuai", "Gordon W. Roberts"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699202", "OA papers": [{"PaperId": "https://openalex.org/W2153004226", "PaperTitle": "A low-cost ATE phase signal generation technique for test applications", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"McGill University": 3.0}, "Authors": ["Sadok Aouini", "Kun Chuai", "Gordon C. K. Roberts"]}]}, {"DBLP title": "The scan-DFT features of AMD's next-generation microprocessor core.", "DBLP authors": ["Mahmut Yilmaz", "Baosheng Wang", "Jayalakshmi Rajaraman", "Tom Olsen", "Kanwaldeep Sobti", "Dwight Elvey", "Jeff Fitzgerald", "Grady Giles", "Wei-Yu Chen"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699203", "OA papers": [{"PaperId": "https://openalex.org/W1977977548", "PaperTitle": "The scan-DFT features of AMD's next-generation microprocessor core", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Advanced Micro Devices (United States)": 9.0}, "Authors": ["Mahmut Ilker Yilmaz", "Baosheng Wang", "Jayalakshmi Rajaraman", "Tom Olsen", "Kanwaldeep Sobti", "Dwight K. Elvey", "Jeff Fitzgerald", "Grady Giles", "Wei-Yu Chen"]}]}, {"DBLP title": "Testing the IBM Power 7\u2122 4 GHz eight core microprocessor.", "DBLP authors": ["James Crafts", "David Bogdan", "Dennis Conti", "Donato O. Forlenza", "Orazio P. Forlenza", "William V. Huott", "Mary P. Kusko", "Edward Seymour", "Timothy Taylor", "Brian Walsh"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699204", "OA papers": [{"PaperId": "https://openalex.org/W2087251010", "PaperTitle": "Testing the IBM Power 7&#x2122; 4 GHz eight core microprocessor", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM (United States)": 10.0}, "Authors": ["James M. Crafts", "David Charles Bogdan", "Dennis R. Conti", "Donato O. Forlenza", "Orazio P. Forlenza", "William V. Huott", "Mary P. Kusko", "Edward Michael Seymour", "Timothy D. Taylor", "Brian K Walsh"]}]}, {"DBLP title": "Optimization of burn-in test for many-core processors through adaptive spatiotemporal power migration.", "DBLP authors": ["Minki Cho", "Nikhil Sathe", "Arijit Raychowdhury", "Saibal Mukhopadhyay"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699205", "OA papers": [{"PaperId": "https://openalex.org/W2066206155", "PaperTitle": "Optimization of burn-in test for many-core processors through adaptive spatiotemporal power migration", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Georgia Institute of Technology": 3.0, "Intel (United States)": 1.0}, "Authors": ["Minki Cho", "Nikhil Sathe", "Arijit Raychowdhury", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Redundant core testing on the cell BE microprocessor.", "DBLP authors": ["David Iverson", "Dan Dickinson", "John Masson", "Christina Newman-LaBounty", "Daniel Simmons", "William Tanona"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699206", "OA papers": [{"PaperId": "https://openalex.org/W2129417591", "PaperTitle": "Redundant core testing on the cell BE microprocessor", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM (United States)": 6.0}, "Authors": ["David L. Iverson", "Dan Dickinson", "John Masson", "Christina Lynne Newman-LaBounty", "Daniel H. Simmons", "William Tanona"]}]}, {"DBLP title": "BIST of I/O circuit parameters via standard boundary scan.", "DBLP authors": ["Stephen K. Sunter", "Matthias Tilmann"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699207", "OA papers": [{"PaperId": "https://openalex.org/W2099865714", "PaperTitle": "BIST of I/O circuit parameters via standard boundary scan", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Mentor Graphics, Germany": 1.0, "Renesas Electronics Europe GmbH, Germany": 1.0}, "Authors": ["Stephen Sunter", "Matthias Tilmann"]}]}, {"DBLP title": "Clock Gate Test Points.", "DBLP authors": ["Narendra Devta-Prasanna", "Arun Gunda"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699208", "OA papers": [{"PaperId": "https://openalex.org/W2111128915", "PaperTitle": "Clock Gate Test Points", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"LSI Corporation, 1501 McCarthy Blvd., Milpitas, CA 95035, USA": 2.0}, "Authors": ["N. Devta-Prasanna", "Arun Gunda"]}]}, {"DBLP title": "Design and test of latch-based circuits to maximize performance, yield, and delay test quality.", "DBLP authors": ["Kun Young Chung", "Sandeep K. Gupta"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699209", "OA papers": [{"PaperId": "https://openalex.org/W2102101882", "PaperTitle": "Design and test of latch-based circuits to maximize performance, yield, and delay test quality", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Samsung (South Korea)": 1.0, "University of Southern California": 0.5, "Engineering Systems (United States)": 0.5}, "Authors": ["Kun Young Chung", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Testing of latch based embedded arrays using scan tests.", "DBLP authors": ["Fan Yang", "Sreejit Chakravarty"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699210", "OA papers": [{"PaperId": "https://openalex.org/W2149990012", "PaperTitle": "Testing of latch based embedded arrays using scan tests", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"LSI Corporation, Milpitas, CA, USA": 2.0}, "Authors": ["Fan Yang", "Sreejit Chakravarty"]}]}, {"DBLP title": "Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains.", "DBLP authors": ["Tom Waayers", "Richard Morren", "Xijiang Lin", "Mark Kassab"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699211", "OA papers": [{"PaperId": "https://openalex.org/W2118087362", "PaperTitle": "Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"NXP (Netherlands)": 2.0, "Mentor Graphics Corp. 8005 SW Boeckman Rd, Wilsonville, OR 97068, USA": 2.0}, "Authors": ["T. Waayers", "R. Morren", "Xijiang Lin", "Mark Kassab"]}]}, {"DBLP title": "Towards effective and compression-friendly test of memory interface logic.", "DBLP authors": ["V. R. Devanathan", "Alan Hales", "Sumant Kale", "Dharmesh Sonkar"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699212", "OA papers": [{"PaperId": "https://openalex.org/W2144511081", "PaperTitle": "Towards effective and compression-friendly test of memory interface logic", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Texas Instruments (India)": 2.0, "Texas Instruments (United States)": 2.0}, "Authors": ["V. R. Devanathan", "Alan Hales", "Sumant Kale", "Deependra Sonkar"]}]}, {"DBLP title": "Test cycle power optimization for scan-based designs.", "DBLP authors": ["Kun-Han Tsai", "Yu Huang", "Wu-Tung Cheng", "Ting-Pu Tai", "Augusli Kifli"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699213", "OA papers": [{"PaperId": "https://openalex.org/W2148401381", "PaperTitle": "Test cycle power optimization for scan-based designs", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 4.0, "Faraday Technology (Taiwan)": 1.0}, "Authors": ["Kun-Han Tsai", "Yu Huang", "Wu-Tung Cheng", "Ting-Pu Tai", "Augusli Kifli"]}]}, {"DBLP title": "Automated trace signals selection using the RTL descriptions.", "DBLP authors": ["Ho Fai Ko", "Nicola Nicolici"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699214", "OA papers": [{"PaperId": "https://openalex.org/W2097306889", "PaperTitle": "Automated trace signals selection using the RTL descriptions", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Ho Ko", "Nicola Nicolici"]}]}, {"DBLP title": "QED: Quick Error Detection tests for effective post-silicon validation.", "DBLP authors": ["Ted Hong", "Yanjing Li", "Sung-Boem Park", "Diana Mui", "David Lin", "Ziyad Abdel Kaleq", "Nagib Hakim", "Helia Naeimi", "Donald S. Gardner", "Subhasish Mitra"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699215", "OA papers": [{"PaperId": "https://openalex.org/W2158302200", "PaperTitle": "QED: Quick Error Detection tests for effective post-silicon validation", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Stanford University": 5.0, "Intel (United States)": 4.0, "Dept. of EE": 1.0}, "Authors": ["Ted Hong", "Yanjing Li", "Sung-Boem Park", "Diana Mui", "David Lin", "Ziyad Abdel Kaleq", "Nagib Hakim", "Helia Naeimi", "Donald G. Gardner", "Subhasish Mitra"]}]}, {"DBLP title": "A kernel-based approach for functional test program generation.", "DBLP authors": ["Po-Hsien Chang", "Li-C. Wang", "Jayanta Bhadra"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699216", "OA papers": [{"PaperId": "https://openalex.org/W2152443906", "PaperTitle": "A kernel-based approach for functional test program generation", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Barbara": 2.0, "Freescale Semiconductor Inc., USA": 1.0}, "Authors": ["Po-Hsien Chang", "Li-C. Wang", "Jayanta Bhadra"]}]}, {"DBLP title": "Modeling TSV open defects in 3D-stacked DRAM.", "DBLP authors": ["Li Jiang", "Yuxi Liu", "Lian Duan", "Yuan Xie", "Qiang Xu"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699217", "OA papers": [{"PaperId": "https://openalex.org/W2139407027", "PaperTitle": "Modeling TSV open defects in 3D-stacked DRAM", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Chinese University of Hong Kong": 3.0, "Pennsylvania State University": 2.0}, "Authors": ["Li Jun Jiang", "Yu-xi Liu", "Lian Duan", "Yuan Xie", "Qiang Xu"]}]}, {"DBLP title": "On maximizing the compound yield for 3D Wafer-to-Wafer stacked ICs.", "DBLP authors": ["Mottaqiallah Taouil", "Said Hamdioui", "Jouke Verbree", "Erik Jan Marinissen"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699218", "OA papers": [{"PaperId": "https://openalex.org/W2159759061", "PaperTitle": "On maximizing the compound yield for 3D Wafer-to-Wafer stacked ICs", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Delft University of Technology": 3.0, "Imec": 1.0}, "Authors": ["Mottaqiallah Taouil", "Said Hamdioui", "Jouke Verbree", "Erik Jan Marinissen"]}]}, {"DBLP title": "Optimization methods for post-bond die-internal/external testing in 3D stacked ICs.", "DBLP authors": ["Brandon Noia", "Krishnendu Chakrabarty", "Erik Jan Marinissen"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699219", "OA papers": [{"PaperId": "https://openalex.org/W2121926956", "PaperTitle": "Optimization methods for post-bond die-internal/external testing in 3D stacked ICs", "Year": 2010, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Duke University": 2.0, "Imec": 1.0}, "Authors": ["Brandon Noia", "Krishnendu Chakrabarty", "Erik Jan Marinissen"]}]}, {"DBLP title": "Error-locality-aware linear coding to correct multi-bit upsets in SRAMs.", "DBLP authors": ["Saeed Shamshiri", "Kwang-Ting Cheng"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699220", "OA papers": [{"PaperId": "https://openalex.org/W2095660925", "PaperTitle": "Error-locality-aware linear coding to correct multi-bit upsets in SRAMs", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Saeed Shamshiri", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Post-manufacturing ECC customization based on Orthogonal Latin Square codes and its application to ultra-low power caches.", "DBLP authors": ["Rudrajit Datta", "Nur A. Touba"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699221", "OA papers": [{"PaperId": "https://openalex.org/W2106341484", "PaperTitle": "Post-manufacturing ECC customization based on Orthogonal Latin Square codes and its application to ultra-low power caches", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Rudrajit Datta", "Nur A. Touba"]}]}, {"DBLP title": "Shadow checker (SC): A low-cost hardware scheme for online detection of faults in small memory structures of a microprocessor.", "DBLP authors": ["Rance Rodrigues", "Sandip Kundu", "Omer Khan"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699222", "OA papers": [{"PaperId": "https://openalex.org/W2140891352", "PaperTitle": "Shadow checker (SC): A low-cost hardware scheme for online detection of faults in small memory structures of a microprocessor", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Massachusetts Amherst": 2.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Rance Rodrigues", "Sandip Kundu", "Omer Khan"]}]}, {"DBLP title": "Evaluation techniques of frequency-dependent I/Q imbalances in wideband quadrature mixers.", "DBLP authors": ["Koji Asami", "Toshiaki Kurihara", "Yushi Inada"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699223", "OA papers": [{"PaperId": "https://openalex.org/W2157760918", "PaperTitle": "Evaluation techniques of frequency-dependent I/Q imbalances in wideband quadrature mixers", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Advantest (Japan)": 3.0}, "Authors": ["Koji Asami", "Toshiaki Kurihara", "Yushi Inada"]}]}, {"DBLP title": "Synthetic DSP approach for novel FPGA-based measurement of error vector magnitude.", "DBLP authors": ["Devin Morris", "William R. Eisenstadt", "Andrea Paganini", "Mustapha Slamani", "Timothy Platt", "John Ferrario"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699224", "OA papers": [{"PaperId": "https://openalex.org/W2034547324", "PaperTitle": "Synthetic DSP approach for novel FPGA-based measurement of error vector magnitude", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 2.0, "IBM System & Technology Group, Essex Junction, VT, USA": 4.0}, "Authors": ["Devin Morris", "William R. Eisenstadt", "Andrea Paganini", "Mustapha Slamani", "Timothy M. Platt", "J. Ferrario"]}]}, {"DBLP title": "Post-production performance calibration in analog/RF devices.", "DBLP authors": ["Nathan Kupp", "He Huang", "Petros Drineas", "Yiorgos Makris"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699225", "OA papers": [{"PaperId": "https://openalex.org/W2115098810", "PaperTitle": "Post-production performance calibration in analog/RF devices", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Yale University": 3.0, "Rensselaer Polytechnic Institute": 1.0}, "Authors": ["Nathan Kupp", "He Huang", "Petros Drineas", "Yiorgos Makris"]}]}, {"DBLP title": "Increasing PRPG-based compression by delayed justification.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "T. Finklea"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699226", "OA papers": [{"PaperId": "https://openalex.org/W1967660531", "PaperTitle": "Increasing PRPG-based compression by delayed justification", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["Peter Wohl", "John A. Waicukauski", "T. Finklea"]}]}, {"DBLP title": "Dynamic channel allocation for higher EDT compression in SoC designs.", "DBLP authors": ["Mark Kassab", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jakub Janicki", "Jerzy Tyszer"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699227", "OA papers": [{"PaperId": "https://openalex.org/W2143816238", "PaperTitle": "Dynamic channel allocation for higher EDT compression in SoC designs", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 4.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Mark Kassab", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jakub Janicki", "Jerzy Tyszer"]}]}, {"DBLP title": "Predictive analysis for projecting test compression levels.", "DBLP authors": ["Ozgur Sinanoglu", "Sobeeh Almukhaizim"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699228", "OA papers": [{"PaperId": "https://openalex.org/W2126826505", "PaperTitle": "Predictive analysis for projecting test compression levels", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"New York University": 1.0, "Kuwait University": 1.0}, "Authors": ["Ozgur Sinanoglu", "Sobeeh Almukhaizim"]}]}, {"DBLP title": "Defect-oriented cell-internal testing.", "DBLP authors": ["Friedrich Hapke", "Wilfried Redemund", "J\u00fcrgen Schl\u00f6ffel", "Rene Krenz-Baath", "Andreas Glowatz", "Michael Wittke", "Hamidreza Hashempour", "Stefan Eichenberger"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699229", "OA papers": [{"PaperId": "https://openalex.org/W2120956034", "PaperTitle": "Defect-oriented cell-internal testing", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Mentor Graphics, Tempowerkring 1B, 21079 Hamburg, Germany": 6.0, "NXP (Netherlands)": 2.0}, "Authors": ["Friedrich Hapke", "W. Redemund", "Juergen Schloeffel", "Rene Krenz-Baath", "A. Glowatz", "M. Wittke", "Hamidreza Hashempour", "S. Eichenberger"]}]}, {"DBLP title": "Modeling the impact of process variation on resistive bridge defects.", "DBLP authors": ["S. Saqib Khursheed", "Shida Zhong", "Robert C. Aitken", "Bashir M. Al-Hashimi", "Sandip Kundu"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699230", "OA papers": [{"PaperId": "https://openalex.org/W2118941539", "PaperTitle": "Modeling the impact of process variation on resistive bridge defects", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Southampton": 3.0, "American Rock Mechanics Association": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Saqib Khursheed", "Shida Zhong", "Robert Grant Aitken", "Bashir M. Al-Hashimi", "Sandip Kundu"]}]}, {"DBLP title": "Automatic classification of bridge defects.", "DBLP authors": ["Jeffrey E. Nelson", "Wing Chiu Tam", "Ronald D. Blanton"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699231", "OA papers": [{"PaperId": "https://openalex.org/W2159277142", "PaperTitle": "Automatic classification of bridge defects", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Jeffrey Nelson", "Wing Chiu Tam", "R.D. Blanton"]}]}, {"DBLP title": "A high density small size RF test module for high throughput multiple resource testing.", "DBLP authors": ["Masayuki Kimishima", "S. Mizuno", "T. Seki", "H. Takeuti", "Haruki Nagami", "Hideki Shirasu", "Y. Haraguti", "J. Okayasu", "M. Nakanishi"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699232", "OA papers": [{"PaperId": "https://openalex.org/W2145491118", "PaperTitle": "A high density small size RF test module for high throughput multiple resource testing", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Advantest (Japan)": 7.0, "ADVANTEST Laboratories Ltd, 48-2, Kamiayashi, Aoba-ku, Sendai-shi, Miyagi, 989-3124, Japan": 2.0}, "Authors": ["Masayuki Kimishima", "S. Mizuno", "Tetsuo Seki", "H. Takeuti", "Haruki Nagami", "Hideki Shirasu", "Y. Haraguti", "J. Okayasu", "Mamoru Nakanishi"]}]}, {"DBLP title": "RADPro: Automatic RF analyzer and diagnostic program generation tool.", "DBLP authors": ["Sukeshwar Kannan", "Bruce C. Kim", "Ganesh Srinivasan", "Friedrich Taenzlar", "Richard Antley", "Craig Force", "Falah Mohammed"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699233", "OA papers": [{"PaperId": "https://openalex.org/W1965342624", "PaperTitle": "RADPro: Automatic RF analyzer and diagnostic program generation tool", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Alabama": 2.0, "Texas Instruments (United States)": 4.0, "An-Najah National University": 1.0}, "Authors": ["Sukeshwar Kannan", "Bruce Kim", "G. Srinivasan", "Friedrich Taenzlar", "Richard L. Antley", "C. Force", "Falah Mohammed"]}]}, {"DBLP title": "Timing skew compensation technique using digital filter with novel linear phase condition.", "DBLP authors": ["Koji Asami", "Hiroyuki Miyajima", "Tsuyoshi Kurosawa", "Takenori Tateiwa", "Haruo Kobayashi"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699234", "OA papers": [{"PaperId": "https://openalex.org/W2171329648", "PaperTitle": "Timing skew compensation technique using digital filter with novel linear phase condition", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Advantest (Japan)": 1.0, "Kiryu University": 2.0, "Gunma University": 2.0}, "Authors": ["Koji Asami", "Hiroyuki Miyajima", "Tsuyoshi Kurosawa", "Takenori Tateiwa", "Haruo Kobayashi"]}]}, {"DBLP title": "nGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications.", "DBLP authors": ["Huawei Li", "Dawen Xu", "Yinhe Han", "Kwang-Ting Cheng", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699235", "OA papers": [{"PaperId": "https://openalex.org/W2145224769", "PaperTitle": "nGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of California, Santa Barbara": 1.5, "Institute of Computing Technology": 3.5}, "Authors": ["Huawei Li", "Dawen Xu", "Yinhe Han", "Kwang-Ting Cheng", "Xiaowei Li"]}]}, {"DBLP title": "Highly efficient parallel ATPG based on shared memory.", "DBLP authors": ["X. Cai", "Peter Wohl", "John A. Waicukauski", "Pramod Notiyath"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699236", "OA papers": [{"PaperId": "https://openalex.org/W2073590490", "PaperTitle": "Highly efficient parallel ATPG based on shared memory", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Synopsys (United States)": 4.0}, "Authors": ["X. Cai", "Peter Wohl", "John A. Waicukauski", "Pramod Notiyath"]}]}, {"DBLP title": "A diagnostic test generation system.", "DBLP authors": ["Yu Zhang", "Vishwani D. Agrawal"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699237", "OA papers": [{"PaperId": "https://openalex.org/W2115005577", "PaperTitle": "A diagnostic test generation system", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Yu Zhang", "Vishwani D. Agrawal"]}]}, {"DBLP title": "Mask versus Schematic - an enhanced design-verification flow for first silicon success.", "DBLP authors": ["Tseng-Chin Luo", "Eric Leong", "Mango Chia-Tso Chao", "Philip A. Fisher", "Wen-Hsiang Chang"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699238", "OA papers": [{"PaperId": "https://openalex.org/W2170909275", "PaperTitle": "Mask versus Schematic - an enhanced design-verification flow for first silicon success", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (Taiwan)": 2.0, "Altera (United States)": 1.0, "National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Tseng-Chin Luo", "Eric Leong", "Mango C.-T. Chao", "Philip A. Fisher", "Wen-Hsiang Chang"]}]}, {"DBLP title": "Systematic defect identification through layout snippet clustering.", "DBLP authors": ["Wing Chiu Tam", "Osei Poku", "Ronald D. Blanton"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699239", "OA papers": [{"PaperId": "https://openalex.org/W2131819669", "PaperTitle": "Systematic defect identification through layout snippet clustering", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Wing Chiu Tam", "Osei Poku", "R.D. Blanton"]}]}, {"DBLP title": "Hard to find, easy to find systematics; just find them.", "DBLP authors": ["Rao Desineni", "Leah Pastel", "Maroun Kassab", "Robert Redburn"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699240", "OA papers": [{"PaperId": "https://openalex.org/W2141844817", "PaperTitle": "Hard to find, easy to find systematics; just find them", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"IBM (United States)": 2.0, "300mm Diagnostics Characterization, IBM Systems & Technology Group, Essex Junction, VT., USA": 2.0}, "Authors": ["Rao Desineni", "Leah M. P. Pastel", "M. Kassab", "Robert C. Redburn"]}]}, {"DBLP title": "Structural approach for built-in tests in RF devices.", "DBLP authors": ["Deepa Mannath", "Dallas Webster", "Victor Monta\u00f1o-Martinez", "David Cohen", "Shai Kush", "Ganesan Thiagarajan", "Adesh Sontakke"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699241", "OA papers": [{"PaperId": "https://openalex.org/W2124372352", "PaperTitle": "Structural approach for built-in tests in RF devices", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Texas Instruments (United States)": 7.0}, "Authors": ["Deepa Mannath", "Dallas Webster", "V. Montano-Martinez", "David Cohen", "Shai Kush", "Thiagarajan Ganesan", "Adesh Sontakke"]}]}, {"DBLP title": "Validating the performance of a 32nm CMOS high speed serial link receiver with adaptive equalization and baud-rate clock data recovery.", "DBLP authors": ["Sudeep Puligundla", "Fulvio Spagna", "Lidong Chen", "Amanda Tran"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699242", "OA papers": [{"PaperId": "https://openalex.org/W2034988745", "PaperTitle": "Validating the performance of a 32nm CMOS high speed serial link receiver with adaptive equalization and baud-rate clock data recovery", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Sudeep Puligundla", "Fulvio Spagna", "Liguang Chen", "Amanda Phuong Tran"]}]}, {"DBLP title": "Experiences with parametric BIST for production testing PLLs with picosecond precision.", "DBLP authors": ["Rakesh Kinger", "Swetha Narasimhawsamy", "Stephen K. Sunter"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699243", "OA papers": [{"PaperId": "https://openalex.org/W2162231736", "PaperTitle": "Experiences with parametric BIST for production testing PLLs with picosecond precision", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Broadcom Corp. (USA)": 2.0, "Mentor Graphics , USA": 1.0}, "Authors": ["Rakesh Kinger", "Swetha Narasimhawsamy", "Stephen Sunter"]}]}, {"DBLP title": "ADC linearity testing method with single analog monitoring port.", "DBLP authors": ["Tomohiro Kawachi", "Koichi Irie"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699244", "OA papers": [{"PaperId": "https://openalex.org/W2129888171", "PaperTitle": "ADC linearity testing method with single analog monitoring port", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yokogawa Electric (Japan)": 2.0}, "Authors": ["Tomohiro Kawachi", "Koichi Irie"]}]}, {"DBLP title": "Fault models and test methods for subthreshold SRAMs.", "DBLP authors": ["Chen-Wei Lin", "Hung-Hsin Chen", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Rei-Fu Huang"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699245", "OA papers": [{"PaperId": "https://openalex.org/W2087608872", "PaperTitle": "Fault models and test methods for subthreshold SRAMs", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Chenwei Lin", "Hung-Hsin Chen", "Haoyu Yang", "Mango C.-T. Chao", "Rei-Fu Huang"]}]}, {"DBLP title": "Detecting memory faults in the presence of bit line coupling in SRAM devices.", "DBLP authors": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699246", "OA papers": [{"PaperId": "https://openalex.org/W2116187205", "PaperTitle": "Detecting memory faults in the presence of bit line coupling in SRAM devices", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui"]}]}, {"DBLP title": "A programmable BIST for DRAM testing and diagnosis.", "DBLP authors": ["Paolo Bernardi", "Michelangelo Grosso", "Matteo Sonza Reorda", "Y. Zhang"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699247", "OA papers": [{"PaperId": "https://openalex.org/W2164247919", "PaperTitle": "A programmable BIST for DRAM testing and diagnosis", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Paolo Bernardi", "Maurizio Grosso", "M. Sonza Reorda", "Y. Zhang"]}]}, {"DBLP title": "Rapid FPGA delay characterization using clock synthesis and sparse sampling.", "DBLP authors": ["Mehrdad Majzoobi", "Eva L. Dyer", "Ahmed Elnably", "Farinaz Koushanfar"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699248", "OA papers": [{"PaperId": "https://openalex.org/W2135291295", "PaperTitle": "Rapid FPGA delay characterization using clock synthesis and sparse sampling", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Rice University": 4.0}, "Authors": ["Mehrdad Majzoobi", "Eva L. Dyer", "Ahmed Elnably", "Farinaz Koushanfar"]}]}, {"DBLP title": "Principal Component Analysis-based compensation for measurement errors due to mechanical misalignments in PCB testing.", "DBLP authors": ["Xin He", "Yashwant K. Malaiya", "Anura P. Jayasumana", "Kenneth P. Parker", "Stephen Hird"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699249", "OA papers": [{"PaperId": "https://openalex.org/W2121834603", "PaperTitle": "Principal Component Analysis-based compensation for measurement errors due to mechanical misalignments in PCB testing", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Colorado State University": 3.0, "Agilent Technologies (United States)": 2.0}, "Authors": ["Xin He", "Yashwant K. Malaiya", "Anura P. Jayasumana", "Kenneth P. Parker", "Stephen Hird"]}]}, {"DBLP title": "Improving fault diagnosis accuracy by automatic test set modification.", "DBLP authors": ["Luca Amati", "Cristiana Bolchini", "Fabio Salice", "Federico Franzoso"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699250", "OA papers": [{"PaperId": "https://openalex.org/W2139722000", "PaperTitle": "Improving fault diagnosis accuracy by automatic test set modification", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Politecnico di Milano": 3.0, "CISCO Photonics, Monza, Italy": 1.0}, "Authors": ["Lorenzo Amati", "Cristiana Bolchini", "Fabio Salice", "Federico Franzoso"]}]}, {"DBLP title": "Board-level fault diagnosis using an error-flow dictionary.", "DBLP authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699251", "OA papers": [{"PaperId": "https://openalex.org/W2037936578", "PaperTitle": "Board-level fault diagnosis using an error-flow dictionary", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Duke University": 2.0, "Cisco Systems Inc., San Jose, CA, USA.#TAB#": 2.0}, "Authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Characterizing mechanical performance of Board Level Interconnects for In-Circuit Test.", "DBLP authors": ["Rosa D. Reinosa", "Aileen Allen", "Elizabeth Benedetto", "Alan Mcallister"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699252", "OA papers": [{"PaperId": "https://openalex.org/W2075649482", "PaperTitle": "Characterizing mechanical performance of Board Level Interconnects for In-Circuit Test", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hewlett-Packard (United States)": 3.0, "Intel (United States)": 1.0}, "Authors": ["Rosa Reinosa", "Aileen M. Allen", "Elizabeth Benedetto", "Alan McAllister"]}]}, {"DBLP title": "Automated test program generation for automotive devices.", "DBLP authors": ["Anke Drappa", "Peter Huber", "Jon Vollmar"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699253", "OA papers": [{"PaperId": "https://openalex.org/W2133386310", "PaperTitle": "Automated test program generation for automotive devices", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Robert Bosch (Germany)": 1.0, "Teradyne, GmbH, Munich, Germany": 1.0, "Teradyne (United States)": 1.0}, "Authors": ["Anke Drappa", "Peter Huber", "Jon Vollmar"]}]}, {"DBLP title": "STIL P1450.4: A standard for test flow specification.", "DBLP authors": ["Jim O'Reilly", "Ajay Khoche", "Ernst Wahl", "Bruce R. Parnas"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699254", "OA papers": [{"PaperId": "https://openalex.org/W2042995102", "PaperTitle": "STIL P1450.4: A standard for test flow specification", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Media Working Group": 4.0}, "Authors": ["Jim O'Reilly", "Ajay Khoche", "Ernst F. Wahl", "Bruce R. Parnas"]}]}, {"DBLP title": "Concurrent test planning.", "DBLP authors": ["Bethany Van Wagenen", "Edward Seng"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699255", "OA papers": [{"PaperId": "https://openalex.org/W2109886555", "PaperTitle": "Concurrent test planning", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Teradyne (United States)": 2.0}, "Authors": ["Bethany Van Wagenen", "Edward J. Seng"]}]}, {"DBLP title": "Lessons from at-speed scan deployment on an Intel\u00ae Itanium\u00ae microprocessor.", "DBLP authors": ["Pankaj Pant", "Joshua Zelman", "Glenn Col\u00f3n-Bonet", "Jennifer Flint", "Steve Yurash"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699256", "OA papers": [{"PaperId": "https://openalex.org/W2141568925", "PaperTitle": "Lessons from at-speed scan deployment on an Intel&#x00AE; Itanium&#x00AE; microprocessor", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Pankaj Pant", "Joshua Zelman", "Glenn Colon-Bonet", "Jennifer Flint", "Steve Yurash"]}]}, {"DBLP title": "Path coverage based functional test generation for processor marginality validation.", "DBLP authors": ["Suriyaprakash Natarajan", "Arun Krishnamachary", "Eli Chiprout", "Rajesh Galivanche"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699257", "OA papers": [{"PaperId": "https://openalex.org/W2158137510", "PaperTitle": "Path coverage based functional test generation for processor marginality validation", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Lintel Corporation, Santa Clara, CA, USA": 2.0, "Intel (United States)": 2.0}, "Authors": ["Suriyaprakash Natarajan", "Arun Krishnamachary", "Eli Chiprout", "Rajesh Galivanche"]}]}, {"DBLP title": "Mining AC delay measurements for understanding speed-limiting paths.", "DBLP authors": ["Janine Chen", "Brendon Bolin", "Li-C. Wang", "Jing Zeng", "Dragoljub Gagi Drmanac", "Michael Mateja"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699258", "OA papers": [{"PaperId": "https://openalex.org/W2131736714", "PaperTitle": "Mining AC delay measurements for understanding speed-limiting paths", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 4.0, "Advanced Micro Devices (United States)": 2.0}, "Authors": ["Janine Chen", "Brendon Bolin", "Li-C. Wang", "Jing Zeng", "Dragoljub (Gagi) Drmanac", "Michael Mateja"]}]}, {"DBLP title": "Solutions for undetected shorts on IEEE 1149.1 self-monitoring pins.", "DBLP authors": ["C. J. Clark", "Dave Dubberke", "Kenneth P. Parker", "Bill Tuthill"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699259", "OA papers": [{"PaperId": "https://openalex.org/W2094809627", "PaperTitle": "Solutions for undetected shorts on IEEE 1149.1 self-monitoring pins", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intellitech Corp, Dover, NH, USA": 2.0, "Intel (United States)": 1.0, "Agilent Technologies (United States)": 1.0}, "Authors": ["C. Randall Clark", "Dave F. Dubberke", "Kenneth P. Parker", "Bill Tuthill"]}]}, {"DBLP title": "Surviving state disruptions caused by test: The \"Lobotomy Problem\".", "DBLP authors": ["Kenneth P. Parker"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699260", "OA papers": [{"PaperId": "https://openalex.org/W2105098032", "PaperTitle": "Surviving state disruptions caused by test: The &#x201C;Lobotomy Problem&#x201D;", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Agilent Technologies (United States)": 1.0}, "Authors": ["Kenneth P. Parker"]}]}, {"DBLP title": "Commanded Test Access Port operations.", "DBLP authors": ["Lee Whetsel"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699261", "OA papers": [{"PaperId": "https://openalex.org/W2108768967", "PaperTitle": "Commanded Test Access Port operations", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas Instruments (United States)": 1.0}, "Authors": ["Lee Whetse"]}]}, {"DBLP title": "Precision audio nulling instrumentation achieves near -140dB measurements in a production environment.", "DBLP authors": ["Carl Karandjeff", "Chris Hannaford"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699262", "OA papers": [{"PaperId": "https://openalex.org/W2160551689", "PaperTitle": "Precision audio nulling instrumentation achieves near &#x2212;140dB measurements in a production environment", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"LTX-Credence Corporation, Norwood, MA 02062 USA": 2.0}, "Authors": ["Carl Karandjeff", "Chris Hannaford"]}]}, {"DBLP title": "Practical active compensation techniques for ATE power supply response for testing of mixed signal data storage SOCs.", "DBLP authors": ["Suri Basharapandiyan", "Yi Cai"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699263", "OA papers": [{"PaperId": "https://openalex.org/W2142212721", "PaperTitle": "Practical active compensation techniques for ATE power supply response for testing of mixed signal data storage SOCs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"LSI, Inc, 1110 American Parkway NE, Allentown, Pennsylvania 18109, USA": 2.0}, "Authors": ["Suri Basharapandiyan", "Yi Cai"]}]}, {"DBLP title": "Package test interface fixture considering low cost solution, high electrical performance, and compatibility with fine pitch packages.", "DBLP authors": ["Ki-Jae Song", "Hunkyo Seo", "Sang-hyun Ko"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699264", "OA papers": [{"PaperId": "https://openalex.org/W2100882688", "PaperTitle": "Package test interface fixture considering low cost solution, high electrical performance, and compatibility with fine pitch packages", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 3.0}, "Authors": ["Ki-Jae Song", "Hun-Kyo Seo", "Sanghyun Ko"]}]}, {"DBLP title": "Constrained ATPG for functional RTL circuits using F-Scan.", "DBLP authors": ["Marie Engelene J. Obien", "Satoshi Ohtake", "Hideo Fujiwara"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699265", "OA papers": [{"PaperId": "https://openalex.org/W2157212570", "PaperTitle": "Constrained ATPG for functional RTL circuits using F-Scan", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nara Institute of Science and Technology": 3.0}, "Authors": ["Marie Engelene J. Obien", "Satoshi Ohtake", "Hideo Fujiwara"]}]}, {"DBLP title": "RT-level design-for-testability and expansion of functional test sequences for enhanced defect coverage.", "DBLP authors": ["Alodeep Sanyal", "Krishnendu Chakrabarty", "Mahmut Yilmaz", "Hideo Fujiwara"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699266", "OA papers": [{"PaperId": "https://openalex.org/W2102251512", "PaperTitle": "RT-level design-for-testability and expansion of functional test sequences for enhanced defect coverage", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Synopsys (United States)": 1.0, "Duke University": 1.0, "Advanced Micro Devices (United States)": 1.0, "Nara Institute of Science and Technology": 1.0}, "Authors": ["Alodeep Sanyal", "Krishnendu Chakrabarty", "Mahmut Ilker Yilmaz", "Hideo Fujiwara"]}]}, {"DBLP title": "A fast and highly accurate path delay emulation framework for logic-emulation of timing speculation.", "DBLP authors": ["Shuou Nomura", "Karthikeyan Sankaralingam", "Ranganathan Sankaralingam"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699267", "OA papers": [{"PaperId": "https://openalex.org/W2115614031", "PaperTitle": "A fast and highly accurate path delay emulation framework for logic-emulation of timing speculation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Shuou Nomura", "Karthikeyan Sankaralingam", "Ranganathan Sankaralingam"]}]}, {"DBLP title": "Leveraging existing power control circuits and power delivery architecture for variability measurement.", "DBLP authors": ["Dhruva Acharyya", "Kanak Agarwal", "Jim Plusquellic"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699268", "OA papers": [{"PaperId": "https://openalex.org/W2155671576", "PaperTitle": "Leveraging existing power control circuits and power delivery architecture for variability measurement", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Verigy Ltd., USA": 1.0, "IBM (United States)": 1.0, "University of New Mexico": 1.0}, "Authors": ["Dhruva Acharyya", "Kanak B. Agarwal", "Jim Plusquellic"]}]}, {"DBLP title": "An on-line monitoring technique for electrode degradation in bio-fluidic microsystems.", "DBLP authors": ["Qais Al-Gayem", "Hongyuan Liu", "Andrew Richardson", "Nick Burd", "M. Kumar"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699269", "OA papers": [{"PaperId": "https://openalex.org/W2149838578", "PaperTitle": "An on-line monitoring technique for electrode degradation in bio-fluidic microsystems", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Lancaster University": 2.0, "Microsystems (United Kingdom)": 2.0, "Moor Instruments (United Kingdom)": 1.0}, "Authors": ["Qais Al-Gayem", "Hongfang Liu", "Anthony J. Richardson", "Nick Burd", "Manish Kumar"]}]}, {"DBLP title": "Estimating defect-type distributions through volume diagnosis and defect behavior attribution.", "DBLP authors": ["Xiaochun Yu", "Ronald D. Blanton"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699270", "OA papers": [{"PaperId": "https://openalex.org/W1968659326", "PaperTitle": "Estimating defect-type distributions through volume diagnosis and defect behavior attribution", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Xiaochun Yu", "R.D. Blanton"]}]}, {"DBLP title": "Adaptive test flow for mixed-signal/RF circuits using learned information from device under test.", "DBLP authors": ["Ender Yilmaz", "Sule Ozev", "Kenneth M. Butler"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699271", "OA papers": [{"PaperId": "https://openalex.org/W2147930497", "PaperTitle": "Adaptive test flow for mixed-signal/RF circuits using learned information from device under test", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Arizona State University": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Ender Yilmaz", "Sule Ozev", "Kenneth R. Butler"]}]}, {"DBLP title": "Analog neural network design for RF built-in self-test.", "DBLP authors": ["Dzmitry Maliuk", "Haralampos-G. D. Stratigopoulos", "He Huang", "Yiorgos Makris"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699272", "OA papers": [{"PaperId": "https://openalex.org/W2148851402", "PaperTitle": "Analog neural network design for RF built-in self-test", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}, "Authors": ["Dzmitry Maliuk", "Haralampos-G. Stratigopoulos", "He Huang", "Yiorgos Makris"]}]}, {"DBLP title": "A new method for estimating spectral performance of ADC from INL.", "DBLP authors": ["Jingbo Duan", "Le Jin", "Degang Chen"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699273", "OA papers": [{"PaperId": "https://openalex.org/W2137779316", "PaperTitle": "A new method for estimating spectral performance of ADC from INL", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Iowa State University": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Jingbo Duan", "Le Jin", "Degang Chen"]}]}, {"DBLP title": "Low power compression of incompatible test cubes.", "DBLP authors": ["Dariusz Czysz", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Przemyslaw Szczerbicki", "Jerzy Tyszer"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699274", "OA papers": [{"PaperId": "https://openalex.org/W2113067829", "PaperTitle": "Low power compression of incompatible test cubes", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 4.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Dariusz Czysz", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "P. Szczerbicki", "Jerzy Tyszer"]}]}, {"DBLP title": "Low capture power at-speed test in EDT environment.", "DBLP authors": ["Elham K. Moghaddam", "Janusz Rajski", "Sudhakar M. Reddy", "Xijiang Lin", "Nilanjan Mukherjee", "Mark Kassab"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699275", "OA papers": [{"PaperId": "https://openalex.org/W2036427322", "PaperTitle": "Low capture power at-speed test in EDT environment", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Iowa": 2.0, "Mentor Technologies": 4.0}, "Authors": ["Elham Moghaddam", "Janusz Rajski", "Sudhakar M. Reddy", "Xijiang Lin", "Nilanjan Mukherjee", "Mark Kassab"]}]}, {"DBLP title": "Low cost at-speed testing using On-Product Clock Generation compatible with test compression.", "DBLP authors": ["Brion L. Keller", "Krishna Chakravadhanula", "Brian Foutz", "Vivek Chickermane", "R. Malneedi", "Thomas J. Snethen", "Vikram Iyengar", "David E. Lackey", "Gary Grise"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699276", "OA papers": [{"PaperId": "https://openalex.org/W2130408546", "PaperTitle": "Low cost at-speed testing using On-Product Clock Generation compatible with test compression", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Cadence Design Systems (United States)": 6.0, "IBM Corp., Burlington, Vermont, USA": 3.0}, "Authors": ["Bernd Keller", "Krishna Chakravadhanula", "B. E. Foutz", "Vivek Chickermane", "R. Malneedi", "T. Snethen", "Vijay S. Iyengar", "D. Lackey", "Gary D. Grise"]}]}, {"DBLP title": "MT-SBST: Self-test optimization in multithreaded multicore architectures.", "DBLP authors": ["Nikos Foutris", "Mihalis Psarakis", "Dimitris Gizopoulos", "Andreas Apostolakis", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699277", "OA papers": [{"PaperId": "https://openalex.org/W2103477679", "PaperTitle": "MT-SBST: Self-test optimization in multithreaded multicore architectures", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Piraeus": 4.0, "Intel Laboratories-UPC, Intel Barcelona Research Center, Barcelona, Spain": 1.0, "Intel Barcelona Research Center, Intel Labs-UPC, Spain": 1.0}, "Authors": ["Nikos Foutris", "Mihalis Psarakis", "Dimitris Gizopoulos", "A. Apostolakis", "Xavier Vera", "Anthony H. Gonzalez"]}]}, {"DBLP title": "On techniques for handling soft errors in digital circuits.", "DBLP authors": ["Warin Sootkaneung", "Kewal K. Saluja"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699278", "OA papers": [{"PaperId": "https://openalex.org/W2159262743", "PaperTitle": "On techniques for handling soft errors in digital circuits", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Warin Sootkaneung", "Kewal K. Saluja"]}]}, {"DBLP title": "Soft error reliability aware placement and routing for FPGAs.", "DBLP authors": ["Mohammed A. Abdul-Aziz", "Mehdi Baradaran Tahoori"], "year": 2010, "doi": "https://doi.org/10.1109/TEST.2010.5699279", "OA papers": [{"PaperId": "https://openalex.org/W1967057893", "PaperTitle": "Soft error reliability aware placement and routing for FPGAs", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Northeastern University": 1.0, "Boston University": 1.0}, "Authors": ["Mohammed Mohsin Abdul-Aziz", "Mehdi B. Tahoori"]}]}]