<HTML>
<HEAD>
<TITLE>Details Table</TITLE>
</HEAD>
<BODY>
<H1>Details Table</H1><!-- entering slot 829 -->
<P>
For each instruction family, a table is given to list the details of each
individual instruction.  The following is an example of this table:
<PRE>谀哪哪哪哪穆哪哪哪哪哪哪哪哪哪哪履履履履履履履哪哪哪哪哪哪哪哪哪哪哪哪哪哪哪哪目
Encoding  Instruction         012345Description                       
媚哪哪哪哪呐哪哪哪哪哪哪哪哪哪哪拍拍拍拍拍拍拍哪哪哪哪哪哪哪哪哪哪哪哪哪哪哪哪拇
F5        CMC                 222222Complement carry flag             
滥哪哪哪哪牧哪哪哪哪哪哪哪哪哪哪聊聊聊聊聊聊聊哪哪哪哪哪哪哪哪哪哪哪哪哪哪哪哪馁
</PRE>

<P>
The <A HREF="817_L5_EncodingColumn.html">Encoding</A>, <A HREF="818_L5_InstructionColumn.html">Instruction</A>,
and <A HREF="861_L5_DescriptionColumn.html">Description</A> columns are
described in the following sections.  The columns labeled<B> 0, 1, 2, 3,
4,</B> and<B> 5</B> are collectively described in the <A HREF="860_L5_ClocksColumns.html">Clocks
</A>section.  A timing entry appearing in one of these columns is an indication
that the associated processor implements that particular instruction variation.
 The column names are abbreviated, and are described as follows:<!-- lm: 0x2 1 -->
<UL>
<P>
<LI><!-- lm: 0x2 11 -->The 8088/8086/8087 Processor Family<!-- lm: 0x2 1 -->
<P>
<LI><!-- lm: 0x2 11 -->The 80186/8087 Processor Family<!-- lm: 0x2 1 -->
<P>
<LI><!-- lm: 0x2 11 -->The 80286/80287 Processor Family<!-- lm: 0x2 1 -->
<P>
<LI><!-- lm: 0x2 11 -->The 80386/80387 Processor Family<!-- lm: 0x2 1 -->
<P>
<LI><!-- lm: 0x2 11 -->The 80486 Processor Family<!-- lm: 0x2 1 -->
<P>
<LI><!-- lm: 0x2 11 -->The Pentium Processor Family<!-- lm: 0x2 1 -->
<BR>


<P><HR>

<A HREF="815_L3_HowtoReadtheInstruct.html">[Back: How to Read the Instruction Set Pages]</A> <BR>
<A HREF="817_L5_EncodingColumn.html">[Next: Encoding Column]</A> 
</BODY>
</HTML>
