logic modules 1.0
module placement problem 0.9048478603363037
simulated annealing 0.9705496430397034
feasible b*-tree 0.6522481441497803
chip 0.2996259331703186
algorithm 0.8540323972702026
boundary constraints 0.3072717487812042
e. g. silicon 0.3422359228134155
sequence pairs 0.39594608545303345
outputs 0.2898332178592682
perturbation 0.08555398136377335
modules 0.6336415410041809
related modules 0.3195682168006897
experimental results 0.14982619881629944
previous work -0.06750073283910751
