
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.946171                       # Number of seconds simulated
sim_ticks                                1946170949000                       # Number of ticks simulated
final_tick                               1946170949000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1736807                       # Simulator instruction rate (inst/s)
host_op_rate                                  2782060                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3627986929                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664700                       # Number of bytes of host memory used
host_seconds                                   536.43                       # Real time elapsed on the host
sim_insts                                   931679902                       # Number of instructions simulated
sim_ops                                    1492387778                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1116928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           692                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                692                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             562401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                573911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           22756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           22756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            562401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               596667                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684109                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342483                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936011                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3892341898                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679902                       # Number of instructions committed
system.cpu.committedOps                    1492387778                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881064                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881064                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935036                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692944                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199327                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310526                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026587                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342482                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3892341898                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024152     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387778                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.919277                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026592                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767214                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.428652                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.919277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873582                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873582                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933889                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56325489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56325489                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437259378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437259378                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437259378                       # number of overall hits
system.cpu.dcache.overall_hits::total       437259378                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750220                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16994                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1767214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1767214                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1767214                       # number of overall misses
system.cpu.dcache.overall_misses::total       1767214                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  58354550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58354550000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1032283000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1032283000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  59386833000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59386833000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  59386833000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59386833000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026592                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000302                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004025                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33341.265669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33341.265669                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60743.968459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60743.968459                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33604.777350                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33604.777350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33604.777350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33604.777350                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        72936                       # number of writebacks
system.cpu.dcache.writebacks::total             72936                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750220                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16994                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1767214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1767214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1767214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1767214                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  56604330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56604330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1015289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1015289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  57619619000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57619619000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  57619619000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57619619000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004025                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32341.265669                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32341.265669                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59743.968459                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59743.968459                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 32604.777350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32604.777350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 32604.777350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32604.777350                       # average overall mshr miss latency
system.cpu.dcache.replacements                1766702                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           304.946009                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4141301.791429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   304.946009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.595598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.595598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5797822858                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5797822858                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455277                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455277                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455277                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           350                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          350                       # number of overall misses
system.cpu.icache.overall_misses::total           350                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     69466000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69466000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     69466000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69466000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     69466000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69466000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455627                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 198474.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 198474.285714                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 198474.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 198474.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 198474.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 198474.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          350                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     69116000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69116000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     69116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     69116000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69116000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 197474.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 197474.285714                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 197474.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 197474.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 197474.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 197474.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.522903                       # Cycle average of tags in use
system.l2.tags.total_refs                     3528592                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712156                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.060906                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.401226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.473468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.648209                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999279                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1149                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15849268                       # Number of tag accesses
system.l2.tags.data_accesses                 15849268                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        72936                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72936                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          55932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55932                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 55934                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55934                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                55934                       # number of overall hits
system.l2.overall_hits::total                   55934                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              350                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694288                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711280                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711630                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                350                       # number of overall misses
system.l2.overall_misses::cpu.data            1711280                       # number of overall misses
system.l2.overall_misses::total               1711630                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    989777000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     989777000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     68590500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68590500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53391714000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53391714000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      68590500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   54381491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54450081500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     68590500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  54381491000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54450081500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        72936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767214                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767564                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767214                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767564                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968043                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968349                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968355                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968349                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968355                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 58249.588041                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58249.588041                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 195972.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 195972.857143                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31512.773507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31512.773507                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 195972.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 31778.254289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31811.829367                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 195972.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 31778.254289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31811.829367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1709212                       # number of writebacks
system.l2.writebacks::total                   1709212                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         5686                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5686                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694288                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711630                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711630                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    819857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    819857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65090500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65090500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36448834000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36448834000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65090500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37268691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37333781500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65090500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37268691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37333781500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968043                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968355                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968355                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 48249.588041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48249.588041                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 185972.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 185972.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21512.773507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21512.773507                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 185972.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 21778.254289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21811.829367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 185972.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 21778.254289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21811.829367                       # average overall mshr miss latency
system.l2.replacements                        1710108                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14223.392451                       # Cycle average of tags in use
system.l3.tags.total_refs                     3426591                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17452                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    196.343743                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        143.156444                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14080.236007                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008738                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.859389                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.868127                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16291                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13723816                       # Number of tag accesses
system.l3.tags.data_accesses                 13723816                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1709211                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1709211                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu.data        1694178                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1694178                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1694178                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1694178                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1694178                       # number of overall hits
system.l3.overall_hits::total                 1694178                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          350                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          110                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             460                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17102                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17452                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                350                       # number of overall misses
system.l3.overall_misses::cpu.data              17102                       # number of overall misses
system.l3.overall_misses::total                 17452                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    632945000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     632945000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     61240500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     22797000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     84037500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      61240500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     655742000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        716982500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     61240500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    655742000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       716982500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1709211                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1709211                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          350                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694288                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694638                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711280                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711630                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711280                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711630                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000065                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000271                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009994                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010196                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009994                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010196                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 37249.588041                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 37249.588041                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 174972.857143                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 207245.454545                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 182690.217391                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 174972.857143                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 38343.000819                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 41083.113683                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 174972.857143                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 38343.000819                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 41083.113683                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  692                       # number of writebacks
system.l3.writebacks::total                       692                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          350                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          460                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17102                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17452                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17102                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17452                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    463025000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    463025000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     57740500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     21697000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     79437500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     57740500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    484722000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    542462500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     57740500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    484722000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    542462500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000065                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009994                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010196                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009994                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010196                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 27249.588041                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 27249.588041                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 164972.857143                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 197245.454545                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 172690.217391                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 164972.857143                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 28343.000819                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 31083.113683                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 164972.857143                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 28343.000819                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 31083.113683                       # average overall mshr miss latency
system.l3.replacements                           1068                       # number of replacements
system.membus.snoop_filter.tot_requests         18214                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          692                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           460                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1161216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1161216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1161216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17452                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20982500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87260500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3534278                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1766714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6832                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6832                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1782840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1695038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16994                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750220                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5301130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5301842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    117769600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              117792768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1711176                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109433856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3478740                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001964                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044273                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3471908     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6832      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3478740                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1840087000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2650821000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1946170949000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694638                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709903                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            6126                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694638                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5138221                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218933824                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1068                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44288                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3427659                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000312                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.017649                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3426591     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1068      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3427659                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3422506500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2567445000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
