<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv7R">
  <name>Cortex-R8</name>
  <internal_name>Cortex-R8</internal_name>
  <series>R</series>
  <cr:register_list name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V6_7.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J">
        <gui_name language="en">J</gui_name>
        <description language="en">Jazelle state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Greater than or Equal flags, for SIMD instructions</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Data endianness</description>
        <definition>[9]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous abort disable</description>
        <definition>[8]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" values="USR=0x10,FIQ=0x11,IRQ=0x12,SVC=0x13,ABT=0x17,UND=0x1B,SYS=0x1F" xml:base="Registers/CPSR/V6_7.xml"/>

  </cr:register_list>
  <cr:register_list name="CP15">

    <register_group xmlns="http://www.arm.com/core_reg" name="ID" xml:base="Registers/CP15/Cortex-R7_ID.xml">
      <gui_name language="en">ID</gui_name>
      <description language="en">Provides information about the system</description>
      <register access="RO" name="MIDR" size="4">
        <gui_name language="en">Main ID</gui_name>
        <alias_name>CP15_MIDR</alias_name>
        <device_name type="rvi">CP15_MIDR</device_name>
        <device_name type="cadi">MIDR</device_name>
        <description language="en">The Main ID Register returns the device ID code that contains information about the processor</description>
        <bitField conditional="false" name="IMPLEMENTOR">
          <gui_name language="en">IMPLEMENTOR</gui_name>
          <description language="en">Indicates implementer</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="VARIANT">
          <gui_name language="en">VARIANT</gui_name>
          <description language="en">Identifies the major revision of the processor</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="ARCHITECTURE">
          <gui_name language="en">ARCHITECTURE</gui_name>
          <description language="en">Indicates the architecture version</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="PART">
          <gui_name language="en">PART</gui_name>
          <description language="en">Indicates processor part number</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="REVISION">
          <gui_name language="en">REVISION</gui_name>
          <description language="en">Identifies the minor revision of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MPUIR" size="4">
        <gui_name language="en">MPU Type</gui_name>
        <alias_name>CP15_MPUIR</alias_name>
        <device_name type="rvi">CP15_MPUIR</device_name>
        <device_name type="cadi">MPUIR</device_name>
        <description language="en">Holds the values for the number of instruction and data memory regions implemented in the processor</description>
        <bitField conditional="false" name="DREGION">
          <gui_name language="en">DREGIONS</gui_name>
          <description language="en">Specifies the number of MPU regions</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="CP15_MPU_TYPE_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Specifies the type of MPU regions, unified or separate, in the processor</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MPIDR" size="4">
        <gui_name language="en">Multiprocessor Affinity</gui_name>
        <alias_name>CP15_MPIDR</alias_name>
        <device_name type="rvi">CP15_MPIDR</device_name>
        <device_name type="cadi">MPIDR</device_name>
        <description language="en">Identifies processor accesses or target processor in a multiprocessor system</description>
        <bitField conditional="false" name="U" enumerationId="CP15_MPIDR_U">
          <gui_name language="en">U</gui_name>
          <description language="en">Multiprocessing Extensions</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="CLUSTERID">
          <gui_name language="en">Cluster ID</gui_name>
          <description language="en">Identifies a processor in a system with more than one processor present</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="CPUID">
          <gui_name language="en">CPU ID</gui_name>
          <description language="en">Indicates the CPU number in the multiprocessor configuration</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="REVIDR" size="4">
        <gui_name language="en">Revision ID</gui_name>
        <alias_name>CP15_REVIDR</alias_name>
        <device_name type="rvi">CP15_REVIDR</device_name>
        <device_name type="cadi">REVIDR</device_name>
        <description language="en">Provides implementation-specific minor revision information that can only be interpreted in conjunction with the MIDR</description>
      </register>
      <register access="RO" name="ID_PFR0" size="4">
        <gui_name language="en">Processor Feature Register 0</gui_name>
        <alias_name>CP15_ID_PFR0</alias_name>
        <device_name type="rvi">CP15_ID_PFR0</device_name>
        <device_name type="cadi">ID_PFR0</device_name>
        <description language="en">Provides information about the execution state support and programmer model for the processor</description>
        <bitField conditional="false" name="STATE3" enumerationId="CP15_ID_PFR0_STATE3">
          <gui_name language="en">State3</gui_name>
          <description language="en">Indicates support for Thumb Execution Environment</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="STATE2" enumerationId="CP15_ID_PFR0_STATE2">
          <gui_name language="en">State2</gui_name>
          <description language="en">Indicates support for acceleration of execution environments in hardware or software</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="STATE1" enumerationId="CP15_ID_PFR0_STATE1">
          <gui_name language="en">State1</gui_name>
          <description language="en">Indicates type of Thumb encoding that the processor supports</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="STATE0" enumerationId="CP15_ID_PFR0_STATE0">
          <gui_name language="en">State0</gui_name>
          <description language="en">Indicates support for ARM instruction set</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR1" size="4">
        <gui_name language="en">Processor Feature Register 1</gui_name>
        <alias_name>CP15_ID_PFR1</alias_name>
        <device_name type="rvi">CP15_ID_PFR1</device_name>
        <device_name type="cadi">ID_PFR1</device_name>
        <description language="en">Provides information about the programmers&#8217; model and Security Extensions support</description>
        <bitField conditional="false" name="GENTIM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">Generic Timer</gui_name>
          <description language="en">Indicates support for the Generic Timer</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="VIREXT" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">Virtualization Extensions</gui_name>
          <description language="en">Indicates support for Virtualization Extensions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="MICRO_PMODEL" enumerationId="CP15_ID_PFR1_MICRO_PMODEL">
          <gui_name language="en">MICRO_PMODEL</gui_name>
          <description language="en">Indicates support for Microcontroller programmer model</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SEC_EXTENSION" enumerationId="CP15_ID_PFR1_SEC_EXTENSION">
          <gui_name language="en">SEC_EXTENSION</gui_name>
          <description language="en">Indicates support for Security Extensions Architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="ARMV4_PMODEL" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">ARMV4_PMODEL</gui_name>
          <description language="en">Indicates support for standard ARMv4 programmer model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_DFR0" size="4">
        <gui_name language="en">Debug Feature Register 0</gui_name>
        <alias_name>CP15_ID_DFR0</alias_name>
        <device_name type="rvi">CP15_ID_DFR0</device_name>
        <device_name type="cadi">ID_DFR0</device_name>
        <description language="en">Provides information about the debug system</description>
        <bitField conditional="false" name="PERFMON" enumerationId="CP15_ID_DFR0_PERFMON">
          <gui_name language="en">Performance Monitors</gui_name>
          <description language="en">Indicates support for coprocessor-based ARM Performance Monitors Extension</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="MDM_MM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">Debug model, M profile</gui_name>
          <description language="en">Indicates support for memory-mapped debug model for M profile processors</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TDM_MM" enumerationId="CP15_ID_DFR0_TDM_MM">
          <gui_name language="en">Memory-mapped trace model</gui_name>
          <description language="en">Indicates support for memory-mapped trace model</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="TDM_C" enumerationId="CP15_ID_DFR0_TDM_C">
          <gui_name language="en">Coprocessor trace model</gui_name>
          <description language="en">Indicates support for coprocessor-based trace model</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="CDM_MM" enumerationId="CP15_ID_DFR0_CDM_MM">
          <gui_name language="en">Memory-mapped debug model</gui_name>
          <description language="en">Indicates support for memory-mapped debug model</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SDM" enumerationId="CP15_ID_DFR0_SDM">
          <gui_name language="en">Coprocessor Secure debug model</gui_name>
          <description language="en">Indicates support for coprocessor-based Secure debug model</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="CDM_C" enumerationId="CP15_ID_DFR0_CDM_C">
          <gui_name language="en">Coprocessor debug model</gui_name>
          <description language="en">Indicates the type of applications processor debug model that the processor supports</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_AFR0" size="4">
        <gui_name language="en">Auxiliary Feature Register 0</gui_name>
        <alias_name>CP15_ID_AFR0</alias_name>
        <device_name type="rvi">CP15_ID_AFR0</device_name>
        <device_name type="cadi">ID_AFR0</device_name>
        <description language="en">Provides additional information about the features of the processor</description>
      </register>
      <register access="RO" name="ID_MMFR0" size="4">
        <gui_name language="en">Memory Model Feature Register 0</gui_name>
        <alias_name>CP15_ID_MMFR0</alias_name>
        <device_name type="rvi">CP15_ID_MMFR0</device_name>
        <device_name type="cadi">ID_MMFR0</device_name>
        <description language="en">Provides information about the memory model, memory management, and cache support operations</description>
        <bitField conditional="false" name="INSHAR" enumerationId="CP15_ID_MMFR0_INSHAR">
          <gui_name language="en">Innermost shareability</gui_name>
          <description language="en">Indicates the innermost shareability domain implemented</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="FCSE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">FCSE support</gui_name>
          <description language="en">Indicates support for Fast Context Switch Extension</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="AUXCON" enumerationId="CP15_ID_MMFR0_AUXCON">
          <gui_name language="en">Auxiliary registers</gui_name>
          <description language="en">Indicates support for the auxiliary registers</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TCM" enumerationId="CP15_ID_MMFR0_TCM">
          <gui_name language="en">TCM support</gui_name>
          <description language="en">Indicates support for TCM and associated DMA</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SHARE" enumerationId="CP15_ID_MMFR0_SHARE">
          <gui_name language="en">Shareability levels</gui_name>
          <description language="en">Indicates the number of shareability levels implemented</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER" enumerationId="CP15_ID_MMFR0_OUTER">
          <gui_name language="en">Outermost shareability</gui_name>
          <description language="en">Indicates the outermost shareability domain implemented</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="PMSA" enumerationId="CP15_ID_MMFR0_PMSA">
          <gui_name language="en">PMSA support</gui_name>
          <description language="en">Indicates support for Physical Memory System Architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="VMSA" enumerationId="CP15_ID_MMFR0_VMSA">
          <gui_name language="en">VMSA support</gui_name>
          <description language="en">Indicates support for Virtual Memory System Architecture</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR1" size="4">
        <gui_name language="en">Memory Model Feature Register 1</gui_name>
        <alias_name>CP15_ID_MMFR1</alias_name>
        <device_name type="rvi">CP15_ID_MMFR1</device_name>
        <device_name type="cadi">ID_MMFR1</device_name>
        <description language="en">Provides information about the memory model, memory management, and cache support of the processor</description>
        <bitField conditional="false" name="BRANCH_PRED" enumerationId="CP15_ID_MMFR1_BRANCH_PRED">
          <gui_name language="en">Branch predictor</gui_name>
          <description language="en">Indicates Branch Predictor management requirements</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="L1_TEST_CLEAN" enumerationId="CP15_ID_MMFR1_L1_TEST_CLEAN">
          <gui_name language="en">L1 cache test and clean</gui_name>
          <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CMO_U" enumerationId="CP15_ID_MMFR1_L1_CMO_U">
          <gui_name language="en">L1 unified cache</gui_name>
          <description language="en">Indicates support for L1 cache, entire cache maintenance operations, unified architecture</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CMO_H" enumerationId="CP15_ID_MMFR1_L1_CMO_H">
          <gui_name language="en">L1 Harvard cache</gui_name>
          <description language="en">Indicates support for L1 cache, entire cache maintenance operations, Harvard architecture</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_SW_U" enumerationId="CP15_ID_MMFR1_L1_CLMO_SW_U">
          <gui_name language="en">L1 unified cache set/way</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, unified architecture</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_SW_H" enumerationId="CP15_ID_MMFR1_L1_CLMO_SW_H">
          <gui_name language="en">L1 Harvard cache set/way</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, Harvard architecture</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_MVA_U" enumerationId="CP15_ID_MMFR1_L1_CLMO_MVA_U">
          <gui_name language="en">L1 unified cache VA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by MVA, unified architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_MVA_H" enumerationId="CP15_ID_MMFR1_L1_CLMO_MVA_H">
          <gui_name language="en">L1 Harvard cache VA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by MVA, Harvard architecture</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR2" size="4">
        <gui_name language="en">Memory Model Feature Register 2</gui_name>
        <alias_name>CP15_ID_MMFR2</alias_name>
        <device_name type="rvi">CP15_ID_MMFR2</device_name>
        <device_name type="cadi">ID_MMFR2</device_name>
        <description language="en">Provides information about the memory model, memory management, and cache support operations of the processor</description>
        <bitField conditional="false" name="HAF" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">HW Access flag</gui_name>
          <description language="en">Indicates support for Hardware Access Flag</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="WFI" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">WFI stall</gui_name>
          <description language="en">Indicates support for Wait-For-Interrupt stalling</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="MB" enumerationId="CP15_ID_MMFR2_MB">
          <gui_name language="en">Mem barrier</gui_name>
          <description language="en">Indicates support for memory barrier operations</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TLB_MO_U" enumerationId="CP15_ID_MMFR2_TLB_MO_U">
          <gui_name language="en">Unified TLB</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, unified architecture</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="TLB_MO_H" enumerationId="CP15_ID_MMFR2_TLB_MO_H">
          <gui_name language="en">Harvard TLB</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, Harvard architecture</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CMRO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1 Harvard range</gui_name>
          <description language="en">Indicates support for cache maintenance range operations, Harvard architecture</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_BPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1 Harvard bg fetch</gui_name>
          <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_FPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1 Harvard fg fetch</gui_name>
          <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR3" size="4">
        <gui_name language="en">Memory Model Feature Register 3</gui_name>
        <alias_name>CP15_ID_MMFR3</alias_name>
        <device_name type="rvi">CP15_ID_MMFR3</device_name>
        <device_name type="cadi">ID_MMFR3</device_name>
        <description language="en">Provides information about the implemented memory model and memory management support</description>
        <bitField conditional="false" name="SS" enumerationId="CP15_ID_MMFR3_SS">
          <gui_name language="en">Supersection support</gui_name>
          <description language="en">Indicates whether Supersections are supported</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="CMS" enumerationId="CP15_ID_MMFR3_CMS">
          <gui_name language="en">Cached memory size supported</gui_name>
          <description language="en">Indicates the physical memory size supported by the processor caches</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="CW" enumerationId="CP15_ID_MMFR3_CW">
          <gui_name language="en">Coherent walk</gui_name>
          <description language="en">Indicates whether translation table updates require a clean to the point of unification</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="MB" enumerationId="CP15_ID_MMFR3_MB">
          <gui_name language="en">Maintenance broadcast</gui_name>
          <description language="en">Indicates whether Cache, TLB and branch predictor operations are broadcast</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="BPMO" enumerationId="CP15_ID_MMFR3_BPMO">
          <gui_name language="en">BP maintain</gui_name>
          <description language="en">Indicates support for branch predictor maintenance operations</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="HCMO_SW" enumerationId="CP15_ID_MMFR3_HCMO_SW">
          <gui_name language="en">Cache maintain set/way</gui_name>
          <description language="en">Indicates support for hierarchical cache maintenance operations by Set and Way</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="HCMO_MVA" enumerationId="CP15_ID_MMFR3_HCMO_MVA">
          <gui_name language="en">Cache maintain MVA</gui_name>
          <description language="en">Indicates support for hierarchical cache maintenance operations by address</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR0" size="4">
        <gui_name language="en">Instruction Set Attributes Register 0</gui_name>
        <alias_name>CP15_ID_ISAR0</alias_name>
        <device_name type="rvi">CP15_ID_ISAR0</device_name>
        <device_name type="cadi">ID_ISAR0</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="DIVIDE" enumerationId="CP15_ID_ISAR0_DIVIDE">
          <gui_name language="en">Divide_instrs</gui_name>
          <description language="en">Indicates support for divide instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="DEBUG" enumerationId="CP15_ID_ISAR0_DEBUG">
          <gui_name language="en">Debug_instrs</gui_name>
          <description language="en">Indicates support for debug instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="COPROCESSOR" enumerationId="CP15_ID_ISAR0_COPROCESSOR">
          <gui_name language="en">Coproc_instrs</gui_name>
          <description language="en">Indicates support for coprocessor instructions other than separately attributed feature registers, such as CP15 registers and VFP</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="CMP_BRANCH" enumerationId="CP15_ID_ISAR0_CMP_BRANCH">
          <gui_name language="en">CmpBranch_instrs</gui_name>
          <description language="en">Indicates support for combined compare and branch instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="BITFIELD" enumerationId="CP15_ID_ISAR0_BITFIELD">
          <gui_name language="en">Bitfield_instrs</gui_name>
          <description language="en">Indicates support for bitfield instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="BIT_COUNT" enumerationId="CP15_ID_ISAR0_BIT_COUNT">
          <gui_name language="en">BitCount_instrs</gui_name>
          <description language="en">Indicates support for bit counting instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="ATOMIC" enumerationId="CP15_ID_ISAR0_ATOMIC">
          <gui_name language="en">Swap_instrs</gui_name>
          <description language="en">Indicates support for atomic load and store instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR1" size="4">
        <gui_name language="en">Instruction Set Attributes Register 1</gui_name>
        <alias_name>CP15_ID_ISAR1</alias_name>
        <device_name type="rvi">CP15_ID_ISAR1</device_name>
        <device_name type="cadi">ID_ISAR1</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="JAZELLE" enumerationId="CP15_ID_ISAR1_JAZELLE">
          <gui_name language="en">Jazelle_instrs</gui_name>
          <description language="en">Indicates support for Jazelle instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="INTERWORKING" enumerationId="CP15_ID_ISAR1_INTERWORKING">
          <gui_name language="en">Interwork_instrs</gui_name>
          <description language="en">Indicates support for interworking instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="IMMEDIATE" enumerationId="CP15_ID_ISAR1_IMMEDIATE">
          <gui_name language="en">Immediate_instrs</gui_name>
          <description language="en">Indicates support for immediate instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="IF_THEN" enumerationId="CP15_ID_ISAR1_IF_THEN">
          <gui_name language="en">IfThen_instrs</gui_name>
          <description language="en">Indicates support for if then instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="EXTEND" enumerationId="CP15_ID_ISAR1_EXTEND">
          <gui_name language="en">Extend_instrs</gui_name>
          <description language="en">Indicates support for sign or zero extend instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="EXCEPTION2" enumerationId="CP15_ID_ISAR1_EXCEPTION2">
          <gui_name language="en">Except_AR_instrs</gui_name>
          <description language="en">Indicates support for A and R profile exception-handling instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="EXCEPTION1" enumerationId="CP15_ID_ISAR1_EXCEPTION1">
          <gui_name language="en">Except_instrs</gui_name>
          <description language="en">Indicates support for exception-handling instructions in the ARM instruction set</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="ENDIAN" enumerationId="CP15_ID_ISAR1_ENDIAN">
          <gui_name language="en">Endian_instrs</gui_name>
          <description language="en">Indicates support for endianness control instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR2" size="4">
        <gui_name language="en">Instruction Set Attributes Register 2</gui_name>
        <alias_name>CP15_ID_ISAR2</alias_name>
        <device_name type="rvi">CP15_ID_ISAR2</device_name>
        <device_name type="cadi">ID_ISAR2</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="REVERSAL" enumerationId="CP15_ID_ISAR2_REVERSAL">
          <gui_name language="en">Reversal_instrs</gui_name>
          <description language="en">Indicates support for reversal instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="PSR" enumerationId="CP15_ID_ISAR2_PSR">
          <gui_name language="en">PSR_AR_instrs</gui_name>
          <description language="en">Indicates support for A and R profile instructions to manipulate the PSR.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="U_MULTIPLY" enumerationId="CP15_ID_ISAR2_U_MULTIPLY">
          <gui_name language="en">MultU_instrs</gui_name>
          <description language="en">Indicates support for advanced unsigned multiply instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="S_MULTIPLY" enumerationId="CP15_ID_ISAR2_S_MULTIPLY">
          <gui_name language="en">MultS_instrs</gui_name>
          <description language="en">Indicates support for advanced signed multiply instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="MULTIPLY" enumerationId="CP15_ID_ISAR2_MULTIPLY">
          <gui_name language="en">Mult_instrs</gui_name>
          <description language="en">Indicates support for multiply instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="INTERRUPT" enumerationId="CP15_ID_ISAR2_INTERRUPT">
          <gui_name language="en">MultiAccessInt_instrs</gui_name>
          <description language="en">Indicates support for multi-access interruptible instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="MEM_HINT" enumerationId="CP15_ID_ISAR2_MEM_HINT">
          <gui_name language="en">MemHint_instrs</gui_name>
          <description language="en">Indicates support for memory hint instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="LOAD_STORE" enumerationId="CP15_ID_ISAR2_LOAD_STORE">
          <gui_name language="en">LoadStore_instrs</gui_name>
          <description language="en">Indicates support for additional load and store instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR3" size="4">
        <gui_name language="en">Instruction Set Attributes Register 3</gui_name>
        <alias_name>CP15_ID_ISAR3</alias_name>
        <device_name type="rvi">CP15_ID_ISAR3</device_name>
        <device_name type="cadi">ID_ISAR3</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="THUMBEE" enumerationId="CP15_ID_ISAR3_THUMBEE">
          <gui_name language="en">ThumbEE_extn_instrs</gui_name>
          <description language="en">Indicates support for ThumbEE Execution Environment extension</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="TRUE_NOP" enumerationId="CP15_ID_ISAR3_TRUE_NOP">
          <gui_name language="en">TrueNOP_instrs</gui_name>
          <description language="en">Indicates support for true NOP instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="THUMB_COPY" enumerationId="CP15_ID_ISAR3_THUMB_COPY">
          <gui_name language="en">ThumbCopy_instrs</gui_name>
          <description language="en">Indicates the support for Thumb non flag-setting MOV instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TAB_BRANCH" enumerationId="CP15_ID_ISAR3_TAB_BRANCH">
          <gui_name language="en">TabBranch_instrs</gui_name>
          <description language="en">Indicates the implemented Table Branch instructions in the Thumb instruction set</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SYNCH" enumerationId="CP15_ID_ISAR3_SYNCH">
          <gui_name language="en">SynchPrim_instrs</gui_name>
          <description language="en">Indicates support for synchronization primitive instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="SVC" enumerationId="CP15_ID_ISAR3_SVC">
          <gui_name language="en">SVC_instrs</gui_name>
          <description language="en">Indicates the implemented SVC instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SIMD" enumerationId="CP15_ID_ISAR3_SIMD">
          <gui_name language="en">SIMD_instrs</gui_name>
          <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="SATURATE" enumerationId="CP15_ID_ISAR3_SATURATE">
          <gui_name language="en">Saturate_instrs</gui_name>
          <description language="en">Indicates support for saturate instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR4" size="4">
        <gui_name language="en">Instruction Set Attributes Register 4</gui_name>
        <alias_name>CP15_ID_ISAR4</alias_name>
        <device_name type="rvi">CP15_ID_ISAR4</device_name>
        <device_name type="cadi">ID_ISAR4</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="SWPFRAC" enumerationId="CP15_ID_ISAR4_SWPFRAC">
          <gui_name language="en">SWP_frac</gui_name>
          <description language="en">Indicates support for the memory system locking the bus for SWP or SWPB instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="PSRM" enumerationId="CP15_ID_ISAR4_PSRM">
          <gui_name language="en">PSR_M_instrs</gui_name>
          <description language="en">Indicates the implemented M profile instructions to modify the PSRs</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="EXCLUSIVE" enumerationId="CP15_ID_ISAR4_EXCLUSIVE">
          <gui_name language="en">SynchPrim_instrs_frac</gui_name>
          <description language="en">This field is used with the ID_ISAR3.SynchPrim_instrs field to indicate the implemented Synchronization Primitive instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="BARRIER" enumerationId="CP15_ID_ISAR4_BARRIER">
          <gui_name language="en">Barrier_instrs</gui_name>
          <description language="en">Indicates the implemented Barrier instructions in the ARM and Thumb instruction sets</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SMC" enumerationId="CP15_ID_ISAR4_SMC">
          <gui_name language="en">SMC_instrs</gui_name>
          <description language="en">Indicates the implemented SMC instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="WRITE_BACK" enumerationId="CP15_ID_ISAR4_WRITE_BACK">
          <gui_name language="en">Writeback_instrs</gui_name>
          <description language="en">Indicates the support for Writeback addressing modes</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="WITH_SHIFT" enumerationId="CP15_ID_ISAR4_WITH_SHIFT">
          <gui_name language="en">WithShifts_instrs</gui_name>
          <description language="en">Indicates the support for instructions with shifts</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="UNPRIV" enumerationId="CP15_ID_ISAR4_UNPRIV">
          <gui_name language="en">Unpriv_instrs</gui_name>
          <description language="en">Indicates the implemented unprivileged instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR5" size="4">
        <gui_name language="en">Instruction Set Attributes Register 5</gui_name>
        <alias_name>CP15_ID_ISAR5</alias_name>
        <device_name type="rvi">CP15_ID_ISAR5</device_name>
        <device_name type="cadi">ID_ISAR5</device_name>
        <description language="en">Provide additional information about the properties of the processor</description>
      </register>
      <register access="RW" name="CONTEXTIDR" size="4">
        <gui_name language="en">Context ID</gui_name>
        <alias_name>CP15_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_CONTEXTIDR</device_name>
        <device_name type="cadi">CONTEXTIDR</device_name>
        <description language="en">The Context ID Register holds a process IDentification (ID) value for the currently-running process</description>
      </register>
      <register access="RW" name="TPIDRURW" size="4">
        <gui_name language="en">Read/Write Thread And Process ID</gui_name>
        <alias_name>CP15_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_TPIDRURW</device_name>
        <device_name type="cadi">TPIDRURW</device_name>
        <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
      </register>
      <register access="RW" name="TPIDRURO" size="4">
        <gui_name language="en">Read-Only Thread And Process ID</gui_name>
        <alias_name>CP15_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_TPIDRURO</device_name>
        <device_name type="cadi">TPIDRURO</device_name>
        <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
      </register>
      <register access="RW" name="TPIDRPRW" size="4">
        <gui_name language="en">Privileged-Only Thread And Process ID</gui_name>
        <alias_name>CP15_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_TPIDRPRW</device_name>
        <device_name type="cadi">TPIDRPRW</device_name>
        <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
      </register>
      <register access="RO" name="AIDR" size="4">
        <gui_name language="en">Auxiliary ID</gui_name>
        <alias_name>CP15_AIDR</alias_name>
        <device_name type="rvi">CP15_AIDR</device_name>
        <device_name type="cadi">AIDR</device_name>
        <description language="en">Provides implementation defined ID information</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/CP15/Cortex-R7_Control.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">System Control and Configuration</description>
      <register access="RW" name="SCTLR" size="4">
        <gui_name language="en">System Control</gui_name>
        <alias_name>CP15_SCTLR</alias_name>
        <device_name type="rvi">CP15_SCTLR</device_name>
        <device_name type="cadi">SCTLR</device_name>
        <description language="en">Provides control and configuration of:
<!--                                --> - memory alignment and endianness
<!--                                --> - memory protection and fault behavior
<!--                                --> - MPU and cache enables
<!--                                --> - interrupts and behavior of interrupt latency
<!--                                --> - location for exception vectors
<!--                                --> - program flow prediction</description>
        <bitField conditional="false" name="IE" enumerationId="CP15_CONTROL_IE" access="RO">
          <gui_name language="en">IE</gui_name>
          <description language="en">Identifies little or big instruction endianness in use</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="TE" enumerationId="CP15_CONTROL_TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception enable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="NMFI" enumerationId="CP15_CONTROL_NMFI" access="RO">
          <gui_name language="en">NMFI</gui_name>
          <description language="en">NMFI, non-maskable fast interrupt enable.</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EE" enumerationId="GENERIC_CLEARED_SET">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines the state of the CPSR E bit on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="FI" enumerationId="CP15_CONTROL_FI">
          <gui_name language="en">FI</gui_name>
          <description language="en">Fast Interrupts configuration enable bit</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="DZ" enumerationId="CP15_CONTROL_DZ">
          <gui_name language="en">DZ</gui_name>
          <description language="en">Divide by Zero fault enable bit</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="BR" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">BR</gui_name>
          <description language="en">MPU background region enable</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="RR" enumerationId="CP15_CONTROL_RR">
          <gui_name language="en">RR</gui_name>
          <description language="en">Selects the replacement strategy for caches and BTAC</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="V" enumerationId="CP15_CONTROL_V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="I" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">I</gui_name>
          <description language="en">Enables L1 instruction cache</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="Z" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="SW" enumerationId="CP15_CONTROL_SW">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached at any available cache level</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="A" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="M" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MPU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ACTLR" size="4">
        <gui_name language="en">Auxiliary Control</gui_name>
        <alias_name>CP15_ACTLR</alias_name>
        <device_name type="rvi">CP15_ACTLR</device_name>
        <device_name type="cadi">ACTLR</device_name>
        <description language="en">The Auxiliary Control Register controls:
<!--                                --> - Quality of Service (QoS) settings
<!--                                --> - ECC checking, if implemented
<!--                                --> - allocation in one way
<!--                                --> - automatic data cache coherency
<!--                                --> - speculative accesses on AXI
<!--                                --> - broadcast of cache, branch predictor, and maintenance operations
<!--                                --> - enabling of the Memory Reconstruction Port (MRP), if implemented</description>
        <bitField conditional="false" name="QOS" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">QoS</gui_name>
          <description language="en">Quality of Service bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="ECCITCM" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">ECC on ITCM</gui_name>
          <description language="en">Support for ECC on ITCM, if implemented</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="ECCDTCM" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">ECC on caches and DTCM</gui_name>
          <description language="en">Support for ECC on instruction and data cache and DTCM, if implemented</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="FDSNS">
          <gui_name language="en">Alloc in one way</gui_name>
          <description language="en">Enable allocation in one cache way only</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SMP" enumerationId="CP15_AUXILIARY_CONTROL_SMP">
          <gui_name language="en">SMP</gui_name>
          <description language="en">Signals if the processor is taking part in coherency or not</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="MRPEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">MRP enable</gui_name>
          <description language="en">MRP enable bit</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="FW" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">FW</gui_name>
          <description language="en">Cache maintenance broadcast</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CPACR" size="4">
        <gui_name language="en">Coprocessor Access Control</gui_name>
        <alias_name>CP15_CPACR</alias_name>
        <device_name type="rvi">CP15_CPACR</device_name>
        <device_name type="cadi">CPACR</device_name>
        <description language="en">Enables software detection and sets access rights for coprocessors CP0-CP13</description>
        <bitField conditional="false" name="ASEDIS" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">ASEDIS</gui_name>
          <description language="en">Enable Advanced SIMD Extension functionality</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="D32DIS" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">D32DIS</gui_name>
          <description language="en">Enable use of D16-D31 of the VFP register file</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="CP11" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Access permissions for coprocessor 11</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="CP10" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Access permissions for coprocessor 10</description>
          <definition>[21:20]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFSR" size="4">
        <gui_name language="en">Data Fault Status</gui_name>
        <alias_name>CP15_DFSR</alias_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">DFSR</device_name>
        <description language="en">The DFSR holds status information about the last data fault</description>
        <bitField conditional="false" name="CM" enumerationId="GENERIC_FALSE_TRUE">
          <gui_name language="en">CM</gui_name>
          <description language="en">Indicates a cache maintenance fault</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="EXT" enumerationId="GENERIC_FALSE_TRUE">
          <gui_name language="en">ExT</gui_name>
          <description language="en">Indicates an external abort type</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="WNR" enumerationId="CP15_DFSR_RNW">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Indicates whether a read or write access caused an abort</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="FS" enumerationId="CP15_DFSR_FS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault status bits</description>
          <definition>[3:0][10]</definition>
        </bitField>
        <bitField conditional="false" name="LPAE">
          <gui_name language="en">LPAE</gui_name>
          <description language="en">If LPA Extension is implemented, this bit is cleared to indicate use of Short-descriptor TT formats on Data Aborts</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="DOMAIN">
          <gui_name language="en">Domain</gui_name>
          <description language="en">The domain of the fault address (deprecated)</description>
          <definition>[7:4]</definition>
        </bitField>
      </register>
      <register access="RW" name="IFSR" size="4">
        <gui_name language="en">Instruction Fault Status</gui_name>
        <alias_name>CP15_IFSR</alias_name>
        <device_name type="rvi">CP15_IFSR</device_name>
        <device_name type="cadi">IFSR</device_name>
        <description language="en">The IFSR holds status information about the last instruction fault</description>
        <bitField conditional="false" name="EXT" enumerationId="GENERIC_FALSE_TRUE">
          <gui_name language="en">ExT</gui_name>
          <description language="en">Indicates an external abort type</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="FS" enumerationId="CP15_DFSR_FS">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault status bits</description>
          <definition>[3:0][10]</definition>
        </bitField>
        <bitField conditional="false" name="LPAE">
          <gui_name language="en">LPAE</gui_name>
          <description language="en">If LPA Extension is implemented, this bit is cleared to indicate use of Short-descriptor TT formats on Data Aborts</description>
          <definition>[9]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFAR" size="4">
        <gui_name language="en">Data Fault Address</gui_name>
        <alias_name>CP15_DFAR</alias_name>
        <device_name type="rvi">CP15_DFAR</device_name>
        <device_name type="cadi">DFAR</device_name>
        <description language="en">The DFAR holds the faulting address that caused a synchronous Data Abort exception</description>
      </register>
      <register access="RW" name="IFAR" size="4">
        <gui_name language="en">Instruction Fault Address</gui_name>
        <alias_name>CP15_IFAR</alias_name>
        <device_name type="rvi">CP15_IFAR</device_name>
        <device_name type="cadi">IFAR</device_name>
        <description language="en">The IFAR holds the address of the access that caused a synchronous Prefetch Abort exception</description>
      </register>
      <register access="RW" name="PCR" size="4">
        <gui_name language="en">Power Control</gui_name>
        <alias_name>CP15_PCR</alias_name>
        <device_name type="rvi">CP15_PCR</device_name>
        <device_name type="cadi">PCR</device_name>
        <description language="en">Enables setting of clock latency and dynamic clock gating</description>
        <bitField conditional="false" name="MAXCLKLAT">
          <gui_name language="en">Max clock latency</gui_name>
          <description language="en">Samples the value present on the MAXCLKLATENCY pins on exit from reset</description>
          <definition>[10:8]</definition>
        </bitField>
        <bitField conditional="false" name="DYNCLKGATEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">Dynamic clock gating</gui_name>
          <description language="en">Enables or disables dynamic clock gating</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CTDOR" size="4">
        <gui_name language="en">Cache and TCM Debug Operation</gui_name>
        <alias_name>CP15_CTDOR</alias_name>
        <device_name type="rvi">CP15_CTDOR</device_name>
        <device_name type="cadi">CTDOR</device_name>
        <description language="en">Describes the access operation required for cache and TCM debug</description>
      </register>
      <register access="RW" name="RADRLO" size="4">
        <gui_name language="en">RAM Access Data [31:0]</gui_name>
        <alias_name>CP15_RADRLO</alias_name>
        <device_name type="rvi">CP15_RADRLO</device_name>
        <device_name type="cadi">RADRLO</device_name>
        <description language="en">Reads the data value for the debug operation or sets the value to be written by the direct RAM access operation</description>
      </register>
      <register access="RW" name="RADRHI" size="4">
        <gui_name language="en">RAM Access Data [63:32]</gui_name>
        <alias_name>CP15_RADRHI</alias_name>
        <device_name type="rvi">CP15_RADRHI</device_name>
        <device_name type="cadi">RADRHI</device_name>
        <description language="en">Reads the data value for the debug operation or sets the value to be written by the direct RAM access operation</description>
      </register>
      <register access="RW" name="RAECCR" size="4">
        <gui_name language="en">RAM Access ECC</gui_name>
        <alias_name>CP15_RAECCR</alias_name>
        <device_name type="rvi">CP15_RAECCR</device_name>
        <device_name type="cadi">RAECCR</device_name>
        <description language="en">Reads the ECC chunk selected by the operation or sets the ECC chunk to be written by the direct RAM access operation</description>
      </register>
      <register access="RO" name="CBAR" size="4">
        <gui_name language="en">Configuration Base Address</gui_name>
        <alias_name>CP15_CBAR</alias_name>
        <device_name type="rvi">CP15_CBAR</device_name>
        <device_name type="cadi">CBAR</device_name>
        <description language="en">Holds the physical base address of the memory-mapped Interrupt Controller registers</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Cache" xml:base="Registers/CP15/Cortex-R7_Cache.xml">
      <gui_name language="en">Cache</gui_name>
      <description language="en">Determines the instruction and data minimum line length in bytes to enable a range of addresses to be invalidated</description>
      <register access="RO" name="CTR" size="4">
        <gui_name language="en">Cache Type</gui_name>
        <alias_name>CP15_CTR</alias_name>
        <device_name type="rvi">CP15_CTR</device_name>
        <device_name type="cadi">CTR</device_name>
        <description language="en">Cache Type</description>
        <bitField conditional="false" name="FORMAT" enumerationId="GENERIC_FORMAT">
          <gui_name language="en">Format</gui_name>
          <description language="en">Indicates the implemented CTR format</description>
          <definition>[31:29]</definition>
        </bitField>
        <bitField conditional="false" name="CWG" enumerationId="CP15_CACHE_TYPE_CWG">
          <gui_name language="en">CWG</gui_name>
          <description language="en">Cache Write-back Granule</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="ERG" enumerationId="CP15_CACHE_TYPE_ERG">
          <gui_name language="en">ERG</gui_name>
          <description language="en">Exclusives Reservation Granule</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="DMINLINE" enumerationId="CP15_CACHE_TYPE_DMINLINE">
          <gui_name language="en">DminLine</gui_name>
          <description language="en">Indicates log2 of the number of words in the smallest cache line of the data and unified caches</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1IP" enumerationId="CP15_CACHE_TYPE_L1IP">
          <gui_name language="en">L1Ip</gui_name>
          <description language="en">Indicates log2 of the number of words in the smallest cache line of the data and unified caches</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="IMINLINE" enumerationId="CP15_CACHE_TYPE_IMINLINE">
          <gui_name language="en">IminLine</gui_name>
          <description language="en">Indicates log2 of the number of words in the smallest cache line of the instruction caches</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CCSIDR" size="4">
        <gui_name language="en">Cache Size ID</gui_name>
        <alias_name>CP15_CCSIDR</alias_name>
        <device_name type="rvi">CP15_CCSIDR</device_name>
        <device_name type="cadi">CCSIDR</device_name>
        <description language="en">Provides information about the architecture of the caches selected by CSSELR</description>
        <bitField conditional="false" name="WT" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">WT</gui_name>
          <description language="en">Indicates support available for write-through</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="WB" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">WB</gui_name>
          <description language="en">Indicates support available for write-back</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="RA" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">RA</gui_name>
          <description language="en">Indicates support available for read allocation</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="WA" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">WA</gui_name>
          <description language="en">Indicates support available for write allocation</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="NUMSETS" enumerationId="CP15_CCSIDR_NUMSETS">
          <gui_name language="en">NumSets</gui_name>
          <description language="en">Indicates the number of sets</description>
          <definition>[27:13]</definition>
        </bitField>
        <bitField conditional="false" name="ASSOC">
          <gui_name language="en">Associativity</gui_name>
          <description language="en">Indicates the number of ways (-1)</description>
          <definition>[12:3]</definition>
        </bitField>
        <bitField conditional="false" name="LINESIZE" enumerationId="CP15_CCSIDR_LINESIZE">
          <gui_name language="en">LineSize</gui_name>
          <description language="en">Indicates the number of words in each cache line</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CLIDR" size="4">
        <gui_name language="en">Cache Level ID</gui_name>
        <alias_name>CP15_CLIDR</alias_name>
        <device_name type="rvi">CP15_CLIDR</device_name>
        <device_name type="cadi">CLIDR</device_name>
        <description language="en">Indicates the cache levels that are implemented in the processor and under the control of the System Control Coprocessor</description>
        <bitField conditional="false" name="LOU" enumerationId="CP15_CACHE_LEVEL_ID_LOU">
          <gui_name language="en">LoU</gui_name>
          <description language="en">Level of Unification Uniprocessor for the cache hierarchy</description>
          <definition>[29:27]</definition>
        </bitField>
        <bitField conditional="false" name="LOC" enumerationId="CP15_CACHE_LEVEL_ID_LOC">
          <gui_name language="en">LoC</gui_name>
          <description language="en">Level of Coherency for the cache hierarchy</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="LOUIS" enumerationId="CP15_CACHE_LEVEL_ID_LOUIS">
          <gui_name language="en">LoUIS</gui_name>
          <description language="en">Level of Unification Inner Shareable for the cache hierarchy</description>
          <definition>[23:21]</definition>
        </bitField>
        <bitField conditional="false" name="CL_7" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_7</gui_name>
          <description language="en">Level 7 cache type</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" name="CL_6" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_6</gui_name>
          <description language="en">Level 6 cache type</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" name="CL_5" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_5</gui_name>
          <description language="en">Level 5 cache type</description>
          <definition>[14:12]</definition>
        </bitField>
        <bitField conditional="false" name="CL_4" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_4</gui_name>
          <description language="en">Level 4 cache type</description>
          <definition>[11:9]</definition>
        </bitField>
        <bitField conditional="false" name="CL_3" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_3</gui_name>
          <description language="en">Level 3 cache type</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="CL_2" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_2</gui_name>
          <description language="en">Level 2 cache type</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="CL_1" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_1_2</gui_name>
          <description language="en">Indicates no unified cache at CL1</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CSSELR" size="4">
        <gui_name language="en">Cache Size Selection</gui_name>
        <alias_name>CP15_CSSELR</alias_name>
        <device_name type="rvi">CP15_CSSELR</device_name>
        <device_name type="cadi">CSSELR</device_name>
        <description language="en">Selects the current CCSIDR</description>
        <bitField conditional="false" name="LEVEL">
          <gui_name language="en">Level</gui_name>
          <description language="en">Cache level selected</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CP15_CSSELR_IND">
          <gui_name language="en">InD</gui_name>
          <description language="en">Identifies instruction or data cache to use</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="ICIALLU" size="4">
        <gui_name language="en">I-Cache Inv All PoU</gui_name>
        <alias_name>CP15_ICIALLU</alias_name>
        <device_name type="rvi">CP15_ICIALLU</device_name>
        <device_name type="cadi">ICIALLU</device_name>
        <description language="en">Invalidate all I-caches to PoU and flush branch predictor arrays</description>
      </register>
      <register access="WO" name="ICIALLUIS" size="4">
        <gui_name language="en">I-Cache Inv All PoU IS</gui_name>
        <alias_name>CP15_ICIALLUIS</alias_name>
        <device_name type="rvi">CP15_ICIALLUIS</device_name>
        <device_name type="cadi">ICIALLUIS</device_name>
        <description language="en">Invalidate all instruction caches to PoU Inner Shareable and flush branch predictors</description>
      </register>
      <register access="WO" name="ICIMVAU" size="4">
        <gui_name language="en">I-Cache Inv MVA PoU</gui_name>
        <alias_name>CP15_ICIMVAU</alias_name>
        <device_name type="rvi">CP15_ICIMVAU</device_name>
        <device_name type="cadi">ICIMVAU</device_name>
        <description language="en">Invalidate instruction cache line by address to PoU</description>
      </register>
      <register access="WO" name="CP15ISB" size="4">
        <gui_name language="en">Instruction Synch Barrier</gui_name>
        <alias_name>CP15_CP15ISB</alias_name>
        <device_name type="rvi">CP15_CP15ISB</device_name>
        <device_name type="cadi">CP15ISB</device_name>
        <description language="en">Performs an Instruction Synchronization Barrier</description>
      </register>
      <register access="WO" name="BPIALL" size="4">
        <gui_name language="en">Branch predictor Inv All</gui_name>
        <alias_name>CP15_BPIALL</alias_name>
        <device_name type="rvi">CP15_BPIALL</device_name>
        <device_name type="cadi">BPIALL</device_name>
        <description language="en">Invalidate all entries from branch predictors</description>
      </register>
      <register access="WO" name="BPIALLIS" size="4">
        <gui_name language="en">Branch Predictor Inv All IS</gui_name>
        <alias_name>CP15_BPIALLIS</alias_name>
        <device_name type="rvi">CP15_BPIALLIS</device_name>
        <device_name type="cadi">BPIALLIS</device_name>
        <description language="en">Invalidate all entries from branch predictors Inner Shareable</description>
      </register>
      <register access="WO" name="BPIMVA" size="4">
        <gui_name language="en">Branch Predictor Inv MVA</gui_name>
        <alias_name>CP15_BPIMVA</alias_name>
        <device_name type="rvi">CP15_BPIMVA</device_name>
        <device_name type="cadi">BPIMVA</device_name>
        <description language="en">Invalidate address from branch predictors</description>
      </register>
      <register access="WO" name="DCIMVAC" size="4">
        <gui_name language="en">D-Cache Inv MVA PoC</gui_name>
        <alias_name>CP15_DCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCIMVAC</device_name>
        <device_name type="cadi">DCIMVAC</device_name>
        <description language="en">Invalidate data or unified cache line by address to PoC</description>
      </register>
      <register access="WO" name="DCISW" size="4">
        <gui_name language="en">D-cache Inv Set/Way</gui_name>
        <alias_name>CP15_DCISW</alias_name>
        <device_name type="rvi">CP15_DCISW</device_name>
        <device_name type="cadi">DCISW</device_name>
        <description language="en">Invalidate data or unified cache line by set/way</description>
      </register>
      <register access="WO" name="DCCMVAC" size="4">
        <gui_name language="en">D-Cache Clean MVA PoC</gui_name>
        <alias_name>CP15_DCCMVAC</alias_name>
        <device_name type="rvi">CP15_DCCMVAC</device_name>
        <device_name type="cadi">DCCMVAC</device_name>
        <description language="en">Clean data or unified cache line by address to PoC</description>
      </register>
      <register access="WO" name="DCCSW" size="4">
        <gui_name language="en">D-Cache Clean Set/Way</gui_name>
        <alias_name>CP15_DCCSW</alias_name>
        <device_name type="rvi">CP15_DCCSW</device_name>
        <device_name type="cadi">DCCSW</device_name>
        <description language="en">Clean data or unified cache line by set/way</description>
      </register>
      <register access="WO" name="CP15DSB" size="4">
        <gui_name language="en">Data Synch Barrier</gui_name>
        <alias_name>CP15_CP15DSB</alias_name>
        <device_name type="rvi">CP15_CP15DSB</device_name>
        <device_name type="cadi">CP15DSB</device_name>
        <description language="en">Performs a Data Synchronization Barrier</description>
      </register>
      <register access="WO" name="CP15DMB" size="4">
        <gui_name language="en">Data Memory Barrier</gui_name>
        <alias_name>CP15_CP15DMB</alias_name>
        <device_name type="rvi">CP15_CP15DMB</device_name>
        <device_name type="cadi">CP15DMB</device_name>
        <description language="en">Performs a Data Memory Barrier</description>
      </register>
      <register access="WO" name="DCCMVAU" size="4">
        <gui_name language="en">D-Cache Clean MVA PoU</gui_name>
        <alias_name>CP15_DCCMVAU</alias_name>
        <device_name type="rvi">CP15_DCCMVAU</device_name>
        <device_name type="cadi">DCCMVAU</device_name>
        <description language="en">Clean data or unified cache line by MVA to PoU</description>
      </register>
      <register access="WO" name="DCCIMVAC" size="4">
        <gui_name language="en">D-Cache Clean Inv MVA PoC</gui_name>
        <alias_name>CP15_DCCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCCIMVAC</device_name>
        <device_name type="cadi">DCCIMVAC</device_name>
        <description language="en">Clean and Invalidate data or unified cache line by MVA to PoC</description>
      </register>
      <register access="WO" name="DCCISW" size="4">
        <gui_name language="en">D-Cache Clean Inv Set/Way</gui_name>
        <alias_name>CP15_DCCISW</alias_name>
        <device_name type="rvi">CP15_DCCISW</device_name>
        <device_name type="cadi">DCCISW</device_name>
        <description language="en">Clean and Invalidate data or unified cache line by set/way</description>
      </register>
      <register access="RO" name="DEER0" size="4">
        <gui_name language="en">Data cache ECC Error Register 0</gui_name>
        <alias_name>CP15_DEER0</alias_name>
        <device_name type="rvi">CP15_DEER0</device_name>
        <device_name type="cadi">DEER0</device_name>
        <description language="en">Indicates where data cache ECC errors have occurred</description>
        <bitField conditional="false" name="WAYS">
          <gui_name language="en">Ways affected one-hot</gui_name>
          <description language="en">Ways affected in one-hot encoding</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="FATAL">
          <gui_name language="en">Fatal error</gui_name>
          <description language="en">A fatal error has occurred</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="DATA_RAM">
          <gui_name language="en">Data RAM error</gui_name>
          <description language="en">Error occurred in Data RAM</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TAG_RAM">
          <gui_name language="en">Tag RAM error</gui_name>
          <description language="en">Error occurred in Tag RAM</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="SCU_RAM">
          <gui_name language="en">SCU RAM error</gui_name>
          <description language="en">Error occurred in SCU RAM</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX_FAULT">
          <gui_name language="en">Faulty index</gui_name>
          <description language="en">Faulty index where error has occurred</description>
          <definition>[13:5]</definition>
        </bitField>
        <bitField conditional="false" name="WORD_FAULT">
          <gui_name language="en">Faulty word</gui_name>
          <description language="en">Faulty word affected by ECC error</description>
          <definition>[4:2]</definition>
        </bitField>
        <bitField conditional="false" name="HARD_ERROR">
          <gui_name language="en">Hard error</gui_name>
          <description language="en">Error is hard, that is, only software can write on it</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">Valid</gui_name>
          <description language="en">This entry contains valid information</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="DEER1" size="4">
        <gui_name language="en">Data cache ECC Error Register 1</gui_name>
        <alias_name>CP15_DEER1</alias_name>
        <device_name type="rvi">CP15_DEER1</device_name>
        <device_name type="cadi">DEER1</device_name>
        <description language="en">Indicates where data cache ECC errors have occurred</description>
        <bitField conditional="false" name="WAYS">
          <gui_name language="en">Ways affected one-hot</gui_name>
          <description language="en">Ways affected in one-hot encoding</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="FATAL">
          <gui_name language="en">Fatal error</gui_name>
          <description language="en">A fatal error has occurred</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="DATA_RAM">
          <gui_name language="en">Data RAM error</gui_name>
          <description language="en">Error occurred in Data RAM</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TAG_RAM">
          <gui_name language="en">Tag RAM error</gui_name>
          <description language="en">Error occurred in Tag RAM</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="SCU_RAM">
          <gui_name language="en">SCU RAM error</gui_name>
          <description language="en">Error occurred in SCU RAM</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX_FAULT">
          <gui_name language="en">Faulty index</gui_name>
          <description language="en">Faulty index where error has occurred</description>
          <definition>[13:5]</definition>
        </bitField>
        <bitField conditional="false" name="WORD_FAULT">
          <gui_name language="en">Faulty word</gui_name>
          <description language="en">Faulty word affected by ECC error</description>
          <definition>[4:2]</definition>
        </bitField>
        <bitField conditional="false" name="HARD_ERROR">
          <gui_name language="en">Hard error</gui_name>
          <description language="en">Error is hard, that is, only software can write on it</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">Valid</gui_name>
          <description language="en">This entry contains valid information</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="DEER2" size="4">
        <gui_name language="en">Data cache ECC Error Register 2</gui_name>
        <alias_name>CP15_DEER2</alias_name>
        <device_name type="rvi">CP15_DEER2</device_name>
        <device_name type="cadi">DEER2</device_name>
        <description language="en">Indicates where data cache ECC errors have occurred</description>
        <bitField conditional="false" name="WAYS">
          <gui_name language="en">Ways affected one-hot</gui_name>
          <description language="en">Ways affected in one-hot encoding</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="FATAL">
          <gui_name language="en">Fatal error</gui_name>
          <description language="en">A fatal error has occurred</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="DATA_RAM">
          <gui_name language="en">Data RAM error</gui_name>
          <description language="en">Error occurred in Data RAM</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TAG_RAM">
          <gui_name language="en">Tag RAM error</gui_name>
          <description language="en">Error occurred in Tag RAM</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="SCU_RAM">
          <gui_name language="en">SCU RAM error</gui_name>
          <description language="en">Error occurred in SCU RAM</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX_FAULT">
          <gui_name language="en">Faulty index</gui_name>
          <description language="en">Faulty index where error has occurred</description>
          <definition>[13:5]</definition>
        </bitField>
        <bitField conditional="false" name="WORD_FAULT">
          <gui_name language="en">Faulty word</gui_name>
          <description language="en">Faulty word affected by ECC error</description>
          <definition>[4:2]</definition>
        </bitField>
        <bitField conditional="false" name="HARD_ERROR">
          <gui_name language="en">Hard error</gui_name>
          <description language="en">Error is hard, that is, only software can write on it</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">Valid</gui_name>
          <description language="en">This entry contains valid information</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="IEER0" size="4">
        <gui_name language="en">Instruction cache ECC Error Register 0</gui_name>
        <alias_name>CP15_IEER0</alias_name>
        <device_name type="rvi">CP15_IEER0</device_name>
        <device_name type="cadi">IEER0</device_name>
        <description language="en">Indicates where instruction cache ECC errors have occurred</description>
        <bitField conditional="false" name="WAYS">
          <gui_name language="en">Ways affected one-hot</gui_name>
          <description language="en">Ways affected in one-hot encoding</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="FATAL">
          <gui_name language="en">Fatal error</gui_name>
          <description language="en">A fatal error has occurred</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="DATA_RAM">
          <gui_name language="en">Data RAM error</gui_name>
          <description language="en">Error occurred in Data RAM</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TAG_RAM">
          <gui_name language="en">Tag RAM error</gui_name>
          <description language="en">Error occurred in Tag RAM</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="SCU_RAM">
          <gui_name language="en">SCU RAM error</gui_name>
          <description language="en">Error occurred in SCU RAM</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX_FAULT">
          <gui_name language="en">Faulty index</gui_name>
          <description language="en">Faulty index where error has occurred</description>
          <definition>[13:5]</definition>
        </bitField>
        <bitField conditional="false" name="WORD_FAULT">
          <gui_name language="en">Faulty word</gui_name>
          <description language="en">Faulty word affected by ECC error</description>
          <definition>[4:2]</definition>
        </bitField>
        <bitField conditional="false" name="HARD_ERROR">
          <gui_name language="en">Hard error</gui_name>
          <description language="en">Error is hard, that is, only software can write on it</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">Valid</gui_name>
          <description language="en">This entry contains valid information</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="IEER1" size="4">
        <gui_name language="en">Instruction cache ECC Error Register 1</gui_name>
        <alias_name>CP15_IEER1</alias_name>
        <device_name type="rvi">CP15_IEER1</device_name>
        <device_name type="cadi">IEER1</device_name>
        <description language="en">Indicates where instruction cache ECC errors have occurred</description>
        <bitField conditional="false" name="WAYS">
          <gui_name language="en">Ways affected one-hot</gui_name>
          <description language="en">Ways affected in one-hot encoding</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="FATAL">
          <gui_name language="en">Fatal error</gui_name>
          <description language="en">A fatal error has occurred</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="DATA_RAM">
          <gui_name language="en">Data RAM error</gui_name>
          <description language="en">Error occurred in Data RAM</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TAG_RAM">
          <gui_name language="en">Tag RAM error</gui_name>
          <description language="en">Error occurred in Tag RAM</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="SCU_RAM">
          <gui_name language="en">SCU RAM error</gui_name>
          <description language="en">Error occurred in SCU RAM</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX_FAULT">
          <gui_name language="en">Faulty index</gui_name>
          <description language="en">Faulty index where error has occurred</description>
          <definition>[13:5]</definition>
        </bitField>
        <bitField conditional="false" name="WORD_FAULT">
          <gui_name language="en">Faulty word</gui_name>
          <description language="en">Faulty word affected by ECC error</description>
          <definition>[4:2]</definition>
        </bitField>
        <bitField conditional="false" name="HARD_ERROR">
          <gui_name language="en">Hard error</gui_name>
          <description language="en">Error is hard, that is, only software can write on it</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">Valid</gui_name>
          <description language="en">This entry contains valid information</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="IEER2" size="4">
        <gui_name language="en">Instruction cache ECC Error Register 2</gui_name>
        <alias_name>CP15_IEER2</alias_name>
        <device_name type="rvi">CP15_IEER2</device_name>
        <device_name type="cadi">IEER2</device_name>
        <description language="en">Indicates where instruction cache ECC errors have occurred</description>
        <bitField conditional="false" name="WAYS">
          <gui_name language="en">Ways affected one-hot</gui_name>
          <description language="en">Ways affected in one-hot encoding</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="FATAL">
          <gui_name language="en">Fatal error</gui_name>
          <description language="en">A fatal error has occurred</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="DATA_RAM">
          <gui_name language="en">Data RAM error</gui_name>
          <description language="en">Error occurred in Data RAM</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TAG_RAM">
          <gui_name language="en">Tag RAM error</gui_name>
          <description language="en">Error occurred in Tag RAM</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="SCU_RAM">
          <gui_name language="en">SCU RAM error</gui_name>
          <description language="en">Error occurred in SCU RAM</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX_FAULT">
          <gui_name language="en">Faulty index</gui_name>
          <description language="en">Faulty index where error has occurred</description>
          <definition>[13:5]</definition>
        </bitField>
        <bitField conditional="false" name="WORD_FAULT">
          <gui_name language="en">Faulty word</gui_name>
          <description language="en">Faulty word affected by ECC error</description>
          <definition>[4:2]</definition>
        </bitField>
        <bitField conditional="false" name="HARD_ERROR">
          <gui_name language="en">Hard error</gui_name>
          <description language="en">Error is hard, that is, only software can write on it</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">Valid</gui_name>
          <description language="en">This entry contains valid information</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="MPU" xml:base="Registers/CP15/Cortex-R7_MPU.xml">
      <gui_name language="en">MPU</gui_name>
      <description language="en">MPU Control and Configuration</description>
      <register access="RW" name="DRBAR" size="4">
        <gui_name language="en">MPU Region Base Address</gui_name>
        <alias_name>CP15_DRBAR</alias_name>
        <device_name type="rvi">CP15_DRBAR</device_name>
        <device_name type="cadi">DRBAR</device_name>
        <description language="en">Describes the base address of the region specified by the RGNR</description>
        <bitField conditional="false" name="BASE_ADDRESS">
          <gui_name language="en">Base address</gui_name>
          <description language="en">Physical base address</description>
          <definition>[31:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="DRSR" size="4">
        <gui_name language="en">MPU Region Size and Enable</gui_name>
        <alias_name>CP15_DRSR</alias_name>
        <device_name type="rvi">CP15_DRSR</device_name>
        <device_name type="cadi">DRSR</device_name>
        <description language="en">The DRSR Registers:
<!--                                --> - specify the size of the region specified by the RGNR
<!--                                --> - identify the address ranges that are used for a particular region
<!--                                --> - enable or disable the region, and its sub-regions, specified by the RGNR</description>
        <bitField conditional="false" name="SUBREGION_DISABLE_7" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">Sub-region disable 7</gui_name>
          <description language="en">Sub-region Disable 7</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_6" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">Sub-region disable 6</gui_name>
          <description language="en">Sub-region Disable 6</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_5" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">Sub-region disable 5</gui_name>
          <description language="en">Sub-region Disable 5</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_4" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">Sub-region disable 4</gui_name>
          <description language="en">Sub-region Disable 4</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_3" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">Sub-region disable 3</gui_name>
          <description language="en">Sub-region Disable 3</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_2" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">Sub-region disable 2</gui_name>
          <description language="en">Sub-region Disable 2</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_1" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">Sub-region disable 1</gui_name>
          <description language="en">Sub-region Disable 1</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_0" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">Sub-region disable 0</gui_name>
          <description language="en">Sub-region Disable 0</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="REGION_SIZE" enumerationId="CP15_DRSR_REGION_SIZE">
          <gui_name language="en">Region size</gui_name>
          <description language="en">Defines the region size</description>
          <definition>[5:1]</definition>
        </bitField>
        <bitField conditional="false" name="ENABLE" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">Enable</gui_name>
          <description language="en">Enables or disables a memory region</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DRACR" size="4">
        <gui_name language="en">MPU Region Access Control</gui_name>
        <alias_name>CP15_DRACR</alias_name>
        <device_name type="rvi">CP15_DRACR</device_name>
        <device_name type="cadi">DRACR</device_name>
        <description language="en">The MPU Region Access Control Registers hold the region attributes and access permissions for the region specified by the Memory Region Number Register</description>
        <bitField conditional="false" name="XN" enumerationId="CP15_MPU_RAC_XN">
          <gui_name language="en">XN</gui_name>
          <description language="en">Execute never</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="AP" enumerationId="CP15_MPU_RAC_AP">
          <gui_name language="en">AP</gui_name>
          <description language="en">Access permission</description>
          <definition>[10:8]</definition>
        </bitField>
        <bitField conditional="false" name="TEX">
          <gui_name language="en">TEX</gui_name>
          <description language="en">Type extension</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="CP15_MPU_RAC_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Share</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">C bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="B">
          <gui_name language="en">B</gui_name>
          <description language="en">B bit</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="RGNR" size="4">
        <gui_name language="en">MPU Memory Region Number</gui_name>
        <alias_name>CP15_RGNR</alias_name>
        <device_name type="rvi">CP15_RGNR</device_name>
        <device_name type="cadi">RGNR</device_name>
        <description language="en">Contain the value that determines which of the multiple registers is accessed</description>
        <bitField conditional="false" name="Region">
          <gui_name language="en">Region</gui_name>
          <description language="en">Defines the group of registers to be accessed</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="TCM" xml:base="Registers/CP15/Cortex-R7_TCM.xml">
      <gui_name language="en">TCM</gui_name>
      <description language="en">Tightly Coupled Memory Configuration and Control.</description>
      <register access="RO" name="TCMTR" size="4">
        <gui_name language="en">TCM Status</gui_name>
        <alias_name>CP15_TCMTR</alias_name>
        <device_name type="rvi">CP15_TCMTR</device_name>
        <device_name type="cadi">TCMTR</device_name>
        <description language="en">Informs the processor of the number of ATCMs and BTCMs in the system</description>
        <bitField conditional="false" name="FORMAT" enumerationId="GENERIC_FORMAT">
          <gui_name language="en">Format</gui_name>
          <description language="en">Indicates the implemented CTR format</description>
          <definition>[31:29]</definition>
        </bitField>
        <bitField conditional="false" name="BTCM">
          <gui_name language="en">BTCM</gui_name>
          <description language="en">Specifies the number of BTCMs implemented</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATCM">
          <gui_name language="en">ATCM</gui_name>
          <description language="en">Specifies the number of ATCMs implemented</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DTCMR" size="4">
        <gui_name language="en">DTCM Region</gui_name>
        <alias_name>CP15_DTCMR</alias_name>
        <device_name type="rvi">CP15_DTCMR</device_name>
        <device_name type="cadi">DTCMR</device_name>
        <description language="en">Indicates the base address and size of the Data TCM region</description>
        <bitField conditional="false" name="BASE_ADDRESS">
          <gui_name language="en">Base Address</gui_name>
          <description language="en">Indicates the data TCM region base address</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Size" enumerationId="CP15_xTCM_SIZE">
          <gui_name language="en">Size</gui_name>
          <description language="en">Indicates the data TCM region size</description>
          <definition>[5:2]</definition>
        </bitField>
        <bitField conditional="false" name="Enable" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">Enable</gui_name>
          <description language="en">Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ITCMR" size="4">
        <gui_name language="en">ITCM Region</gui_name>
        <alias_name>CP15_ITCMR</alias_name>
        <device_name type="rvi">CP15_ITCMR</device_name>
        <device_name type="cadi">ITCMR</device_name>
        <description language="en">Indicates the base address and size of the Instruction TCM region</description>
        <bitField conditional="false" name="BASE_ADDRESS">
          <gui_name language="en">Base Address</gui_name>
          <description language="en">Indicates the Instruction TCM region base address</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Size" enumerationId="CP15_xTCM_SIZE">
          <gui_name language="en">Size</gui_name>
          <description language="en">Indicates the Instruction TCM region size</description>
          <definition>[5:2]</definition>
        </bitField>
        <bitField conditional="false" name="Enable" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">Enable</gui_name>
          <description language="en">Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="DTCMEER" size="4">
        <gui_name language="en">Data TCM ECC Error Register</gui_name>
        <alias_name>CP15_DTCMEER</alias_name>
        <device_name type="rvi">CP15_DTCMEER</device_name>
        <device_name type="cadi">DTCMEER</device_name>
        <description language="en">Indicates where data TCM ECC errors have occurred</description>
        <bitField conditional="false" name="FATAL">
          <gui_name language="en">Fatal Error</gui_name>
          <description language="en">A fatal error has occurred</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX">
          <gui_name language="en">Index fault</gui_name>
          <description language="en">Faulty index where error has occurred</description>
          <definition>[16:2]</definition>
        </bitField>
        <bitField conditional="false" name="HARD">
          <gui_name language="en">Hard error</gui_name>
          <description language="en">Error is hard, that is, only software can write on it</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">Valid</gui_name>
          <description language="en">This entry contains valid information</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ITCMEER" size="4">
        <gui_name language="en">Instruction TCM ECC Error Register</gui_name>
        <alias_name>CP15_ITCMEER</alias_name>
        <device_name type="rvi">CP15_ITCMEER</device_name>
        <device_name type="cadi">ITCMEER</device_name>
        <description language="en">Indicates where instruction TCM ECC errors have occurred</description>
        <bitField conditional="false" name="FATAL">
          <gui_name language="en">Fatal Error</gui_name>
          <description language="en">A fatal error has occurred</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="INDEX">
          <gui_name language="en">Index fault</gui_name>
          <description language="en">Faulty index where error has occurred</description>
          <definition>[16:2]</definition>
        </bitField>
        <bitField conditional="false" name="HARD">
          <gui_name language="en">Hard error</gui_name>
          <description language="en">Error is hard, that is, only software can write on it</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="VALID">
          <gui_name language="en">Valid</gui_name>
          <description language="en">This entry contains valid information</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Performance" xml:base="Registers/CP15/Cortex-R7_Performance.xml">
      <gui_name language="en">Performance</gui_name>
      <description language="en">Performance Monitor</description>
      <register access="RW" name="PMCR" size="4">
        <gui_name language="en">Performance Monitor Control</gui_name>
        <alias_name>CP15_PMCR</alias_name>
        <device_name type="rvi">CP15_PMCR</device_name>
        <device_name type="cadi">PMCR</device_name>
        <description language="en">The Performance Monitor Control Register controls the operation of the three count registers, and the CCNT Register</description>
        <bitField conditional="false" name="IMP" access="RO">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Implementer code</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="IDCODE">
          <gui_name language="en">IDCODE</gui_name>
          <description language="en">Identification Code</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Number of event counters</description>
          <definition>[15:11]</definition>
        </bitField>
        <bitField conditional="false" name="DP" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DP</gui_name>
          <description language="en">Disable PMCCNTR when event counting is prohibited</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="X" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">X</gui_name>
          <description language="en">Enable export of the events to the event bus for an external monitoring block</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="D" enumerationId="CP15_PMNC_D">
          <gui_name language="en">D</gui_name>
          <description language="en">Clock divider</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="C" access="WO">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter reset</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P" access="WO">
          <gui_name language="en">P</gui_name>
          <description language="en">Event counter reset</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="E" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">E</gui_name>
          <description language="en">Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENSET" size="4">
        <gui_name language="en">Count Enable Set</gui_name>
        <alias_name>CP15_PMCNTENSET</alias_name>
        <device_name type="rvi">CP15_PMCNTENSET</device_name>
        <device_name type="cadi">PMCNTENSET</device_name>
        <description language="en">Enables the Cycle Count Register, PMCCNTR, and any implemented event counters, PMNx</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR enable bit</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2 Enable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1 Enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0 Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENCLR" size="4">
        <gui_name language="en">Count Enable Clear</gui_name>
        <alias_name>CP15_PMCNTENCLR</alias_name>
        <device_name type="rvi">CP15_PMCNTENCLR</device_name>
        <device_name type="cadi">PMCNTENCLR</device_name>
        <description language="en">Disables the Cycle Count Register, PMCCNTR, and any implemented event counters, PMNx</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR disable bit</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2 Disable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1 Disable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0 Disable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMOVSR" size="4">
        <gui_name language="en">Overflow Flag Status</gui_name>
        <alias_name>CP15_PMOVSR</alias_name>
        <device_name type="rvi">CP15_PMOVSR</device_name>
        <device_name type="cadi">PMOVSR</device_name>
        <description language="en">The overflow FLAG status Register indicates if performance monitor counters have overflowed</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_FALSE_TRUE">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR overflow bit</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2" enumerationId="GENERIC_FALSE_TRUE">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2 Overflow bit</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="GENERIC_FALSE_TRUE">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1 Overflow bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="GENERIC_FALSE_TRUE">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0 Overflow bit</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="PMSWINC" size="4">
        <gui_name language="en">Software Increment</gui_name>
        <alias_name>CP15_PMSWINC</alias_name>
        <device_name type="rvi">CP15_PMSWINC</device_name>
        <device_name type="cadi">PMSWINC</device_name>
        <description language="en">The PMSWINC register increments a counter that is configured to count the Software increment event, event 0x00</description>
        <bitField conditional="false" name="P2" access="WO">
          <gui_name language="en">P2</gui_name>
          <description language="en">Increment Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1" access="WO">
          <gui_name language="en">P1</gui_name>
          <description language="en">Increment Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" access="WO">
          <gui_name language="en">P0</gui_name>
          <description language="en">Increment Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMSELR" size="4">
        <gui_name language="en">Event Counter Selection</gui_name>
        <alias_name>CP15_PMSELR</alias_name>
        <device_name type="rvi">CP15_PMSELR</device_name>
        <device_name type="cadi">PMSELR</device_name>
        <description language="en">The Performance Counter Selection Register selects a Performance Monitor Count Register</description>
        <bitField conditional="false" name="SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Event counter select</description>
          <definition>[4:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCCNTR" size="4">
        <gui_name language="en">Cycle Count</gui_name>
        <alias_name>CP15_PMCCNTR</alias_name>
        <device_name type="rvi">CP15_PMCCNTR</device_name>
        <device_name type="cadi">PMCCNTR</device_name>
        <description language="en">The PMCCNTR holds the value of the processor Cycle Counter, CCNT, that counts processor clock cycles</description>
      </register>
      <register access="RW" name="PMXEVTYPER" size="4">
        <gui_name language="en">Event Type Select</gui_name>
        <alias_name>CP15_PMXEVTYPER</alias_name>
        <device_name type="rvi">CP15_PMXEVTYPER</device_name>
        <device_name type="cadi">PMXEVTYPER</device_name>
        <description language="en">Configures which event increments the selected event counter</description>
        <bitField conditional="false" name="SEL" enumerationId="CP15_PMXEVTYPER_SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Event Number</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMXEVCNTR" size="4">
        <gui_name language="en">Performance Count</gui_name>
        <alias_name>CP15_PMXEVCNTR</alias_name>
        <device_name type="rvi">CP15_PMXEVCNTR</device_name>
        <device_name type="cadi">PMXEVCNTR</device_name>
        <description language="en">The PMXEVCNTR reads or writes the value of the selected event counter</description>
      </register>
      <register access="RW" name="PMUSERENR" size="4">
        <gui_name language="en">User Enable</gui_name>
        <alias_name>CP15_PMUSERENR</alias_name>
        <device_name type="rvi">CP15_PMUSERENR</device_name>
        <device_name type="cadi">PMUSERENR</device_name>
        <description language="en">PMUSERENR enables or disables User mode access to the Performance Monitors</description>
        <bitField conditional="false" name="EN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">EN</gui_name>
          <description language="en">User mode access enable bit</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENSET" size="4">
        <gui_name language="en">Interrupt Enable Set</gui_name>
        <alias_name>CP15_PMINTENSET</alias_name>
        <device_name type="rvi">CP15_PMINTENSET</device_name>
        <device_name type="cadi">PMINTENSET</device_name>
        <description language="en">Enables the generation of interrupt requests on counter overflows</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow interrupt enable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow interrupt enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow interrupt enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENCLR" size="4">
        <gui_name language="en">Interrupt Enable Clear</gui_name>
        <alias_name>CP15_PMINTENCLR</alias_name>
        <device_name type="rvi">CP15_PMINTENCLR</device_name>
        <device_name type="cadi">PMINTENCLR</device_name>
        <description language="en">Disables the generation of interrupt requests on counter overflows</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable bit</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P2</gui_name>
          <description language="en">Interrupt on PMC2 overflow when enabled</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P1</gui_name>
          <description language="en">Interrupt on PMC1 overflow when enabled</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">P0</gui_name>
          <description language="en">Interrupt on PMC0 overflow when enabled</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>

    <!-- CP15 enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_SMP" values="Inner_WB_shared_cacheable=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_LEVEL_ID_CL" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0x0" name="No_cache"/>
      <tcf:enumItem number="0x1" name="Instruction_cache_only"/>
      <tcf:enumItem number="0x2" name="Data_cache_only"/>
      <tcf:enumItem number="0x3" name="Separate_instruction_and_data_caches"/>
      <tcf:enumItem number="0x4" name="Unified_cache"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_LEVEL_ID_LOC" values="Level_of_Coherency=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_LEVEL_ID_LOU" values="Level_of_Unification=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_LEVEL_ID_LOUIS" values="LoU_Inner_Shareable=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_CWG" values="No_information=0" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_DMINLINE" values="_8_words_per_line=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_ERG" values="No_information=0" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_IMINLINE" values="_8_words_per_line=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_L1IP" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0x0" name="Reserved"/>
      <tcf:enumItem number="0x1" name="ASID_tagged_Virtual_Index_Virtual_Tag"/>
      <tcf:enumItem number="0x2" name="Virtual_Index_Physical_Tag"/>
      <tcf:enumItem number="0x3" name="Physical_Index_Physical_Tag"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CSSELR_IND" values="Data_or_unified_cache=0,Instruction_cache=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CCSIDR_LINESIZE" values="_8_words=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CCSIDR_NUMSETS" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0x01F" name="_4KB"/>
      <tcf:enumItem number="0x03F" name="_8KB"/>
      <tcf:enumItem number="0x07F" name="_16KB"/>
      <tcf:enumItem number="0x0FF" name="_32KB"/>
      <tcf:enumItem number="0x1FF" name="_64KB"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_DZ" values="No_exception_on_div_zero=0,Exception_on_div_zero=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_FI" values="All_perf_features_enabled=0,Low_int_latency_config=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_IE" values="Little_endianness=0,Big_endianness=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_NMFI" values="FIQs_can_be_disabled=0,FIQs_always_enabled=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_RR" values="Random=0,Round_robin=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_SW" values="SWP_SWPB_undefined=0,SWP_SWPB_normal=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_TE" values="ARM_exceptions=0,Thumb_exceptions=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_V" values="Normal_vectors=0,High_vectors=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_COPROCESSOR_ACCESS_CONTROL" values="Access_denied=0,Priv_access_only=1,Reserved=2,Priv_and_User_access=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DFSR_FS" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0x01" name="Alignment_fault"/>
      <tcf:enumItem number="0x04" name="Fault_on_inst_cache_maintenance"/>
      <tcf:enumItem number="0x0C" name="Synch_ext_abort_on_TT_walk_First_level"/>
      <tcf:enumItem number="0x0E" name="Synch_ext_abort_on_TT_walk_Second_level"/>
      <tcf:enumItem number="0x1C" name="Synch_parity_err_on_TT_walk_First_level"/>
      <tcf:enumItem number="0x1E" name="Synch_parity_err_on_TT_walk_Second_level"/>
      <tcf:enumItem number="0x05" name="Translation_fault_First_level"/>
      <tcf:enumItem number="0x07" name="Translation_fault_Second_level"/>
      <tcf:enumItem number="0x03" name="Access_flag_fault_First_level"/>
      <tcf:enumItem number="0x06" name="Access_flag_fault_Second_level"/>
      <tcf:enumItem number="0x09" name="Domain_fault_First_level"/>
      <tcf:enumItem number="0x0B" name="Domain_fault_Second_level"/>
      <tcf:enumItem number="0x0D" name="Permission_fault_Second_level"/>
      <tcf:enumItem number="0x0F" name="Permission_fault_First_level"/>
      <tcf:enumItem number="0x02" name="Debug_event"/>
      <tcf:enumItem number="0x08" name="Synchronous_external_abort"/>
      <tcf:enumItem number="0x10" name="TLB_conflict_abort"/>
      <tcf:enumItem number="0x14" name="IMPLEMENTATION_DEFINED"/>
      <tcf:enumItem number="0x1A" name="IMPLEMENTATION_DEFINED"/>
      <tcf:enumItem number="0x19" name="Synch_parity_err_on_memory_access"/>
      <tcf:enumItem number="0x16" name="Asynch_external_abort"/>
      <tcf:enumItem number="0x18" name="Asynch_parity_err_on_memory_access"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DRSR_REGION_SIZE" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0x00" name="Unpredictable"/>
      <tcf:enumItem number="0x01" name="Unpredictable"/>
      <tcf:enumItem number="0x02" name="Unpredictable"/>
      <tcf:enumItem number="0x03" name="Unpredictable"/>
      <tcf:enumItem number="0x04" name="Unpredictable"/>
      <tcf:enumItem number="0x05" name="Unpredictable"/>
      <tcf:enumItem number="0x06" name="Unpredictable"/>
      <tcf:enumItem number="0x07" name="_256_bytes"/>
      <tcf:enumItem number="0x08" name="_512_bytes"/>
      <tcf:enumItem number="0x09" name="_1KB"/>
      <tcf:enumItem number="0x0a" name="_2KB"/>
      <tcf:enumItem number="0x0b" name="_4KB"/>
      <tcf:enumItem number="0x0c" name="_8KB"/>
      <tcf:enumItem number="0x0d" name="_16KB"/>
      <tcf:enumItem number="0x0e" name="_32KB"/>
      <tcf:enumItem number="0x0f" name="_64KB"/>
      <tcf:enumItem number="0x10" name="_128KB"/>
      <tcf:enumItem number="0x11" name="_256KB"/>
      <tcf:enumItem number="0x12" name="_512KB"/>
      <tcf:enumItem number="0x13" name="_1MB"/>
      <tcf:enumItem number="0x14" name="_2MB"/>
      <tcf:enumItem number="0x15" name="_4MB"/>
      <tcf:enumItem number="0x16" name="_8MB"/>
      <tcf:enumItem number="0x17" name="_16MB"/>
      <tcf:enumItem number="0x18" name="_32MB"/>
      <tcf:enumItem number="0x19" name="_64MB"/>
      <tcf:enumItem number="0x1a" name="_128MB"/>
      <tcf:enumItem number="0x1b" name="_256MB"/>
      <tcf:enumItem number="0x1c" name="_512MB"/>
      <tcf:enumItem number="0x1d" name="_1GB"/>
      <tcf:enumItem number="0x1e" name="_2GB"/>
      <tcf:enumItem number="0x1f" name="_4GB"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DFSR_RNW" values="Read_access_abort=0,Write_access_abort=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DRSR_SUBREGION_DISABLE" values="Address_range_is_part_of_this_region=0,Address_range_is_not_part_of_this_region=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DTCMEER_TCM" values="Data_side=0,Instruction_side=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_CDM_C" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0" name="Not_supported"/>
      <tcf:enumItem number="2" name="v6_debug_architecture_cp"/>
      <tcf:enumItem number="3" name="v6_1_debug_architecture_cp"/>
      <tcf:enumItem number="4" name="v7_debug_architecture_cp"/>
      <tcf:enumItem number="5" name="v7_1_debug_architecture_cp"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_CDM_MM" values="Not_supported=0,v6_1_debug_architecture_mm=3,v7_debug_architecture_mm=4,v7_1_debug_architecture_mm=5" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_PERFMON" values="PMUv2_not_supported=0,PMUv1_supported=1,PMUv2_supported=2,No_support=15" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_SDM" values="Not_supported=0,v6_1_debug_architecture_cp=3,v7_debug_architecture_cp=4,v7_1_debug_architecture_cp=5" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_TDM_C" values="Not_supported=0,v7_model_supported=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_TDM_MM" values="Not_supported=0,Trace_supported_mm=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_ATOMIC" values="Not_supported=0,SWP_SWPB_supported=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_BITFIELD" values="Not_supported=0,BFC_BFI_SBFX_UBFX_supported=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_BIT_COUNT" values="Not_supported=0,CLZ_supported=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_CMP_BRANCH" values="Not_supported=0,CBNZ_CBZ_supported=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_COPROCESSOR" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0" name="Not_supported"/>
      <tcf:enumItem number="1" name="CDP_LDC_MCR_MRC_STC"/>
      <tcf:enumItem number="2" name="Adds_CDP2_LDC2_MCR2_MRC2_STC2"/>
      <tcf:enumItem number="3" name="Adds_MCRR_MRRC"/>
      <tcf:enumItem number="4" name="Adds_MCRR2_MRRC2"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_DEBUG" values="Not_supported=0,BKPT_supported=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_DIVIDE" values="Not_supported=0,Thumb_SDIV_UDIV_supported=1,Adds_ARM_SDIV_UDIV_support=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_ENDIAN" values="Not_supported=0,Adds_SETEND_and_PSR_E_bit=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_EXCEPTION1" values="Not_supported=0,Adds_LDM_STM=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_EXCEPTION2" values="Not_supported=0,Adds_SRS_RFE_CPS=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_EXTEND" values="Not_supported=0,Adds_SXTB_SXTH_UXTB_UXTH=1,Adds_SXT_UXT_B16_AB_AB16_AH=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_IF_THEN" values="Not_supported=0,IT_instructions_and_PSR_bits=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_IMMEDIATE" values="Not_supported=0,Adds_MOVT_MOV16imm_ADD12imm_SUB12imm=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_INTERWORKING" values="Not_supported=0,Adds_BX_and_PSR_T_bit=1,Adds_BLX_BXB=2,Adds_BLX_BXB_=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_JAZELLE" values="Not_supported=0,Supported_BXJ_J_bit=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_INTERRUPT" values="Not_supported=0,LDM_STM_restartable=1,LDM_STM_continuable=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_LOAD_STORE" values="Normal_load_store=0,Adds_LDRD_STRD=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_MEM_HINT" values="Not_supported=0,Adds_PLD=1,Adds_PLD=2,Adds_PLI=3,Adds_PLDW=4" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_MULTIPLY" values="MUL_only=0,Adds_MLA=1,Adds_MLS=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_PSR" values="Not_supported=0,Adds_MRS_MSR_exception_ret=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_REVERSAL" values="Not_supported=0,Adds_REV_REV16_REVSH=1,Adds_RBIT=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_S_MULTIPLY" values="Not_supported=0,Adds_SMULL_SMLAL=1,Adds_SMLAx_SMULx=2,Adds_SMLx_SMMx_SMUx=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_U_MULTIPLY" values="Not_supported=0,Adds_UMULL_UMLAL=1,Adds_UMAAL=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SATURATE" values="Not_supported=0,Adds_QADD_QDADD_QDSUB_QSUB_and_PSR_Q_bit=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SIMD" values="Not_supported=0,Adds_SSAT_USAT_and_PSR_Q_bit=1,Adds_47_instructions_and_PSR_GE_bits=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SVC" values="Not_supported=0,Adds_SVC=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SYNCH" values="Not_supported=0,Adds_LDREX_STREX=1,Adds_LDREXD_STREXD=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_TAB_BRANCH" values="Not_supported=0,Adds_TBB_TBH=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_THUMBEE" values="Not_supported=0,Adds_ENTERX_LEAVEX=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_THUMB_COPY" values="No_low_reg_moves=0,Low_reg_moves_supported=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_TRUE_NOP" values="Not_supported=0,Adds_NOP16_NOP32=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_BARRIER" values="Not_supported=0,Adds_DMB_DSB_ISB=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_EXCLUSIVE" values="Nothing_added=0,Adds_CLREX_LDREXB_LDREXH_STREXB_STREXH=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_PSRM" values="Not_supported=0,Adds_M_profile_CPS_MRS_MSR=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_SMC" values="Not_supported=0,Adds_SMC=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_SWPFRAC" values="No_SWP_or_SWPB=0,Adds_uniprocessor_SWP_SWPB=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_UNPRIV" values="Not_supported=0,Adds_LDRBT_LDRT_STRBT_STRT=1,Adds_LDRHT_LDRSBT_LDRSHT_STRHT=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_WITH_SHIFT" values="MOV_shifts_only=0,Adds_limited_shifts=1,Adds_constant_shifts=3,Adds_register_shifts=4" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_WRITE_BACK" values="Basic_support=0,Full_support=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_AUXCON" values="Not_supported=0,Auxiliary_Control=1,AFSRs_and_Auxiliary=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_INSHAR" values="Implemented_as_non_cacheable=0,Implemented_with_hw_coherency=1,Shareability_ignored=15" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_OUTER" values="Non_cacheable=0,Implemented_with_hw_coherency=1,Shareability_ignored=15" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_PMSA" values="Not_supported=0,Implementation_Defined=1,PMSAv6=2,PMSAv7=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_SHARE" values="One_level_of_shareability=0,Two_levels_of_shareability=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_TCM" values="Not_supported=0,Implementation_Defined=1,ARMv6_TCM_only=2,ARMv6_TCM_and_DMA=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_VMSA" values="Not_supported=0,Implementation_Defined=1,VMSAv6=2,VMSAv7=3,VMSAv7_PXN=4,VMSAv7_PXN_Long_descriptor=5" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_BRANCH_PRED" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0" name="No_branch_predictor"/>
      <tcf:enumItem number="1" name="Flushing_required"/>
      <tcf:enumItem number="2" name="Flushing_required_"/>
      <tcf:enumItem number="3" name="Flush_on_instruction_write"/>
      <tcf:enumItem number="4" name="No_flush_required"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_CLMO_MVA_H" values="Not_supported=0,Clean_inv_data_Clean_inst_line_MVA=1,Adds_inv_branch_predictor_MVA=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_CLMO_MVA_U" values="Not_supported=0,Clean_inv_cache_line_MVA=1,Adds_inv_branch_predictor_MVA=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_CLMO_SW_H" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0" name="Not_supported"/>
      <tcf:enumItem number="1" name="Clean_inv_data_cache_line_set_way"/>
      <tcf:enumItem number="2" name="Adds_inv_data_cache_line_set_way"/>
      <tcf:enumItem number="3" name="Adds_inv_inst_cache_line_set_way"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_CLMO_SW_U" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0" name="Not_supported"/>
      <tcf:enumItem number="1" name="Supports_clean_cache_line_set_way"/>
      <tcf:enumItem number="2" name="Adds_clean_inv_cache_line_set_way"/>
      <tcf:enumItem number="3" name="Adds_inc_cache_line_set_way"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_CMO_H" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0" name="Not_supported"/>
      <tcf:enumItem number="1" name="Inv_inst_cache_Inv_branch_predictor"/>
      <tcf:enumItem number="2" name="Adds_Inv_data_inst_cache"/>
      <tcf:enumItem number="3" name="Adds_Clean_inv_data_cache"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_CMO_U" values="Not_supported=0,Inv_cache_Inv_branch_predictor=1,Clean_Inv_cache_Inv_branch_predictor=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR1_L1_TEST_CLEAN" values="None_supported=0,Test_clean_data_cache=1,Test_clean_inv_data_cache=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR2_MB" values="Not_supported=0,Data_sync_barrier=1,DSB_ISB_DMB=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR2_TLB_MO_H" values="Not_supported=0,Inv_all_ITLB_DTLB_and_by_MVA=1,Adds_Inv_ITLB_DTLB_ASID=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR2_TLB_MO_U" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0" name="Not_supported"/>
      <tcf:enumItem number="1" name="Inv_all_TLB_Inv_TLB_MVA"/>
      <tcf:enumItem number="2" name="Adds_Inv_TLB_ASID"/>
      <tcf:enumItem number="3" name="Adds_Inv_all_data_inst_TLB_MVA_ASID"/>
      <tcf:enumItem number="4" name="Adds_Inv_Hyp_MVA_Inv_Non_secure_Hyp_TLB"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_BPMO" values="Not_supported=0,Inv_branch_predictor_array=1,Inv_branch_predictor_array_Inv_branch_predictor_MVA=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_CMS" values="_4GB=0,_64GB=1,_1TB=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_CW" values="TT_updates_require_clean=0,TT_updates_do_not_require_clean=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_HCMO_MVA" values="Not_supported=0,Inv_data_Clean_data_Clean_inv_data_Inv_inst_Inv_all_inst=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_HCMO_SW" values="Not_supported=0,Inv_Clean_Inv_Clean_SW=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_MB" values="All_local=0,TLB_local=1,No_local=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_SS" values="Supersections_supported=0,Supersections_not_supported=15" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE0" values="ARM_implemented=0,ARM_not_implemented=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE1" values="None=0,Thumb=1,Reserved=2,Thumb_2_full=3" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE2" values="None=0,Jazelle=1,Jazelle_clearing_JOSCR_CV=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE3" values="None=0,Thumb_2_Execution_Environment=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR1_MICRO_PMODEL" values="Not_supported=0,Two_Stack_Support=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR1_SEC_EXTENSION" values="Not_supported=0,Supported_with_SMC=1,Supported_with_SMC_and_NSACR_RFR=2" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPIDR_U" values="Part_of_multiprocessor_cluster=0" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_AP" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0" name="No_access"/>
      <tcf:enumItem number="1" name="Privileged_access_only"/>
      <tcf:enumItem number="2" name="User_mode_write_causes_fault"/>
      <tcf:enumItem number="3" name="Full_access"/>
      <tcf:enumItem number="4" name="Reserved"/>
      <tcf:enumItem number="5" name="Privileged_read_only"/>
      <tcf:enumItem number="6" name="Privileged_or_User_read_only"/>
      <tcf:enumItem number="7" name="Reserved"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_S" values="Non_shared=0,Shared=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_XN" values="Inst_fetches_enabled=0,Inst_fetches_disabled=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_TYPE_S" values="Unified=0,Separated=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_PMNC_D" values="Every_clock_cycle=0,Every_64th_clock_cycle=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_PMXEVTYPER_SEL" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0x00" name="Software_Increment"/>
      <tcf:enumItem number="0x01" name="Instruction_cache_miss"/>
      <tcf:enumItem number="0x03" name="Data_cache_miss"/>
      <tcf:enumItem number="0x04" name="Data_cache_access"/>
      <tcf:enumItem number="0x05" name="Data_read_write_TLB_refill"/>
      <tcf:enumItem number="0x06" name="Data_read_architecturally_executed"/>
      <tcf:enumItem number="0x07" name="Data_write_architecturally_executed"/>
      <tcf:enumItem number="0x08" name="Instruction_architecturally_executed"/>
      <tcf:enumItem number="0x09" name="Exception_taken"/>
      <tcf:enumItem number="0x0A" name="Exception_return_architecturally_executed"/>
      <tcf:enumItem number="0x0B" name="Change_to_Context_ID_executed"/>
      <tcf:enumItem number="0x0C" name="Software_change_of_PC_architecturally_executed"/>
      <tcf:enumItem number="0x0D" name="Immediate_branch_architecturally_executed"/>
      <tcf:enumItem number="0x0E" name="Procedure_return_architecturally_executed"/>
      <tcf:enumItem number="0x0F" name="Unaligned_access_architecturally_executed"/>
      <tcf:enumItem number="0x10" name="Branch_mispredicted_or_not_predicted"/>
      <tcf:enumItem number="0x11" name="Cycle_count"/>
      <tcf:enumItem number="0x12" name="Predictable_branch"/>
      <tcf:enumItem number="0x13" name="Data_memory_access"/>
      <tcf:enumItem number="0x14" name="Level_1_instruction_cache_access"/>
      <tcf:enumItem number="0x15" name="Level_1_data_cache_write_back"/>
      <tcf:enumItem number="0x16" name="Level_2_data_cache_access"/>
      <tcf:enumItem number="0x17" name="Level_2_data_cache_refill"/>
      <tcf:enumItem number="0x18" name="Level_2_data_cache_write_back"/>
      <tcf:enumItem number="0x19" name="Bus_access"/>
      <tcf:enumItem number="0x1A" name="Local_memory_error"/>
      <tcf:enumItem number="0x1B" name="Instruction_speculatively_executed"/>
      <tcf:enumItem number="0x1C" name="Write_to_TTBR_architecturally_executed"/>
      <tcf:enumItem number="0x1D" name="Bus_cycle"/>
      <tcf:enumItem number="0x40" name="Stall_because_instruction_buffer_cannot_deliver_an_instruction"/>
      <tcf:enumItem number="0x41" name="Stall_because_of_a_data_dependency_between_instructions"/>
      <tcf:enumItem number="0x42" name="Data_cache_write_back"/>
      <tcf:enumItem number="0x43" name="External_memory_request"/>
      <tcf:enumItem number="0x44" name="Stall_because_of_LSU_being_busy"/>
      <tcf:enumItem number="0x45" name="Store_buffer_was_forced_to_drain_completely"/>
      <tcf:enumItem number="0x46" name="The_number_of_cycles_FIQ_interrupts_are_disabled"/>
      <tcf:enumItem number="0x47" name="The_number_of_cycles_IRQ_interrupts_are_disabled"/>
      <tcf:enumItem number="0x48" name="ETMEXTOUT_0"/>
      <tcf:enumItem number="0x49" name="ETMEXTOUT_1"/>
      <tcf:enumItem number="0x4A" name="Instruction_cache_tag_RAM_parity_or_ECC_error_correctable"/>
      <tcf:enumItem number="0x4B" name="Instruction_cache_data_RAM_parity_or_ECC_error_correctable"/>
      <tcf:enumItem number="0x4C" name="Data_cache_tag_or_dirty_RAM_parity_error_or_correctable_ECC_error"/>
      <tcf:enumItem number="0x4D" name="Data_cache_data_RAM_parity_error_or_correctable_ECC_error"/>
      <tcf:enumItem number="0x4E" name="TCM_parity_error_or_fatal_ECC_error_reported_from_the_prefetch_unit"/>
      <tcf:enumItem number="0x4F" name="TCM_parity_error_or_fatal_ECC_error_reported_from_the_load_store_unit"/>
      <tcf:enumItem number="0x50" name="Store_buffer_merge"/>
      <tcf:enumItem number="0x51" name="LSU_stall_caused_by_full_store_buffer"/>
      <tcf:enumItem number="0x52" name="LSU_stall_caused_by_store_queue_full"/>
      <tcf:enumItem number="0x53" name="Integer_divide_instruction_SDIV_or_UDIV_executed"/>
      <tcf:enumItem number="0x54" name="Stall_cycle_caused_by_integer_divide"/>
      <tcf:enumItem number="0x55" name="PLD_instruction_that_initiates_a_linefill"/>
      <tcf:enumItem number="0x56" name="PLD_instruction_that_did_not_initiate_a_linefill_because_of_a_resource_shortage"/>
      <tcf:enumItem number="0x57" name="Non_cacheable_access_on_AXI_master_bus"/>
      <tcf:enumItem number="0x58" name="Instruction_cache_access"/>
      <tcf:enumItem number="0x59" name="Store_buffer_operation_has_detected_that_two_slots_have_data_in_same_cache_line_but_with_different_attributes"/>
      <tcf:enumItem number="0x5A" name="Dual_issue_case_A_branch"/>
      <tcf:enumItem number="0x5B" name="Dual_issue_case_B1_B2_F2_load_store_F2D"/>
      <tcf:enumItem number="0x5C" name="Dual_issue_other"/>
      <tcf:enumItem number="0x5D" name="Double_precision_floating_point_arithmetic_or_conversion_instruction_executed"/>
      <tcf:enumItem number="0x60" name="Data_cache_data_RAM_fatal_ECC_error"/>
      <tcf:enumItem number="0x61" name="Data_cache_tag_dirty_RAM_fatal_ECC_error"/>
      <tcf:enumItem number="0x62" name="Processor_livelock_because_of_hard_errors_or_exception_at_exception_vector"/>
      <tcf:enumItem number="0x63" name="Unused"/>
      <tcf:enumItem number="0x64" name="ATCM_parity_or_multi_bit_ECC_error"/>
      <tcf:enumItem number="0x65" name="B0TCM_parity_or_multi_bit_ECC_error"/>
      <tcf:enumItem number="0x66" name="B1TCM_parity_or_multi_bit_ECC_error"/>
      <tcf:enumItem number="0x67" name="ATCM_single_bit_ECC_error"/>
      <tcf:enumItem number="0x68" name="B0TCM_single_bit_ECC_error"/>
      <tcf:enumItem number="0x69" name="B1TCM_single_bit_ECC_error"/>
      <tcf:enumItem number="0x6A" name="TCM_correctable_ECC_error_reported_by_load_store_unit"/>
      <tcf:enumItem number="0x6B" name="TCM_correctable_ECC_error_reported_by_prefetch_unit"/>
      <tcf:enumItem number="0x6C" name="TCM_parity_or_fatal_ECC_error_reported_by_AXI_slave_interface"/>
      <tcf:enumItem number="0x6D" name="TCM_correctable_ECC_error_reported_by_AXI_slave_interface"/>
      <tcf:enumItem number="0xFF" name="Cycle_count"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_xTCM_SIZE" xml:base="Registers/CP15/Cortex-R8_Enums.xml">
      <tcf:enumItem number="0x00" name="_0KB"/>
      <tcf:enumItem number="0x03" name="_4KB"/>
      <tcf:enumItem number="0x04" name="_8KB"/>
      <tcf:enumItem number="0x05" name="_16KB"/>
      <tcf:enumItem number="0x06" name="_32KB"/>
      <tcf:enumItem number="0x07" name="_64KB"/>
      <tcf:enumItem number="0x08" name="_128KB"/>
      <tcf:enumItem number="0x09" name="_256KB"/>
      <tcf:enumItem number="0x0A" name="_512KB"/>
      <tcf:enumItem number="0x0B" name="_1MB"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_CLEARED_SET" values="Cleared=0,Set=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_DISABLED_ENABLED" values="Disabled=0,Enabled=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_ENABLED_DISABLED" values="Enabled=0,Disabled=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_NOT_SUPPORTED_SUPPORTED" values="Not_supported=0,Supported=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_FORMAT" values="ARMv6=0,ARMv7=4" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_FALSE_TRUE" values="False=0,True=1" xml:base="Registers/CP15/Cortex-R8_Enums.xml"/>

  </cr:register_list>
  <cr:register_list name="VFP">

    <register_group xmlns="http://www.arm.com/core_reg" name="Single" xml:base="Registers/VFP/VFPv3.xml">
      <gui_name language="en">Single Precision</gui_name>
      <description language="en">VFP Register Bank and Control Registers</description>
      <register name="S0" size="4" access="RW" format="Float">
        <gui_name language="en">S0</gui_name>
        <description language="en">S0</description>
      </register>
      <register name="S1" size="4" access="RW" format="Float">
        <gui_name language="en">S1</gui_name>
        <description language="en">S1</description>
      </register>
      <register name="S2" size="4" access="RW" format="Float">
        <gui_name language="en">S2</gui_name>
        <description language="en">S2</description>
      </register>
      <register name="S3" size="4" access="RW" format="Float">
        <gui_name language="en">S3</gui_name>
        <description language="en">S3</description>
      </register>
      <register name="S4" size="4" access="RW" format="Float">
        <gui_name language="en">S4</gui_name>
        <description language="en">S4</description>
      </register>
      <register name="S5" size="4" access="RW" format="Float">
        <gui_name language="en">S5</gui_name>
        <description language="en">S5</description>
      </register>
      <register name="S6" size="4" access="RW" format="Float">
        <gui_name language="en">S6</gui_name>
        <description language="en">S6</description>
      </register>
      <register name="S7" size="4" access="RW" format="Float">
        <gui_name language="en">S7</gui_name>
        <description language="en">S7</description>
      </register>
      <register name="S8" size="4" access="RW" format="Float">
        <gui_name language="en">S8</gui_name>
        <description language="en">S8</description>
      </register>
      <register name="S9" size="4" access="RW" format="Float">
        <gui_name language="en">S9</gui_name>
        <description language="en">S9</description>
      </register>
      <register name="S10" size="4" access="RW" format="Float">
        <gui_name language="en">S10</gui_name>
        <description language="en">S10</description>
      </register>
      <register name="S11" size="4" access="RW" format="Float">
        <gui_name language="en">S11</gui_name>
        <description language="en">S11</description>
      </register>
      <register name="S12" size="4" access="RW" format="Float">
        <gui_name language="en">S12</gui_name>
        <description language="en">S12</description>
      </register>
      <register name="S13" size="4" access="RW" format="Float">
        <gui_name language="en">S13</gui_name>
        <description language="en">S13</description>
      </register>
      <register name="S14" size="4" access="RW" format="Float">
        <gui_name language="en">S14</gui_name>
        <description language="en">S14</description>
      </register>
      <register name="S15" size="4" access="RW" format="Float">
        <gui_name language="en">S15</gui_name>
        <description language="en">S15</description>
      </register>
      <register name="S16" size="4" access="RW" format="Float">
        <gui_name language="en">S16</gui_name>
        <description language="en">S16</description>
      </register>
      <register name="S17" size="4" access="RW" format="Float">
        <gui_name language="en">S17</gui_name>
        <description language="en">S17</description>
      </register>
      <register name="S18" size="4" access="RW" format="Float">
        <gui_name language="en">S18</gui_name>
        <description language="en">S18</description>
      </register>
      <register name="S19" size="4" access="RW" format="Float">
        <gui_name language="en">S19</gui_name>
        <description language="en">S19</description>
      </register>
      <register name="S20" size="4" access="RW" format="Float">
        <gui_name language="en">S20</gui_name>
        <description language="en">S20</description>
      </register>
      <register name="S21" size="4" access="RW" format="Float">
        <gui_name language="en">S21</gui_name>
        <description language="en">S21</description>
      </register>
      <register name="S22" size="4" access="RW" format="Float">
        <gui_name language="en">S22</gui_name>
        <description language="en">S22</description>
      </register>
      <register name="S23" size="4" access="RW" format="Float">
        <gui_name language="en">S23</gui_name>
        <description language="en">S23</description>
      </register>
      <register name="S24" size="4" access="RW" format="Float">
        <gui_name language="en">S24</gui_name>
        <description language="en">S24</description>
      </register>
      <register name="S25" size="4" access="RW" format="Float">
        <gui_name language="en">S25</gui_name>
        <description language="en">S25</description>
      </register>
      <register name="S26" size="4" access="RW" format="Float">
        <gui_name language="en">S26</gui_name>
        <description language="en">S26</description>
      </register>
      <register name="S27" size="4" access="RW" format="Float">
        <gui_name language="en">S27</gui_name>
        <description language="en">S27</description>
      </register>
      <register name="S28" size="4" access="RW" format="Float">
        <gui_name language="en">S28</gui_name>
        <description language="en">S28</description>
      </register>
      <register name="S29" size="4" access="RW" format="Float">
        <gui_name language="en">S29</gui_name>
        <description language="en">S29</description>
      </register>
      <register name="S30" size="4" access="RW" format="Float">
        <gui_name language="en">S30</gui_name>
        <description language="en">S30</description>
      </register>
      <register name="S31" size="4" access="RW" format="Float">
        <gui_name language="en">S31</gui_name>
        <description language="en">S31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Double" xml:base="Registers/VFP/VFPv3.xml">
      <gui_name language="en">Double Precision</gui_name>
      <description language="en">VFP Double Precision Register file</description>
      <register name="D0" size="8" access="RW" format="Float">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0</description>
      </register>
      <register name="D1" size="8" access="RW" format="Float">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1</description>
      </register>
      <register name="D2" size="8" access="RW" format="Float">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2</description>
      </register>
      <register name="D3" size="8" access="RW" format="Float">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3</description>
      </register>
      <register name="D4" size="8" access="RW" format="Float">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4</description>
      </register>
      <register name="D5" size="8" access="RW" format="Float">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5</description>
      </register>
      <register name="D6" size="8" access="RW" format="Float">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6</description>
      </register>
      <register name="D7" size="8" access="RW" format="Float">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7</description>
      </register>
      <register name="D8" size="8" access="RW" format="Float">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8</description>
      </register>
      <register name="D9" size="8" access="RW" format="Float">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9</description>
      </register>
      <register name="D10" size="8" access="RW" format="Float">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10</description>
      </register>
      <register name="D11" size="8" access="RW" format="Float">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11</description>
      </register>
      <register name="D12" size="8" access="RW" format="Float">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12</description>
      </register>
      <register name="D13" size="8" access="RW" format="Float">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13</description>
      </register>
      <register name="D14" size="8" access="RW" format="Float">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14</description>
      </register>
      <register name="D15" size="8" access="RW" format="Float">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15</description>
      </register>
      <register name="D16" size="8" access="RW" format="Float">
        <gui_name language="en">D16</gui_name>
        <description language="en">D16</description>
      </register>
      <register name="D17" size="8" access="RW" format="Float">
        <gui_name language="en">D17</gui_name>
        <description language="en">D17</description>
      </register>
      <register name="D18" size="8" access="RW" format="Float">
        <gui_name language="en">D18</gui_name>
        <description language="en">D18</description>
      </register>
      <register name="D19" size="8" access="RW" format="Float">
        <gui_name language="en">D19</gui_name>
        <description language="en">D19</description>
      </register>
      <register name="D20" size="8" access="RW" format="Float">
        <gui_name language="en">D20</gui_name>
        <description language="en">D20</description>
      </register>
      <register name="D21" size="8" access="RW" format="Float">
        <gui_name language="en">D21</gui_name>
        <description language="en">D21</description>
      </register>
      <register name="D22" size="8" access="RW" format="Float">
        <gui_name language="en">D22</gui_name>
        <description language="en">D22</description>
      </register>
      <register name="D23" size="8" access="RW" format="Float">
        <gui_name language="en">D23</gui_name>
        <description language="en">D23</description>
      </register>
      <register name="D24" size="8" access="RW" format="Float">
        <gui_name language="en">D24</gui_name>
        <description language="en">D24</description>
      </register>
      <register name="D25" size="8" access="RW" format="Float">
        <gui_name language="en">D25</gui_name>
        <description language="en">D25</description>
      </register>
      <register name="D26" size="8" access="RW" format="Float">
        <gui_name language="en">D26</gui_name>
        <description language="en">D26</description>
      </register>
      <register name="D27" size="8" access="RW" format="Float">
        <gui_name language="en">D27</gui_name>
        <description language="en">D27</description>
      </register>
      <register name="D28" size="8" access="RW" format="Float">
        <gui_name language="en">D28</gui_name>
        <description language="en">D28</description>
      </register>
      <register name="D29" size="8" access="RW" format="Float">
        <gui_name language="en">D29</gui_name>
        <description language="en">D29</description>
      </register>
      <register name="D30" size="8" access="RW" format="Float">
        <gui_name language="en">D30</gui_name>
        <description language="en">D30</description>
      </register>
      <register name="D31" size="8" access="RW" format="Float">
        <gui_name language="en">D31</gui_name>
        <description language="en">D31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/VFP/VFPv3.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">VFP Control Register</description>
      <register name="FPSID" size="4" access="RO">
        <gui_name language="en">FPSID</gui_name>
        <description language="en">Floating-Point System ID Register</description>
        <bitField conditional="false" enumerationId="E_IMPLEMENTOR" high_bit="31" low_bit="24" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FP_IMPLEMENTATION" high_bit="23" low_bit="23" name="SW">
          <gui_name language="en">HW</gui_name>
          <description language="en">VFP Implementation. Shows whether FP is implemented in Hardware and Software</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" high_bit="22" low_bit="16" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Shows the VFP Coprocessor architecture version</description>
          <definition>[22:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="8" name="Part_num">
          <gui_name language="en">Part_num</gui_name>
          <description language="en">Part Number</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Variant</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="FPSCR" size="4" access="RW">
        <gui_name language="en">FPSCR</gui_name>
        <description language="en">Floating-Point Status and Control Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Set if comparison produces a less than result</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Set if comparison produces an equal result</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="29" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Set if comparison produces an unordered result</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="27" name="QC">
          <gui_name language="en">DC</gui_name>
          <description language="en">Saturation cumulative flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default NaN mode enable bit:</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Flush-to-zero mode enable bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
          <gui_name language="en">R_MODE</gui_name>
          <description language="en">Rounding mode control field</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" high_bit="21" low_bit="20" name="Stride">
          <gui_name language="en">Stride</gui_name>
          <description language="en">The vector stride is the increment value used to select the registers involved in the next iteration of the short vector instruction</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="16" name="LEN">
          <gui_name language="en">LEN</gui_name>
          <description language="en">Controls the vector length for VFP instructions that operate on short vectors. The vector length is the number of iterations in a short vector instruction.</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="15" low_bit="15" name="IDE">
          <gui_name language="en">IDE</gui_name>
          <description language="en">Input Subnormal exception enable bit</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="12" low_bit="12" name="IXE">
          <gui_name language="en">IXE</gui_name>
          <description language="en">Inexact exception enable bit</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="11" low_bit="11" name="UFE">
          <gui_name language="en">UFE</gui_name>
          <description language="en">Underflow exception enable bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="10" low_bit="10" name="OFE">
          <gui_name language="en">OFE</gui_name>
          <description language="en">Overflow exception enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="9" low_bit="9" name="DZE">
          <gui_name language="en">DZE</gui_name>
          <description language="en">Division by Zero exception enable bit</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="8" low_bit="8" name="IOE">
          <gui_name language="en">IOE</gui_name>
          <description language="en">Invalid Operation exception enable bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Input Subnormal cumulative flag</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Inexact cumulative flag</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Underflow cumulative flag</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Overflow cumulative flag</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Division by Zero cumulative flag</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Invalid Operation cumulative flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register name="FPEXC" size="4" access="RW">
        <gui_name language="en">FPEXC</gui_name>
        <description language="en">Floating-Point Exception Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="30" low_bit="30" name="EN">
          <gui_name language="en">ENEN</gui_name>
          <description language="en">A global enable for the Advanced SIMD and Floating-point Extensions. Setting the EN bit to 1 enables the Advanced SIMD and VFP Extension.</description>
          <definition>[30]</definition>
        </bitField>
      </register>
      <register name="MVFR0" size="4" access="RO">
        <gui_name language="en">MVFR0</gui_name>
        <description language="en">Media and VFP Feature Register 0</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="Rounding_modes_support">
          <gui_name language="en">Rounding_modes_support</gui_name>
          <description language="en">All VFP rounding modes supported</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="Short_vectors_support">
          <gui_name language="en">Short_vectors_support</gui_name>
          <description language="en">Indicates support for short vectors.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="HW_square_root_support">
          <gui_name language="en">HW_square_root_support</gui_name>
          <description language="en">Indicates support for hardware square root</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="HW_Division_support">
          <gui_name language="en">HW_division_support</gui_name>
          <description language="en">Indicates support for hardware divide.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Indicates support for user traps.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="Double_precision_Support">
          <gui_name language="en">Double_precision_Support</gui_name>
          <description language="en">Indicates support for double precision VFP</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Single_precision_Support">
          <gui_name language="en">Single_precision_Support</gui_name>
          <description language="en">Indicates support for single precision VFP.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Media_reg_bank_support">
          <gui_name language="en">Media_reg_bank_support</gui_name>
          <description language="en">Indicates support for the media register bank.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="MVFR1" size="4" access="RO">
        <gui_name language="en">MVFR1</gui_name>
        <description language="en">Media and VFP Feature Register 1</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="A_SIMD_FMAC">
          <gui_name language="en">A_SIMD_FMAC</gui_name>
          <description language="en">Indicates whether any implemented Floating-point or Advanced SIMD Extension implements the fused multiply accumulate instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="FVP_HPFP">
          <gui_name language="en">FVP_HPFP</gui_name>
          <description language="en">Indicates whether the Floating-point Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="A_SIMD_HPFP">
          <gui_name language="en">SIMD_HPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="A_SIMD_SPFP">
          <gui_name language="en">A_SIMD_SPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements single-precision floating-point instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="A_SIMD_I">
          <gui_name language="en">A_SIMD_I</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements integer instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="A_SIMD_LS">
          <gui_name language="en">A_SIMD_LS</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements load/store instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en"/>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Full denormal arithmetic supported for VFP</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_IMPLEMENTOR" values="ARM=0x41" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FP_IMPLEMENTATION" values="Hardware_Implementation=0,Software_Implementation=1" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PART_NUM" values="VFP10=0x01,VFP9_S=0x10,VFP11=0x20" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VARIANT" values="ARM9_VFP=9,ARM10E_VFP=10,ARM11_VFP=11" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3" xml:base="Registers/VFP/VFPv3.xml"/>

  </cr:register_list>
</core_definition>
