// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _relu_array_array_ap_fixed_8u_relu_config4_s_HH_
#define _relu_array_array_ap_fixed_8u_relu_config4_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct relu_array_array_ap_fixed_8u_relu_config4_s : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<14> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<14> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<14> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<14> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<14> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<14> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<14> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<14> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<6> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<6> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<6> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<6> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<6> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<6> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<6> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<6> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;


    // Module declarations
    relu_array_array_ap_fixed_8u_relu_config4_s(sc_module_name name);
    SC_HAS_PROCESS(relu_array_array_ap_fixed_8u_relu_config4_s);

    ~relu_array_array_ap_fixed_8u_relu_config4_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln60_reg_1355;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln60_reg_1355_pp0_iter2_reg;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<14> > i_0_reg_148;
    sc_signal< sc_lv<1> > icmp_ln60_fu_159_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op29;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< sc_logic > io_acc_block_signal_op217;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln60_reg_1355_pp0_iter1_reg;
    sc_signal< sc_lv<14> > i_fu_165_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<14> > tmp_data_V_38_0_reg_1364;
    sc_signal< sc_lv<14> > tmp_data_V_38_1_reg_1370;
    sc_signal< sc_lv<14> > tmp_data_V_38_2_reg_1376;
    sc_signal< sc_lv<14> > tmp_data_V_38_3_reg_1382;
    sc_signal< sc_lv<14> > tmp_data_V_38_4_reg_1388;
    sc_signal< sc_lv<14> > tmp_data_V_38_5_reg_1394;
    sc_signal< sc_lv<14> > tmp_data_V_38_6_reg_1400;
    sc_signal< sc_lv<14> > tmp_data_V_38_7_reg_1406;
    sc_signal< sc_lv<6> > trunc_ln_reg_1412;
    sc_signal< sc_lv<1> > tmp_6_reg_1417;
    sc_signal< sc_lv<5> > trunc_ln415_8_reg_1423;
    sc_signal< sc_lv<1> > icmp_ln879_fu_241_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1428;
    sc_signal< sc_lv<1> > icmp_ln768_fu_247_p2;
    sc_signal< sc_lv<1> > icmp_ln768_reg_1433;
    sc_signal< sc_lv<6> > trunc_ln708_s_reg_1438;
    sc_signal< sc_lv<1> > tmp_10_reg_1443;
    sc_signal< sc_lv<5> > trunc_ln415_9_reg_1449;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_291_p2;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_1454;
    sc_signal< sc_lv<1> > icmp_ln768_1_fu_297_p2;
    sc_signal< sc_lv<1> > icmp_ln768_1_reg_1459;
    sc_signal< sc_lv<6> > trunc_ln708_11_reg_1464;
    sc_signal< sc_lv<1> > tmp_14_reg_1469;
    sc_signal< sc_lv<5> > trunc_ln415_s_reg_1475;
    sc_signal< sc_lv<1> > icmp_ln879_2_fu_341_p2;
    sc_signal< sc_lv<1> > icmp_ln879_2_reg_1480;
    sc_signal< sc_lv<1> > icmp_ln768_2_fu_347_p2;
    sc_signal< sc_lv<1> > icmp_ln768_2_reg_1485;
    sc_signal< sc_lv<6> > trunc_ln708_12_reg_1490;
    sc_signal< sc_lv<1> > tmp_18_reg_1495;
    sc_signal< sc_lv<5> > trunc_ln415_1_reg_1501;
    sc_signal< sc_lv<1> > icmp_ln879_3_fu_391_p2;
    sc_signal< sc_lv<1> > icmp_ln879_3_reg_1506;
    sc_signal< sc_lv<1> > icmp_ln768_3_fu_397_p2;
    sc_signal< sc_lv<1> > icmp_ln768_3_reg_1511;
    sc_signal< sc_lv<6> > trunc_ln708_13_reg_1516;
    sc_signal< sc_lv<1> > tmp_22_reg_1521;
    sc_signal< sc_lv<5> > trunc_ln415_2_reg_1527;
    sc_signal< sc_lv<1> > icmp_ln879_4_fu_441_p2;
    sc_signal< sc_lv<1> > icmp_ln879_4_reg_1532;
    sc_signal< sc_lv<1> > icmp_ln768_4_fu_447_p2;
    sc_signal< sc_lv<1> > icmp_ln768_4_reg_1537;
    sc_signal< sc_lv<6> > trunc_ln708_14_reg_1542;
    sc_signal< sc_lv<1> > tmp_26_reg_1547;
    sc_signal< sc_lv<5> > trunc_ln415_3_reg_1553;
    sc_signal< sc_lv<1> > icmp_ln879_5_fu_491_p2;
    sc_signal< sc_lv<1> > icmp_ln879_5_reg_1558;
    sc_signal< sc_lv<1> > icmp_ln768_5_fu_497_p2;
    sc_signal< sc_lv<1> > icmp_ln768_5_reg_1563;
    sc_signal< sc_lv<6> > trunc_ln708_15_reg_1568;
    sc_signal< sc_lv<1> > tmp_30_reg_1573;
    sc_signal< sc_lv<5> > trunc_ln415_4_reg_1579;
    sc_signal< sc_lv<1> > icmp_ln879_6_fu_541_p2;
    sc_signal< sc_lv<1> > icmp_ln879_6_reg_1584;
    sc_signal< sc_lv<1> > icmp_ln768_6_fu_547_p2;
    sc_signal< sc_lv<1> > icmp_ln768_6_reg_1589;
    sc_signal< sc_lv<6> > trunc_ln708_16_reg_1594;
    sc_signal< sc_lv<1> > tmp_34_reg_1599;
    sc_signal< sc_lv<5> > trunc_ln415_5_reg_1605;
    sc_signal< sc_lv<1> > icmp_ln879_7_fu_591_p2;
    sc_signal< sc_lv<1> > icmp_ln879_7_reg_1610;
    sc_signal< sc_lv<1> > icmp_ln768_7_fu_597_p2;
    sc_signal< sc_lv<1> > icmp_ln768_7_reg_1615;
    sc_signal< sc_lv<5> > tmp_data_0_V_fu_685_p3;
    sc_signal< sc_lv<5> > tmp_data_0_V_reg_1620;
    sc_signal< sc_lv<5> > tmp_data_1_V_fu_775_p3;
    sc_signal< sc_lv<5> > tmp_data_1_V_reg_1625;
    sc_signal< sc_lv<5> > tmp_data_2_V_fu_865_p3;
    sc_signal< sc_lv<5> > tmp_data_2_V_reg_1630;
    sc_signal< sc_lv<5> > tmp_data_3_V_fu_955_p3;
    sc_signal< sc_lv<5> > tmp_data_3_V_reg_1635;
    sc_signal< sc_lv<5> > tmp_data_4_V_fu_1045_p3;
    sc_signal< sc_lv<5> > tmp_data_4_V_reg_1640;
    sc_signal< sc_lv<5> > tmp_data_5_V_fu_1135_p3;
    sc_signal< sc_lv<5> > tmp_data_5_V_reg_1645;
    sc_signal< sc_lv<5> > tmp_data_6_V_fu_1225_p3;
    sc_signal< sc_lv<5> > tmp_data_6_V_reg_1650;
    sc_signal< sc_lv<5> > tmp_data_7_V_fu_1315_p3;
    sc_signal< sc_lv<5> > tmp_data_7_V_reg_1655;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<5> > p_Result_7_fu_231_p4;
    sc_signal< sc_lv<5> > p_Result_7_1_fu_281_p4;
    sc_signal< sc_lv<5> > p_Result_7_2_fu_331_p4;
    sc_signal< sc_lv<5> > p_Result_7_3_fu_381_p4;
    sc_signal< sc_lv<5> > p_Result_7_4_fu_431_p4;
    sc_signal< sc_lv<5> > p_Result_7_5_fu_481_p4;
    sc_signal< sc_lv<5> > p_Result_7_6_fu_531_p4;
    sc_signal< sc_lv<5> > p_Result_7_7_fu_581_p4;
    sc_signal< sc_lv<6> > zext_ln415_fu_615_p1;
    sc_signal< sc_lv<5> > zext_ln415_8_fu_618_p1;
    sc_signal< sc_lv<6> > add_ln415_fu_621_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_631_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_608_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_639_p2;
    sc_signal< sc_lv<1> > and_ln416_fu_645_p2;
    sc_signal< sc_lv<1> > select_ln777_fu_659_p3;
    sc_signal< sc_lv<1> > tmp_8_fu_651_p3;
    sc_signal< sc_lv<1> > xor_ln785_fu_665_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_671_p2;
    sc_signal< sc_lv<5> > add_ln416_fu_626_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_603_p2;
    sc_signal< sc_lv<5> > select_ln340_fu_677_p3;
    sc_signal< sc_lv<6> > zext_ln415_1_fu_705_p1;
    sc_signal< sc_lv<5> > zext_ln415_9_fu_708_p1;
    sc_signal< sc_lv<6> > add_ln415_1_fu_711_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_721_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_698_p3;
    sc_signal< sc_lv<1> > xor_ln416_1_fu_729_p2;
    sc_signal< sc_lv<1> > and_ln416_1_fu_735_p2;
    sc_signal< sc_lv<1> > select_ln777_1_fu_749_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_741_p3;
    sc_signal< sc_lv<1> > xor_ln785_1_fu_755_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_761_p2;
    sc_signal< sc_lv<5> > add_ln416_1_fu_716_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_693_p2;
    sc_signal< sc_lv<5> > select_ln340_1_fu_767_p3;
    sc_signal< sc_lv<6> > zext_ln415_2_fu_795_p1;
    sc_signal< sc_lv<5> > zext_ln415_10_fu_798_p1;
    sc_signal< sc_lv<6> > add_ln415_2_fu_801_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_811_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_788_p3;
    sc_signal< sc_lv<1> > xor_ln416_2_fu_819_p2;
    sc_signal< sc_lv<1> > and_ln416_2_fu_825_p2;
    sc_signal< sc_lv<1> > select_ln777_2_fu_839_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_831_p3;
    sc_signal< sc_lv<1> > xor_ln785_2_fu_845_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_851_p2;
    sc_signal< sc_lv<5> > add_ln416_2_fu_806_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_783_p2;
    sc_signal< sc_lv<5> > select_ln340_2_fu_857_p3;
    sc_signal< sc_lv<6> > zext_ln415_3_fu_885_p1;
    sc_signal< sc_lv<5> > zext_ln415_11_fu_888_p1;
    sc_signal< sc_lv<6> > add_ln415_3_fu_891_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_901_p3;
    sc_signal< sc_lv<1> > tmp_17_fu_878_p3;
    sc_signal< sc_lv<1> > xor_ln416_3_fu_909_p2;
    sc_signal< sc_lv<1> > and_ln416_3_fu_915_p2;
    sc_signal< sc_lv<1> > select_ln777_3_fu_929_p3;
    sc_signal< sc_lv<1> > tmp_20_fu_921_p3;
    sc_signal< sc_lv<1> > xor_ln785_3_fu_935_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_941_p2;
    sc_signal< sc_lv<5> > add_ln416_3_fu_896_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_873_p2;
    sc_signal< sc_lv<5> > select_ln340_3_fu_947_p3;
    sc_signal< sc_lv<6> > zext_ln415_4_fu_975_p1;
    sc_signal< sc_lv<5> > zext_ln415_12_fu_978_p1;
    sc_signal< sc_lv<6> > add_ln415_4_fu_981_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_991_p3;
    sc_signal< sc_lv<1> > tmp_21_fu_968_p3;
    sc_signal< sc_lv<1> > xor_ln416_4_fu_999_p2;
    sc_signal< sc_lv<1> > and_ln416_4_fu_1005_p2;
    sc_signal< sc_lv<1> > select_ln777_4_fu_1019_p3;
    sc_signal< sc_lv<1> > tmp_24_fu_1011_p3;
    sc_signal< sc_lv<1> > xor_ln785_4_fu_1025_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_1031_p2;
    sc_signal< sc_lv<5> > add_ln416_4_fu_986_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_963_p2;
    sc_signal< sc_lv<5> > select_ln340_4_fu_1037_p3;
    sc_signal< sc_lv<6> > zext_ln415_5_fu_1065_p1;
    sc_signal< sc_lv<5> > zext_ln415_13_fu_1068_p1;
    sc_signal< sc_lv<6> > add_ln415_5_fu_1071_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_1081_p3;
    sc_signal< sc_lv<1> > tmp_25_fu_1058_p3;
    sc_signal< sc_lv<1> > xor_ln416_5_fu_1089_p2;
    sc_signal< sc_lv<1> > and_ln416_5_fu_1095_p2;
    sc_signal< sc_lv<1> > select_ln777_5_fu_1109_p3;
    sc_signal< sc_lv<1> > tmp_28_fu_1101_p3;
    sc_signal< sc_lv<1> > xor_ln785_5_fu_1115_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_1121_p2;
    sc_signal< sc_lv<5> > add_ln416_5_fu_1076_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_1053_p2;
    sc_signal< sc_lv<5> > select_ln340_5_fu_1127_p3;
    sc_signal< sc_lv<6> > zext_ln415_6_fu_1155_p1;
    sc_signal< sc_lv<5> > zext_ln415_14_fu_1158_p1;
    sc_signal< sc_lv<6> > add_ln415_6_fu_1161_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_1171_p3;
    sc_signal< sc_lv<1> > tmp_29_fu_1148_p3;
    sc_signal< sc_lv<1> > xor_ln416_6_fu_1179_p2;
    sc_signal< sc_lv<1> > and_ln416_6_fu_1185_p2;
    sc_signal< sc_lv<1> > select_ln777_6_fu_1199_p3;
    sc_signal< sc_lv<1> > tmp_32_fu_1191_p3;
    sc_signal< sc_lv<1> > xor_ln785_6_fu_1205_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_1211_p2;
    sc_signal< sc_lv<5> > add_ln416_6_fu_1166_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_1143_p2;
    sc_signal< sc_lv<5> > select_ln340_6_fu_1217_p3;
    sc_signal< sc_lv<6> > zext_ln415_7_fu_1245_p1;
    sc_signal< sc_lv<5> > zext_ln415_15_fu_1248_p1;
    sc_signal< sc_lv<6> > add_ln415_7_fu_1251_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_1261_p3;
    sc_signal< sc_lv<1> > tmp_33_fu_1238_p3;
    sc_signal< sc_lv<1> > xor_ln416_7_fu_1269_p2;
    sc_signal< sc_lv<1> > and_ln416_7_fu_1275_p2;
    sc_signal< sc_lv<1> > select_ln777_7_fu_1289_p3;
    sc_signal< sc_lv<1> > tmp_36_fu_1281_p3;
    sc_signal< sc_lv<1> > xor_ln785_7_fu_1295_p2;
    sc_signal< sc_lv<1> > or_ln340_7_fu_1301_p2;
    sc_signal< sc_lv<5> > add_ln416_7_fu_1256_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_1233_p2;
    sc_signal< sc_lv<5> > select_ln340_7_fu_1307_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<14> ap_const_lv14_2000;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln415_1_fu_711_p2();
    void thread_add_ln415_2_fu_801_p2();
    void thread_add_ln415_3_fu_891_p2();
    void thread_add_ln415_4_fu_981_p2();
    void thread_add_ln415_5_fu_1071_p2();
    void thread_add_ln415_6_fu_1161_p2();
    void thread_add_ln415_7_fu_1251_p2();
    void thread_add_ln415_fu_621_p2();
    void thread_add_ln416_1_fu_716_p2();
    void thread_add_ln416_2_fu_806_p2();
    void thread_add_ln416_3_fu_896_p2();
    void thread_add_ln416_4_fu_986_p2();
    void thread_add_ln416_5_fu_1076_p2();
    void thread_add_ln416_6_fu_1166_p2();
    void thread_add_ln416_7_fu_1256_p2();
    void thread_add_ln416_fu_626_p2();
    void thread_and_ln416_1_fu_735_p2();
    void thread_and_ln416_2_fu_825_p2();
    void thread_and_ln416_3_fu_915_p2();
    void thread_and_ln416_4_fu_1005_p2();
    void thread_and_ln416_5_fu_1095_p2();
    void thread_and_ln416_6_fu_1185_p2();
    void thread_and_ln416_7_fu_1275_p2();
    void thread_and_ln416_fu_645_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_i_fu_165_p2();
    void thread_icmp_ln1494_1_fu_693_p2();
    void thread_icmp_ln1494_2_fu_783_p2();
    void thread_icmp_ln1494_3_fu_873_p2();
    void thread_icmp_ln1494_4_fu_963_p2();
    void thread_icmp_ln1494_5_fu_1053_p2();
    void thread_icmp_ln1494_6_fu_1143_p2();
    void thread_icmp_ln1494_7_fu_1233_p2();
    void thread_icmp_ln1494_fu_603_p2();
    void thread_icmp_ln60_fu_159_p2();
    void thread_icmp_ln768_1_fu_297_p2();
    void thread_icmp_ln768_2_fu_347_p2();
    void thread_icmp_ln768_3_fu_397_p2();
    void thread_icmp_ln768_4_fu_447_p2();
    void thread_icmp_ln768_5_fu_497_p2();
    void thread_icmp_ln768_6_fu_547_p2();
    void thread_icmp_ln768_7_fu_597_p2();
    void thread_icmp_ln768_fu_247_p2();
    void thread_icmp_ln879_1_fu_291_p2();
    void thread_icmp_ln879_2_fu_341_p2();
    void thread_icmp_ln879_3_fu_391_p2();
    void thread_icmp_ln879_4_fu_441_p2();
    void thread_icmp_ln879_5_fu_491_p2();
    void thread_icmp_ln879_6_fu_541_p2();
    void thread_icmp_ln879_7_fu_591_p2();
    void thread_icmp_ln879_fu_241_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op217();
    void thread_io_acc_block_signal_op29();
    void thread_or_ln340_1_fu_761_p2();
    void thread_or_ln340_2_fu_851_p2();
    void thread_or_ln340_3_fu_941_p2();
    void thread_or_ln340_4_fu_1031_p2();
    void thread_or_ln340_5_fu_1121_p2();
    void thread_or_ln340_6_fu_1211_p2();
    void thread_or_ln340_7_fu_1301_p2();
    void thread_or_ln340_fu_671_p2();
    void thread_p_Result_7_1_fu_281_p4();
    void thread_p_Result_7_2_fu_331_p4();
    void thread_p_Result_7_3_fu_381_p4();
    void thread_p_Result_7_4_fu_431_p4();
    void thread_p_Result_7_5_fu_481_p4();
    void thread_p_Result_7_6_fu_531_p4();
    void thread_p_Result_7_7_fu_581_p4();
    void thread_p_Result_7_fu_231_p4();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_select_ln340_1_fu_767_p3();
    void thread_select_ln340_2_fu_857_p3();
    void thread_select_ln340_3_fu_947_p3();
    void thread_select_ln340_4_fu_1037_p3();
    void thread_select_ln340_5_fu_1127_p3();
    void thread_select_ln340_6_fu_1217_p3();
    void thread_select_ln340_7_fu_1307_p3();
    void thread_select_ln340_fu_677_p3();
    void thread_select_ln777_1_fu_749_p3();
    void thread_select_ln777_2_fu_839_p3();
    void thread_select_ln777_3_fu_929_p3();
    void thread_select_ln777_4_fu_1019_p3();
    void thread_select_ln777_5_fu_1109_p3();
    void thread_select_ln777_6_fu_1199_p3();
    void thread_select_ln777_7_fu_1289_p3();
    void thread_select_ln777_fu_659_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_11_fu_721_p3();
    void thread_tmp_12_fu_741_p3();
    void thread_tmp_13_fu_788_p3();
    void thread_tmp_15_fu_811_p3();
    void thread_tmp_16_fu_831_p3();
    void thread_tmp_17_fu_878_p3();
    void thread_tmp_19_fu_901_p3();
    void thread_tmp_20_fu_921_p3();
    void thread_tmp_21_fu_968_p3();
    void thread_tmp_23_fu_991_p3();
    void thread_tmp_24_fu_1011_p3();
    void thread_tmp_25_fu_1058_p3();
    void thread_tmp_27_fu_1081_p3();
    void thread_tmp_28_fu_1101_p3();
    void thread_tmp_29_fu_1148_p3();
    void thread_tmp_31_fu_1171_p3();
    void thread_tmp_32_fu_1191_p3();
    void thread_tmp_33_fu_1238_p3();
    void thread_tmp_35_fu_1261_p3();
    void thread_tmp_36_fu_1281_p3();
    void thread_tmp_5_fu_608_p3();
    void thread_tmp_7_fu_631_p3();
    void thread_tmp_8_fu_651_p3();
    void thread_tmp_9_fu_698_p3();
    void thread_tmp_data_0_V_fu_685_p3();
    void thread_tmp_data_1_V_fu_775_p3();
    void thread_tmp_data_2_V_fu_865_p3();
    void thread_tmp_data_3_V_fu_955_p3();
    void thread_tmp_data_4_V_fu_1045_p3();
    void thread_tmp_data_5_V_fu_1135_p3();
    void thread_tmp_data_6_V_fu_1225_p3();
    void thread_tmp_data_7_V_fu_1315_p3();
    void thread_xor_ln416_1_fu_729_p2();
    void thread_xor_ln416_2_fu_819_p2();
    void thread_xor_ln416_3_fu_909_p2();
    void thread_xor_ln416_4_fu_999_p2();
    void thread_xor_ln416_5_fu_1089_p2();
    void thread_xor_ln416_6_fu_1179_p2();
    void thread_xor_ln416_7_fu_1269_p2();
    void thread_xor_ln416_fu_639_p2();
    void thread_xor_ln785_1_fu_755_p2();
    void thread_xor_ln785_2_fu_845_p2();
    void thread_xor_ln785_3_fu_935_p2();
    void thread_xor_ln785_4_fu_1025_p2();
    void thread_xor_ln785_5_fu_1115_p2();
    void thread_xor_ln785_6_fu_1205_p2();
    void thread_xor_ln785_7_fu_1295_p2();
    void thread_xor_ln785_fu_665_p2();
    void thread_zext_ln415_10_fu_798_p1();
    void thread_zext_ln415_11_fu_888_p1();
    void thread_zext_ln415_12_fu_978_p1();
    void thread_zext_ln415_13_fu_1068_p1();
    void thread_zext_ln415_14_fu_1158_p1();
    void thread_zext_ln415_15_fu_1248_p1();
    void thread_zext_ln415_1_fu_705_p1();
    void thread_zext_ln415_2_fu_795_p1();
    void thread_zext_ln415_3_fu_885_p1();
    void thread_zext_ln415_4_fu_975_p1();
    void thread_zext_ln415_5_fu_1065_p1();
    void thread_zext_ln415_6_fu_1155_p1();
    void thread_zext_ln415_7_fu_1245_p1();
    void thread_zext_ln415_8_fu_618_p1();
    void thread_zext_ln415_9_fu_708_p1();
    void thread_zext_ln415_fu_615_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
