
;; Function HAL_GPIO_Init (HAL_GPIO_Init, funcdef_no=329, decl_uid=7510, cgraph_uid=333, symbol_order=332)

      Creating newreg=278
Removing SCRATCH in insn #161 (nop 2)
rescanning insn with uid = 161.
      Creating newreg=279
Removing SCRATCH in insn #371 (nop 0)
rescanning insn with uid = 371.

********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=48, prev_offset=0)
Can't eliminate 103 to 102 (offset=40, prev_offset=0)
Can't eliminate 103 to 11 (offset=36, prev_offset=0)
Can eliminate 103 to 7 (offset=48, prev_offset=0)
Can eliminate 102 to 13 (offset=8, prev_offset=0)
Can't eliminate 102 to 11 (offset=-4, prev_offset=0)
Can eliminate 102 to 7 (offset=8, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 19:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 5:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=1
            0 Costly set: reject++
          alt=6,overall=1,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 167:  (0) *hk  (1) *mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 263:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Removing equiv init insn 199 (freq=97)
  199: r265:SI=0x48000400
      REG_EQUIV 0x48000400
deleting insn with uid = 199.
      Removing equiv init insn 210 (freq=97)
  210: r266:SI=0x48000800
      REG_EQUIV 0x48000800
deleting insn with uid = 210.
      Removing equiv init insn 221 (freq=97)
  221: r267:SI=0x48000c00
      REG_EQUIV 0x48000c00
deleting insn with uid = 221.
      Removing equiv init insn 232 (freq=97)
  232: r268:SI=0x48001000
      REG_EQUIV 0x48001000
deleting insn with uid = 232.
      Removing equiv init insn 243 (freq=97)
  243: r269:SI=0x48001400
      REG_EQUIV 0x48001400
deleting insn with uid = 243.
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 29:  (0) r  (1) I {*thumb2_movsi_vfp}
      Removing equiv init insn 190 (freq=97)
  190: r263:SI=0xf
      REG_EQUIV 0xf
deleting insn with uid = 190.
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 30:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 34:  (0) r  (1) r  (2) r {*andsi3_compare0}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 42:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 43:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 44:  (0) r  (1) rk  (2) rI {*arm_addsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 52:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Removing equiv init insn 61 (freq=182)
   61: r200:SI=[r276:SI+0xc]
      REG_EQUIV [r276:SI+0xc]
deleting insn with uid = 61.
Changing pseudo 200 in operand 1 of insn 62 on equiv [r276:SI+0xc]
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=24,losers=3,rld_nregs=3
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=16,losers=2,rld_nregs=2
	 Choosing alt 3 in insn 62:  (0) r  (1) r  (2) r {*arm_shiftsi3}
      Creating newreg=280 from oldreg=199, assigning class GENERAL_REGS to r280
      Creating newreg=281, assigning class GENERAL_REGS to r281
   62: r280:SI=r281:SI<<r272:SI
      REG_DEAD r200:SI
    Inserting insn reload before:
  493: r281:SI=[r276:SI+0xc]
    Inserting insn reload after:
  492: r199:SI=r280:SI

            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=608,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=616,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=617,losers=2,rld_nregs=1
            0 Non pseudo reload: reject++
            1 Super set class reg: reject-=3
          alt=7,overall=4,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            1 Super set class reg: reject-=3
            1 Costly loser: reject++
            alt=8,overall=5,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=10,overall=7,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            alt=13,overall=8,losers=1 -- refuse
	 Choosing alt 7 in insn 492:  (0) m  (1) l {*thumb2_movsi_vfp}
      Creating newreg=282 from oldreg=280, assigning class LO_REGS to r282
  492: r199:SI=r282:SI
    Inserting insn reload before:
  494: r282:SI=r280:SI

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
          alt=5,overall=4,losers=1,rld_nregs=1
            0 Super set class reg: reject-=3
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=6,overall=5,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=11,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
	 Choosing alt 5 in insn 493:  (0) l  (1) mi {*thumb2_movsi_vfp}
	 Reuse r281 for output r281:SI, change to class LO_REGS for r281
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 55:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
          alt=0,overall=19,losers=3,rld_nregs=3
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 56:  (0) r  (1) r  (2) r {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=6,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            alt=4,overall=12,losers=1 -- refuse
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=6,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            alt=4: Bad operand -- refuse
  Commutative operand exchange in insn 63
	 Choosing alt 1 in insn 63:  (0) l  (1) 0  (2) l {*iorsi3_insn}
      Creating newreg=283 from oldreg=199, assigning class LO_REGS to r283
   63: r158:SI=r157:SI|r283:SI
      REG_DEAD r199:SI
      REG_DEAD r157:SI
    Inserting insn reload before:
  495: r283:SI=r199:SI

            0 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=607,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=5,overall=2,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 495:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 66:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 57:  (0) r  (1) r {*arm_one_cmplsi2}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=1
            0 Costly set: reject++
          alt=6,overall=1,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 68:  (0) *hk  (1) *mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 72:  (0) =r  (1) r  (2) r {andsi_notsi_si}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) =r  (1) r  (2) n  (3) n {extzv_t2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) =l  (1) 0  (2) l {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 78:  (0) r  (1) r  (2) r {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 81:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) l  (1) Py {*arm_cmpsi_insn}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 92:  (0) r  (1) r  (2) r {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 93:  (0) =l  (1) l {*arm_one_cmplsi2}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 98:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 99:  (0) r  (1) r  (2) r {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) =l  (1) l {*arm_one_cmplsi2}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 105:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
          alt=1,overall=8,losers=1,rld_nregs=2
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 108:  (0) r  (1) r  (2) r {*arm_andsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 111:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 112:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 113:  (0) r  (1) r  (2) r {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 116:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 118:  (0) l  (1) Py {*arm_cmpsi_insn}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 413:  (0) r  (1) r  (2) r {*arm_shiftsi3}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 414:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 124:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=1
	 Choosing alt 1 in insn 126:  (0) r  (1) rk  (3) r  (4) M {*add_shiftsi}
      Creating newreg=284 from oldreg=191, assigning class GENERAL_REGS to r284
  126: r284:SI=r211:SI<<0x2+r275:SI
      REG_DEAD r211:SI
    Inserting insn reload after:
  496: r191:SI=r284:SI

            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=608,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=616,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=617,losers=2,rld_nregs=1
            0 Non pseudo reload: reject++
            1 Super set class reg: reject-=3
          alt=7,overall=4,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            1 Super set class reg: reject-=3
            1 Costly loser: reject++
            alt=8,overall=5,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=10,overall=7,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            alt=13,overall=8,losers=1 -- refuse
	 Choosing alt 7 in insn 496:  (0) m  (1) l {*thumb2_movsi_vfp}
      Creating newreg=285 from oldreg=284, assigning class LO_REGS to r285
  496: r191:SI=r285:SI
    Inserting insn reload before:
  497: r285:SI=r284:SI

          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 130:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non input pseudo reload: reject++
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=22,losers=3,rld_nregs=3
            0 Non input pseudo reload: reject++
          alt=1,overall=13,losers=2,rld_nregs=2
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 131:  (0) r  (1) r  (2) M {*arm_shiftsi3}
      Creating newreg=286 from oldreg=191, assigning class CORE_REGS to address r286
	   Change to class GENERAL_REGS for r286
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=6,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=11,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=17,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=11,losers=1 -- refuse
	 Choosing alt 5 in insn 127:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Creating newreg=287 from oldreg=165, assigning class LO_REGS to r287
  127: r287:SI=[r286:SI+0x20]
    Inserting insn reload before:
  498: r286:SI=r191:SI
    Inserting insn reload after:
  499: r165:SI=r287:SI

            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=608,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=616,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=617,losers=2,rld_nregs=1
            0 Non pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=7,overall=2,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 499:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=607,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=5,overall=5,losers=1,rld_nregs=1
            0 Super set class reg: reject-=3
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            alt=6,overall=6,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            alt=10,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
	 Choosing alt 5 in insn 498:  (0) l  (1) mi {*thumb2_movsi_vfp}
	 Reuse r286 for output r286:SI, change to class LO_REGS for r286
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 138:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 139:  (0) r  (1) r  (2) r {*arm_shiftsi3}
Changing pseudo 263 in operand 1 of insn 133 on equiv 0xf
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=24,losers=3,rld_nregs=3
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 133:  (0) r  (1) r  (2) r {*arm_shiftsi3}
      Creating newreg=288, assigning class GENERAL_REGS to r288
  133: r214:SI=r288:SI<<r128:SI
      REG_DEAD r128:SI
      REG_EQUAL 0xf<<r128:SI
    Inserting insn reload before:
  500: r288:SI=0xf

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=1,overall=1,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 500:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 135:  (0) =r  (1) r  (2) r {andsi_notsi_si}
      Creating newreg=289 from oldreg=165, assigning class GENERAL_REGS to r289
  135: r166:SI=~r214:SI&r289:SI
      REG_DEAD r214:SI
      REG_DEAD r165:SI
    Inserting insn reload before:
  501: r289:SI=r165:SI

            0 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=607,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=5,overall=5,losers=1,rld_nregs=1
            0 Super set class reg: reject-=3
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            alt=6,overall=6,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            alt=10,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
	 Choosing alt 5 in insn 501:  (0) l  (1) mi {*thumb2_movsi_vfp}
	 Reuse r289 for output r289:SI, change to class LO_REGS for r289
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 140:  (0) r  (1) r  (2) r {*iorsi3_insn}
      Creating newreg=290 from oldreg=191, assigning class CORE_REGS to address r290
	   Change to class GENERAL_REGS for r290
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 143:  (0) m  (1) l {*thumb2_movsi_vfp}
  143: [r290:SI+0x20]=r167:SI
      REG_DEAD r191:SI
      REG_DEAD r167:SI
    Inserting insn reload before:
  502: r290:SI=r191:SI

            0 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=607,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=5,overall=5,losers=1,rld_nregs=1
            0 Super set class reg: reject-=3
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            alt=6,overall=6,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            alt=10,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
	 Choosing alt 5 in insn 502:  (0) l  (1) mi {*thumb2_movsi_vfp}
	 Reuse r290 for output r290:SI, change to class LO_REGS for r290
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 147:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 150
	 Choosing alt 1 in insn 150:  (0) l  (1) 0  (2) l {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 154:  (0) l  (1) 0  (2) l {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 157:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) r  (1) I  (2) =X {*andsi3_compare0_scratch}
      Change to class NO_REGS for r278
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 168:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 169:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 171:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 174:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 175:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 176:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 178:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=17,losers=2,rld_nregs=2
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 182:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 476:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 477:  (0) r  (1) rk  (2) rI {*arm_addsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 188:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 189:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 185:  (0) l  (1) mi {*thumb2_movsi_vfp}
Changing pseudo 263 in operand 1 of insn 191 on equiv 0xf
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 191:  (0) r  (1) r  (2) r {*arm_shiftsi3}
      Creating newreg=291, assigning class GENERAL_REGS to r291
  191: r228:SI=r291:SI<<r141:SI
      REG_EQUAL 0xf<<r141:SI
    Inserting insn reload before:
  503: r291:SI=0xf

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=1,overall=1,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 503:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 193:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 196:  (0) r  (1) I {*arm_cmpsi_insn}
Changing pseudo 265 in operand 1 of insn 200 on equiv 0x48000400
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 200:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=292, assigning class GENERAL_REGS to r292
  200: cc:CC=cmp(r275:SI,r292:SI)
      REG_EQUAL cmp(r275:SI,0x48000400)
    Inserting insn reload before:
  504: r292:SI=0x48000400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 504:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r292
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 204:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 205:  (0) l  (1) 0  (2) l {*iorsi3_insn}
Changing pseudo 266 in operand 1 of insn 211 on equiv 0x48000800
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 211:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=293, assigning class GENERAL_REGS to r293
  211: cc:CC=cmp(r275:SI,r293:SI)
      REG_EQUAL cmp(r275:SI,0x48000800)
    Inserting insn reload before:
  505: r293:SI=0x48000800

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 505:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r293
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 214:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 215:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 216:  (0) l  (1) 0  (2) l {*iorsi3_insn}
Changing pseudo 267 in operand 1 of insn 222 on equiv 0x48000c00
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 222:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=294, assigning class GENERAL_REGS to r294
  222: cc:CC=cmp(r275:SI,r294:SI)
      REG_EQUAL cmp(r275:SI,0x48000c00)
    Inserting insn reload before:
  506: r294:SI=0x48000c00

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 506:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r294
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 225:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 226:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 227:  (0) l  (1) 0  (2) l {*iorsi3_insn}
Changing pseudo 268 in operand 1 of insn 233 on equiv 0x48001000
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 233:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=295, assigning class GENERAL_REGS to r295
  233: cc:CC=cmp(r275:SI,r295:SI)
      REG_EQUAL cmp(r275:SI,0x48001000)
    Inserting insn reload before:
  507: r295:SI=0x48001000

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 507:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r295
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 236:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 237:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 238:  (0) l  (1) 0  (2) l {*iorsi3_insn}
Changing pseudo 269 in operand 1 of insn 244 on equiv 0x48001400
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 244:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=296, assigning class GENERAL_REGS to r296
  244: cc:CC=cmp(r275:SI,r296:SI)
      REG_EQUAL cmp(r275:SI,0x48001400)
    Inserting insn reload before:
  508: r296:SI=0x48001400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 508:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r296
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 247:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 248:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 249:  (0) l  (1) 0  (2) l {*iorsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 254:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 255:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 256:  (0) l  (1) 0  (2) l {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 261:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 264:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 267:  (0) r  (1) r {*arm_one_cmplsi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 271:  (0) r  (1) n  (2) n {*zeroextractsi_compare0_scratch}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
          alt=1,overall=8,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 274
	 Choosing alt 1 in insn 274:  (0) l  (1) 0  (2) l {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
          alt=1,overall=8,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 280:  (0) r  (1) r  (2) r {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 287:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 290:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 296:  (0) r  (1) n  (2) n {*zeroextractsi_compare0_scratch}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
          alt=1,overall=8,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 299
	 Choosing alt 1 in insn 299:  (0) l  (1) 0  (2) l {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
          alt=1,overall=8,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 305:  (0) r  (1) r  (2) r {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 312:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 315:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 321:  (0) r  (1) n  (2) n {*zeroextractsi_compare0_scratch}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
          alt=1,overall=8,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 324
	 Choosing alt 1 in insn 324:  (0) l  (1) 0  (2) l {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
          alt=1,overall=8,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 330:  (0) r  (1) r  (2) r {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 337:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 340:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 346:  (0) r  (1) n  (2) n {*zeroextractsi_compare0_scratch}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 349
	 Choosing alt 1 in insn 349:  (0) l  (1) 0  (2) l {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 355:  (0) r  (1) r  (2) r {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 362:  (0) m  (1) l {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 366:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=13,losers=2 -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=7,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 369:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            0 Scratch win: reject+=2
            alt=0: Bad operand -- refuse
            0 Scratch win: reject+=2
          alt=1,overall=2,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 371:  (0) r  (1) r  (2) r {*shiftsi3_compare0_scratch}
      Change to class GENERAL_REGS for r279
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4 5 6
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
    Use smallest class of LO_REGS and GENERAL_REGS
      Creating newreg=297 from oldreg=199, assigning class LO_REGS to inheritance r297
    Original reg change 199->297 (bb6):
  492: r297:SI=r282:SI
    Add original<-inheritance after:
  509: r199:SI=r297:SI

    Inheritance reuse change 199->297 (bb6):
  495: r283:SI=r297:SI
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   509: r199:SI=r297:SI
deleting insn with uid = 509.
EBB 7 8
EBB 9
EBB 10 11
EBB 12
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
    Use smallest class of LO_REGS and GENERAL_REGS
      Creating newreg=298 from oldreg=165, assigning class LO_REGS to inheritance r298
    Original reg change 165->298 (bb12):
  499: r298:SI=r287:SI
    Add original<-inheritance after:
  510: r165:SI=r298:SI

    Inheritance reuse change 165->298 (bb12):
  128: debug temp => r298:SI
    Inheritance reuse change 165->298 (bb12):
  501: r289:SI=r298:SI
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
    Use smallest class of LO_REGS and GENERAL_REGS
      Creating newreg=299 from oldreg=191, assigning class LO_REGS to inheritance r299
    Original reg change 191->299 (bb12):
  498: r286:SI=r299:SI
    Add inheritance<-original before:
  511: r299:SI=r191:SI

    Inheritance reuse change 191->299 (bb12):
  502: r290:SI=r299:SI
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
    Use smallest class of LO_REGS and GENERAL_REGS
      Creating newreg=300 from oldreg=191, assigning class LO_REGS to inheritance r300
    Original reg change 191->300 (bb12):
  496: r300:SI=r285:SI
    Add original<-inheritance after:
  512: r191:SI=r300:SI

    Inheritance reuse change 191->300 (bb12):
  511: r299:SI=r300:SI
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   510: r165:SI=r298:SI
deleting insn with uid = 510.
	    Removing dead insn:
   512: r191:SI=r300:SI
deleting insn with uid = 512.
EBB 13 14 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26 27
EBB 28
EBB 29 30
EBB 31
EBB 32 33
EBB 34
EBB 35 36
EBB 37
EBB 38
EBB 39
EBB 40

********** Pseudo live ranges #1: **********

  BB 40
  BB 39
   Insn 372: point = 0, n_alt = -1
   Insn 371: point = 0, n_alt = 1
   Insn 369: point = 1, n_alt = 4
   Insn 366: point = 2, n_alt = 2
  BB 38
   Insn 362: point = 4, n_alt = 7
  BB 36
   Insn 474: point = 6, n_alt = -1
   Insn 349: point = 6, n_alt = 1
  BB 37
   Insn 355: point = 9, n_alt = 3
  BB 35
   Insn 347: point = 12, n_alt = -1
   Insn 346: point = 12, n_alt = 0
   Insn 340: point = 13, n_alt = 5
   Insn 337: point = 14, n_alt = 7
  BB 33
   Insn 472: point = 16, n_alt = -1
   Insn 324: point = 16, n_alt = 1
  BB 34
   Insn 330: point = 19, n_alt = 3
  BB 32
   Insn 322: point = 22, n_alt = -1
   Insn 321: point = 22, n_alt = 0
   Insn 315: point = 22, n_alt = 5
   Insn 312: point = 23, n_alt = 7
  BB 30
   Insn 470: point = 25, n_alt = -1
   Insn 299: point = 25, n_alt = 1
  BB 31
   Insn 305: point = 28, n_alt = 3
  BB 29
   Insn 297: point = 31, n_alt = -1
   Insn 296: point = 31, n_alt = 0
   Insn 290: point = 31, n_alt = 5
   Insn 287: point = 32, n_alt = 7
  BB 27
   Insn 468: point = 34, n_alt = -1
   Insn 274: point = 34, n_alt = 1
  BB 28
   Insn 280: point = 37, n_alt = 3
  BB 26
   Insn 272: point = 40, n_alt = -1
   Insn 271: point = 40, n_alt = 0
   Insn 267: point = 40, n_alt = 1
   Insn 264: point = 41, n_alt = 5
   Insn 261: point = 42, n_alt = 7
  BB 24
   Insn 466: point = 44, n_alt = -1
   Insn 249: point = 44, n_alt = 1
   Insn 248: point = 46, n_alt = 3
   Insn 247: point = 48, n_alt = 1
  BB 25
   Insn 256: point = 50, n_alt = 1
   Insn 255: point = 52, n_alt = 3
   Insn 254: point = 54, n_alt = 1
  BB 23
   Insn 245: point = 56, n_alt = -1
   Insn 244: point = 56, n_alt = 1
   Insn 508: point = 57, n_alt = 5
  BB 18
   Insn 460: point = 59, n_alt = -1
   Insn 216: point = 59, n_alt = 1
   Insn 215: point = 61, n_alt = 3
   Insn 214: point = 63, n_alt = 1
  BB 16
   Insn 458: point = 65, n_alt = -1
   Insn 205: point = 65, n_alt = 1
   Insn 204: point = 67, n_alt = 3
  BB 20
   Insn 462: point = 70, n_alt = -1
   Insn 227: point = 70, n_alt = 1
   Insn 226: point = 72, n_alt = 3
   Insn 225: point = 74, n_alt = 1
  BB 22
   Insn 464: point = 76, n_alt = -1
   Insn 238: point = 76, n_alt = 1
   Insn 237: point = 78, n_alt = 3
   Insn 236: point = 80, n_alt = 1
  BB 21
   Insn 234: point = 82, n_alt = -1
   Insn 233: point = 82, n_alt = 1
   Insn 507: point = 83, n_alt = 5
  BB 19
   Insn 223: point = 85, n_alt = -1
   Insn 222: point = 85, n_alt = 1
   Insn 506: point = 86, n_alt = 5
  BB 17
   Insn 212: point = 88, n_alt = -1
   Insn 211: point = 88, n_alt = 1
   Insn 505: point = 89, n_alt = 5
  BB 15
   Insn 201: point = 91, n_alt = -1
   Insn 200: point = 91, n_alt = 1
   Insn 504: point = 92, n_alt = 5
  BB 14
   Insn 197: point = 94, n_alt = -1
   Insn 196: point = 94, n_alt = 3
   Insn 193: point = 94, n_alt = 0
   Insn 191: point = 96, n_alt = 3
   Insn 503: point = 98, n_alt = 1
   Insn 185: point = 99, n_alt = 5
   Insn 189: point = 100, n_alt = 1
   Insn 188: point = 102, n_alt = 0
   Insn 477: point = 103, n_alt = 4
   Insn 476: point = 104, n_alt = 4
   Insn 182: point = 106, n_alt = 2
   Insn 178: point = 107, n_alt = 5
   Insn 176: point = 108, n_alt = 7
   Insn 175: point = 109, n_alt = 0
   Insn 174: point = 111, n_alt = 5
   Insn 171: point = 112, n_alt = 7
   Insn 169: point = 113, n_alt = 0
   Insn 168: point = 115, n_alt = 5
  BB 13
   Insn 162: point = 117, n_alt = -1
   Insn 161: point = 117, n_alt = 0
   Insn 157: point = 118, n_alt = 7
   Insn 154: point = 119, n_alt = 1
   Insn 150: point = 121, n_alt = 1
   Insn 147: point = 123, n_alt = 5
  BB 11
   Insn 456: point = 125, n_alt = -1
   Insn 413: point = 125, n_alt = 3
  BB 8
   Insn 453: point = 128, n_alt = -1
   Insn 93: point = 128, n_alt = 0
   Insn 92: point = 129, n_alt = 3
  BB 12
   Insn 143: point = 132, n_alt = 7
   Insn 502: point = 133, n_alt = 5
	   Creating copy r290<-r299@151
   Insn 140: point = 135, n_alt = 3
   Insn 135: point = 137, n_alt = 0
   Insn 501: point = 139, n_alt = 5
	   Creating copy r289<-r298@151
   Insn 133: point = 141, n_alt = 3
   Insn 500: point = 143, n_alt = 1
   Insn 139: point = 144, n_alt = 3
   Insn 138: point = 146, n_alt = 5
   Insn 499: point = 147, n_alt = 7
	   Creating copy r287->r298@151
   Insn 127: point = 149, n_alt = 5
   Insn 498: point = 151, n_alt = 5
	   Creating copy r286<-r299@151
   Insn 511: point = 152, n_alt = -1
	   Creating copy r299<-r300@151
   Insn 131: point = 154, n_alt = 2
   Insn 130: point = 156, n_alt = 0
   Insn 496: point = 157, n_alt = 7
	   Creating copy r285->r300@151
   Insn 497: point = 159, n_alt = -2
	   Creating copy r284->r285@151
   Insn 126: point = 161, n_alt = 1
   Insn 124: point = 163, n_alt = 1
   Insn 414: point = 164, n_alt = 3
  BB 10
   Insn 119: point = 167, n_alt = -1
   Insn 118: point = 167, n_alt = 0
   Insn 116: point = 167, n_alt = 7
   Insn 113: point = 168, n_alt = 3
   Insn 112: point = 170, n_alt = 3
   Insn 111: point = 172, n_alt = 5
   Insn 108: point = 173, n_alt = 3
   Insn 105: point = 175, n_alt = 5
  BB 6
   Insn 451: point = 177, n_alt = -1
   Insn 81: point = 177, n_alt = 7
   Insn 78: point = 178, n_alt = 3
   Insn 77: point = 180, n_alt = 0
   Insn 76: point = 182, n_alt = 0
   Insn 72: point = 183, n_alt = 0
   Insn 68: point = 185, n_alt = 6
   Insn 57: point = 186, n_alt = 1
   Insn 66: point = 188, n_alt = 7
   Insn 63: point = 189, n_alt = 1
   Insn 495: point = 191, n_alt = 5
	   Creating copy r283<-r297@182
   Insn 58: point = 193, n_alt = 0
   Insn 56: point = 195, n_alt = 3
   Insn 55: point = 197, n_alt = 1
   Insn 492: point = 198, n_alt = 7
	   Creating copy r282->r297@182
   Insn 494: point = 200, n_alt = -2
	   Creating copy r280->r282@182
   Insn 62: point = 202, n_alt = 3
   Insn 493: point = 204, n_alt = 5
   Insn 52: point = 205, n_alt = 5
  BB 9
   Insn 100: point = 207, n_alt = 0
   Insn 99: point = 209, n_alt = 3
   Insn 98: point = 211, n_alt = 1
  BB 7
   Insn 89: point = 213, n_alt = -1
   Insn 88: point = 213, n_alt = 0
  BB 5
   Insn 48: point = 214, n_alt = -1
   Insn 47: point = 214, n_alt = 0
   Insn 44: point = 215, n_alt = 4
   Insn 43: point = 216, n_alt = 0
   Insn 42: point = 217, n_alt = 5
  BB 4
   Insn 35: point = 219, n_alt = -1
   Insn 34: point = 219, n_alt = 2
   Insn 30: point = 220, n_alt = 3
  BB 3
   Insn 490: point = 222, n_alt = -2
   Insn 489: point = 224, n_alt = -2
   Insn 488: point = 226, n_alt = -2
   Insn 487: point = 228, n_alt = -2
   Insn 486: point = 230, n_alt = -2
   Insn 29: point = 232, n_alt = 1
   Insn 263: point = 233, n_alt = 5
   Insn 167: point = 234, n_alt = 6
   Insn 6: point = 235, n_alt = -2
   Insn 5: point = 236, n_alt = 1
  r263 is added to live at bb3 start
  r265 is added to live at bb3 start
  r266 is added to live at bb3 start
  r267 is added to live at bb3 start
  r268 is added to live at bb3 start
  r269 is added to live at bb3 start
  BB 2
   Insn 21: point = 238, n_alt = 0
   Insn 2: point = 238, n_alt = -2
   Insn 19: point = 240, n_alt = 5
   Insn 448: point = 241, n_alt = -2
   Insn 3: point = 242, n_alt = -2
   Insn 449: point = 244, n_alt = -2
df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 76 (  1.9)
Global pseudo live data have been updated:

BB 2:
    killed: 2:

      100  190  193  194  270  271
    liveout: 2:

        7   13  102  103  190  193  194

BB 3:
    gen: 3:

      190  193  194
    killed: 3:

      154  178  195  262  264  272  273  274  275  276
    livein: 3:

      190  193  194
    liveout: 3:

        7   13  102  103  195  262  264  272  273  274  275
      276

BB 4:
    gen: 4:

      195  273  274
    killed: 4:

      100  113  155
    livein: 4:

      195  262  264  272  273  274  275  276
    liveout: 4:

        7   13  102  103  113  155  195  262  264  272  273
      274  275  276

BB 5:
    gen: 5:

      276
    killed: 5:

      100  114  115  196
    livein: 5:

      113  155  195  262  264  272  273  274  275  276
    liveout: 5:

        7   13  102  103  113  114  115  155  195  262  264
      272  273  274  275  276

BB 6:
    gen: 6:

      113  114  272  273  275  276
    killed: 6:

      156  157  158  159  160  161  181  197  198  203  204
      280  281  282  283  297
    livein: 6:

      113  114  115  155  195  262  264  272  273  274  275
      276
    liveout: 6:

        7   13  102  103  114  115  155  181  195  262  264
      272  273  274  275  276

BB 7:
    gen: 7:

      115
    killed: 7:

      100
    livein: 7:

      114  115  155  195  262  264  272  273  274  275  276
    liveout: 7:

        7   13  102  103  114  115  155  195  262  264  272
      273  274  275  276

BB 8:
    gen: 8:

      115  272
    killed: 8:

      181  261
    livein: 8:

      114  115  155  195  262  264  272  273  274  275  276
    liveout: 8:

        7   13  102  103  114  155  181  195  261  262  264
      272  273  274  275  276

BB 9:
    gen: 9:

      272
    killed: 9:

      181  207  208
    livein: 9:

      114  115  155  195  262  264  272  273  274  275  276
    liveout: 9:

        7   13  102  103  114  115  155  181  195  262  264
      272  273  274  275  276

BB 10:
    gen: 10:

      115  181  272  275  276
    killed: 10:

      100  162  163  164  209  210
    livein: 10:

      114  115  155  181  195  262  264  272  273  274  275
      276
    liveout: 10:

        7   13  102  103  114  115  155  181  195  262  264
      272  273  274  275  276

BB 11:
    gen: 11:

      115  272
    killed: 11:

      261
    livein: 11:

      114  115  155  181  195  262  264  272  273  274  275
      276
    liveout: 11:

        7   13  102  103  114  155  181  195  261  262  264
      272  273  274  275  276

BB 12:
    gen: 12:

      115  272  273  275  276
    killed: 12:

      128  166  167  211  213  214  217  218  261  284  285
      286  287  288  289  290  298  299  300
    livein: 12:

      114  115  155  181  195  262  264  272  273  274  275
      276
    liveout: 12:

        7   13  102  103  114  155  181  195  261  262  264
      272  273  274  275  276

BB 13:
    gen: 13:

      114  181  261  275
    killed: 13:

      100  168  169  170  278
    livein: 13:

      114  155  181  195  261  262  264  272  273  274  275
      276
    liveout: 13:

        7   13  102  103  114  155  195  262  264  272  273
      274  275  276

BB 14:
    gen: 14:

      262  273  275
    killed: 14:

      100  135  136  137  138  141  171  172  173  182  225
      227  228  291
    livein: 14:

      114  155  195  262  264  272  273  274  275  276
    liveout: 14:

        7   13  102  103  114  141  155  173  182  195  262
      264  272  273  274  275  276

BB 15:
    gen: 15:

      275
    killed: 15:

      100  292
    livein: 15:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 15:

        7   13  102  103  114  141  155  173  182  195  262
      264  272  273  274  275  276

BB 16:
    gen: 16:

      141  173  195
    killed: 16:

      173  232
    livein: 16:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 16:

        7   13  102  103  114  155  173  182  195  262  264
      272  273  274  275  276

BB 17:
    gen: 17:

      275
    killed: 17:

      100  293
    livein: 17:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 17:

        7   13  102  103  114  141  155  173  182  195  262
      264  272  273  274  275  276

BB 18:
    gen: 18:

      141  173
    killed: 18:

      173  235  236
    livein: 18:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 18:

        7   13  102  103  114  155  173  182  195  262  264
      272  273  274  275  276

BB 19:
    gen: 19:

      275
    killed: 19:

      100  294
    livein: 19:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 19:

        7   13  102  103  114  141  155  173  182  195  262
      264  272  273  274  275  276

BB 20:
    gen: 20:

      141  173
    killed: 20:

      173  238  239
    livein: 20:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 20:

        7   13  102  103  114  155  173  182  195  262  264
      272  273  274  275  276

BB 21:
    gen: 21:

      275
    killed: 21:

      100  295
    livein: 21:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 21:

        7   13  102  103  114  141  155  173  182  195  262
      264  272  273  274  275  276

BB 22:
    gen: 22:

      141  173
    killed: 22:

      173  241  242
    livein: 22:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 22:

        7   13  102  103  114  155  173  182  195  262  264
      272  273  274  275  276

BB 23:
    gen: 23:

      275
    killed: 23:

      100  296
    livein: 23:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 23:

        7   13  102  103  114  141  155  173  182  195  262
      264  272  273  274  275  276

BB 24:
    gen: 24:

      141  173
    killed: 24:

      173  244  245
    livein: 24:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 24:

        7   13  102  103  114  155  173  182  195  262  264
      272  273  274  275  276

BB 25:
    gen: 25:

      141  173
    killed: 25:

      173  246  247
    livein: 25:

      114  141  155  173  182  195  262  264  272  273  274
      275  276
    liveout: 25:

        7   13  102  103  114  155  173  182  195  262  264
      272  273  274  275  276

BB 26:
    gen: 26:

      114  155  173  182  264
    killed: 26:

      100  144  174
    livein: 26:

      114  155  173  182  195  262  264  272  273  274  275
      276
    liveout: 26:

        7   13  102  103  114  144  155  174  195  262  264
      272  273  274  275  276

BB 27:
    gen: 27:

      144  174
    killed: 27:

      150
    livein: 27:

      114  144  155  174  195  262  264  272  273  274  275
      276
    liveout: 27:

        7   13  102  103  114  144  150  155  195  262  264
      272  273  274  275  276

BB 28:
    gen: 28:

      155  174
    killed: 28:

      150
    livein: 28:

      114  144  155  174  195  262  264  272  273  274  275
      276
    liveout: 28:

        7   13  102  103  114  144  150  155  195  262  264
      272  273  274  275  276

BB 29:
    gen: 29:

      114  150  264
    killed: 29:

      100  175
    livein: 29:

      114  144  150  155  195  262  264  272  273  274  275
      276
    liveout: 29:

        7   13  102  103  114  144  155  175  195  262  264
      272  273  274  275  276

BB 30:
    gen: 30:

      144  175
    killed: 30:

      151
    livein: 30:

      114  144  155  175  195  262  264  272  273  274  275
      276
    liveout: 30:

        7   13  102  103  114  144  151  155  195  262  264
      272  273  274  275  276

BB 31:
    gen: 31:

      155  175
    killed: 31:

      151
    livein: 31:

      114  144  155  175  195  262  264  272  273  274  275
      276
    liveout: 31:

        7   13  102  103  114  144  151  155  195  262  264
      272  273  274  275  276

BB 32:
    gen: 32:

      114  151  264
    killed: 32:

      100  176
    livein: 32:

      114  144  151  155  195  262  264  272  273  274  275
      276
    liveout: 32:

        7   13  102  103  114  144  155  176  195  262  264
      272  273  274  275  276

BB 33:
    gen: 33:

      144  176
    killed: 33:

      152
    livein: 33:

      114  144  155  176  195  262  264  272  273  274  275
      276
    liveout: 33:

        7   13  102  103  114  144  152  155  195  262  264
      272  273  274  275  276

BB 34:
    gen: 34:

      155  176
    killed: 34:

      152
    livein: 34:

      114  144  155  176  195  262  264  272  273  274  275
      276
    liveout: 34:

        7   13  102  103  114  144  152  155  195  262  264
      272  273  274  275  276

BB 35:
    gen: 35:

      114  152  264
    killed: 35:

      100  177
    livein: 35:

      114  144  152  155  195  262  264  272  273  274  275
      276
    liveout: 35:

        7   13  102  103  144  155  177  195  262  264  272
      273  274  275  276

BB 36:
    gen: 36:

      144  177
    killed: 36:

      153
    livein: 36:

      144  177  195  262  264  272  273  274  275  276
    liveout: 36:

        7   13  102  103  153  195  262  264  272  273  274
      275  276

BB 37:
    gen: 37:

      155  177
    killed: 37:

      153
    livein: 37:

      155  177  195  262  264  272  273  274  275  276
    liveout: 37:

        7   13  102  103  153  195  262  264  272  273  274
      275  276

BB 38:
    gen: 38:

      153  264
    livein: 38:

      153  195  262  264  272  273  274  275  276
    liveout: 38:

        7   13  102  103  195  262  264  272  273  274  275
      276

BB 39:
    gen: 39:

      272  273  274
    killed: 39:

      100  272  273  279
    livein: 39:

      195  262  264  272  273  274  275  276
    liveout: 39:

        7   13  102  103  195  262  264  272  273  274  275
      276

BB 40:
    liveout: 40:

        7   13  102  103
 r113: [214..220] [184..206]
 r114: [12..217]
 r115: [165..216] [130..131] [126..127]
 r128: [142..154]
 r135: [114..115]
 r136: [112..113]
 r137: [110..111]
 r138: [108..109]
 r141: [79..100] [73..75] [68..69] [62..64] [53..58] [47..49]
 r144: [12..40] [7..8]
 r150: [37..37] [32..34]
 r151: [28..28] [23..25]
 r152: [19..19] [14..16]
 r153: [9..9] [4..6]
 r154: [231..236]
 r155: [10..219]
 r156: [194..205]
 r157: [190..193]
 r158: [188..189]
 r159: [184..185]
 r160: [179..183]
 r161: [177..178]
 r162: [174..175]
 r163: [169..173]
 r164: [167..168]
 r166: [136..137]
 r167: [132..135]
 r168: [122..123]
 r169: [120..121]
 r170: [118..119]
 r171: [107..107]
 r172: [95..99]
 r173: [42..94]
 r174: [38..41] [35..36]
 r175: [29..31] [26..27]
 r176: [20..22] [17..18]
 r177: [10..13] [7..8]
 r178: [229..235]
 r181: [207..207] [132..186] [122..128]
 r182: [42..104]
 r190: [227..240]
 r193: [225..238]
 r194: [223..242]
 r195: [0..232]
 r196: [214..215]
 r197: [187..195]
 r198: [196..197]
 r203: [181..182]
 r204: [179..180]
 r207: [208..209]
 r208: [210..211]
 r209: [169..170]
 r210: [171..172]
 r211: [162..163]
 r213: [155..156]
 r214: [138..141]
 r217: [136..144]
 r218: [145..146]
 r225: [105..106]
 r227: [101..102]
 r228: [95..96]
 r232: [66..67]
 r235: [60..61]
 r236: [62..63]
 r238: [71..72]
 r239: [73..74]
 r241: [77..78]
 r242: [79..80]
 r244: [45..46]
 r245: [47..48]
 r246: [51..52]
 r247: [53..54]
 r261: [132..164] [128..129] [120..125]
 r262: [0..234]
 r263: [0..237]
 r264: [0..233]
 r265: [0..237]
 r266: [0..237]
 r267: [0..237]
 r268: [0..237]
 r269: [0..237]
 r270: [239..241]
 r271: [243..244]
 r272: [0..230]
 r273: [0..228]
 r274: [0..226]
 r275: [0..224]
 r276: [0..222]
 r278: [117..117]
 r279: [0..0]
 r280: [201..202]
 r281: [203..204]
 r282: [199..200]
 r283: [190..191]
 r284: [160..161]
 r285: [158..159]
 r286: [150..151]
 r287: [148..149]
 r288: [142..143]
 r289: [138..139]
 r290: [132..133]
 r291: [97..98]
 r292: [91..92]
 r293: [88..89]
 r294: [85..86]
 r295: [82..83]
 r296: [56..57]
 r297: [192..198]
 r298: [140..147]
 r299: [134..152]
 r300: [153..157]
Compressing live ranges: from 245 to 174 - 71%
Ranges after the compression:
 r113: [158..159] [135..152]
 r114: [6..159]
 r115: [121..159] [91..92] [87..88]
 r128: [103..112]
 r135: [78..79]
 r136: [76..77]
 r137: [74..75]
 r138: [72..73]
 r141: [53..66] [49..50] [45..46] [41..42] [35..38] [31..32]
 r144: [6..28] [3..4]
 r150: [26..26] [22..23]
 r151: [19..19] [15..16]
 r152: [12..12] [8..9]
 r153: [5..5] [1..2]
 r154: [168..169]
 r155: [6..159]
 r156: [143..152]
 r157: [139..142]
 r158: [137..138]
 r159: [135..136]
 r160: [131..134]
 r161: [129..130]
 r162: [127..128]
 r163: [123..126]
 r164: [121..122]
 r166: [97..98]
 r167: [93..96]
 r168: [85..86]
 r169: [83..84]
 r170: [81..82]
 r171: [71..71]
 r172: [63..66]
 r173: [29..62]
 r174: [27..28] [24..25]
 r175: [20..21] [17..18]
 r176: [13..14] [10..11]
 r177: [6..7] [3..4]
 r178: [166..169]
 r181: [153..153] [93..136] [85..89]
 r182: [29..68]
 r190: [164..171]
 r193: [162..169]
 r194: [160..171]
 r195: [0..169]
 r196: [158..159]
 r197: [137..144]
 r198: [145..146]
 r203: [133..134]
 r204: [131..132]
 r207: [154..155]
 r208: [156..157]
 r209: [123..124]
 r210: [125..126]
 r211: [119..120]
 r213: [113..114]
 r214: [99..102]
 r217: [97..104]
 r218: [105..106]
 r225: [69..70]
 r227: [67..68]
 r228: [63..64]
 r232: [43..44]
 r235: [39..40]
 r236: [41..42]
 r238: [47..48]
 r239: [49..50]
 r241: [51..52]
 r242: [53..54]
 r244: [29..30]
 r245: [31..32]
 r246: [33..34]
 r247: [35..36]
 r261: [93..120] [89..90] [83..86]
 r262: [0..169]
 r263: [0..169]
 r264: [0..169]
 r265: [0..169]
 r266: [0..169]
 r267: [0..169]
 r268: [0..169]
 r269: [0..169]
 r270: [170..171]
 r271: [172..173]
 r272: [0..167]
 r273: [0..165]
 r274: [0..163]
 r275: [0..161]
 r276: [0..159]
 r278: [80..80]
 r279: [0..0]
 r280: [149..150]
 r281: [151..152]
 r282: [147..148]
 r283: [139..140]
 r284: [117..118]
 r285: [115..116]
 r286: [109..110]
 r287: [107..108]
 r288: [103..104]
 r289: [99..100]
 r290: [93..94]
 r291: [65..66]
 r292: [61..62]
 r293: [59..60]
 r294: [57..58]
 r295: [55..56]
 r296: [37..38]
 r297: [141..146]
 r298: [101..106]
 r299: [95..110]
 r300: [111..114]
Live info was changed -- recalculate it

********** Pseudo live ranges #2: **********

  BB 40
  BB 39
   Insn 372: point = 0, n_alt = -1
   Insn 371: point = 0, n_alt = 1
   Insn 369: point = 1, n_alt = 4
   Insn 366: point = 2, n_alt = 2
  BB 38
   Insn 362: point = 4, n_alt = 7
  BB 36
   Insn 474: point = 6, n_alt = -1
   Insn 349: point = 6, n_alt = 1
  BB 37
   Insn 355: point = 9, n_alt = 3
  BB 35
   Insn 347: point = 12, n_alt = -1
   Insn 346: point = 12, n_alt = 0
   Insn 340: point = 13, n_alt = 5
   Insn 337: point = 14, n_alt = 7
  BB 33
   Insn 472: point = 16, n_alt = -1
   Insn 324: point = 16, n_alt = 1
  BB 34
   Insn 330: point = 19, n_alt = 3
  BB 32
   Insn 322: point = 22, n_alt = -1
   Insn 321: point = 22, n_alt = 0
   Insn 315: point = 22, n_alt = 5
   Insn 312: point = 23, n_alt = 7
  BB 30
   Insn 470: point = 25, n_alt = -1
   Insn 299: point = 25, n_alt = 1
  BB 31
   Insn 305: point = 28, n_alt = 3
  BB 29
   Insn 297: point = 31, n_alt = -1
   Insn 296: point = 31, n_alt = 0
   Insn 290: point = 31, n_alt = 5
   Insn 287: point = 32, n_alt = 7
  BB 27
   Insn 468: point = 34, n_alt = -1
   Insn 274: point = 34, n_alt = 1
  BB 28
   Insn 280: point = 37, n_alt = 3
  BB 26
   Insn 272: point = 40, n_alt = -1
   Insn 271: point = 40, n_alt = 0
   Insn 267: point = 40, n_alt = 1
   Insn 264: point = 41, n_alt = 5
   Insn 261: point = 42, n_alt = 7
  BB 24
   Insn 466: point = 44, n_alt = -1
   Insn 249: point = 44, n_alt = 1
   Insn 248: point = 46, n_alt = 3
   Insn 247: point = 48, n_alt = 1
  BB 25
   Insn 256: point = 50, n_alt = 1
   Insn 255: point = 52, n_alt = 3
   Insn 254: point = 54, n_alt = 1
  BB 23
   Insn 245: point = 56, n_alt = -1
   Insn 244: point = 56, n_alt = 1
   Insn 508: point = 57, n_alt = 5
  BB 18
   Insn 460: point = 59, n_alt = -1
   Insn 216: point = 59, n_alt = 1
   Insn 215: point = 61, n_alt = 3
   Insn 214: point = 63, n_alt = 1
  BB 16
   Insn 458: point = 65, n_alt = -1
   Insn 205: point = 65, n_alt = 1
   Insn 204: point = 67, n_alt = 3
  BB 20
   Insn 462: point = 70, n_alt = -1
   Insn 227: point = 70, n_alt = 1
   Insn 226: point = 72, n_alt = 3
   Insn 225: point = 74, n_alt = 1
  BB 22
   Insn 464: point = 76, n_alt = -1
   Insn 238: point = 76, n_alt = 1
   Insn 237: point = 78, n_alt = 3
   Insn 236: point = 80, n_alt = 1
  BB 21
   Insn 234: point = 82, n_alt = -1
   Insn 233: point = 82, n_alt = 1
   Insn 507: point = 83, n_alt = 5
  BB 19
   Insn 223: point = 85, n_alt = -1
   Insn 222: point = 85, n_alt = 1
   Insn 506: point = 86, n_alt = 5
  BB 17
   Insn 212: point = 88, n_alt = -1
   Insn 211: point = 88, n_alt = 1
   Insn 505: point = 89, n_alt = 5
  BB 15
   Insn 201: point = 91, n_alt = -1
   Insn 200: point = 91, n_alt = 1
   Insn 504: point = 92, n_alt = 5
  BB 14
   Insn 197: point = 94, n_alt = -1
   Insn 196: point = 94, n_alt = 3
   Insn 193: point = 94, n_alt = 0
   Insn 191: point = 96, n_alt = 3
   Insn 503: point = 98, n_alt = 1
   Insn 185: point = 99, n_alt = 5
   Insn 189: point = 100, n_alt = 1
   Insn 188: point = 102, n_alt = 0
   Insn 477: point = 103, n_alt = 4
   Insn 476: point = 104, n_alt = 4
   Insn 182: point = 106, n_alt = 2
   Insn 178: point = 107, n_alt = 5
   Insn 176: point = 108, n_alt = 7
   Insn 175: point = 109, n_alt = 0
   Insn 174: point = 111, n_alt = 5
   Insn 171: point = 112, n_alt = 7
   Insn 169: point = 113, n_alt = 0
   Insn 168: point = 115, n_alt = 5
  BB 13
   Insn 162: point = 117, n_alt = -1
   Insn 161: point = 117, n_alt = 0
   Insn 157: point = 118, n_alt = 7
   Insn 154: point = 119, n_alt = 1
   Insn 150: point = 121, n_alt = 1
   Insn 147: point = 123, n_alt = 5
  BB 11
   Insn 456: point = 125, n_alt = -1
   Insn 413: point = 125, n_alt = 3
  BB 8
   Insn 453: point = 128, n_alt = -1
   Insn 93: point = 128, n_alt = 0
   Insn 92: point = 129, n_alt = 3
  BB 12
   Insn 143: point = 132, n_alt = 7
   Insn 502: point = 133, n_alt = 5
	   Creating copy r290<-r299@151
   Insn 140: point = 135, n_alt = 3
   Insn 135: point = 137, n_alt = 0
   Insn 501: point = 139, n_alt = 5
	   Creating copy r289<-r298@151
   Insn 133: point = 141, n_alt = 3
   Insn 500: point = 143, n_alt = 1
   Insn 139: point = 144, n_alt = 3
   Insn 138: point = 146, n_alt = 5
   Insn 499: point = 147, n_alt = 7
	   Creating copy r287->r298@151
   Insn 127: point = 149, n_alt = 5
   Insn 498: point = 151, n_alt = 5
	   Creating copy r286<-r299@151
   Insn 511: point = 152, n_alt = -1
	   Creating copy r299<-r300@151
   Insn 131: point = 154, n_alt = 2
   Insn 130: point = 156, n_alt = 0
   Insn 496: point = 157, n_alt = 7
	   Creating copy r285->r300@151
   Insn 497: point = 159, n_alt = -2
	   Creating copy r284->r285@151
   Insn 126: point = 161, n_alt = 1
   Insn 124: point = 163, n_alt = 1
   Insn 414: point = 164, n_alt = 3
  BB 10
   Insn 119: point = 167, n_alt = -1
   Insn 118: point = 167, n_alt = 0
   Insn 116: point = 167, n_alt = 7
   Insn 113: point = 168, n_alt = 3
   Insn 112: point = 170, n_alt = 3
   Insn 111: point = 172, n_alt = 5
   Insn 108: point = 173, n_alt = 3
   Insn 105: point = 175, n_alt = 5
  BB 6
   Insn 451: point = 177, n_alt = -1
   Insn 81: point = 177, n_alt = 7
   Insn 78: point = 178, n_alt = 3
   Insn 77: point = 180, n_alt = 0
   Insn 76: point = 182, n_alt = 0
   Insn 72: point = 183, n_alt = 0
   Insn 68: point = 185, n_alt = 6
   Insn 57: point = 186, n_alt = 1
   Insn 66: point = 188, n_alt = 7
   Insn 63: point = 189, n_alt = 1
   Insn 495: point = 191, n_alt = 5
	   Creating copy r283<-r297@182
   Insn 58: point = 193, n_alt = 0
   Insn 56: point = 195, n_alt = 3
   Insn 55: point = 197, n_alt = 1
   Insn 492: point = 198, n_alt = 7
	   Creating copy r282->r297@182
   Insn 494: point = 200, n_alt = -2
	   Creating copy r280->r282@182
   Insn 62: point = 202, n_alt = 3
   Insn 493: point = 204, n_alt = 5
   Insn 52: point = 205, n_alt = 5
  BB 9
   Insn 100: point = 207, n_alt = 0
   Insn 99: point = 209, n_alt = 3
   Insn 98: point = 211, n_alt = 1
  BB 7
   Insn 89: point = 213, n_alt = -1
   Insn 88: point = 213, n_alt = 0
  BB 5
   Insn 48: point = 214, n_alt = -1
   Insn 47: point = 214, n_alt = 0
   Insn 44: point = 215, n_alt = 4
   Insn 43: point = 216, n_alt = 0
   Insn 42: point = 217, n_alt = 5
  BB 4
   Insn 35: point = 219, n_alt = -1
   Insn 34: point = 219, n_alt = 2
   Insn 30: point = 220, n_alt = 3
  BB 3
   Insn 490: point = 222, n_alt = -2
   Insn 489: point = 224, n_alt = -2
   Insn 488: point = 226, n_alt = -2
   Insn 487: point = 228, n_alt = -2
   Insn 486: point = 230, n_alt = -2
   Insn 29: point = 232, n_alt = 1
   Insn 263: point = 233, n_alt = 5
   Insn 167: point = 234, n_alt = 6
   Insn 6: point = 235, n_alt = -2
   Insn 5: point = 236, n_alt = 1
  BB 2
   Insn 21: point = 238, n_alt = 0
   Insn 2: point = 238, n_alt = -2
   Insn 19: point = 240, n_alt = 5
   Insn 448: point = 241, n_alt = -2
   Insn 3: point = 242, n_alt = -2
   Insn 449: point = 244, n_alt = -2
 r113: [214..220] [184..206]
 r114: [12..217]
 r115: [165..216] [130..131] [126..127]
 r128: [142..154]
 r135: [114..115]
 r136: [112..113]
 r137: [110..111]
 r138: [108..109]
 r141: [79..100] [73..75] [68..69] [62..64] [53..58] [47..49]
 r144: [12..40] [7..8]
 r150: [37..37] [32..34]
 r151: [28..28] [23..25]
 r152: [19..19] [14..16]
 r153: [9..9] [4..6]
 r154: [231..236]
 r155: [10..219]
 r156: [194..205]
 r157: [190..193]
 r158: [188..189]
 r159: [184..185]
 r160: [179..183]
 r161: [177..178]
 r162: [174..175]
 r163: [169..173]
 r164: [167..168]
 r166: [136..137]
 r167: [132..135]
 r168: [122..123]
 r169: [120..121]
 r170: [118..119]
 r171: [107..107]
 r172: [95..99]
 r173: [42..94]
 r174: [38..41] [35..36]
 r175: [29..31] [26..27]
 r176: [20..22] [17..18]
 r177: [10..13] [7..8]
 r178: [229..235]
 r181: [207..207] [132..186] [122..128]
 r182: [42..104]
 r190: [227..240]
 r193: [225..238]
 r194: [223..242]
 r195: [0..232]
 r196: [214..215]
 r197: [187..195]
 r198: [196..197]
 r203: [181..182]
 r204: [179..180]
 r207: [208..209]
 r208: [210..211]
 r209: [169..170]
 r210: [171..172]
 r211: [162..163]
 r213: [155..156]
 r214: [138..141]
 r217: [136..144]
 r218: [145..146]
 r225: [105..106]
 r227: [101..102]
 r228: [95..96]
 r232: [66..67]
 r235: [60..61]
 r236: [62..63]
 r238: [71..72]
 r239: [73..74]
 r241: [77..78]
 r242: [79..80]
 r244: [45..46]
 r245: [47..48]
 r246: [51..52]
 r247: [53..54]
 r261: [132..164] [128..129] [120..125]
 r262: [0..234]
 r264: [0..233]
 r270: [239..241]
 r271: [243..244]
 r272: [0..230]
 r273: [0..228]
 r274: [0..226]
 r275: [0..224]
 r276: [0..222]
 r278: [117..117]
 r279: [0..0]
 r280: [201..202]
 r281: [203..204]
 r282: [199..200]
 r283: [190..191]
 r284: [160..161]
 r285: [158..159]
 r286: [150..151]
 r287: [148..149]
 r288: [142..143]
 r289: [138..139]
 r290: [132..133]
 r291: [97..98]
 r292: [91..92]
 r293: [88..89]
 r294: [85..86]
 r295: [82..83]
 r296: [56..57]
 r297: [192..198]
 r298: [140..147]
 r299: [134..152]
 r300: [153..157]
Compressing live ranges: from 245 to 174 - 71%
Ranges after the compression:
 r113: [158..159] [135..152]
 r114: [6..159]
 r115: [121..159] [91..92] [87..88]
 r128: [103..112]
 r135: [78..79]
 r136: [76..77]
 r137: [74..75]
 r138: [72..73]
 r141: [53..66] [49..50] [45..46] [41..42] [35..38] [31..32]
 r144: [6..28] [3..4]
 r150: [26..26] [22..23]
 r151: [19..19] [15..16]
 r152: [12..12] [8..9]
 r153: [5..5] [1..2]
 r154: [168..169]
 r155: [6..159]
 r156: [143..152]
 r157: [139..142]
 r158: [137..138]
 r159: [135..136]
 r160: [131..134]
 r161: [129..130]
 r162: [127..128]
 r163: [123..126]
 r164: [121..122]
 r166: [97..98]
 r167: [93..96]
 r168: [85..86]
 r169: [83..84]
 r170: [81..82]
 r171: [71..71]
 r172: [63..66]
 r173: [29..62]
 r174: [27..28] [24..25]
 r175: [20..21] [17..18]
 r176: [13..14] [10..11]
 r177: [6..7] [3..4]
 r178: [166..169]
 r181: [153..153] [93..136] [85..89]
 r182: [29..68]
 r190: [164..171]
 r193: [162..169]
 r194: [160..171]
 r195: [0..169]
 r196: [158..159]
 r197: [137..144]
 r198: [145..146]
 r203: [133..134]
 r204: [131..132]
 r207: [154..155]
 r208: [156..157]
 r209: [123..124]
 r210: [125..126]
 r211: [119..120]
 r213: [113..114]
 r214: [99..102]
 r217: [97..104]
 r218: [105..106]
 r225: [69..70]
 r227: [67..68]
 r228: [63..64]
 r232: [43..44]
 r235: [39..40]
 r236: [41..42]
 r238: [47..48]
 r239: [49..50]
 r241: [51..52]
 r242: [53..54]
 r244: [29..30]
 r245: [31..32]
 r246: [33..34]
 r247: [35..36]
 r261: [93..120] [89..90] [83..86]
 r262: [0..169]
 r264: [0..169]
 r270: [170..171]
 r271: [172..173]
 r272: [0..167]
 r273: [0..165]
 r274: [0..163]
 r275: [0..161]
 r276: [0..159]
 r278: [80..80]
 r279: [0..0]
 r280: [149..150]
 r281: [151..152]
 r282: [147..148]
 r283: [139..140]
 r284: [117..118]
 r285: [115..116]
 r286: [109..110]
 r287: [107..108]
 r288: [103..104]
 r289: [99..100]
 r290: [93..94]
 r291: [65..66]
 r292: [61..62]
 r293: [59..60]
 r294: [57..58]
 r295: [55..56]
 r296: [37..38]
 r297: [141..146]
 r298: [101..106]
 r299: [95..110]
 r300: [111..114]

********** Assignment #1: **********

	 Assigning to 299 (cl=LO_REGS, orig=191, freq=453, tfirst=285, tfreq=453)...
	 Assigning to 300 (cl=LO_REGS, orig=191, freq=302, tfirst=285, tfreq=453)...
	   Assign 5 to inheritance r300 (freq=302)
	Hard reg 5 is preferable by r285 with profit 151
	Hard reg 5 is preferable by r284 with profit 75
	Hard reg 5 is preferable by r299 with profit 151
	Hard reg 5 is preferable by r286 with profit 75
	Hard reg 5 is preferable by r290 with profit 75
	 Assigning to 285 (cl=LO_REGS, orig=191, freq=302, tfirst=285, tfreq=453)...
	   Assign 5 to reload r285 (freq=302)
	Hard reg 5 is preferable by r284 with profit 226
	 Assigning to 286 (cl=LO_REGS, orig=191, freq=302, tfirst=285, tfreq=453)...
	   Assign 5 to reload r286 (freq=302)
	Hard reg 5 is preferable by r299 with profit 302
	Hard reg 5 is preferable by r290 with profit 150
	 Assigning to 290 (cl=LO_REGS, orig=191, freq=302, tfirst=285, tfreq=453)...
	 Trying 3: spill 273(freq=3695) assign 299(cost=-453) assign 281(cost=-364) assign 297(cost=-364) assign 282(cost=-364) assign 283(cost=-364) assign 292(cost=-310) assign 293(cost=-218) assign 294(cost=-152) assign 295(cost=-106) assign 296(cost=-74)	 Now best 3(cost=624, bad_spills=0, insn_pseudos=0)

	 Trying 2: spill 261(freq=1040) assign 299(cost=-453)	 Now best 2(cost=285, bad_spills=0, insn_pseudos=0)

	 Trying 1: spill 181(freq=1182) assign 299(cost=-453)
	 Trying 0: spill 275(freq=3104) assign 299(cost=-453) assign 281(cost=-364) assign 297(cost=-364) assign 282(cost=-364) assign 283(cost=-364) assign 292(cost=-310) assign 293(cost=-218) assign 294(cost=-152) assign 295(cost=-106) assign 296(cost=-74)	 Now best 0(cost=33, bad_spills=0, insn_pseudos=0)

	 Trying 4: spill 274(freq=1877) assign 299(cost=-453) assign 281(cost=-364) assign 297(cost=-364) assign 282(cost=-364) assign 283(cost=-364) assign 292(cost=-310) assign 293(cost=-218) assign 294(cost=-152) assign 295(cost=-106) assign 296(cost=-74)	 Now best 4(cost=-1194, bad_spills=0, insn_pseudos=0)

	 Trying 5: spill 167(freq=302)
	 Trying 6: spill 264(freq=1873) assign 299(cost=-453) assign 281(cost=-364) assign 297(cost=-364) assign 282(cost=-364) assign 283(cost=-364) assign 292(cost=-310) assign 293(cost=-218) assign 294(cost=-152) assign 295(cost=-106) assign 296(cost=-74)	 Now best 6(cost=-1295, bad_spills=0, insn_pseudos=0)

	 Trying 7: spill 114(freq=2405) assign 299(cost=-453) assign 281(cost=-364) assign 297(cost=-364) assign 282(cost=-364) assign 283(cost=-364) assign 292(cost=-310) assign 293(cost=-218) assign 294(cost=-152) assign 295(cost=-106) assign 296(cost=-74)
      Spill r264(hr=6, freq=1873) for r290
	   Assign 6 to reload r290 (freq=302)
	Hard reg 5 is preferable by r299 with profit 302
	Hard reg 6 is preferable by r299 with profit 151
	 Assigning to 281 (cl=LO_REGS, orig=281, freq=364, tfirst=281, tfreq=364)...
	   Assign 6 to reload r281 (freq=364)
	 Assigning to 297 (cl=LO_REGS, orig=199, freq=364, tfirst=282, tfreq=364)...
	   Assign 6 to inheritance r297 (freq=364)
	Hard reg 6 is preferable by r282 with profit 182
	Hard reg 6 is preferable by r280 with profit 91
	Hard reg 6 is preferable by r283 with profit 182
	 Assigning to 282 (cl=LO_REGS, orig=199, freq=364, tfirst=282, tfreq=364)...
	   Assign 6 to reload r282 (freq=364)
	Hard reg 6 is preferable by r280 with profit 273
	 Assigning to 283 (cl=LO_REGS, orig=199, freq=364, tfirst=282, tfreq=364)...
	   Assign 6 to reload r283 (freq=364)
	 Assigning to 292 (cl=LO_REGS, orig=292, freq=310, tfirst=292, tfreq=310)...
	   Assign 6 to reload r292 (freq=310)
	 Assigning to 298 (cl=LO_REGS, orig=165, freq=302, tfirst=287, tfreq=302)...
	   Assign 6 to inheritance r298 (freq=302)
	Hard reg 6 is preferable by r287 with profit 151
	Hard reg 6 is preferable by r289 with profit 151
	 Assigning to 287 (cl=LO_REGS, orig=165, freq=302, tfirst=287, tfreq=302)...
	   Assign 6 to reload r287 (freq=302)
	 Assigning to 289 (cl=LO_REGS, orig=165, freq=302, tfirst=287, tfreq=302)...
	   Assign 6 to reload r289 (freq=302)
	 Assigning to 293 (cl=LO_REGS, orig=293, freq=218, tfirst=293, tfreq=218)...
	   Assign 6 to reload r293 (freq=218)
	 Assigning to 294 (cl=LO_REGS, orig=294, freq=152, tfirst=294, tfreq=152)...
	   Assign 6 to reload r294 (freq=152)
	 Assigning to 295 (cl=LO_REGS, orig=295, freq=106, tfirst=295, tfreq=106)...
	   Assign 6 to reload r295 (freq=106)
	 Assigning to 296 (cl=LO_REGS, orig=296, freq=74, tfirst=296, tfreq=74)...
	   Assign 6 to reload r296 (freq=74)
	 Assigning to 279 (cl=GENERAL_REGS, orig=279, freq=890, tfirst=279, tfreq=890)...
	   Assign 2 to reload r279 (freq=890)
	 Assigning to 291 (cl=GENERAL_REGS, orig=291, freq=444, tfirst=291, tfreq=444)...
	   Assign 6 to reload r291 (freq=444)
	 Assigning to 280 (cl=GENERAL_REGS, orig=199, freq=364, tfirst=280, tfreq=364)...
	   Assign 6 to reload r280 (freq=364)
	 Assigning to 284 (cl=GENERAL_REGS, orig=191, freq=302, tfirst=284, tfreq=302)...
	   Assign 5 to reload r284 (freq=302)
	 Assigning to 288 (cl=GENERAL_REGS, orig=288, freq=302, tfirst=288, tfreq=302)...
	 Trying 3: spill 273(freq=3695)	 Now best 3(cost=3393, bad_spills=0, insn_pseudos=0)

	 Trying 2: spill 261(freq=1040)	 Now best 2(cost=738, bad_spills=0, insn_pseudos=0)

	 Trying 1: spill 181(freq=1182)
	 Trying 0: spill 275(freq=3104)
	 Trying 4: spill 274(freq=1877)
	 Trying 5: spill 217(freq=302)	 Now best 5(cost=302, bad_spills=0, insn_pseudos=0)

	 Trying 6: spill 298(freq=302)	 Now best 6(cost=151, bad_spills=0, insn_pseudos=0)

	 Trying 7: spill 114(freq=2405)
	 Trying 12: spill 272(freq=2199)
	 Trying 14: spill 128(freq=453)
	 Trying 8: spill 155(freq=1556)
	 Trying 9: spill 276(freq=1168)
	 Trying 10: spill 262(freq=763)
	 Trying 11: spill 195(freq=1033)
      Spill inheritance r298(hr=6, freq=302) for r288
	   Assign 6 to reload r288 (freq=302)
  Reassigning non-reload pseudos

********** Undoing inheritance #1: **********

Inherit 2 out of 4 (50.00%)
   Insn after restoring regs:
  502: r290:SI=r191:SI
      REG_DEAD r191:SI
   Insn after restoring regs:
  501: r289:SI=r165:SI
      REG_DEAD r165:SI
   Insn after restoring regs:
  128: debug temp => r165:SI
   Insn after restoring regs:
  499: r165:SI=r287:SI
      REG_DEAD r287:SI
    Change reload insn:
  498: r286:SI=r300:SI
   Insn after restoring regs:
  511: r191:SI=r300:SI
      REG_DEAD r300:SI

********** Pseudo live ranges #3: **********

  BB 40
  BB 39
   Insn 372: point = 0, n_alt = -1
   Insn 371: point = 0, n_alt = 1
   Insn 369: point = 1, n_alt = 4
   Insn 366: point = 2, n_alt = 2
  BB 38
   Insn 362: point = 4, n_alt = -1
  BB 36
   Insn 474: point = 6, n_alt = -1
   Insn 349: point = 6, n_alt = 1
  BB 37
   Insn 355: point = 9, n_alt = 3
  BB 35
   Insn 347: point = 12, n_alt = -1
   Insn 346: point = 12, n_alt = 0
   Insn 340: point = 13, n_alt = -1
   Insn 337: point = 14, n_alt = -1
  BB 33
   Insn 472: point = 16, n_alt = -1
   Insn 324: point = 16, n_alt = 1
  BB 34
   Insn 330: point = 19, n_alt = 3
  BB 32
   Insn 322: point = 22, n_alt = -1
   Insn 321: point = 22, n_alt = 0
   Insn 315: point = 22, n_alt = -1
   Insn 312: point = 23, n_alt = -1
  BB 30
   Insn 470: point = 25, n_alt = -1
   Insn 299: point = 25, n_alt = 1
  BB 31
   Insn 305: point = 28, n_alt = 3
  BB 29
   Insn 297: point = 31, n_alt = -1
   Insn 296: point = 31, n_alt = 0
   Insn 290: point = 31, n_alt = -1
   Insn 287: point = 32, n_alt = -1
  BB 27
   Insn 468: point = 34, n_alt = -1
   Insn 274: point = 34, n_alt = 1
  BB 28
   Insn 280: point = 37, n_alt = 3
  BB 26
   Insn 272: point = 40, n_alt = -1
   Insn 271: point = 40, n_alt = 0
   Insn 267: point = 40, n_alt = 1
   Insn 264: point = 41, n_alt = -1
   Insn 261: point = 42, n_alt = 7
  BB 24
   Insn 466: point = 44, n_alt = -1
   Insn 249: point = 44, n_alt = 1
   Insn 248: point = 46, n_alt = 3
   Insn 247: point = 48, n_alt = 1
  BB 25
   Insn 256: point = 50, n_alt = 1
   Insn 255: point = 52, n_alt = 3
   Insn 254: point = 54, n_alt = 1
  BB 23
   Insn 245: point = 56, n_alt = -1
   Insn 244: point = 56, n_alt = 1
   Insn 508: point = 57, n_alt = 5
  BB 18
   Insn 460: point = 59, n_alt = -1
   Insn 216: point = 59, n_alt = 1
   Insn 215: point = 61, n_alt = 3
   Insn 214: point = 63, n_alt = 1
  BB 16
   Insn 458: point = 65, n_alt = -1
   Insn 205: point = 65, n_alt = 1
   Insn 204: point = 67, n_alt = 3
  BB 20
   Insn 462: point = 70, n_alt = -1
   Insn 227: point = 70, n_alt = 1
   Insn 226: point = 72, n_alt = 3
   Insn 225: point = 74, n_alt = 1
  BB 22
   Insn 464: point = 76, n_alt = -1
   Insn 238: point = 76, n_alt = 1
   Insn 237: point = 78, n_alt = 3
   Insn 236: point = 80, n_alt = 1
  BB 21
   Insn 234: point = 82, n_alt = -1
   Insn 233: point = 82, n_alt = 1
   Insn 507: point = 83, n_alt = 5
  BB 19
   Insn 223: point = 85, n_alt = -1
   Insn 222: point = 85, n_alt = 1
   Insn 506: point = 86, n_alt = 5
  BB 17
   Insn 212: point = 88, n_alt = -1
   Insn 211: point = 88, n_alt = 1
   Insn 505: point = 89, n_alt = 5
  BB 15
   Insn 201: point = 91, n_alt = -1
   Insn 200: point = 91, n_alt = 1
   Insn 504: point = 92, n_alt = 5
  BB 14
   Insn 197: point = 94, n_alt = -1
   Insn 196: point = 94, n_alt = 3
   Insn 193: point = 94, n_alt = 0
   Insn 191: point = 96, n_alt = 3
   Insn 503: point = 98, n_alt = 1
   Insn 185: point = 99, n_alt = 5
   Insn 189: point = 100, n_alt = 1
   Insn 188: point = 102, n_alt = 0
   Insn 477: point = 103, n_alt = 4
   Insn 476: point = 104, n_alt = 4
   Insn 182: point = 106, n_alt = 2
   Insn 178: point = 107, n_alt = 5
   Insn 176: point = 108, n_alt = 7
   Insn 175: point = 109, n_alt = 0
   Insn 174: point = 111, n_alt = 5
   Insn 171: point = 112, n_alt = 7
   Insn 169: point = 113, n_alt = 0
   Insn 168: point = 115, n_alt = 5
  BB 13
   Insn 162: point = 117, n_alt = -1
   Insn 161: point = 117, n_alt = 0
   Insn 157: point = 118, n_alt = 7
   Insn 154: point = 119, n_alt = 1
   Insn 150: point = 121, n_alt = 1
   Insn 147: point = 123, n_alt = 5
  BB 11
   Insn 456: point = 125, n_alt = -1
   Insn 413: point = 125, n_alt = 3
  BB 8
   Insn 453: point = 128, n_alt = -1
   Insn 93: point = 128, n_alt = 0
   Insn 92: point = 129, n_alt = 3
  BB 12
   Insn 143: point = 132, n_alt = 7
   Insn 502: point = 133, n_alt = 5
   Insn 140: point = 135, n_alt = 3
   Insn 135: point = 137, n_alt = 0
   Insn 501: point = 139, n_alt = -1
   Insn 133: point = 141, n_alt = 3
   Insn 500: point = 143, n_alt = 1
   Insn 139: point = 144, n_alt = 3
   Insn 138: point = 146, n_alt = 5
   Insn 499: point = 147, n_alt = -1
   Insn 127: point = 149, n_alt = 5
   Insn 498: point = 151, n_alt = -1
	   Creating copy r286<-r300@151
   Insn 511: point = 153, n_alt = -1
   Insn 131: point = 154, n_alt = 2
   Insn 130: point = 156, n_alt = 0
   Insn 496: point = 157, n_alt = -1
	   Creating copy r285->r300@151
   Insn 497: point = 159, n_alt = -2
	   Creating copy r284->r285@151
   Insn 126: point = 161, n_alt = 1
   Insn 124: point = 163, n_alt = 1
   Insn 414: point = 164, n_alt = 3
  BB 10
   Insn 119: point = 167, n_alt = -1
   Insn 118: point = 167, n_alt = 0
   Insn 116: point = 167, n_alt = 7
   Insn 113: point = 168, n_alt = 3
   Insn 112: point = 170, n_alt = 3
   Insn 111: point = 172, n_alt = 5
   Insn 108: point = 173, n_alt = 3
   Insn 105: point = 175, n_alt = 5
  BB 6
   Insn 451: point = 177, n_alt = -1
   Insn 81: point = 177, n_alt = 7
   Insn 78: point = 178, n_alt = 3
   Insn 77: point = 180, n_alt = 0
   Insn 76: point = 182, n_alt = 0
   Insn 72: point = 183, n_alt = 0
   Insn 68: point = 185, n_alt = 6
   Insn 57: point = 186, n_alt = 1
   Insn 66: point = 188, n_alt = 7
   Insn 63: point = 189, n_alt = 1
   Insn 495: point = 191, n_alt = -1
	   Creating copy r283<-r297@182
   Insn 58: point = 193, n_alt = 0
   Insn 56: point = 195, n_alt = 3
   Insn 55: point = 197, n_alt = 1
   Insn 492: point = 198, n_alt = -1
	   Creating copy r282->r297@182
   Insn 494: point = 200, n_alt = -2
	   Creating copy r280->r282@182
   Insn 62: point = 202, n_alt = 3
   Insn 493: point = 204, n_alt = 5
   Insn 52: point = 205, n_alt = 5
  BB 9
   Insn 100: point = 207, n_alt = 0
   Insn 99: point = 209, n_alt = 3
   Insn 98: point = 211, n_alt = 1
  BB 7
   Insn 89: point = 213, n_alt = -1
   Insn 88: point = 213, n_alt = 0
  BB 5
   Insn 48: point = 214, n_alt = -1
   Insn 47: point = 214, n_alt = 0
   Insn 44: point = 215, n_alt = 4
   Insn 43: point = 216, n_alt = 0
   Insn 42: point = 217, n_alt = 5
  BB 4
   Insn 35: point = 219, n_alt = -1
   Insn 34: point = 219, n_alt = 2
   Insn 30: point = 220, n_alt = 3
  BB 3
   Insn 490: point = 222, n_alt = -2
   Insn 489: point = 224, n_alt = -2
   Insn 488: point = 226, n_alt = -2
   Insn 487: point = 228, n_alt = -2
   Insn 486: point = 230, n_alt = -2
   Insn 29: point = 232, n_alt = 1
   Insn 263: point = 233, n_alt = -1
   Insn 167: point = 234, n_alt = 6
   Insn 6: point = 235, n_alt = -2
   Insn 5: point = 236, n_alt = 1
  BB 2
   Insn 21: point = 238, n_alt = 0
   Insn 2: point = 238, n_alt = -2
   Insn 19: point = 240, n_alt = 5
   Insn 448: point = 241, n_alt = -2
   Insn 3: point = 242, n_alt = -2
   Insn 449: point = 244, n_alt = -2
 r113: [214..220] [184..206]
 r114: [12..217]
 r115: [165..216] [130..131] [126..127]
 r128: [142..154]
 r135: [114..115]
 r136: [112..113]
 r137: [110..111]
 r138: [108..109]
 r141: [79..100] [73..75] [68..69] [62..64] [53..58] [47..49]
 r144: [12..40] [7..8]
 r150: [37..37] [32..34]
 r151: [28..28] [23..25]
 r152: [19..19] [14..16]
 r153: [9..9] [4..6]
 r154: [231..236]
 r155: [10..219]
 r156: [194..205]
 r157: [190..193]
 r158: [188..189]
 r159: [184..185]
 r160: [179..183]
 r161: [177..178]
 r162: [174..175]
 r163: [169..173]
 r164: [167..168]
 r165: [140..147]
 r166: [136..137]
 r167: [132..135]
 r168: [122..123]
 r169: [120..121]
 r170: [118..119]
 r171: [107..107]
 r172: [95..99]
 r173: [42..94]
 r174: [38..41] [35..36]
 r175: [29..31] [26..27]
 r176: [20..22] [17..18]
 r177: [10..13] [7..8]
 r178: [229..235]
 r181: [207..207] [132..186] [122..128]
 r182: [42..104]
 r190: [227..240]
 r191: [134..153]
 r193: [225..238]
 r194: [223..242]
 r195: [0..232]
 r196: [214..215]
 r197: [187..195]
 r198: [196..197]
 r203: [181..182]
 r204: [179..180]
 r207: [208..209]
 r208: [210..211]
 r209: [169..170]
 r210: [171..172]
 r211: [162..163]
 r213: [155..156]
 r214: [138..141]
 r217: [136..144]
 r218: [145..146]
 r225: [105..106]
 r227: [101..102]
 r228: [95..96]
 r232: [66..67]
 r235: [60..61]
 r236: [62..63]
 r238: [71..72]
 r239: [73..74]
 r241: [77..78]
 r242: [79..80]
 r244: [45..46]
 r245: [47..48]
 r246: [51..52]
 r247: [53..54]
 r261: [132..164] [128..129] [120..125]
 r262: [0..234]
 r264: [0..233]
 r270: [239..241]
 r271: [243..244]
 r272: [0..230]
 r273: [0..228]
 r274: [0..226]
 r275: [0..224]
 r276: [0..222]
 r278: [117..117]
 r279: [0..0]
 r280: [201..202]
 r281: [203..204]
 r282: [199..200]
 r283: [190..191]
 r284: [160..161]
 r285: [158..159]
 r286: [150..151]
 r287: [148..149]
 r288: [142..143]
 r289: [138..139]
 r290: [132..133]
 r291: [97..98]
 r292: [91..92]
 r293: [88..89]
 r294: [85..86]
 r295: [82..83]
 r296: [56..57]
 r297: [192..198]
 r300: [152..157]
Compressing live ranges: from 245 to 174 - 71%
Ranges after the compression:
 r113: [158..159] [135..152]
 r114: [6..159]
 r115: [121..159] [91..92] [87..88]
 r128: [103..112]
 r135: [78..79]
 r136: [76..77]
 r137: [74..75]
 r138: [72..73]
 r141: [53..66] [49..50] [45..46] [41..42] [35..38] [31..32]
 r144: [6..28] [3..4]
 r150: [26..26] [22..23]
 r151: [19..19] [15..16]
 r152: [12..12] [8..9]
 r153: [5..5] [1..2]
 r154: [168..169]
 r155: [6..159]
 r156: [143..152]
 r157: [139..142]
 r158: [137..138]
 r159: [135..136]
 r160: [131..134]
 r161: [129..130]
 r162: [127..128]
 r163: [123..126]
 r164: [121..122]
 r165: [101..106]
 r166: [97..98]
 r167: [93..96]
 r168: [85..86]
 r169: [83..84]
 r170: [81..82]
 r171: [71..71]
 r172: [63..66]
 r173: [29..62]
 r174: [27..28] [24..25]
 r175: [20..21] [17..18]
 r176: [13..14] [10..11]
 r177: [6..7] [3..4]
 r178: [166..169]
 r181: [153..153] [93..136] [85..89]
 r182: [29..68]
 r190: [164..171]
 r191: [95..112]
 r193: [162..169]
 r194: [160..171]
 r195: [0..169]
 r196: [158..159]
 r197: [137..144]
 r198: [145..146]
 r203: [133..134]
 r204: [131..132]
 r207: [154..155]
 r208: [156..157]
 r209: [123..124]
 r210: [125..126]
 r211: [119..120]
 r213: [113..114]
 r214: [99..102]
 r217: [97..104]
 r218: [105..106]
 r225: [69..70]
 r227: [67..68]
 r228: [63..64]
 r232: [43..44]
 r235: [39..40]
 r236: [41..42]
 r238: [47..48]
 r239: [49..50]
 r241: [51..52]
 r242: [53..54]
 r244: [29..30]
 r245: [31..32]
 r246: [33..34]
 r247: [35..36]
 r261: [93..120] [89..90] [83..86]
 r262: [0..169]
 r264: [0..169]
 r270: [170..171]
 r271: [172..173]
 r272: [0..167]
 r273: [0..165]
 r274: [0..163]
 r275: [0..161]
 r276: [0..159]
 r278: [80..80]
 r279: [0..0]
 r280: [149..150]
 r281: [151..152]
 r282: [147..148]
 r283: [139..140]
 r284: [117..118]
 r285: [115..116]
 r286: [109..110]
 r287: [107..108]
 r288: [103..104]
 r289: [99..100]
 r290: [93..94]
 r291: [65..66]
 r292: [61..62]
 r293: [59..60]
 r294: [57..58]
 r295: [55..56]
 r296: [37..38]
 r297: [141..146]
 r300: [111..114]

********** Pseudos coalescing #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=606,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 501:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=619,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=620,losers=2,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=7,overall=1,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 499:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 362 r264:SI -- no change
Changing pseudo 264 in address of insn 362 on equiv 0x40010400
      Creating newreg=301, assigning class CORE_REGS to address r301
	   Change to class GENERAL_REGS for r301
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 362:  (0) m  (1) l {*thumb2_movsi_vfp}
  362: [r301:SI]=r153:SI
      REG_DEAD r153:SI
    Inserting insn reload before:
  513: r301:SI=0x40010400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 513:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r301
Changing address in insn 340 r264:SI -- no change
Changing pseudo 264 in address of insn 340 on equiv 0x40010400
      Creating newreg=302, assigning class CORE_REGS to address r302
	   Change to class GENERAL_REGS for r302
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 340:  (0) l  (1) mi {*thumb2_movsi_vfp}
  340: r177:SI=[r302:SI]
    Inserting insn reload before:
  514: r302:SI=0x40010400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 514:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r302
Changing address in insn 337 r264:SI+0x4 -- no change
Changing pseudo 264 in address of insn 337 on equiv 0x40010400
      Creating newreg=303, assigning class CORE_REGS to address r303
	   Change to class GENERAL_REGS for r303
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 337:  (0) m  (1) l {*thumb2_movsi_vfp}
  337: [r303:SI+0x4]=r152:SI
      REG_DEAD r152:SI
    Inserting insn reload before:
  515: r303:SI=0x40010400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 515:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r303
Changing address in insn 315 r264:SI+0x4 -- no change
Changing pseudo 264 in address of insn 315 on equiv 0x40010400
      Creating newreg=304, assigning class CORE_REGS to address r304
	   Change to class GENERAL_REGS for r304
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 315:  (0) l  (1) mi {*thumb2_movsi_vfp}
  315: r176:SI=[r304:SI+0x4]
    Inserting insn reload before:
  516: r304:SI=0x40010400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 516:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r304
Changing address in insn 312 r264:SI+0xc -- no change
Changing pseudo 264 in address of insn 312 on equiv 0x40010400
      Creating newreg=305, assigning class CORE_REGS to address r305
	   Change to class GENERAL_REGS for r305
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 312:  (0) m  (1) l {*thumb2_movsi_vfp}
  312: [r305:SI+0xc]=r151:SI
      REG_DEAD r151:SI
    Inserting insn reload before:
  517: r305:SI=0x40010400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 517:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r305
Changing address in insn 290 r264:SI+0xc -- no change
Changing pseudo 264 in address of insn 290 on equiv 0x40010400
      Creating newreg=306, assigning class CORE_REGS to address r306
	   Change to class GENERAL_REGS for r306
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 290:  (0) l  (1) mi {*thumb2_movsi_vfp}
  290: r175:SI=[r306:SI+0xc]
    Inserting insn reload before:
  518: r306:SI=0x40010400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 518:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r306
Changing address in insn 287 r264:SI+0x8 -- no change
Changing pseudo 264 in address of insn 287 on equiv 0x40010400
      Creating newreg=307, assigning class CORE_REGS to address r307
	   Change to class GENERAL_REGS for r307
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 287:  (0) m  (1) l {*thumb2_movsi_vfp}
  287: [r307:SI+0x8]=r150:SI
      REG_DEAD r150:SI
    Inserting insn reload before:
  519: r307:SI=0x40010400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 519:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r307
Changing address in insn 264 r264:SI+0x8 -- no change
Changing pseudo 264 in address of insn 264 on equiv 0x40010400
      Creating newreg=308, assigning class CORE_REGS to address r308
	   Change to class GENERAL_REGS for r308
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 264:  (0) l  (1) mi {*thumb2_movsi_vfp}
  264: r174:SI=[r308:SI+0x8]
    Inserting insn reload before:
  520: r308:SI=0x40010400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 520:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r308
      Removing equiv init insn 263 (freq=97)
  263: r264:SI=0x40010400
      REG_EQUIV 0x40010400
deleting insn with uid = 263.
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=5,overall=619,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=620,losers=2,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=7,overall=1,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 511:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #2: **********

EBB 2 3
EBB 4 5 6
EBB 7 8
EBB 9
EBB 10 11
EBB 12
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
    Use smallest class of LO_REGS and GENERAL_REGS
      Creating newreg=309 from oldreg=165, assigning class LO_REGS to inheritance r309
    Original reg change 165->309 (bb12):
  499: r309:SI=r287:SI
      REG_DEAD r287:SI
    Add original<-inheritance after:
  521: r165:SI=r309:SI

    Inheritance reuse change 165->309 (bb12):
  128: debug temp => r309:SI
    Inheritance reuse change 165->309 (bb12):
  501: r289:SI=r309:SI
      REG_DEAD r309:SI
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
    Use smallest class of LO_REGS and GENERAL_REGS
      Creating newreg=310 from oldreg=191, assigning class LO_REGS to inheritance r310
    Original reg change 191->310 (bb12):
  511: r310:SI=r300:SI
    Add original<-inheritance after:
  522: r191:SI=r310:SI

    Inheritance reuse change 191->310 (bb12):
  502: r290:SI=r310:SI
      REG_DEAD r310:SI
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
   521: r165:SI=r309:SI
deleting insn with uid = 521.
	    Removing dead insn:
   522: r191:SI=r310:SI
deleting insn with uid = 522.
EBB 13 14 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26 27
EBB 28
EBB 29 30
    [[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[
      Creating newreg=311 from oldreg=307, assigning class LO_REGS to invariant inheritance r311
  519: r307:SI=0x40010400
    Add invariant inheritance<-original after:
  523: r311:SI=r307:SI

  518: r306:SI=0x40010400
    Changing reload<-inheritance after:
  524: r306:SI=r311:SI

deleting insn with uid = 518.
    Invariant inheritance reuse change 311 (bb29):
  518: NOTE_INSN_DELETED
	  ]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]
EBB 31
EBB 32 33
    [[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[
      Creating newreg=312 from oldreg=305, assigning class LO_REGS to invariant inheritance r312
  517: r305:SI=0x40010400
    Add invariant inheritance<-original after:
  525: r312:SI=r305:SI

  516: r304:SI=0x40010400
    Changing reload<-inheritance after:
  526: r304:SI=r312:SI

deleting insn with uid = 516.
    Invariant inheritance reuse change 312 (bb32):
  516: NOTE_INSN_DELETED
	  ]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]
EBB 34
EBB 35 36
    [[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[
      Creating newreg=313 from oldreg=303, assigning class LO_REGS to invariant inheritance r313
  515: r303:SI=0x40010400
    Add invariant inheritance<-original after:
  527: r313:SI=r303:SI

  514: r302:SI=0x40010400
    Changing reload<-inheritance after:
  528: r302:SI=r313:SI

deleting insn with uid = 514.
    Invariant inheritance reuse change 313 (bb35):
  514: NOTE_INSN_DELETED
	  ]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]
EBB 37
EBB 38
EBB 39
EBB 40

********** Pseudo live ranges #4: **********

  BB 40
  BB 39
   Insn 372: point = 0, n_alt = -1
   Insn 371: point = 0, n_alt = 1
   Insn 369: point = 1, n_alt = 4
   Insn 366: point = 2, n_alt = 2
  BB 38
   Insn 362: point = 4, n_alt = 7
   Insn 513: point = 5, n_alt = 5
  BB 36
   Insn 474: point = 7, n_alt = -1
   Insn 349: point = 7, n_alt = 1
  BB 37
   Insn 355: point = 10, n_alt = 3
  BB 35
   Insn 347: point = 13, n_alt = -1
   Insn 346: point = 13, n_alt = 0
   Insn 340: point = 14, n_alt = 5
   Insn 528: point = 16, n_alt = -1
	   Creating copy r302<-r313@222
   Insn 337: point = 18, n_alt = 7
   Insn 527: point = 19, n_alt = -1
	   Creating copy r303->r313@222
   Insn 515: point = 20, n_alt = 5
  BB 33
   Insn 472: point = 22, n_alt = -1
   Insn 324: point = 22, n_alt = 1
  BB 34
   Insn 330: point = 25, n_alt = 3
  BB 32
   Insn 322: point = 28, n_alt = -1
   Insn 321: point = 28, n_alt = 0
   Insn 315: point = 28, n_alt = 5
   Insn 526: point = 30, n_alt = -1
	   Creating copy r304<-r312@222
   Insn 312: point = 32, n_alt = 7
   Insn 525: point = 33, n_alt = -1
	   Creating copy r305->r312@222
   Insn 517: point = 34, n_alt = 5
  BB 30
   Insn 470: point = 36, n_alt = -1
   Insn 299: point = 36, n_alt = 1
  BB 31
   Insn 305: point = 39, n_alt = 3
  BB 29
   Insn 297: point = 42, n_alt = -1
   Insn 296: point = 42, n_alt = 0
   Insn 290: point = 42, n_alt = 5
   Insn 524: point = 44, n_alt = -1
	   Creating copy r306<-r311@222
   Insn 287: point = 46, n_alt = 7
   Insn 523: point = 47, n_alt = -1
	   Creating copy r307->r311@222
   Insn 519: point = 48, n_alt = 5
  BB 27
   Insn 468: point = 50, n_alt = -1
   Insn 274: point = 50, n_alt = 1
  BB 28
   Insn 280: point = 53, n_alt = 3
  BB 26
   Insn 272: point = 56, n_alt = -1
   Insn 271: point = 56, n_alt = 0
   Insn 267: point = 56, n_alt = 1
   Insn 264: point = 57, n_alt = 5
   Insn 520: point = 59, n_alt = 5
   Insn 261: point = 60, n_alt = 7
  BB 24
   Insn 466: point = 62, n_alt = -1
   Insn 249: point = 62, n_alt = 1
   Insn 248: point = 64, n_alt = 3
   Insn 247: point = 66, n_alt = 1
  BB 25
   Insn 256: point = 68, n_alt = 1
   Insn 255: point = 70, n_alt = 3
   Insn 254: point = 72, n_alt = 1
  BB 23
   Insn 245: point = 74, n_alt = -1
   Insn 244: point = 74, n_alt = 1
   Insn 508: point = 75, n_alt = 5
  BB 18
   Insn 460: point = 77, n_alt = -1
   Insn 216: point = 77, n_alt = 1
   Insn 215: point = 79, n_alt = 3
   Insn 214: point = 81, n_alt = 1
  BB 16
   Insn 458: point = 83, n_alt = -1
   Insn 205: point = 83, n_alt = 1
   Insn 204: point = 85, n_alt = 3
  BB 20
   Insn 462: point = 88, n_alt = -1
   Insn 227: point = 88, n_alt = 1
   Insn 226: point = 90, n_alt = 3
   Insn 225: point = 92, n_alt = 1
  BB 22
   Insn 464: point = 94, n_alt = -1
   Insn 238: point = 94, n_alt = 1
   Insn 237: point = 96, n_alt = 3
   Insn 236: point = 98, n_alt = 1
  BB 21
   Insn 234: point = 100, n_alt = -1
   Insn 233: point = 100, n_alt = 1
   Insn 507: point = 101, n_alt = 5
  BB 19
   Insn 223: point = 103, n_alt = -1
   Insn 222: point = 103, n_alt = 1
   Insn 506: point = 104, n_alt = 5
  BB 17
   Insn 212: point = 106, n_alt = -1
   Insn 211: point = 106, n_alt = 1
   Insn 505: point = 107, n_alt = 5
  BB 15
   Insn 201: point = 109, n_alt = -1
   Insn 200: point = 109, n_alt = 1
   Insn 504: point = 110, n_alt = 5
  BB 14
   Insn 197: point = 112, n_alt = -1
   Insn 196: point = 112, n_alt = 3
   Insn 193: point = 112, n_alt = 0
   Insn 191: point = 114, n_alt = 3
   Insn 503: point = 116, n_alt = 1
   Insn 185: point = 117, n_alt = 5
   Insn 189: point = 118, n_alt = 1
   Insn 188: point = 120, n_alt = 0
   Insn 477: point = 121, n_alt = 4
   Insn 476: point = 122, n_alt = 4
   Insn 182: point = 124, n_alt = 2
   Insn 178: point = 125, n_alt = 5
   Insn 176: point = 126, n_alt = 7
   Insn 175: point = 127, n_alt = 0
   Insn 174: point = 129, n_alt = 5
   Insn 171: point = 130, n_alt = 7
   Insn 169: point = 131, n_alt = 0
   Insn 168: point = 133, n_alt = 5
  BB 13
   Insn 162: point = 135, n_alt = -1
   Insn 161: point = 135, n_alt = 0
   Insn 157: point = 136, n_alt = 7
   Insn 154: point = 137, n_alt = 1
   Insn 150: point = 139, n_alt = 1
   Insn 147: point = 141, n_alt = 5
  BB 11
   Insn 456: point = 143, n_alt = -1
   Insn 413: point = 143, n_alt = 3
  BB 8
   Insn 453: point = 146, n_alt = -1
   Insn 93: point = 146, n_alt = 0
   Insn 92: point = 147, n_alt = 3
  BB 12
   Insn 143: point = 150, n_alt = 7
   Insn 502: point = 151, n_alt = 5
	   Creating copy r290<-r310@151
   Insn 140: point = 153, n_alt = 3
   Insn 135: point = 155, n_alt = 0
   Insn 501: point = 157, n_alt = 5
	   Creating copy r289<-r309@151
   Insn 133: point = 159, n_alt = 3
   Insn 500: point = 161, n_alt = 1
   Insn 139: point = 162, n_alt = 3
   Insn 138: point = 164, n_alt = 5
   Insn 499: point = 165, n_alt = 7
	   Creating copy r287->r309@151
   Insn 127: point = 167, n_alt = 5
   Insn 498: point = 169, n_alt = -2
	   Creating copy r286<-r300@151
   Insn 511: point = 171, n_alt = 7
	   Creating copy r300->r310@151
   Insn 131: point = 172, n_alt = 2
   Insn 130: point = 174, n_alt = 0
   Insn 496: point = 175, n_alt = -2
	   Creating copy r285->r300@151
   Insn 497: point = 177, n_alt = -2
	   Creating copy r284->r285@151
   Insn 126: point = 179, n_alt = 1
   Insn 124: point = 181, n_alt = 1
   Insn 414: point = 182, n_alt = 3
  BB 10
   Insn 119: point = 185, n_alt = -1
   Insn 118: point = 185, n_alt = 0
   Insn 116: point = 185, n_alt = 7
   Insn 113: point = 186, n_alt = 3
   Insn 112: point = 188, n_alt = 3
   Insn 111: point = 190, n_alt = 5
   Insn 108: point = 191, n_alt = 3
   Insn 105: point = 193, n_alt = 5
  BB 6
   Insn 451: point = 195, n_alt = -1
   Insn 81: point = 195, n_alt = 7
   Insn 78: point = 196, n_alt = 3
   Insn 77: point = 198, n_alt = 0
   Insn 76: point = 200, n_alt = 0
   Insn 72: point = 201, n_alt = 0
   Insn 68: point = 203, n_alt = 6
   Insn 57: point = 204, n_alt = 1
   Insn 66: point = 206, n_alt = 7
   Insn 63: point = 207, n_alt = 1
   Insn 495: point = 209, n_alt = -2
	   Creating copy r283<-r297@182
   Insn 58: point = 211, n_alt = 0
   Insn 56: point = 213, n_alt = 3
   Insn 55: point = 215, n_alt = 1
   Insn 492: point = 216, n_alt = -2
	   Creating copy r282->r297@182
   Insn 494: point = 218, n_alt = -2
	   Creating copy r280->r282@182
   Insn 62: point = 220, n_alt = 3
   Insn 493: point = 222, n_alt = 5
   Insn 52: point = 223, n_alt = 5
  BB 9
   Insn 100: point = 225, n_alt = 0
   Insn 99: point = 227, n_alt = 3
   Insn 98: point = 229, n_alt = 1
  BB 7
   Insn 89: point = 231, n_alt = -1
   Insn 88: point = 231, n_alt = 0
  BB 5
   Insn 48: point = 232, n_alt = -1
   Insn 47: point = 232, n_alt = 0
   Insn 44: point = 233, n_alt = 4
   Insn 43: point = 234, n_alt = 0
   Insn 42: point = 235, n_alt = 5
  BB 4
   Insn 35: point = 237, n_alt = -1
   Insn 34: point = 237, n_alt = 2
   Insn 30: point = 238, n_alt = 3
  BB 3
   Insn 490: point = 240, n_alt = -2
   Insn 489: point = 242, n_alt = -2
   Insn 488: point = 244, n_alt = -2
   Insn 487: point = 246, n_alt = -2
   Insn 486: point = 248, n_alt = -2
   Insn 29: point = 250, n_alt = 1
   Insn 167: point = 251, n_alt = 6
   Insn 6: point = 252, n_alt = -2
   Insn 5: point = 253, n_alt = 1
  r264 is added to live at bb3 start
  BB 2
   Insn 21: point = 255, n_alt = 0
   Insn 2: point = 255, n_alt = -2
   Insn 19: point = 257, n_alt = 5
   Insn 448: point = 258, n_alt = -2
   Insn 3: point = 259, n_alt = -2
   Insn 449: point = 261, n_alt = -2
df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 76 (  1.9)
Global pseudo live data have been updated:

BB 2:
    killed: 2:

      100  190  193  194  270  271
    liveout: 2:

        7   13  102  103  190  193  194

BB 3:
    gen: 3:

      190  193  194
    killed: 3:

      154  178  195  262  272  273  274  275  276
    livein: 3:

      190  193  194
    liveout: 3:

        7   13  102  103  195  262  272  273  274  275  276

BB 4:
    gen: 4:

      195  273  274
    killed: 4:

      100  113  155
    livein: 4:

      195  262  272  273  274  275  276
    liveout: 4:

        7   13  102  103  113  155  195  262  272  273  274
      275  276

BB 5:
    gen: 5:

      276
    killed: 5:

      100  114  115  196
    livein: 5:

      113  155  195  262  272  273  274  275  276
    liveout: 5:

        7   13  102  103  113  114  115  155  195  262  272
      273  274  275  276

BB 6:
    gen: 6:

      113  114  272  273  275  276
    killed: 6:

      156  157  158  159  160  161  181  197  198  203  204
      280  281  282  283  297
    livein: 6:

      113  114  115  155  195  262  272  273  274  275  276
    liveout: 6:

        7   13  102  103  114  115  155  181  195  262  272
      273  274  275  276

BB 7:
    gen: 7:

      115
    killed: 7:

      100
    livein: 7:

      114  115  155  195  262  272  273  274  275  276
    liveout: 7:

        7   13  102  103  114  115  155  195  262  272  273
      274  275  276

BB 8:
    gen: 8:

      115  272
    killed: 8:

      181  261
    livein: 8:

      114  115  155  195  262  272  273  274  275  276
    liveout: 8:

        7   13  102  103  114  155  181  195  261  262  272
      273  274  275  276

BB 9:
    gen: 9:

      272
    killed: 9:

      181  207  208
    livein: 9:

      114  115  155  195  262  272  273  274  275  276
    liveout: 9:

        7   13  102  103  114  115  155  181  195  262  272
      273  274  275  276

BB 10:
    gen: 10:

      115  181  272  275  276
    killed: 10:

      100  162  163  164  209  210
    livein: 10:

      114  115  155  181  195  262  272  273  274  275  276
    liveout: 10:

        7   13  102  103  114  115  155  181  195  262  272
      273  274  275  276

BB 11:
    gen: 11:

      115  272
    killed: 11:

      261
    livein: 11:

      114  115  155  181  195  262  272  273  274  275  276
    liveout: 11:

        7   13  102  103  114  155  181  195  261  262  272
      273  274  275  276

BB 12:
    gen: 12:

      115  272  273  275  276
    killed: 12:

      128  166  167  211  213  214  217  218  261  284  285
      286  287  288  289  290  300  309  310
    livein: 12:

      114  115  155  181  195  262  272  273  274  275  276
    liveout: 12:

        7   13  102  103  114  155  181  195  261  262  272
      273  274  275  276

BB 13:
    gen: 13:

      114  181  261  275
    killed: 13:

      100  168  169  170  278
    livein: 13:

      114  155  181  195  261  262  272  273  274  275  276
    liveout: 13:

        7   13  102  103  114  155  195  262  272  273  274
      275  276

BB 14:
    gen: 14:

      262  273  275
    killed: 14:

      100  135  136  137  138  141  171  172  173  182  225
      227  228  291
    livein: 14:

      114  155  195  262  272  273  274  275  276
    liveout: 14:

        7   13  102  103  114  141  155  173  182  195  262
      272  273  274  275  276

BB 15:
    gen: 15:

      275
    killed: 15:

      100  292
    livein: 15:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 15:

        7   13  102  103  114  141  155  173  182  195  262
      272  273  274  275  276

BB 16:
    gen: 16:

      141  173  195
    killed: 16:

      173  232
    livein: 16:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 16:

        7   13  102  103  114  155  173  182  195  262  272
      273  274  275  276

BB 17:
    gen: 17:

      275
    killed: 17:

      100  293
    livein: 17:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 17:

        7   13  102  103  114  141  155  173  182  195  262
      272  273  274  275  276

BB 18:
    gen: 18:

      141  173
    killed: 18:

      173  235  236
    livein: 18:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 18:

        7   13  102  103  114  155  173  182  195  262  272
      273  274  275  276

BB 19:
    gen: 19:

      275
    killed: 19:

      100  294
    livein: 19:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 19:

        7   13  102  103  114  141  155  173  182  195  262
      272  273  274  275  276

BB 20:
    gen: 20:

      141  173
    killed: 20:

      173  238  239
    livein: 20:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 20:

        7   13  102  103  114  155  173  182  195  262  272
      273  274  275  276

BB 21:
    gen: 21:

      275
    killed: 21:

      100  295
    livein: 21:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 21:

        7   13  102  103  114  141  155  173  182  195  262
      272  273  274  275  276

BB 22:
    gen: 22:

      141  173
    killed: 22:

      173  241  242
    livein: 22:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 22:

        7   13  102  103  114  155  173  182  195  262  272
      273  274  275  276

BB 23:
    gen: 23:

      275
    killed: 23:

      100  296
    livein: 23:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 23:

        7   13  102  103  114  141  155  173  182  195  262
      272  273  274  275  276

BB 24:
    gen: 24:

      141  173
    killed: 24:

      173  244  245
    livein: 24:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 24:

        7   13  102  103  114  155  173  182  195  262  272
      273  274  275  276

BB 25:
    gen: 25:

      141  173
    killed: 25:

      173  246  247
    livein: 25:

      114  141  155  173  182  195  262  272  273  274  275
      276
    liveout: 25:

        7   13  102  103  114  155  173  182  195  262  272
      273  274  275  276

BB 26:
    gen: 26:

      114  155  173  182
    killed: 26:

      100  144  174  308
    livein: 26:

      114  155  173  182  195  262  272  273  274  275  276
    liveout: 26:

        7   13  102  103  114  144  155  174  195  262  272
      273  274  275  276

BB 27:
    gen: 27:

      144  174
    killed: 27:

      150
    livein: 27:

      114  144  155  174  195  262  272  273  274  275  276
    liveout: 27:

        7   13  102  103  114  144  150  155  195  262  272
      273  274  275  276

BB 28:
    gen: 28:

      155  174
    killed: 28:

      150
    livein: 28:

      114  144  155  174  195  262  272  273  274  275  276
    liveout: 28:

        7   13  102  103  114  144  150  155  195  262  272
      273  274  275  276

BB 29:
    gen: 29:

      114  150
    killed: 29:

      100  175  306  307  311
    livein: 29:

      114  144  150  155  195  262  272  273  274  275  276
    liveout: 29:

        7   13  102  103  114  144  155  175  195  262  272
      273  274  275  276

BB 30:
    gen: 30:

      144  175
    killed: 30:

      151
    livein: 30:

      114  144  155  175  195  262  272  273  274  275  276
    liveout: 30:

        7   13  102  103  114  144  151  155  195  262  272
      273  274  275  276

BB 31:
    gen: 31:

      155  175
    killed: 31:

      151
    livein: 31:

      114  144  155  175  195  262  272  273  274  275  276
    liveout: 31:

        7   13  102  103  114  144  151  155  195  262  272
      273  274  275  276

BB 32:
    gen: 32:

      114  151
    killed: 32:

      100  176  304  305  312
    livein: 32:

      114  144  151  155  195  262  272  273  274  275  276
    liveout: 32:

        7   13  102  103  114  144  155  176  195  262  272
      273  274  275  276

BB 33:
    gen: 33:

      144  176
    killed: 33:

      152
    livein: 33:

      114  144  155  176  195  262  272  273  274  275  276
    liveout: 33:

        7   13  102  103  114  144  152  155  195  262  272
      273  274  275  276

BB 34:
    gen: 34:

      155  176
    killed: 34:

      152
    livein: 34:

      114  144  155  176  195  262  272  273  274  275  276
    liveout: 34:

        7   13  102  103  114  144  152  155  195  262  272
      273  274  275  276

BB 35:
    gen: 35:

      114  152
    killed: 35:

      100  177  302  303  313
    livein: 35:

      114  144  152  155  195  262  272  273  274  275  276
    liveout: 35:

        7   13  102  103  144  155  177  195  262  272  273
      274  275  276

BB 36:
    gen: 36:

      144  177
    killed: 36:

      153
    livein: 36:

      144  177  195  262  272  273  274  275  276
    liveout: 36:

        7   13  102  103  153  195  262  272  273  274  275
      276

BB 37:
    gen: 37:

      155  177
    killed: 37:

      153
    livein: 37:

      155  177  195  262  272  273  274  275  276
    liveout: 37:

        7   13  102  103  153  195  262  272  273  274  275
      276

BB 38:
    gen: 38:

      153
    killed: 38:

      301
    livein: 38:

      153  195  262  272  273  274  275  276
    liveout: 38:

        7   13  102  103  195  262  272  273  274  275  276

BB 39:
    gen: 39:

      272  273  274
    killed: 39:

      100  272  273  279
    livein: 39:

      195  262  272  273  274  275  276
    liveout: 39:

        7   13  102  103  195  262  272  273  274  275  276

BB 40:
    liveout: 40:

        7   13  102  103
 r113: [232..238] [202..224]
 r114: [13..235]
 r115: [183..234] [148..149] [144..145]
 r128: [160..172]
 r135: [132..133]
 r136: [130..131]
 r137: [128..129]
 r138: [126..127]
 r141: [97..118] [91..93] [86..87] [80..82] [71..76] [65..67]
 r144: [13..56] [8..9]
 r150: [53..53] [46..50]
 r151: [39..39] [32..36]
 r152: [25..25] [18..22]
 r153: [10..10] [4..7]
 r154: [249..253]
 r155: [11..237]
 r156: [212..223]
 r157: [208..211]
 r158: [206..207]
 r159: [202..203]
 r160: [197..201]
 r161: [195..196]
 r162: [192..193]
 r163: [187..191]
 r164: [185..186]
 r166: [154..155]
 r167: [150..153]
 r168: [140..141]
 r169: [138..139]
 r170: [136..137]
 r171: [125..125]
 r172: [113..117]
 r173: [60..112]
 r174: [54..57] [51..52]
 r175: [40..42] [37..38]
 r176: [26..28] [23..24]
 r177: [11..14] [8..9]
 r178: [247..252]
 r181: [225..225] [150..204] [140..146]
 r182: [60..122]
 r190: [245..257]
 r193: [243..255]
 r194: [241..259]
 r195: [0..250]
 r196: [232..233]
 r197: [205..213]
 r198: [214..215]
 r203: [199..200]
 r204: [197..198]
 r207: [226..227]
 r208: [228..229]
 r209: [187..188]
 r210: [189..190]
 r211: [180..181]
 r213: [173..174]
 r214: [156..159]
 r217: [154..162]
 r218: [163..164]
 r225: [123..124]
 r227: [119..120]
 r228: [113..114]
 r232: [84..85]
 r235: [78..79]
 r236: [80..81]
 r238: [89..90]
 r239: [91..92]
 r241: [95..96]
 r242: [97..98]
 r244: [63..64]
 r245: [65..66]
 r246: [69..70]
 r247: [71..72]
 r261: [150..182] [146..147] [138..143]
 r262: [0..251]
 r264: [0..254]
 r270: [256..258]
 r271: [260..261]
 r272: [0..248]
 r273: [0..246]
 r274: [0..244]
 r275: [0..242]
 r276: [0..240]
 r278: [135..135]
 r279: [0..0]
 r280: [219..220]
 r281: [221..222]
 r282: [217..218]
 r283: [208..209]
 r284: [178..179]
 r285: [176..177]
 r286: [168..169]
 r287: [166..167]
 r288: [160..161]
 r289: [156..157]
 r290: [150..151]
 r291: [115..116]
 r292: [109..110]
 r293: [106..107]
 r294: [103..104]
 r295: [100..101]
 r296: [74..75]
 r297: [210..216]
 r300: [170..175]
 r301: [4..5]
 r302: [15..16]
 r303: [18..20]
 r304: [29..30]
 r305: [32..34]
 r306: [43..44]
 r307: [46..48]
 r308: [58..59]
 r309: [158..165]
 r310: [152..171]
 r311: [45..47]
 r312: [31..33]
 r313: [17..19]
Compressing live ranges: from 262 to 182 - 69%
Ranges after the compression:
 r113: [166..167] [143..160]
 r114: [6..167]
 r115: [129..167] [99..100] [95..96]
 r128: [111..120]
 r135: [86..87]
 r136: [84..85]
 r137: [82..83]
 r138: [80..81]
 r141: [61..74] [57..58] [53..54] [49..50] [43..46] [39..40]
 r144: [6..34] [3..4]
 r150: [32..32] [28..29]
 r151: [23..23] [19..20]
 r152: [14..14] [10..11]
 r153: [5..5] [1..2]
 r154: [176..177]
 r155: [6..167]
 r156: [151..160]
 r157: [147..150]
 r158: [145..146]
 r159: [143..144]
 r160: [139..142]
 r161: [137..138]
 r162: [135..136]
 r163: [131..134]
 r164: [129..130]
 r166: [105..106]
 r167: [101..104]
 r168: [93..94]
 r169: [91..92]
 r170: [89..90]
 r171: [79..79]
 r172: [71..74]
 r173: [37..70]
 r174: [33..34] [30..31]
 r175: [24..25] [21..22]
 r176: [15..16] [12..13]
 r177: [6..7] [3..4]
 r178: [174..177]
 r181: [161..161] [101..144] [93..97]
 r182: [37..76]
 r190: [172..179]
 r193: [170..177]
 r194: [168..179]
 r195: [0..177]
 r196: [166..167]
 r197: [145..152]
 r198: [153..154]
 r203: [141..142]
 r204: [139..140]
 r207: [162..163]
 r208: [164..165]
 r209: [131..132]
 r210: [133..134]
 r211: [127..128]
 r213: [121..122]
 r214: [107..110]
 r217: [105..112]
 r218: [113..114]
 r225: [77..78]
 r227: [75..76]
 r228: [71..72]
 r232: [51..52]
 r235: [47..48]
 r236: [49..50]
 r238: [55..56]
 r239: [57..58]
 r241: [59..60]
 r242: [61..62]
 r244: [37..38]
 r245: [39..40]
 r246: [41..42]
 r247: [43..44]
 r261: [101..128] [97..98] [91..94]
 r262: [0..177]
 r264: [0..177]
 r270: [178..179]
 r271: [180..181]
 r272: [0..175]
 r273: [0..173]
 r274: [0..171]
 r275: [0..169]
 r276: [0..167]
 r278: [88..88]
 r279: [0..0]
 r280: [157..158]
 r281: [159..160]
 r282: [155..156]
 r283: [147..148]
 r284: [125..126]
 r285: [123..124]
 r286: [117..118]
 r287: [115..116]
 r288: [111..112]
 r289: [107..108]
 r290: [101..102]
 r291: [73..74]
 r292: [69..70]
 r293: [67..68]
 r294: [65..66]
 r295: [63..64]
 r296: [45..46]
 r297: [149..154]
 r300: [119..122]
 r301: [1..2]
 r302: [8..9]
 r303: [10..11]
 r304: [17..18]
 r305: [19..20]
 r306: [26..27]
 r307: [28..29]
 r308: [35..36]
 r309: [109..114]
 r310: [103..120]
 r311: [28..29]
 r312: [19..20]
 r313: [10..11]
Live info was changed -- recalculate it

********** Pseudo live ranges #5: **********

  BB 40
  BB 39
   Insn 372: point = 0, n_alt = -1
   Insn 371: point = 0, n_alt = 1
   Insn 369: point = 1, n_alt = 4
   Insn 366: point = 2, n_alt = 2
  BB 38
   Insn 362: point = 4, n_alt = 7
   Insn 513: point = 5, n_alt = 5
  BB 36
   Insn 474: point = 7, n_alt = -1
   Insn 349: point = 7, n_alt = 1
  BB 37
   Insn 355: point = 10, n_alt = 3
  BB 35
   Insn 347: point = 13, n_alt = -1
   Insn 346: point = 13, n_alt = 0
   Insn 340: point = 14, n_alt = 5
   Insn 528: point = 16, n_alt = -1
	   Creating copy r302<-r313@222
   Insn 337: point = 18, n_alt = 7
   Insn 527: point = 19, n_alt = -1
	   Creating copy r303->r313@222
   Insn 515: point = 20, n_alt = 5
  BB 33
   Insn 472: point = 22, n_alt = -1
   Insn 324: point = 22, n_alt = 1
  BB 34
   Insn 330: point = 25, n_alt = 3
  BB 32
   Insn 322: point = 28, n_alt = -1
   Insn 321: point = 28, n_alt = 0
   Insn 315: point = 28, n_alt = 5
   Insn 526: point = 30, n_alt = -1
	   Creating copy r304<-r312@222
   Insn 312: point = 32, n_alt = 7
   Insn 525: point = 33, n_alt = -1
	   Creating copy r305->r312@222
   Insn 517: point = 34, n_alt = 5
  BB 30
   Insn 470: point = 36, n_alt = -1
   Insn 299: point = 36, n_alt = 1
  BB 31
   Insn 305: point = 39, n_alt = 3
  BB 29
   Insn 297: point = 42, n_alt = -1
   Insn 296: point = 42, n_alt = 0
   Insn 290: point = 42, n_alt = 5
   Insn 524: point = 44, n_alt = -1
	   Creating copy r306<-r311@222
   Insn 287: point = 46, n_alt = 7
   Insn 523: point = 47, n_alt = -1
	   Creating copy r307->r311@222
   Insn 519: point = 48, n_alt = 5
  BB 27
   Insn 468: point = 50, n_alt = -1
   Insn 274: point = 50, n_alt = 1
  BB 28
   Insn 280: point = 53, n_alt = 3
  BB 26
   Insn 272: point = 56, n_alt = -1
   Insn 271: point = 56, n_alt = 0
   Insn 267: point = 56, n_alt = 1
   Insn 264: point = 57, n_alt = 5
   Insn 520: point = 59, n_alt = 5
   Insn 261: point = 60, n_alt = 7
  BB 24
   Insn 466: point = 62, n_alt = -1
   Insn 249: point = 62, n_alt = 1
   Insn 248: point = 64, n_alt = 3
   Insn 247: point = 66, n_alt = 1
  BB 25
   Insn 256: point = 68, n_alt = 1
   Insn 255: point = 70, n_alt = 3
   Insn 254: point = 72, n_alt = 1
  BB 23
   Insn 245: point = 74, n_alt = -1
   Insn 244: point = 74, n_alt = 1
   Insn 508: point = 75, n_alt = 5
  BB 18
   Insn 460: point = 77, n_alt = -1
   Insn 216: point = 77, n_alt = 1
   Insn 215: point = 79, n_alt = 3
   Insn 214: point = 81, n_alt = 1
  BB 16
   Insn 458: point = 83, n_alt = -1
   Insn 205: point = 83, n_alt = 1
   Insn 204: point = 85, n_alt = 3
  BB 20
   Insn 462: point = 88, n_alt = -1
   Insn 227: point = 88, n_alt = 1
   Insn 226: point = 90, n_alt = 3
   Insn 225: point = 92, n_alt = 1
  BB 22
   Insn 464: point = 94, n_alt = -1
   Insn 238: point = 94, n_alt = 1
   Insn 237: point = 96, n_alt = 3
   Insn 236: point = 98, n_alt = 1
  BB 21
   Insn 234: point = 100, n_alt = -1
   Insn 233: point = 100, n_alt = 1
   Insn 507: point = 101, n_alt = 5
  BB 19
   Insn 223: point = 103, n_alt = -1
   Insn 222: point = 103, n_alt = 1
   Insn 506: point = 104, n_alt = 5
  BB 17
   Insn 212: point = 106, n_alt = -1
   Insn 211: point = 106, n_alt = 1
   Insn 505: point = 107, n_alt = 5
  BB 15
   Insn 201: point = 109, n_alt = -1
   Insn 200: point = 109, n_alt = 1
   Insn 504: point = 110, n_alt = 5
  BB 14
   Insn 197: point = 112, n_alt = -1
   Insn 196: point = 112, n_alt = 3
   Insn 193: point = 112, n_alt = 0
   Insn 191: point = 114, n_alt = 3
   Insn 503: point = 116, n_alt = 1
   Insn 185: point = 117, n_alt = 5
   Insn 189: point = 118, n_alt = 1
   Insn 188: point = 120, n_alt = 0
   Insn 477: point = 121, n_alt = 4
   Insn 476: point = 122, n_alt = 4
   Insn 182: point = 124, n_alt = 2
   Insn 178: point = 125, n_alt = 5
   Insn 176: point = 126, n_alt = 7
   Insn 175: point = 127, n_alt = 0
   Insn 174: point = 129, n_alt = 5
   Insn 171: point = 130, n_alt = 7
   Insn 169: point = 131, n_alt = 0
   Insn 168: point = 133, n_alt = 5
  BB 13
   Insn 162: point = 135, n_alt = -1
   Insn 161: point = 135, n_alt = 0
   Insn 157: point = 136, n_alt = 7
   Insn 154: point = 137, n_alt = 1
   Insn 150: point = 139, n_alt = 1
   Insn 147: point = 141, n_alt = 5
  BB 11
   Insn 456: point = 143, n_alt = -1
   Insn 413: point = 143, n_alt = 3
  BB 8
   Insn 453: point = 146, n_alt = -1
   Insn 93: point = 146, n_alt = 0
   Insn 92: point = 147, n_alt = 3
  BB 12
   Insn 143: point = 150, n_alt = 7
   Insn 502: point = 151, n_alt = 5
	   Creating copy r290<-r310@151
   Insn 140: point = 153, n_alt = 3
   Insn 135: point = 155, n_alt = 0
   Insn 501: point = 157, n_alt = 5
	   Creating copy r289<-r309@151
   Insn 133: point = 159, n_alt = 3
   Insn 500: point = 161, n_alt = 1
   Insn 139: point = 162, n_alt = 3
   Insn 138: point = 164, n_alt = 5
   Insn 499: point = 165, n_alt = 7
	   Creating copy r287->r309@151
   Insn 127: point = 167, n_alt = 5
   Insn 498: point = 169, n_alt = -2
	   Creating copy r286<-r300@151
   Insn 511: point = 171, n_alt = 7
	   Creating copy r300->r310@151
   Insn 131: point = 172, n_alt = 2
   Insn 130: point = 174, n_alt = 0
   Insn 496: point = 175, n_alt = -2
	   Creating copy r285->r300@151
   Insn 497: point = 177, n_alt = -2
	   Creating copy r284->r285@151
   Insn 126: point = 179, n_alt = 1
   Insn 124: point = 181, n_alt = 1
   Insn 414: point = 182, n_alt = 3
  BB 10
   Insn 119: point = 185, n_alt = -1
   Insn 118: point = 185, n_alt = 0
   Insn 116: point = 185, n_alt = 7
   Insn 113: point = 186, n_alt = 3
   Insn 112: point = 188, n_alt = 3
   Insn 111: point = 190, n_alt = 5
   Insn 108: point = 191, n_alt = 3
   Insn 105: point = 193, n_alt = 5
  BB 6
   Insn 451: point = 195, n_alt = -1
   Insn 81: point = 195, n_alt = 7
   Insn 78: point = 196, n_alt = 3
   Insn 77: point = 198, n_alt = 0
   Insn 76: point = 200, n_alt = 0
   Insn 72: point = 201, n_alt = 0
   Insn 68: point = 203, n_alt = 6
   Insn 57: point = 204, n_alt = 1
   Insn 66: point = 206, n_alt = 7
   Insn 63: point = 207, n_alt = 1
   Insn 495: point = 209, n_alt = -2
	   Creating copy r283<-r297@182
   Insn 58: point = 211, n_alt = 0
   Insn 56: point = 213, n_alt = 3
   Insn 55: point = 215, n_alt = 1
   Insn 492: point = 216, n_alt = -2
	   Creating copy r282->r297@182
   Insn 494: point = 218, n_alt = -2
	   Creating copy r280->r282@182
   Insn 62: point = 220, n_alt = 3
   Insn 493: point = 222, n_alt = 5
   Insn 52: point = 223, n_alt = 5
  BB 9
   Insn 100: point = 225, n_alt = 0
   Insn 99: point = 227, n_alt = 3
   Insn 98: point = 229, n_alt = 1
  BB 7
   Insn 89: point = 231, n_alt = -1
   Insn 88: point = 231, n_alt = 0
  BB 5
   Insn 48: point = 232, n_alt = -1
   Insn 47: point = 232, n_alt = 0
   Insn 44: point = 233, n_alt = 4
   Insn 43: point = 234, n_alt = 0
   Insn 42: point = 235, n_alt = 5
  BB 4
   Insn 35: point = 237, n_alt = -1
   Insn 34: point = 237, n_alt = 2
   Insn 30: point = 238, n_alt = 3
  BB 3
   Insn 490: point = 240, n_alt = -2
   Insn 489: point = 242, n_alt = -2
   Insn 488: point = 244, n_alt = -2
   Insn 487: point = 246, n_alt = -2
   Insn 486: point = 248, n_alt = -2
   Insn 29: point = 250, n_alt = 1
   Insn 167: point = 251, n_alt = 6
   Insn 6: point = 252, n_alt = -2
   Insn 5: point = 253, n_alt = 1
  BB 2
   Insn 21: point = 255, n_alt = 0
   Insn 2: point = 255, n_alt = -2
   Insn 19: point = 257, n_alt = 5
   Insn 448: point = 258, n_alt = -2
   Insn 3: point = 259, n_alt = -2
   Insn 449: point = 261, n_alt = -2
 r113: [232..238] [202..224]
 r114: [13..235]
 r115: [183..234] [148..149] [144..145]
 r128: [160..172]
 r135: [132..133]
 r136: [130..131]
 r137: [128..129]
 r138: [126..127]
 r141: [97..118] [91..93] [86..87] [80..82] [71..76] [65..67]
 r144: [13..56] [8..9]
 r150: [53..53] [46..50]
 r151: [39..39] [32..36]
 r152: [25..25] [18..22]
 r153: [10..10] [4..7]
 r154: [249..253]
 r155: [11..237]
 r156: [212..223]
 r157: [208..211]
 r158: [206..207]
 r159: [202..203]
 r160: [197..201]
 r161: [195..196]
 r162: [192..193]
 r163: [187..191]
 r164: [185..186]
 r166: [154..155]
 r167: [150..153]
 r168: [140..141]
 r169: [138..139]
 r170: [136..137]
 r171: [125..125]
 r172: [113..117]
 r173: [60..112]
 r174: [54..57] [51..52]
 r175: [40..42] [37..38]
 r176: [26..28] [23..24]
 r177: [11..14] [8..9]
 r178: [247..252]
 r181: [225..225] [150..204] [140..146]
 r182: [60..122]
 r190: [245..257]
 r193: [243..255]
 r194: [241..259]
 r195: [0..250]
 r196: [232..233]
 r197: [205..213]
 r198: [214..215]
 r203: [199..200]
 r204: [197..198]
 r207: [226..227]
 r208: [228..229]
 r209: [187..188]
 r210: [189..190]
 r211: [180..181]
 r213: [173..174]
 r214: [156..159]
 r217: [154..162]
 r218: [163..164]
 r225: [123..124]
 r227: [119..120]
 r228: [113..114]
 r232: [84..85]
 r235: [78..79]
 r236: [80..81]
 r238: [89..90]
 r239: [91..92]
 r241: [95..96]
 r242: [97..98]
 r244: [63..64]
 r245: [65..66]
 r246: [69..70]
 r247: [71..72]
 r261: [150..182] [146..147] [138..143]
 r262: [0..251]
 r270: [256..258]
 r271: [260..261]
 r272: [0..248]
 r273: [0..246]
 r274: [0..244]
 r275: [0..242]
 r276: [0..240]
 r278: [135..135]
 r279: [0..0]
 r280: [219..220]
 r281: [221..222]
 r282: [217..218]
 r283: [208..209]
 r284: [178..179]
 r285: [176..177]
 r286: [168..169]
 r287: [166..167]
 r288: [160..161]
 r289: [156..157]
 r290: [150..151]
 r291: [115..116]
 r292: [109..110]
 r293: [106..107]
 r294: [103..104]
 r295: [100..101]
 r296: [74..75]
 r297: [210..216]
 r300: [170..175]
 r301: [4..5]
 r302: [15..16]
 r303: [18..20]
 r304: [29..30]
 r305: [32..34]
 r306: [43..44]
 r307: [46..48]
 r308: [58..59]
 r309: [158..165]
 r310: [152..171]
 r311: [45..47]
 r312: [31..33]
 r313: [17..19]
Compressing live ranges: from 262 to 182 - 69%
Ranges after the compression:
 r113: [166..167] [143..160]
 r114: [6..167]
 r115: [129..167] [99..100] [95..96]
 r128: [111..120]
 r135: [86..87]
 r136: [84..85]
 r137: [82..83]
 r138: [80..81]
 r141: [61..74] [57..58] [53..54] [49..50] [43..46] [39..40]
 r144: [6..34] [3..4]
 r150: [32..32] [28..29]
 r151: [23..23] [19..20]
 r152: [14..14] [10..11]
 r153: [5..5] [1..2]
 r154: [176..177]
 r155: [6..167]
 r156: [151..160]
 r157: [147..150]
 r158: [145..146]
 r159: [143..144]
 r160: [139..142]
 r161: [137..138]
 r162: [135..136]
 r163: [131..134]
 r164: [129..130]
 r166: [105..106]
 r167: [101..104]
 r168: [93..94]
 r169: [91..92]
 r170: [89..90]
 r171: [79..79]
 r172: [71..74]
 r173: [37..70]
 r174: [33..34] [30..31]
 r175: [24..25] [21..22]
 r176: [15..16] [12..13]
 r177: [6..7] [3..4]
 r178: [174..177]
 r181: [161..161] [101..144] [93..97]
 r182: [37..76]
 r190: [172..179]
 r193: [170..177]
 r194: [168..179]
 r195: [0..177]
 r196: [166..167]
 r197: [145..152]
 r198: [153..154]
 r203: [141..142]
 r204: [139..140]
 r207: [162..163]
 r208: [164..165]
 r209: [131..132]
 r210: [133..134]
 r211: [127..128]
 r213: [121..122]
 r214: [107..110]
 r217: [105..112]
 r218: [113..114]
 r225: [77..78]
 r227: [75..76]
 r228: [71..72]
 r232: [51..52]
 r235: [47..48]
 r236: [49..50]
 r238: [55..56]
 r239: [57..58]
 r241: [59..60]
 r242: [61..62]
 r244: [37..38]
 r245: [39..40]
 r246: [41..42]
 r247: [43..44]
 r261: [101..128] [97..98] [91..94]
 r262: [0..177]
 r270: [178..179]
 r271: [180..181]
 r272: [0..175]
 r273: [0..173]
 r274: [0..171]
 r275: [0..169]
 r276: [0..167]
 r278: [88..88]
 r279: [0..0]
 r280: [157..158]
 r281: [159..160]
 r282: [155..156]
 r283: [147..148]
 r284: [125..126]
 r285: [123..124]
 r286: [117..118]
 r287: [115..116]
 r288: [111..112]
 r289: [107..108]
 r290: [101..102]
 r291: [73..74]
 r292: [69..70]
 r293: [67..68]
 r294: [65..66]
 r295: [63..64]
 r296: [45..46]
 r297: [149..154]
 r300: [119..122]
 r301: [1..2]
 r302: [8..9]
 r303: [10..11]
 r304: [17..18]
 r305: [19..20]
 r306: [26..27]
 r307: [28..29]
 r308: [35..36]
 r309: [109..114]
 r310: [103..120]
 r311: [28..29]
 r312: [19..20]
 r313: [10..11]

********** Assignment #2: **********

	 Assigning to 302 (cl=LO_REGS, orig=302, freq=444, tfirst=303, tfreq=666)...
	   Assign 2 to reload r302 (freq=444)
	Hard reg 2 is preferable by r313 with profit 222
	Hard reg 2 is preferable by r303 with profit 111
	 Assigning to 303 (cl=LO_REGS, orig=303, freq=666, tfirst=303, tfreq=666)...
	   Assign 2 to reload r303 (freq=666)
	Hard reg 2 is preferable by r313 with profit 444
	 Assigning to 313 (cl=LO_REGS, orig=303, freq=444, tfirst=303, tfreq=666)...
	   Assign 2 to inheritance r313 (freq=444)
	 Assigning to 304 (cl=LO_REGS, orig=304, freq=444, tfirst=305, tfreq=666)...
	   Assign 2 to reload r304 (freq=444)
	Hard reg 2 is preferable by r312 with profit 222
	Hard reg 2 is preferable by r305 with profit 111
	 Assigning to 305 (cl=LO_REGS, orig=305, freq=666, tfirst=305, tfreq=666)...
	   Assign 1 to reload r305 (freq=666)
	Hard reg 2 is preferable by r312 with profit 222
	Hard reg 1 is preferable by r312 with profit 222
	 Assigning to 312 (cl=LO_REGS, orig=305, freq=444, tfirst=305, tfreq=666)...
	   Assign 1 to inheritance r312 (freq=444)
	 Assigning to 306 (cl=LO_REGS, orig=306, freq=444, tfirst=307, tfreq=666)...
	   Assign 2 to reload r306 (freq=444)
	Hard reg 2 is preferable by r311 with profit 222
	Hard reg 2 is preferable by r307 with profit 111
	 Assigning to 307 (cl=LO_REGS, orig=307, freq=666, tfirst=307, tfreq=666)...
	   Assign 1 to reload r307 (freq=666)
	Hard reg 2 is preferable by r311 with profit 222
	Hard reg 1 is preferable by r311 with profit 222
	 Assigning to 311 (cl=LO_REGS, orig=307, freq=444, tfirst=307, tfreq=666)...
	   Assign 1 to inheritance r311 (freq=444)
	 Assigning to 301 (cl=LO_REGS, orig=301, freq=444, tfirst=301, tfreq=444)...
	   Assign 1 to reload r301 (freq=444)
	 Assigning to 308 (cl=LO_REGS, orig=308, freq=444, tfirst=308, tfreq=444)...
	   Assign 2 to reload r308 (freq=444)
	 Assigning to 309 (cl=LO_REGS, orig=165, freq=302, tfirst=309, tfreq=302)...
	 Assigning to 310 (cl=LO_REGS, orig=191, freq=302, tfirst=310, tfreq=302)...
  Reassigning non-reload pseudos

********** Undoing inheritance #2: **********

Inherit 3 out of 5 (60.00%)
   Insn after restoring regs:
  502: r290:SI=r191:SI
      REG_DEAD r191:SI
   Insn after restoring regs:
  501: r289:SI=r165:SI
      REG_DEAD r165:SI
   Insn after restoring regs:
  128: debug temp => r165:SI
   Insn after restoring regs:
  499: r165:SI=r287:SI
      REG_DEAD r287:SI
   Insn after restoring regs:
  511: r191:SI=r300:SI

********** Pseudo live ranges #6: **********

  BB 40
  BB 39
   Insn 372: point = 0, n_alt = -1
   Insn 371: point = 0, n_alt = 1
   Insn 369: point = 1, n_alt = 4
   Insn 366: point = 2, n_alt = 2
  BB 38
   Insn 362: point = 4, n_alt = 7
   Insn 513: point = 5, n_alt = 5
  BB 36
   Insn 474: point = 7, n_alt = -1
   Insn 349: point = 7, n_alt = 1
  BB 37
   Insn 355: point = 10, n_alt = 3
  BB 35
   Insn 347: point = 13, n_alt = -1
   Insn 346: point = 13, n_alt = 0
   Insn 340: point = 14, n_alt = 5
   Insn 528: point = 16, n_alt = -1
	   Creating copy r302<-r313@222
   Insn 337: point = 18, n_alt = 7
   Insn 527: point = 19, n_alt = -1
	   Creating copy r303->r313@222
   Insn 515: point = 20, n_alt = 5
  BB 33
   Insn 472: point = 22, n_alt = -1
   Insn 324: point = 22, n_alt = 1
  BB 34
   Insn 330: point = 25, n_alt = 3
  BB 32
   Insn 322: point = 28, n_alt = -1
   Insn 321: point = 28, n_alt = 0
   Insn 315: point = 28, n_alt = 5
   Insn 526: point = 30, n_alt = -1
	   Creating copy r304<-r312@222
   Insn 312: point = 32, n_alt = 7
   Insn 525: point = 33, n_alt = -1
	   Creating copy r305->r312@222
   Insn 517: point = 34, n_alt = 5
  BB 30
   Insn 470: point = 36, n_alt = -1
   Insn 299: point = 36, n_alt = 1
  BB 31
   Insn 305: point = 39, n_alt = 3
  BB 29
   Insn 297: point = 42, n_alt = -1
   Insn 296: point = 42, n_alt = 0
   Insn 290: point = 42, n_alt = 5
   Insn 524: point = 44, n_alt = -1
	   Creating copy r306<-r311@222
   Insn 287: point = 46, n_alt = 7
   Insn 523: point = 47, n_alt = -1
	   Creating copy r307->r311@222
   Insn 519: point = 48, n_alt = 5
  BB 27
   Insn 468: point = 50, n_alt = -1
   Insn 274: point = 50, n_alt = 1
  BB 28
   Insn 280: point = 53, n_alt = 3
  BB 26
   Insn 272: point = 56, n_alt = -1
   Insn 271: point = 56, n_alt = 0
   Insn 267: point = 56, n_alt = 1
   Insn 264: point = 57, n_alt = 5
   Insn 520: point = 59, n_alt = 5
   Insn 261: point = 60, n_alt = 7
  BB 24
   Insn 466: point = 62, n_alt = -1
   Insn 249: point = 62, n_alt = 1
   Insn 248: point = 64, n_alt = 3
   Insn 247: point = 66, n_alt = 1
  BB 25
   Insn 256: point = 68, n_alt = 1
   Insn 255: point = 70, n_alt = 3
   Insn 254: point = 72, n_alt = 1
  BB 23
   Insn 245: point = 74, n_alt = -1
   Insn 244: point = 74, n_alt = 1
   Insn 508: point = 75, n_alt = 5
  BB 18
   Insn 460: point = 77, n_alt = -1
   Insn 216: point = 77, n_alt = 1
   Insn 215: point = 79, n_alt = 3
   Insn 214: point = 81, n_alt = 1
  BB 16
   Insn 458: point = 83, n_alt = -1
   Insn 205: point = 83, n_alt = 1
   Insn 204: point = 85, n_alt = 3
  BB 20
   Insn 462: point = 88, n_alt = -1
   Insn 227: point = 88, n_alt = 1
   Insn 226: point = 90, n_alt = 3
   Insn 225: point = 92, n_alt = 1
  BB 22
   Insn 464: point = 94, n_alt = -1
   Insn 238: point = 94, n_alt = 1
   Insn 237: point = 96, n_alt = 3
   Insn 236: point = 98, n_alt = 1
  BB 21
   Insn 234: point = 100, n_alt = -1
   Insn 233: point = 100, n_alt = 1
   Insn 507: point = 101, n_alt = 5
  BB 19
   Insn 223: point = 103, n_alt = -1
   Insn 222: point = 103, n_alt = 1
   Insn 506: point = 104, n_alt = 5
  BB 17
   Insn 212: point = 106, n_alt = -1
   Insn 211: point = 106, n_alt = 1
   Insn 505: point = 107, n_alt = 5
  BB 15
   Insn 201: point = 109, n_alt = -1
   Insn 200: point = 109, n_alt = 1
   Insn 504: point = 110, n_alt = 5
  BB 14
   Insn 197: point = 112, n_alt = -1
   Insn 196: point = 112, n_alt = 3
   Insn 193: point = 112, n_alt = 0
   Insn 191: point = 114, n_alt = 3
   Insn 503: point = 116, n_alt = 1
   Insn 185: point = 117, n_alt = 5
   Insn 189: point = 118, n_alt = 1
   Insn 188: point = 120, n_alt = 0
   Insn 477: point = 121, n_alt = 4
   Insn 476: point = 122, n_alt = 4
   Insn 182: point = 124, n_alt = 2
   Insn 178: point = 125, n_alt = 5
   Insn 176: point = 126, n_alt = 7
   Insn 175: point = 127, n_alt = 0
   Insn 174: point = 129, n_alt = 5
   Insn 171: point = 130, n_alt = 7
   Insn 169: point = 131, n_alt = 0
   Insn 168: point = 133, n_alt = 5
  BB 13
   Insn 162: point = 135, n_alt = -1
   Insn 161: point = 135, n_alt = 0
   Insn 157: point = 136, n_alt = 7
   Insn 154: point = 137, n_alt = 1
   Insn 150: point = 139, n_alt = 1
   Insn 147: point = 141, n_alt = 5
  BB 11
   Insn 456: point = 143, n_alt = -1
   Insn 413: point = 143, n_alt = 3
  BB 8
   Insn 453: point = 146, n_alt = -1
   Insn 93: point = 146, n_alt = 0
   Insn 92: point = 147, n_alt = 3
  BB 12
   Insn 143: point = 150, n_alt = 7
   Insn 502: point = 151, n_alt = 5
   Insn 140: point = 153, n_alt = 3
   Insn 135: point = 155, n_alt = 0
   Insn 501: point = 157, n_alt = 5
   Insn 133: point = 159, n_alt = 3
   Insn 500: point = 161, n_alt = 1
   Insn 139: point = 162, n_alt = 3
   Insn 138: point = 164, n_alt = 5
   Insn 499: point = 165, n_alt = 7
   Insn 127: point = 167, n_alt = 5
   Insn 498: point = 169, n_alt = -2
	   Creating copy r286<-r300@151
   Insn 511: point = 171, n_alt = 7
   Insn 131: point = 172, n_alt = 2
   Insn 130: point = 174, n_alt = 0
   Insn 496: point = 175, n_alt = -2
	   Creating copy r285->r300@151
   Insn 497: point = 177, n_alt = -2
	   Creating copy r284->r285@151
   Insn 126: point = 179, n_alt = 1
   Insn 124: point = 181, n_alt = 1
   Insn 414: point = 182, n_alt = 3
  BB 10
   Insn 119: point = 185, n_alt = -1
   Insn 118: point = 185, n_alt = 0
   Insn 116: point = 185, n_alt = 7
   Insn 113: point = 186, n_alt = 3
   Insn 112: point = 188, n_alt = 3
   Insn 111: point = 190, n_alt = 5
   Insn 108: point = 191, n_alt = 3
   Insn 105: point = 193, n_alt = 5
  BB 6
   Insn 451: point = 195, n_alt = -1
   Insn 81: point = 195, n_alt = 7
   Insn 78: point = 196, n_alt = 3
   Insn 77: point = 198, n_alt = 0
   Insn 76: point = 200, n_alt = 0
   Insn 72: point = 201, n_alt = 0
   Insn 68: point = 203, n_alt = 6
   Insn 57: point = 204, n_alt = 1
   Insn 66: point = 206, n_alt = 7
   Insn 63: point = 207, n_alt = 1
   Insn 495: point = 209, n_alt = -2
	   Creating copy r283<-r297@182
   Insn 58: point = 211, n_alt = 0
   Insn 56: point = 213, n_alt = 3
   Insn 55: point = 215, n_alt = 1
   Insn 492: point = 216, n_alt = -2
	   Creating copy r282->r297@182
   Insn 494: point = 218, n_alt = -2
	   Creating copy r280->r282@182
   Insn 62: point = 220, n_alt = 3
   Insn 493: point = 222, n_alt = 5
   Insn 52: point = 223, n_alt = 5
  BB 9
   Insn 100: point = 225, n_alt = 0
   Insn 99: point = 227, n_alt = 3
   Insn 98: point = 229, n_alt = 1
  BB 7
   Insn 89: point = 231, n_alt = -1
   Insn 88: point = 231, n_alt = 0
  BB 5
   Insn 48: point = 232, n_alt = -1
   Insn 47: point = 232, n_alt = 0
   Insn 44: point = 233, n_alt = 4
   Insn 43: point = 234, n_alt = 0
   Insn 42: point = 235, n_alt = 5
  BB 4
   Insn 35: point = 237, n_alt = -1
   Insn 34: point = 237, n_alt = 2
   Insn 30: point = 238, n_alt = 3
  BB 3
   Insn 490: point = 240, n_alt = -2
   Insn 489: point = 242, n_alt = -2
   Insn 488: point = 244, n_alt = -2
   Insn 487: point = 246, n_alt = -2
   Insn 486: point = 248, n_alt = -2
   Insn 29: point = 250, n_alt = 1
   Insn 167: point = 251, n_alt = 6
   Insn 6: point = 252, n_alt = -2
   Insn 5: point = 253, n_alt = 1
  BB 2
   Insn 21: point = 255, n_alt = 0
   Insn 2: point = 255, n_alt = -2
   Insn 19: point = 257, n_alt = 5
   Insn 448: point = 258, n_alt = -2
   Insn 3: point = 259, n_alt = -2
   Insn 449: point = 261, n_alt = -2
 r113: [232..238] [202..224]
 r114: [13..235]
 r115: [183..234] [148..149] [144..145]
 r128: [160..172]
 r135: [132..133]
 r136: [130..131]
 r137: [128..129]
 r138: [126..127]
 r141: [97..118] [91..93] [86..87] [80..82] [71..76] [65..67]
 r144: [13..56] [8..9]
 r150: [53..53] [46..50]
 r151: [39..39] [32..36]
 r152: [25..25] [18..22]
 r153: [10..10] [4..7]
 r154: [249..253]
 r155: [11..237]
 r156: [212..223]
 r157: [208..211]
 r158: [206..207]
 r159: [202..203]
 r160: [197..201]
 r161: [195..196]
 r162: [192..193]
 r163: [187..191]
 r164: [185..186]
 r165: [158..165]
 r166: [154..155]
 r167: [150..153]
 r168: [140..141]
 r169: [138..139]
 r170: [136..137]
 r171: [125..125]
 r172: [113..117]
 r173: [60..112]
 r174: [54..57] [51..52]
 r175: [40..42] [37..38]
 r176: [26..28] [23..24]
 r177: [11..14] [8..9]
 r178: [247..252]
 r181: [225..225] [150..204] [140..146]
 r182: [60..122]
 r190: [245..257]
 r191: [152..171]
 r193: [243..255]
 r194: [241..259]
 r195: [0..250]
 r196: [232..233]
 r197: [205..213]
 r198: [214..215]
 r203: [199..200]
 r204: [197..198]
 r207: [226..227]
 r208: [228..229]
 r209: [187..188]
 r210: [189..190]
 r211: [180..181]
 r213: [173..174]
 r214: [156..159]
 r217: [154..162]
 r218: [163..164]
 r225: [123..124]
 r227: [119..120]
 r228: [113..114]
 r232: [84..85]
 r235: [78..79]
 r236: [80..81]
 r238: [89..90]
 r239: [91..92]
 r241: [95..96]
 r242: [97..98]
 r244: [63..64]
 r245: [65..66]
 r246: [69..70]
 r247: [71..72]
 r261: [150..182] [146..147] [138..143]
 r262: [0..251]
 r270: [256..258]
 r271: [260..261]
 r272: [0..248]
 r273: [0..246]
 r274: [0..244]
 r275: [0..242]
 r276: [0..240]
 r278: [135..135]
 r279: [0..0]
 r280: [219..220]
 r281: [221..222]
 r282: [217..218]
 r283: [208..209]
 r284: [178..179]
 r285: [176..177]
 r286: [168..169]
 r287: [166..167]
 r288: [160..161]
 r289: [156..157]
 r290: [150..151]
 r291: [115..116]
 r292: [109..110]
 r293: [106..107]
 r294: [103..104]
 r295: [100..101]
 r296: [74..75]
 r297: [210..216]
 r300: [170..175]
 r301: [4..5]
 r302: [15..16]
 r303: [18..20]
 r304: [29..30]
 r305: [32..34]
 r306: [43..44]
 r307: [46..48]
 r308: [58..59]
 r311: [45..47]
 r312: [31..33]
 r313: [17..19]
Compressing live ranges: from 262 to 182 - 69%
Ranges after the compression:
 r113: [166..167] [143..160]
 r114: [6..167]
 r115: [129..167] [99..100] [95..96]
 r128: [111..120]
 r135: [86..87]
 r136: [84..85]
 r137: [82..83]
 r138: [80..81]
 r141: [61..74] [57..58] [53..54] [49..50] [43..46] [39..40]
 r144: [6..34] [3..4]
 r150: [32..32] [28..29]
 r151: [23..23] [19..20]
 r152: [14..14] [10..11]
 r153: [5..5] [1..2]
 r154: [176..177]
 r155: [6..167]
 r156: [151..160]
 r157: [147..150]
 r158: [145..146]
 r159: [143..144]
 r160: [139..142]
 r161: [137..138]
 r162: [135..136]
 r163: [131..134]
 r164: [129..130]
 r165: [109..114]
 r166: [105..106]
 r167: [101..104]
 r168: [93..94]
 r169: [91..92]
 r170: [89..90]
 r171: [79..79]
 r172: [71..74]
 r173: [37..70]
 r174: [33..34] [30..31]
 r175: [24..25] [21..22]
 r176: [15..16] [12..13]
 r177: [6..7] [3..4]
 r178: [174..177]
 r181: [161..161] [101..144] [93..97]
 r182: [37..76]
 r190: [172..179]
 r191: [103..120]
 r193: [170..177]
 r194: [168..179]
 r195: [0..177]
 r196: [166..167]
 r197: [145..152]
 r198: [153..154]
 r203: [141..142]
 r204: [139..140]
 r207: [162..163]
 r208: [164..165]
 r209: [131..132]
 r210: [133..134]
 r211: [127..128]
 r213: [121..122]
 r214: [107..110]
 r217: [105..112]
 r218: [113..114]
 r225: [77..78]
 r227: [75..76]
 r228: [71..72]
 r232: [51..52]
 r235: [47..48]
 r236: [49..50]
 r238: [55..56]
 r239: [57..58]
 r241: [59..60]
 r242: [61..62]
 r244: [37..38]
 r245: [39..40]
 r246: [41..42]
 r247: [43..44]
 r261: [101..128] [97..98] [91..94]
 r262: [0..177]
 r270: [178..179]
 r271: [180..181]
 r272: [0..175]
 r273: [0..173]
 r274: [0..171]
 r275: [0..169]
 r276: [0..167]
 r278: [88..88]
 r279: [0..0]
 r280: [157..158]
 r281: [159..160]
 r282: [155..156]
 r283: [147..148]
 r284: [125..126]
 r285: [123..124]
 r286: [117..118]
 r287: [115..116]
 r288: [111..112]
 r289: [107..108]
 r290: [101..102]
 r291: [73..74]
 r292: [69..70]
 r293: [67..68]
 r294: [65..66]
 r295: [63..64]
 r296: [45..46]
 r297: [149..154]
 r300: [119..122]
 r301: [1..2]
 r302: [8..9]
 r303: [10..11]
 r304: [17..18]
 r305: [19..20]
 r306: [26..27]
 r307: [28..29]
 r308: [35..36]
 r311: [28..29]
 r312: [19..20]
 r313: [10..11]

********** Local #3: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13

******** Rematerialization #1: ********

df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 41 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 41 (    1)

Cands:
0 (nop=0, remat_regno=191, reload_regno=-1):
(insn 511 131 522 12 (set (reg/f:SI 191 [ _140 ])
                    (reg/f:SI 300 [orig:191 _140 ] [191])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 728 {*thumb2_movsi_vfp}
                 (nil))

BB 2:
  register live in:
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194
  changed regs: 190 193 194 270 271
  dead regs: 0 [r0] 1 [r1] 270 271

BB 3:
  register live in: 190 193 194
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 262 272 273 274 275 276
  changed regs: 154 178 195 262 272 273 274 275 276
  dead regs: 154 178 190 193 194

BB 4:
  register live in: 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 155 195 262 272 273 274 275 276
  changed regs: 113 155
  dead regs: 100 [cc]

BB 5:
  register live in: 113 155 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 155 195 262 272 273 274 275 276
  changed regs: 114 115 196
  dead regs: 100 [cc] 196

BB 6:
  register live in: 113 114 115 155 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 155 181 195 262 272 273 274 275 276
  changed regs: 156 157 158 159 160 161 181 197 198 203 204 280 281 282 283 297
  dead regs: 113 156 157 158 159 160 161 197 198 203 204 280 281 282 283 297

BB 7:
  register live in: 114 115 155 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 155 195 262 272 273 274 275 276
  changed regs:
  dead regs: 100 [cc]

BB 8:
  register live in: 114 115 155 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 181 195 261 262 272 273 274 275 276
  changed regs: 181 261
  dead regs: 115

BB 9:
  register live in: 114 115 155 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 155 181 195 262 272 273 274 275 276
  changed regs: 181 207 208
  dead regs: 207 208

BB 10:
  register live in: 114 115 155 181 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 155 181 195 262 272 273 274 275 276
  changed regs: 162 163 164 209 210
  dead regs: 100 [cc] 162 163 164 209 210

BB 11:
  register live in: 114 115 155 181 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 181 195 261 262 272 273 274 275 276
  changed regs: 261
  dead regs: 115

BB 12:
  register live in: 114 115 155 181 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 181 195 261 262 272 273 274 275 276
  changed regs: 128 165 166 167 191 211 213 214 217 218 261 284 285 286 287 288 289 290 300
  dead regs: 115 128 165 166 167 191 211 213 214 217 218 284 285 286 287 288 289 290 300

BB 13:
  register live in: 114 155 181 195 261 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 195 262 272 273 274 275 276
  changed regs: 168 169 170 278
  dead regs: 100 [cc] 168 169 170 181 261

BB 14:
  register live in: 114 155 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 155 173 182 195 262 272 273 274 275 276
  changed regs: 135 136 137 138 141 171 172 173 182 225 227 228 291
  dead regs: 100 [cc] 135 136 137 138 172 225 227 228 291

BB 15:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 155 173 182 195 262 272 273 274 275 276
  changed regs: 292
  dead regs: 100 [cc] 292

BB 16:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 173 182 195 262 272 273 274 275 276
  changed regs: 173 232
  dead regs: 141 232

BB 17:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 155 173 182 195 262 272 273 274 275 276
  changed regs: 293
  dead regs: 100 [cc] 293

BB 18:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 173 182 195 262 272 273 274 275 276
  changed regs: 173 235 236
  dead regs: 141 235 236

BB 19:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 155 173 182 195 262 272 273 274 275 276
  changed regs: 294
  dead regs: 100 [cc] 294

BB 20:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 173 182 195 262 272 273 274 275 276
  changed regs: 173 238 239
  dead regs: 141 238 239

BB 21:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 155 173 182 195 262 272 273 274 275 276
  changed regs: 295
  dead regs: 100 [cc] 295

BB 22:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 173 182 195 262 272 273 274 275 276
  changed regs: 173 241 242
  dead regs: 141 241 242

BB 23:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 155 173 182 195 262 272 273 274 275 276
  changed regs: 296
  dead regs: 100 [cc] 296

BB 24:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 173 182 195 262 272 273 274 275 276
  changed regs: 173 244 245
  dead regs: 141 244 245

BB 25:
  register live in: 114 141 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 173 182 195 262 272 273 274 275 276
  changed regs: 173 246 247
  dead regs: 141 246 247

BB 26:
  register live in: 114 155 173 182 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 155 174 195 262 272 273 274 275 276
  changed regs: 144 174 308
  dead regs: 100 [cc] 173 182 308

BB 27:
  register live in: 114 144 155 174 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 155 195 262 272 273 274 275 276
  changed regs: 150
  dead regs: 174

BB 28:
  register live in: 114 144 155 174 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 155 195 262 272 273 274 275 276
  changed regs: 150
  dead regs: 174

BB 29:
  register live in: 114 144 150 155 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 155 175 195 262 272 273 274 275 276
  changed regs: 175 306 307 311
  dead regs: 100 [cc] 150 306 307 311

BB 30:
  register live in: 114 144 155 175 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 155 195 262 272 273 274 275 276
  changed regs: 151
  dead regs: 175

BB 31:
  register live in: 114 144 155 175 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 155 195 262 272 273 274 275 276
  changed regs: 151
  dead regs: 175

BB 32:
  register live in: 114 144 151 155 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 155 176 195 262 272 273 274 275 276
  changed regs: 176 304 305 312
  dead regs: 100 [cc] 151 304 305 312

BB 33:
  register live in: 114 144 155 176 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 155 195 262 272 273 274 275 276
  changed regs: 152
  dead regs: 176

BB 34:
  register live in: 114 144 155 176 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 155 195 262 272 273 274 275 276
  changed regs: 152
  dead regs: 176

BB 35:
  register live in: 114 144 152 155 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 155 177 195 262 272 273 274 275 276
  changed regs: 177 302 303 313
  dead regs: 100 [cc] 114 152 302 303 313

BB 36:
  register live in: 144 177 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 195 262 272 273 274 275 276
  changed regs: 153
  dead regs: 144 177

BB 37:
  register live in: 155 177 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 195 262 272 273 274 275 276
  changed regs: 153
  dead regs: 155 177

BB 38:
  register live in: 153 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 262 272 273 274 275 276
  changed regs: 301
  dead regs: 153 301

BB 39:
  register live in: 195 262 272 273 274 275 276
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 262 272 273 274 275 276
  changed regs: 272 273 279
  dead regs: 100 [cc]

BB 40:
  register live in:
  register live out: 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  changed regs:
  dead regs:
subreg regs:
  Slot 0 regnos (width = 0):	 165
  Slot 1 regnos (width = 0):	 191
Changing spilled pseudos to memory in insn #511
Changing spilled pseudos to memory in insn #499
Changing spilled pseudos to memory in insn #128
Changing spilled pseudos to memory in insn #501
Changing spilled pseudos to memory in insn #502
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=56, prev_offset=48)
Can't eliminate 103 to 102 (offset=40, prev_offset=0)
Can't eliminate 103 to 11 (offset=36, prev_offset=0)
Can eliminate 103 to 7 (offset=56, prev_offset=0)
Can eliminate 102 to 13 (offset=16, prev_offset=8)
Can't eliminate 102 to 11 (offset=-4, prev_offset=0)
Can eliminate 102 to 7 (offset=16, prev_offset=0)

********** Local #4: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 178:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 176:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 502:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 501:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 499:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 511:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13
Restoring SCRATCH in insn #161(nop 2)
New elimination table:
Can eliminate 103 to 13 (offset=56, prev_offset=56)
Can't eliminate 103 to 102 (offset=40, prev_offset=0)
Can't eliminate 103 to 11 (offset=36, prev_offset=0)
Can eliminate 103 to 7 (offset=56, prev_offset=0)
Can eliminate 102 to 13 (offset=16, prev_offset=16)
Can't eliminate 102 to 11 (offset=-4, prev_offset=0)
Can eliminate 102 to 7 (offset=16, prev_offset=0)
changing reg in insn 30
changing reg in insn 34
changing reg in insn 34
changing reg in insn 450
changing reg in insn 72
changing reg in insn 42
changing reg in insn 161
changing reg in insn 346
changing reg in insn 321
changing reg in insn 296
changing reg in insn 271
changing reg in insn 76
changing reg in insn 43
changing reg in insn 43
changing reg in insn 92
changing reg in insn 413
changing reg in insn 414
changing reg in insn 118
changing reg in insn 88
changing reg in insn 44
changing reg in insn 131
changing reg in insn 133
changing reg in insn 139
changing reg in insn 133
changing reg in insn 168
changing reg in insn 169
changing reg in insn 169
changing reg in insn 171
changing reg in insn 174
changing reg in insn 175
changing reg in insn 175
changing reg in insn 176
changing reg in insn 189
changing reg in insn 204
changing reg in insn 191
changing reg in insn 255
changing reg in insn 248
changing reg in insn 237
changing reg in insn 226
changing reg in insn 215
changing reg in insn 255
changing reg in insn 248
changing reg in insn 237
changing reg in insn 226
changing reg in insn 215
changing reg in insn 204
changing reg in insn 191
changing reg in insn 267
changing reg in insn 343
changing reg in insn 318
changing reg in insn 293
changing reg in insn 268
changing reg in insn 280
changing reg in insn 274
changing reg in insn 287
changing reg in insn 284
changing reg in insn 281
changing reg in insn 305
changing reg in insn 299
changing reg in insn 312
changing reg in insn 309
changing reg in insn 306
changing reg in insn 330
changing reg in insn 324
changing reg in insn 337
changing reg in insn 334
changing reg in insn 331
changing reg in insn 355
changing reg in insn 349
changing reg in insn 362
changing reg in insn 359
changing reg in insn 356
changing reg in insn 5
changing reg in insn 486
changing reg in insn 6
changing reg in insn 34
changing reg in insn 355
changing reg in insn 330
changing reg in insn 305
changing reg in insn 280
changing reg in insn 267
changing reg in insn 52
changing reg in insn 58
changing reg in insn 53
changing reg in insn 58
changing reg in insn 59
changing reg in insn 63
changing reg in insn 66
changing reg in insn 64
changing reg in insn 68
changing reg in insn 72
changing reg in insn 69
changing reg in insn 72
changing reg in insn 78
changing reg in insn 73
changing reg in insn 78
changing reg in insn 81
changing reg in insn 79
changing reg in insn 105
changing reg in insn 108
changing reg in insn 106
changing reg in insn 108
changing reg in insn 113
changing reg in insn 109
changing reg in insn 113
changing reg in insn 116
changing reg in insn 114
changing reg in insn 135
changing reg in insn 140
changing reg in insn 136
changing reg in insn 140
changing reg in insn 143
changing reg in insn 141
changing reg in insn 147
changing reg in insn 148
changing reg in insn 150
changing reg in insn 154
changing reg in insn 151
changing reg in insn 154
changing reg in insn 157
changing reg in insn 155
changing reg in insn 178
changing reg in insn 185
changing reg in insn 193
changing reg in insn 186
changing reg in insn 193
changing reg in insn 256
changing reg in insn 249
changing reg in insn 238
changing reg in insn 227
changing reg in insn 216
changing reg in insn 205
changing reg in insn 261
changing reg in insn 259
changing reg in insn 256
changing reg in insn 249
changing reg in insn 238
changing reg in insn 227
changing reg in insn 216
changing reg in insn 205
changing reg in insn 194
changing reg in insn 264
changing reg in insn 280
changing reg in insn 268
changing reg in insn 265
changing reg in insn 290
changing reg in insn 305
changing reg in insn 293
changing reg in insn 291
changing reg in insn 315
changing reg in insn 330
changing reg in insn 318
changing reg in insn 316
changing reg in insn 340
changing reg in insn 355
changing reg in insn 343
changing reg in insn 341
changing reg in insn 6
changing reg in insn 487
changing reg in insn 57
changing reg in insn 93
changing reg in insn 100
changing reg in insn 108
changing reg in insn 477
changing reg in insn 476
changing reg in insn 477
changing reg in insn 261
changing reg in insn 185
changing reg in insn 19
changing reg in insn 488
changing reg in insn 21
changing reg in insn 2
changing reg in insn 489
changing reg in insn 3
changing reg in insn 490
changing reg in insn 19
changing reg in insn 29
changing reg in insn 30
changing reg in insn 204
changing reg in insn 44
changing reg in insn 47
changing reg in insn 56
changing reg in insn 58
changing reg in insn 57
changing reg in insn 55
changing reg in insn 56
changing reg in insn 76
changing reg in insn 77
changing reg in insn 77
changing reg in insn 78
changing reg in insn 99
changing reg in insn 100
changing reg in insn 98
changing reg in insn 99
changing reg in insn 112
changing reg in insn 113
changing reg in insn 111
changing reg in insn 112
changing reg in insn 124
changing reg in insn 126
changing reg in insn 130
changing reg in insn 131
changing reg in insn 133
changing reg in insn 135
changing reg in insn 139
changing reg in insn 140
changing reg in insn 138
changing reg in insn 139
changing reg in insn 182
changing reg in insn 476
changing reg in insn 188
changing reg in insn 189
changing reg in insn 191
changing reg in insn 193
changing reg in insn 204
changing reg in insn 205
changing reg in insn 215
changing reg in insn 216
changing reg in insn 214
changing reg in insn 215
changing reg in insn 226
changing reg in insn 227
changing reg in insn 225
changing reg in insn 226
changing reg in insn 237
changing reg in insn 238
changing reg in insn 236
changing reg in insn 237
changing reg in insn 248
changing reg in insn 249
changing reg in insn 247
changing reg in insn 248
changing reg in insn 255
changing reg in insn 256
changing reg in insn 254
changing reg in insn 255
changing reg in insn 92
changing reg in insn 413
changing reg in insn 414
changing reg in insn 154
changing reg in insn 93
changing reg in insn 167
changing reg in insn 174
changing reg in insn 171
changing reg in insn 168
changing reg in insn 448
changing reg in insn 2
changing reg in insn 449
changing reg in insn 3
changing reg in insn 486
changing reg in insn 369
changing reg in insn 56
changing reg in insn 62
changing reg in insn 92
changing reg in insn 99
changing reg in insn 112
changing reg in insn 413
changing reg in insn 414
changing reg in insn 369
changing reg in insn 56
changing reg in insn 99
changing reg in insn 487
changing reg in insn 366
changing reg in insn 371
changing reg in insn 30
changing reg in insn 27
changing reg in insn 77
changing reg in insn 130
changing reg in insn 124
changing reg in insn 188
changing reg in insn 182
changing reg in insn 367
changing reg in insn 366
changing reg in insn 30
changing reg in insn 488
changing reg in insn 371
changing reg in insn 34
changing reg in insn 34
changing reg in insn 450
changing reg in insn 489
changing reg in insn 81
changing reg in insn 68
changing reg in insn 66
changing reg in insn 52
changing reg in insn 116
changing reg in insn 105
changing reg in insn 126
changing reg in insn 157
changing reg in insn 147
changing reg in insn 196
changing reg in insn 200
changing reg in insn 211
changing reg in insn 222
changing reg in insn 233
changing reg in insn 244
changing reg in insn 200
changing reg in insn 211
changing reg in insn 222
changing reg in insn 233
changing reg in insn 244
changing reg in insn 490
changing reg in insn 42
changing reg in insn 111
changing reg in insn 138
changing reg in insn 111
changing reg in insn 138
changing reg in insn 371
deleting insn with uid = 449.
deleting insn with uid = 3.
deleting insn with uid = 448.
deleting insn with uid = 2.
deleting insn with uid = 486.
deleting insn with uid = 487.
deleting insn with uid = 488.
deleting insn with uid = 489.
deleting insn with uid = 494.
deleting insn with uid = 492.
deleting insn with uid = 495.
deleting insn with uid = 497.
deleting insn with uid = 496.
deleting insn with uid = 498.
deleting insn with uid = 523.
deleting insn with uid = 525.
deleting insn with uid = 527.
deleting insn with uid = 528.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 76 (  1.9)
df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 42 (    1)


HAL_GPIO_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [r10] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={1d,15u,5e} r1={25d,38u} r2={28d,44u} r3={3d,10u,1e} r4={1d,5u} r5={23d,45u,7e} r6={12d,12u} r7={1d,7u} r8={1d,5u} r9={1d,4u,2e} r10={1d,3u} r11={1d,2u} r12={2d,9u,2e} r13={1d,47u} r14={16d,21u,1e} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} 
;;    total ref usage 451{150d,283u,18e} in 279{279 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 20 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI position (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":165:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":166:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":169:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":170:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":171:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI position (const_int 0 [0])) -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 -1
     (nil))
(insn 19 18 21 2 (set (reg:SI 4 r4 [orig:190 _139 ] [190])
        (mem:SI (reg/v/f:SI 1 r1 [orig:194 GPIO_Init ] [194]) [1 GPIO_Init_60(D)->Pin+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 21 19 379 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 4 r4 [orig:190 _139 ] [190])
                        (const_int 0 [0]))
                    (label_ref:SI 377)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 118111604 (nil))
 -> 377)
(note 379 21 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 379 6 3 (set (reg:SI 12 ip [orig:154 ivtmp.29 ] [154])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 6 5 167 3 (set (reg/v:SI 3 r3 [orig:178 position ] [178])
        (reg:SI 12 ip [orig:154 ivtmp.29 ] [154])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 167 6 263 3 (set (reg/f:SI 10 r10 [262])
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(note 263 167 199 3 NOTE_INSN_DELETED)
(note 199 263 210 3 NOTE_INSN_DELETED)
(note 210 199 221 3 NOTE_INSN_DELETED)
(note 221 210 232 3 NOTE_INSN_DELETED)
(note 232 221 243 3 NOTE_INSN_DELETED)
(note 243 232 29 3 NOTE_INSN_DELETED)
(insn 29 243 190 3 (set (reg:SI 11 fp [195])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(note 190 29 490 3 NOTE_INSN_DELETED)
(insn 490 190 25 3 (set (reg/v/f:SI 9 r9 [orig:194 GPIO_Init ] [194])
        (reg/v/f:SI 1 r1 [orig:194 GPIO_Init ] [194])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 25 490 26 4 2 (nil) [1 uses])
(note 26 25 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 31 26 27 4 NOTE_INSN_DELETED)
(debug_insn 27 31 28 4 (var_location:SI position (reg/v:SI 3 r3 [orig:178 position ] [178])) -1
     (nil))
(debug_insn 28 27 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:5 -1
     (nil))
(insn 30 28 450 4 (set (reg:SI 5 r5 [orig:113 _1 ] [113])
        (ashift:SI (reg:SI 11 fp [195])
            (reg/v:SI 3 r3 [orig:178 position ] [178]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 3 r3 [orig:178 position ] [178]))
        (nil)))
(debug_insn 450 30 32 4 (var_location:SI D#2 (and:SI (reg:SI 5 r5 [orig:113 _1 ] [113])
        (reg:SI 4 r4 [orig:190 _139 ] [190]))) -1
     (nil))
(debug_insn 32 450 33 4 (var_location:SI iocurrent (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:15 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:5 -1
     (nil))
(insn 34 33 35 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 5 r5 [orig:113 _1 ] [113])
                        (reg:SI 4 r4 [orig:190 _139 ] [190]))
                    (const_int 0 [0])))
            (set (reg/v:SI 8 r8 [orig:155 iocurrent ] [155])
                (and:SI (reg:SI 5 r5 [orig:113 _1 ] [113])
                    (reg:SI 4 r4 [orig:190 _139 ] [190])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:8 91 {*andsi3_compare0}
     (nil))
(jump_insn 35 34 40 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 363)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:8 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 363)
(note 40 35 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:7 -1
     (nil))
(insn 42 41 43 5 (set (reg:SI 7 r7 [orig:114 _2 ] [114])
        (mem:SI (plus:SI (reg/v/f:SI 9 r9 [orig:194 GPIO_Init ] [194])
                (const_int 4 [0x4])) [1 GPIO_Init_60(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 5 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (and:SI (reg:SI 7 r7 [orig:114 _2 ] [114])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:28 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 47 5 (set (reg:SI 1 r1 [196])
        (plus:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:57 7 {*arm_addsi3}
     (nil))
(insn 47 44 48 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [196])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 48 47 49 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:9 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 633507684 (nil))
 -> 85)
(note 49 48 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 71 49 75 6 NOTE_INSN_DELETED)
(note 75 71 50 6 NOTE_INSN_DELETED)
(debug_insn 50 75 51 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":187:9 -1
     (nil))
(debug_insn 51 50 52 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:9 -1
     (nil))
(insn 52 51 53 6 (set (reg/v:SI 1 r1 [orig:156 temp ] [156])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
                (const_int 8 [0x8])) [1 GPIOx_62(D)->OSPEEDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 54 6 (var_location:SI temp (reg/v:SI 1 r1 [orig:156 temp ] [156])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:14 -1
     (nil))
(debug_insn 54 53 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:9 -1
     (nil))
(note 61 54 493 6 NOTE_INSN_DELETED)
(insn 493 61 62 6 (set (reg:SI 6 r6 [281])
        (mem:SI (plus:SI (reg/v/f:SI 9 r9 [orig:194 GPIO_Init ] [194])
                (const_int 12 [0xc])) [1 GPIO_Init_60(D)->Speed+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 493 509 6 (set (reg:SI 6 r6 [199])
        (ashift:SI (reg:SI 6 r6 [281])
            (reg:SI 12 ip [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:35 147 {*arm_shiftsi3}
     (nil))
(note 509 62 55 6 NOTE_INSN_DELETED)
(insn 55 509 56 6 (set (reg:SI 14 lr [198])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 56 55 58 6 (set (reg:SI 14 lr [197])
        (ashift:SI (reg:SI 14 lr [198])
            (reg:SI 12 ip [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 12 ip [orig:154 ivtmp.29 ] [154]))
        (nil)))
(insn 58 56 59 6 (set (reg/v:SI 1 r1 [orig:157 temp ] [157])
        (and:SI (not:SI (reg:SI 14 lr [197]))
            (reg/v:SI 1 r1 [orig:156 temp ] [156]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:14 100 {andsi_notsi_si}
     (nil))
(debug_insn 59 58 60 6 (var_location:SI temp (reg/v:SI 1 r1 [orig:157 temp ] [157])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:14 -1
     (nil))
(debug_insn 60 59 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:9 -1
     (nil))
(insn 63 60 64 6 (set (reg/v:SI 1 r1 [orig:158 temp ] [158])
        (ior:SI (reg/v:SI 1 r1 [orig:157 temp ] [157])
            (reg:SI 6 r6 [199]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:14 106 {*iorsi3_insn}
     (nil))
(debug_insn 64 63 65 6 (var_location:SI temp (reg/v:SI 1 r1 [orig:158 temp ] [158])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:14 -1
     (nil))
(debug_insn 65 64 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":192:9 -1
     (nil))
(insn 66 65 67 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
                (const_int 8 [0x8])) [1 GPIOx_62(D)->OSPEEDR+0 S4 A32])
        (reg/v:SI 1 r1 [orig:158 temp ] [158])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":192:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 67 66 57 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:9 -1
     (nil))
(insn 57 67 68 6 (set (reg:SI 1 r1 [orig:181 prephitmp_112 ] [181])
        (not:SI (reg:SI 14 lr [197]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (nil))
(insn 68 57 69 6 (set (reg/v:SI 14 lr [orig:159 temp ] [159])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
                (const_int 4 [0x4])) [1 GPIOx_62(D)->OTYPER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 69 68 70 6 (var_location:SI temp (reg/v:SI 14 lr [orig:159 temp ] [159])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:14 -1
     (nil))
(debug_insn 70 69 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:9 -1
     (nil))
(insn 72 70 73 6 (set (reg/v:SI 14 lr [orig:160 temp ] [160])
        (and:SI (not:SI (reg:SI 5 r5 [orig:113 _1 ] [113]))
            (reg/v:SI 14 lr [orig:159 temp ] [159]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:14 100 {andsi_notsi_si}
     (nil))
(debug_insn 73 72 74 6 (var_location:SI temp (reg/v:SI 14 lr [orig:160 temp ] [160])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:14 -1
     (nil))
(debug_insn 74 73 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:9 -1
     (nil))
(insn 76 74 77 6 (set (reg:SI 5 r5 [203])
        (zero_extract:SI (reg:SI 7 r7 [orig:114 _2 ] [114])
            (const_int 1 [0x1])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:51 161 {extzv_t2}
     (nil))
(insn 77 76 78 6 (set (reg:SI 5 r5 [204])
        (ashift:SI (reg:SI 5 r5 [203])
            (reg/v:SI 3 r3 [orig:178 position ] [178]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:71 147 {*arm_shiftsi3}
     (nil))
(insn 78 77 79 6 (set (reg/v:SI 5 r5 [orig:161 temp ] [161])
        (ior:SI (reg:SI 5 r5 [204])
            (reg/v:SI 14 lr [orig:160 temp ] [160]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:14 106 {*iorsi3_insn}
     (nil))
(debug_insn 79 78 80 6 (var_location:SI temp (reg/v:SI 5 r5 [orig:161 temp ] [161])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:14 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":198:9 -1
     (nil))
(insn 81 80 82 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
                (const_int 4 [0x4])) [1 GPIOx_62(D)->OTYPER+0 S4 A32])
        (reg/v:SI 5 r5 [orig:161 temp ] [161])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":198:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 82 81 451 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:7 -1
     (nil))
(jump_insn 451 82 452 6 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 452 451 85)
(code_label 85 452 86 7 5 (nil) [1 uses])
(note 86 85 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:7 -1
     (nil))
(insn 88 87 89 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 89 88 90 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:10 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 454975348 (nil))
 -> 96)
(note 90 89 92 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 92 90 93 8 (set (reg:SI 2 r2 [261])
        (ashift:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (reg:SI 12 ip [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (nil))
(insn 93 92 453 8 (set (reg:SI 1 r1 [orig:181 prephitmp_112 ] [181])
        (not:SI (reg:SI 2 r2 [261]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (nil))
(jump_insn 453 93 454 8 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 454 453 96)
(code_label 96 454 97 9 7 (nil) [1 uses])
(note 97 96 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 9 (set (reg:SI 1 r1 [208])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 99 98 100 9 (set (reg:SI 1 r1 [207])
        (ashift:SI (reg:SI 1 r1 [208])
            (reg:SI 12 ip [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 12 ip [orig:154 ivtmp.29 ] [154]))
        (nil)))
(insn 100 99 101 9 (set (reg:SI 1 r1 [orig:181 prephitmp_112 ] [181])
        (not:SI (reg:SI 1 r1 [207]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (nil))
(code_label 101 100 102 10 6 (nil) [1 uses])
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":204:9 -1
     (nil))
(debug_insn 104 103 105 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:9 -1
     (nil))
(insn 105 104 106 10 (set (reg/v:SI 5 r5 [orig:162 temp ] [162])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
                (const_int 12 [0xc])) [1 GPIOx_62(D)->PUPDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 106 105 107 10 (var_location:SI temp (reg/v:SI 5 r5 [orig:162 temp ] [162])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:14 -1
     (nil))
(debug_insn 107 106 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:9 -1
     (nil))
(insn 108 107 109 10 (set (reg/v:SI 14 lr [orig:163 temp ] [163])
        (and:SI (reg/v:SI 5 r5 [orig:162 temp ] [162])
            (reg:SI 1 r1 [orig:181 prephitmp_112 ] [181]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:14 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 109 108 110 10 (var_location:SI temp (reg/v:SI 14 lr [orig:163 temp ] [163])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:14 -1
     (nil))
(debug_insn 110 109 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:9 -1
     (nil))
(insn 111 110 112 10 (set (reg:SI 5 r5 [orig:210 GPIO_Init_60(D)->Pull ] [210])
        (mem:SI (plus:SI (reg/v/f:SI 9 r9 [orig:194 GPIO_Init ] [194])
                (const_int 8 [0x8])) [1 GPIO_Init_60(D)->Pull+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 9 r9 [orig:194 GPIO_Init ] [194])
                (const_int 8 [0x8])) [1 GPIO_Init_60(D)->Pull+0 S4 A32])
        (nil)))
(insn 112 111 113 10 (set (reg:SI 5 r5 [209])
        (ashift:SI (reg:SI 5 r5 [orig:210 GPIO_Init_60(D)->Pull ] [210])
            (reg:SI 12 ip [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:36 147 {*arm_shiftsi3}
     (nil))
(insn 113 112 114 10 (set (reg/v:SI 5 r5 [orig:164 temp ] [164])
        (ior:SI (reg:SI 5 r5 [209])
            (reg/v:SI 14 lr [orig:163 temp ] [163]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:14 106 {*iorsi3_insn}
     (nil))
(debug_insn 114 113 115 10 (var_location:SI temp (reg/v:SI 5 r5 [orig:164 temp ] [164])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:14 -1
     (nil))
(debug_insn 115 114 116 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":210:9 -1
     (nil))
(insn 116 115 117 10 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
                (const_int 12 [0xc])) [1 GPIOx_62(D)->PUPDR+0 S4 A32])
        (reg/v:SI 5 r5 [orig:164 temp ] [164])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":210:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 117 116 118 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:7 -1
     (nil))
(insn 118 117 119 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 416 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 455)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:10 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 553139740 (nil))
 -> 455)
(note 416 119 413 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 413 416 456 11 (set (reg:SI 2 r2 [261])
        (ashift:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (reg:SI 12 ip [orig:154 ivtmp.29 ] [154]))) 147 {*arm_shiftsi3}
     (nil))
(jump_insn 456 413 457 11 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 457 456 455)
(code_label 455 457 120 12 34 (nil) [1 uses])
(note 120 455 125 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 125 120 134 12 NOTE_INSN_DELETED)
(note 134 125 121 12 NOTE_INSN_DELETED)
(debug_insn 121 134 122 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":217:9 -1
     (nil))
(debug_insn 122 121 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":218:9 -1
     (nil))
(debug_insn 123 122 414 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:9 -1
     (nil))
(insn 414 123 124 12 (set (reg:SI 2 r2 [261])
        (ashift:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (reg:SI 12 ip [orig:154 ivtmp.29 ] [154]))) 147 {*arm_shiftsi3}
     (nil))
(insn 124 414 126 12 (set (reg:SI 5 r5 [211])
        (lshiftrt:SI (reg/v:SI 3 r3 [orig:178 position ] [178])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:36 147 {*arm_shiftsi3}
     (nil))
(insn 126 124 512 12 (set (reg/f:SI 5 r5 [orig:191 _140 ] [191])
        (plus:SI (ashift:SI (reg:SI 5 r5 [211])
                (const_int 2 [0x2]))
            (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193]))) 318 {*add_shiftsi}
     (nil))
(note 512 126 130 12 NOTE_INSN_DELETED)
(insn 130 512 131 12 (set (reg:SI 14 lr [213])
        (and:SI (reg/v:SI 3 r3 [orig:178 position ] [178])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:38 90 {*arm_andsi3_insn}
     (nil))
(insn 131 130 511 12 (set (reg:SI 14 lr [orig:128 _21 ] [128])
        (ashift:SI (reg:SI 14 lr [213])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:47 147 {*arm_shiftsi3}
     (nil))
(insn 511 131 522 12 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [7 %sfp+-12 S4 A32])
        (reg/f:SI 5 r5 [orig:191 _140 ] [191])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 728 {*thumb2_movsi_vfp}
     (nil))
(note 522 511 127 12 NOTE_INSN_DELETED)
(insn 127 522 499 12 (set (reg/v:SI 6 r6 [orig:165 temp ] [165])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [orig:191 _140 ] [191])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_140 + 32B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 499 127 521 12 (set (mem/c:SI (reg/f:SI 13 sp) [7 %sfp+-16 S4 A32])
        (reg/v:SI 6 r6 [orig:165 temp ] [165])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 728 {*thumb2_movsi_vfp}
     (nil))
(note 521 499 510 12 NOTE_INSN_DELETED)
(note 510 521 128 12 NOTE_INSN_DELETED)
(debug_insn 128 510 129 12 (var_location:SI temp (mem/c:SI (reg/f:SI 13 sp) [7 %sfp+-16 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 -1
     (nil))
(debug_insn 129 128 138 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:9 -1
     (nil))
(insn 138 129 139 12 (set (reg:SI 5 r5 [orig:218 GPIO_Init_60(D)->Alternate ] [218])
        (mem:SI (plus:SI (reg/v/f:SI 9 r9 [orig:194 GPIO_Init ] [194])
                (const_int 16 [0x10])) [1 GPIO_Init_60(D)->Alternate+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 9 r9 [orig:194 GPIO_Init ] [194])
                (const_int 16 [0x10])) [1 GPIO_Init_60(D)->Alternate+0 S4 A32])
        (nil)))
(insn 139 138 500 12 (set (reg:SI 5 r5 [217])
        (ashift:SI (reg:SI 5 r5 [orig:218 GPIO_Init_60(D)->Alternate ] [218])
            (reg:SI 14 lr [orig:128 _21 ] [128]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:41 147 {*arm_shiftsi3}
     (nil))
(insn 500 139 133 12 (set (reg:SI 6 r6 [288])
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 500 501 12 (set (reg:SI 14 lr [214])
        (ashift:SI (reg:SI 6 r6 [288])
            (reg:SI 14 lr [orig:128 _21 ] [128]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:24 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 14 lr [orig:128 _21 ] [128]))
        (nil)))
(insn 501 133 135 12 (set (reg/v:SI 6 r6 [orig:165 temp ] [165])
        (mem/c:SI (reg/f:SI 13 sp) [7 %sfp+-16 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 501 136 12 (set (reg/v:SI 14 lr [orig:166 temp ] [166])
        (and:SI (not:SI (reg:SI 14 lr [214]))
            (reg/v:SI 6 r6 [orig:165 temp ] [165]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:14 100 {andsi_notsi_si}
     (nil))
(debug_insn 136 135 137 12 (var_location:SI temp (reg/v:SI 14 lr [orig:166 temp ] [166])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:14 -1
     (nil))
(debug_insn 137 136 140 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:9 -1
     (nil))
(insn 140 137 141 12 (set (reg/v:SI 5 r5 [orig:167 temp ] [167])
        (ior:SI (reg:SI 5 r5 [217])
            (reg/v:SI 14 lr [orig:166 temp ] [166]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:14 106 {*iorsi3_insn}
     (nil))
(debug_insn 141 140 142 12 (var_location:SI temp (reg/v:SI 5 r5 [orig:167 temp ] [167])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:14 -1
     (nil))
(debug_insn 142 141 502 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":224:9 -1
     (nil))
(insn 502 142 143 12 (set (reg/f:SI 6 r6 [orig:191 _140 ] [191])
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [7 %sfp+-12 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":224:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 502 144 12 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [orig:191 _140 ] [191])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_140 + 32B]+0 S4 A32])
        (reg/v:SI 5 r5 [orig:167 temp ] [167])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":224:36 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 144 143 145 13 8 (nil) [2 uses])
(note 145 144 160 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 160 145 146 13 NOTE_INSN_DELETED)
(debug_insn 146 160 147 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:7 -1
     (nil))
(insn 147 146 148 13 (set (reg/v:SI 5 r5 [orig:168 temp ] [168])
        (mem/v:SI (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193]) [1 GPIOx_62(D)->MODER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 148 147 149 13 (var_location:SI temp (reg/v:SI 5 r5 [orig:168 temp ] [168])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:12 -1
     (nil))
(debug_insn 149 148 150 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:7 -1
     (nil))
(insn 150 149 151 13 (set (reg/v:SI 1 r1 [orig:169 temp ] [169])
        (and:SI (reg:SI 1 r1 [orig:181 prephitmp_112 ] [181])
            (reg/v:SI 5 r5 [orig:168 temp ] [168]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:12 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 151 150 152 13 (var_location:SI temp (reg/v:SI 1 r1 [orig:169 temp ] [169])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:12 -1
     (nil))
(debug_insn 152 151 154 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:7 -1
     (nil))
(insn 154 152 155 13 (set (reg/v:SI 2 r2 [orig:170 temp ] [170])
        (ior:SI (reg:SI 2 r2 [261])
            (reg/v:SI 1 r1 [orig:169 temp ] [169]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:12 106 {*iorsi3_insn}
     (nil))
(debug_insn 155 154 156 13 (var_location:SI temp (reg/v:SI 2 r2 [orig:170 temp ] [170])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:12 -1
     (nil))
(debug_insn 156 155 157 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":231:7 -1
     (nil))
(insn 157 156 158 13 (set (mem/v:SI (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193]) [1 GPIOx_62(D)->MODER+0 S4 A32])
        (reg/v:SI 2 r2 [orig:170 temp ] [170])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 158 157 161 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:7 -1
     (nil))
(insn 161 158 162 13 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 7 r7 [orig:114 _2 ] [114])
                        (const_int 196608 [0x30000]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:10 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 162 161 163 13 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 363)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:10 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 363)
(note 163 162 181 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 181 163 183 14 NOTE_INSN_DELETED)
(note 183 181 192 14 NOTE_INSN_DELETED)
(note 192 183 164 14 NOTE_INSN_DELETED)
(debug_insn 164 192 165 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 165 164 166 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 166 165 168 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 168 166 169 14 (set (reg:SI 2 r2 [orig:135 _31 ] [135])
        (mem/v:SI (plus:SI (reg/f:SI 10 r10 [262])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 168 171 14 (set (reg:SI 2 r2 [orig:136 _32 ] [136])
        (ior:SI (reg:SI 2 r2 [orig:135 _31 ] [135])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 106 {*iorsi3_insn}
     (nil))
(insn 171 169 172 14 (set (mem/v:SI (plus:SI (reg/f:SI 10 r10 [262])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 2 r2 [orig:136 _32 ] [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 172 171 174 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 174 172 175 14 (set (reg:SI 2 r2 [orig:137 _33 ] [137])
        (mem/v:SI (plus:SI (reg/f:SI 10 r10 [262])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 14 (set (reg:SI 2 r2 [orig:138 _34 ] [138])
        (and:SI (reg:SI 2 r2 [orig:137 _33 ] [137])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 90 {*arm_andsi3_insn}
     (nil))
(insn 176 175 177 14 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [1 tmpreg+0 S4 A32])
        (reg:SI 2 r2 [orig:138 _34 ] [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 177 176 178 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 178 177 179 14 (set (reg:SI 2 r2 [orig:171 vol.0_85 ] [171])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 179 178 180 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 180 179 182 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:9 -1
     (nil))
(insn 182 180 476 14 (set (reg:SI 2 r2 [225])
        (and:SI (reg/v:SI 3 r3 [orig:178 position ] [178])
            (const_int -4 [0xfffffffffffffffc]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 476 182 477 14 (set (reg/f:SI 2 r2 [orig:182 _113 ] [182])
        (plus:SI (reg:SI 2 r2 [225])
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (nil))
(insn 477 476 188 14 (set (reg/f:SI 2 r2 [orig:182 _113 ] [182])
        (plus:SI (reg/f:SI 2 r2 [orig:182 _113 ] [182])
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (nil))
(insn 188 477 189 14 (set (reg:SI 5 r5 [227])
        (and:SI (reg/v:SI 3 r3 [orig:178 position ] [178])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:45 90 {*arm_andsi3_insn}
     (nil))
(insn 189 188 185 14 (set (reg:SI 5 r5 [orig:141 _37 ] [141])
        (ashift:SI (reg:SI 5 r5 [227])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:33 147 {*arm_shiftsi3}
     (nil))
(insn 185 189 186 14 (set (reg/v:SI 1 r1 [orig:172 temp ] [172])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:182 _113 ] [182])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_113 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 186 185 187 14 (var_location:SI temp (reg/v:SI 1 r1 [orig:172 temp ] [172])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:14 -1
     (nil))
(debug_insn 187 186 503 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:9 -1
     (nil))
(insn 503 187 191 14 (set (reg:SI 6 r6 [291])
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 503 193 14 (set (reg:SI 14 lr [228])
        (ashift:SI (reg:SI 6 r6 [291])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))
        (nil)))
(insn 193 191 194 14 (set (reg/v:SI 1 r1 [orig:173 temp ] [173])
        (and:SI (not:SI (reg:SI 14 lr [228]))
            (reg/v:SI 1 r1 [orig:172 temp ] [172]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:14 100 {andsi_notsi_si}
     (nil))
(debug_insn 194 193 195 14 (var_location:SI temp (reg/v:SI 1 r1 [orig:173 temp ] [173])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:14 -1
     (nil))
(debug_insn 195 194 196 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:9 -1
     (nil))
(insn 196 195 197 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (const_int 1207959552 [0x48000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 197 196 198 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 257)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 257)
(note 198 197 504 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 504 198 200 15 (set (reg:SI 6 r6 [292])
        (const_int 1207960576 [0x48000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 504 201 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (reg:SI 6 r6 [292]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (const_int 1207960576 [0x48000400]))
        (nil)))
(jump_insn 201 200 202 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 208)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 208)
(note 202 201 204 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 204 202 205 16 (set (reg:SI 5 r5 [232])
        (ashift:SI (reg:SI 11 fp [195])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))
        (nil)))
(insn 205 204 458 16 (set (reg/v:SI 1 r1 [orig:173 temp ] [173])
        (ior:SI (reg/v:SI 1 r1 [orig:173 temp ] [173])
            (reg:SI 5 r5 [232]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (nil))
(jump_insn 458 205 459 16 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 459 458 208)
(code_label 208 459 209 17 11 (nil) [1 uses])
(note 209 208 505 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 505 209 211 17 (set (reg:SI 6 r6 [293])
        (const_int 1207961600 [0x48000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 505 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (reg:SI 6 r6 [293]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (const_int 1207961600 [0x48000800]))
        (nil)))
(jump_insn 212 211 213 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 219)
(note 213 212 214 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 214 213 215 18 (set (reg:SI 14 lr [236])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 215 214 216 18 (set (reg:SI 5 r5 [235])
        (ashift:SI (reg:SI 14 lr [236])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))
        (nil)))
(insn 216 215 460 18 (set (reg/v:SI 1 r1 [orig:173 temp ] [173])
        (ior:SI (reg/v:SI 1 r1 [orig:173 temp ] [173])
            (reg:SI 5 r5 [235]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (nil))
(jump_insn 460 216 461 18 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 461 460 219)
(code_label 219 461 220 19 12 (nil) [1 uses])
(note 220 219 506 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 506 220 222 19 (set (reg:SI 6 r6 [294])
        (const_int 1207962624 [0x48000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 506 223 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (reg:SI 6 r6 [294]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (const_int 1207962624 [0x48000c00]))
        (nil)))
(jump_insn 223 222 224 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 230)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 230)
(note 224 223 225 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 225 224 226 20 (set (reg:SI 14 lr [239])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 226 225 227 20 (set (reg:SI 5 r5 [238])
        (ashift:SI (reg:SI 14 lr [239])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))
        (nil)))
(insn 227 226 462 20 (set (reg/v:SI 1 r1 [orig:173 temp ] [173])
        (ior:SI (reg/v:SI 1 r1 [orig:173 temp ] [173])
            (reg:SI 5 r5 [238]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (nil))
(jump_insn 462 227 463 20 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 463 462 230)
(code_label 230 463 231 21 13 (nil) [1 uses])
(note 231 230 507 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 507 231 233 21 (set (reg:SI 6 r6 [295])
        (const_int 1207963648 [0x48001000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 507 234 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (reg:SI 6 r6 [295]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (const_int 1207963648 [0x48001000]))
        (nil)))
(jump_insn 234 233 235 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 241)
(note 235 234 236 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 236 235 237 22 (set (reg:SI 14 lr [242])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 237 236 238 22 (set (reg:SI 5 r5 [241])
        (ashift:SI (reg:SI 14 lr [242])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))
        (nil)))
(insn 238 237 464 22 (set (reg/v:SI 1 r1 [orig:173 temp ] [173])
        (ior:SI (reg/v:SI 1 r1 [orig:173 temp ] [173])
            (reg:SI 5 r5 [241]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (nil))
(jump_insn 464 238 465 22 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 465 464 241)
(code_label 241 465 242 23 14 (nil) [1 uses])
(note 242 241 508 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 508 242 244 23 (set (reg:SI 6 r6 [296])
        (const_int 1207964672 [0x48001400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 508 245 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (reg:SI 6 r6 [296]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:193 GPIOx ] [193])
            (const_int 1207964672 [0x48001400]))
        (nil)))
(jump_insn 245 244 246 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 252)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 252)
(note 246 245 247 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 247 246 248 24 (set (reg:SI 14 lr [245])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 248 247 249 24 (set (reg:SI 5 r5 [244])
        (ashift:SI (reg:SI 14 lr [245])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 5 [0x5])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))
        (nil)))
(insn 249 248 466 24 (set (reg/v:SI 1 r1 [orig:173 temp ] [173])
        (ior:SI (reg/v:SI 1 r1 [orig:173 temp ] [173])
            (reg:SI 5 r5 [244]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (nil))
(jump_insn 466 249 467 24 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 467 466 252)
(code_label 252 467 253 25 15 (nil) [1 uses])
(note 253 252 254 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 25 (set (reg:SI 14 lr [247])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 6 [0x6])
        (nil)))
(insn 255 254 256 25 (set (reg:SI 5 r5 [246])
        (ashift:SI (reg:SI 14 lr [247])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 6 [0x6])
            (reg:SI 5 r5 [orig:141 _37 ] [141]))
        (nil)))
(insn 256 255 257 25 (set (reg/v:SI 1 r1 [orig:173 temp ] [173])
        (ior:SI (reg/v:SI 1 r1 [orig:173 temp ] [173])
            (reg:SI 5 r5 [246]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (nil))
(code_label 257 256 258 26 10 (nil) [6 uses])
(note 258 257 270 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 270 258 259 26 NOTE_INSN_DELETED)
(debug_insn 259 270 260 26 (var_location:SI temp (ior:SI (debug_expr:SI D#1)
        (reg/v:SI 1 r1 [orig:173 temp ] [173]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 -1
     (nil))
(debug_insn 260 259 261 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":243:9 -1
     (nil))
(insn 261 260 262 26 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:182 _113 ] [182])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_113 + 8B]+0 S4 A32])
        (reg/v:SI 1 r1 [orig:173 temp ] [173])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":243:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 262 261 520 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:9 -1
     (nil))
(insn 520 262 264 26 (set (reg:SI 2 r2 [308])
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 264 520 265 26 (set (reg/v:SI 2 r2 [orig:174 temp ] [174])
        (mem/v:SI (plus:SI (reg:SI 2 r2 [308])
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 265 264 266 26 (var_location:SI temp (reg/v:SI 2 r2 [orig:174 temp ] [174])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 -1
     (nil))
(debug_insn 266 265 267 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:9 -1
     (nil))
(insn 267 266 268 26 (set (reg:SI 5 r5 [orig:144 _41 ] [144])
        (not:SI (reg/v:SI 8 r8 [orig:155 iocurrent ] [155]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:17 169 {*arm_one_cmplsi2}
     (nil))
(debug_insn 268 267 269 26 (var_location:SI temp (and:SI (reg:SI 5 r5 [orig:144 _41 ] [144])
        (reg/v:SI 2 r2 [orig:174 temp ] [174]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:14 -1
     (nil))
(debug_insn 269 268 271 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:9 -1
     (nil))
(insn 271 269 272 26 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 7 r7 [orig:114 _2 ] [114])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 272 271 273 26 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 277)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:12 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 277)
(note 273 272 274 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 274 273 468 27 (set (reg/v:SI 2 r2 [orig:150 temp ] [150])
        (and:SI (reg/v:SI 2 r2 [orig:174 temp ] [174])
            (reg:SI 5 r5 [orig:144 _41 ] [144]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:14 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 468 274 469 27 (set (pc)
        (label_ref 282)) 284 {*arm_jump}
     (nil)
 -> 282)
(barrier 469 468 277)
(code_label 277 469 278 28 16 (nil) [1 uses])
(note 278 277 279 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 279 278 280 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:11 -1
     (nil))
(insn 280 279 281 28 (set (reg/v:SI 2 r2 [orig:150 temp ] [150])
        (ior:SI (reg/v:SI 8 r8 [orig:155 iocurrent ] [155])
            (reg/v:SI 2 r2 [orig:174 temp ] [174]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:16 106 {*iorsi3_insn}
     (nil))
(debug_insn 281 280 282 28 (var_location:SI temp (reg/v:SI 2 r2 [orig:150 temp ] [150])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:16 -1
     (nil))
(code_label 282 281 283 29 17 (nil) [1 uses])
(note 283 282 295 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 295 283 284 29 NOTE_INSN_DELETED)
(debug_insn 284 295 285 29 (var_location:SI temp (reg/v:SI 2 r2 [orig:150 temp ] [150])) -1
     (nil))
(debug_insn 285 284 519 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":252:9 -1
     (nil))
(insn 519 285 287 29 (set (reg:SI 1 r1 [307])
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":252:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 287 519 288 29 (set (mem/v:SI (plus:SI (reg:SI 1 r1 [307])
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg/v:SI 2 r2 [orig:150 temp ] [150])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":252:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 288 287 518 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:9 -1
     (nil))
(note 518 288 524 29 NOTE_INSN_DELETED)
(insn 524 518 290 29 (set (reg:SI 2 r2 [306])
        (reg:SI 1 r1 [307])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 290 524 291 29 (set (reg/v:SI 2 r2 [orig:175 temp ] [175])
        (mem/v:SI (plus:SI (reg:SI 2 r2 [306])
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 291 290 292 29 (var_location:SI temp (reg/v:SI 2 r2 [orig:175 temp ] [175])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:14 -1
     (nil))
(debug_insn 292 291 293 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:9 -1
     (nil))
(debug_insn 293 292 294 29 (var_location:SI temp (and:SI (reg:SI 5 r5 [orig:144 _41 ] [144])
        (reg/v:SI 2 r2 [orig:175 temp ] [175]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:14 -1
     (nil))
(debug_insn 294 293 296 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:9 -1
     (nil))
(insn 296 294 297 29 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 7 r7 [orig:114 _2 ] [114])
                (const_int 1 [0x1])
                (const_int 21 [0x15]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 297 296 298 29 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:12 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 302)
(note 298 297 299 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 299 298 470 30 (set (reg/v:SI 2 r2 [orig:151 temp ] [151])
        (and:SI (reg/v:SI 2 r2 [orig:175 temp ] [175])
            (reg:SI 5 r5 [orig:144 _41 ] [144]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:14 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 470 299 471 30 (set (pc)
        (label_ref 307)) 284 {*arm_jump}
     (nil)
 -> 307)
(barrier 471 470 302)
(code_label 302 471 303 31 18 (nil) [1 uses])
(note 303 302 304 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 304 303 305 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:11 -1
     (nil))
(insn 305 304 306 31 (set (reg/v:SI 2 r2 [orig:151 temp ] [151])
        (ior:SI (reg/v:SI 8 r8 [orig:155 iocurrent ] [155])
            (reg/v:SI 2 r2 [orig:175 temp ] [175]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:16 106 {*iorsi3_insn}
     (nil))
(debug_insn 306 305 307 31 (var_location:SI temp (reg/v:SI 2 r2 [orig:151 temp ] [151])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:16 -1
     (nil))
(code_label 307 306 308 32 19 (nil) [1 uses])
(note 308 307 320 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 320 308 309 32 NOTE_INSN_DELETED)
(debug_insn 309 320 310 32 (var_location:SI temp (reg/v:SI 2 r2 [orig:151 temp ] [151])) -1
     (nil))
(debug_insn 310 309 517 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":260:9 -1
     (nil))
(insn 517 310 312 32 (set (reg:SI 1 r1 [305])
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":260:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 517 313 32 (set (mem/v:SI (plus:SI (reg:SI 1 r1 [305])
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])
        (reg/v:SI 2 r2 [orig:151 temp ] [151])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":260:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 313 312 516 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:9 -1
     (nil))
(note 516 313 526 32 NOTE_INSN_DELETED)
(insn 526 516 315 32 (set (reg:SI 2 r2 [304])
        (reg:SI 1 r1 [305])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 315 526 316 32 (set (reg/v:SI 1 r1 [orig:176 temp ] [176])
        (mem/v:SI (plus:SI (reg:SI 2 r2 [304])
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 316 315 317 32 (var_location:SI temp (reg/v:SI 1 r1 [orig:176 temp ] [176])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:14 -1
     (nil))
(debug_insn 317 316 318 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:9 -1
     (nil))
(debug_insn 318 317 319 32 (var_location:SI temp (and:SI (reg:SI 5 r5 [orig:144 _41 ] [144])
        (reg/v:SI 1 r1 [orig:176 temp ] [176]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:14 -1
     (nil))
(debug_insn 319 318 321 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:9 -1
     (nil))
(insn 321 319 322 32 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 7 r7 [orig:114 _2 ] [114])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 322 321 323 32 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 327)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:12 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 327)
(note 323 322 324 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 472 33 (set (reg/v:SI 1 r1 [orig:152 temp ] [152])
        (and:SI (reg/v:SI 1 r1 [orig:176 temp ] [176])
            (reg:SI 5 r5 [orig:144 _41 ] [144]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:14 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 472 324 473 33 (set (pc)
        (label_ref 332)) 284 {*arm_jump}
     (nil)
 -> 332)
(barrier 473 472 327)
(code_label 327 473 328 34 20 (nil) [1 uses])
(note 328 327 329 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 329 328 330 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:11 -1
     (nil))
(insn 330 329 331 34 (set (reg/v:SI 1 r1 [orig:152 temp ] [152])
        (ior:SI (reg/v:SI 8 r8 [orig:155 iocurrent ] [155])
            (reg/v:SI 1 r1 [orig:176 temp ] [176]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:16 106 {*iorsi3_insn}
     (nil))
(debug_insn 331 330 332 34 (var_location:SI temp (reg/v:SI 1 r1 [orig:152 temp ] [152])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:16 -1
     (nil))
(code_label 332 331 333 35 21 (nil) [1 uses])
(note 333 332 345 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(note 345 333 334 35 NOTE_INSN_DELETED)
(debug_insn 334 345 335 35 (var_location:SI temp (reg/v:SI 1 r1 [orig:152 temp ] [152])) -1
     (nil))
(debug_insn 335 334 515 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":268:9 -1
     (nil))
(insn 515 335 337 35 (set (reg:SI 2 r2 [303])
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":268:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 337 515 338 35 (set (mem/v:SI (plus:SI (reg:SI 2 r2 [303])
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])
        (reg/v:SI 1 r1 [orig:152 temp ] [152])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":268:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 338 337 514 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:9 -1
     (nil))
(note 514 338 340 35 NOTE_INSN_DELETED)
(insn 340 514 341 35 (set (reg/v:SI 2 r2 [orig:177 temp ] [177])
        (mem/v:SI (reg:SI 2 r2 [302]) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 341 340 342 35 (var_location:SI temp (reg/v:SI 2 r2 [orig:177 temp ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:14 -1
     (nil))
(debug_insn 342 341 343 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:9 -1
     (nil))
(debug_insn 343 342 344 35 (var_location:SI temp (and:SI (reg:SI 5 r5 [orig:144 _41 ] [144])
        (reg/v:SI 2 r2 [orig:177 temp ] [177]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:14 -1
     (nil))
(debug_insn 344 343 346 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:9 -1
     (nil))
(insn 346 344 347 35 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 7 r7 [orig:114 _2 ] [114])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 347 346 348 35 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 352)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:12 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 352)
(note 348 347 349 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 474 36 (set (reg/v:SI 2 r2 [orig:153 temp ] [153])
        (and:SI (reg/v:SI 2 r2 [orig:177 temp ] [177])
            (reg:SI 5 r5 [orig:144 _41 ] [144]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:14 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 474 349 475 36 (set (pc)
        (label_ref 357)) 284 {*arm_jump}
     (nil)
 -> 357)
(barrier 475 474 352)
(code_label 352 475 353 37 22 (nil) [1 uses])
(note 353 352 354 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 354 353 355 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:11 -1
     (nil))
(insn 355 354 356 37 (set (reg/v:SI 2 r2 [orig:153 temp ] [153])
        (ior:SI (reg/v:SI 8 r8 [orig:155 iocurrent ] [155])
            (reg/v:SI 2 r2 [orig:177 temp ] [177]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:16 106 {*iorsi3_insn}
     (nil))
(debug_insn 356 355 357 37 (var_location:SI temp (reg/v:SI 2 r2 [orig:153 temp ] [153])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:16 -1
     (nil))
(code_label 357 356 358 38 23 (nil) [1 uses])
(note 358 357 359 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 359 358 360 38 (var_location:SI temp (reg/v:SI 2 r2 [orig:153 temp ] [153])) -1
     (nil))
(debug_insn 360 359 513 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":277:9 -1
     (nil))
(insn 513 360 362 38 (set (reg:SI 1 r1 [301])
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":277:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 362 513 363 38 (set (mem/v:SI (reg:SI 1 r1 [301]) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg/v:SI 2 r2 [orig:153 temp ] [153])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":277:20 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 363 362 364 39 4 (nil) [2 uses])
(note 364 363 370 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(note 370 364 365 39 NOTE_INSN_DELETED)
(debug_insn 365 370 366 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":281:5 -1
     (nil))
(insn 366 365 367 39 (set (reg/v:SI 3 r3 [orig:178 position ] [178])
        (plus:SI (reg/v:SI 3 r3 [orig:178 position ] [178])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":281:13 7 {*arm_addsi3}
     (nil))
(debug_insn 367 366 368 39 (var_location:SI position (reg/v:SI 3 r3 [orig:178 position ] [178])) -1
     (nil))
(debug_insn 368 367 369 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 -1
     (nil))
(insn 369 368 371 39 (set (reg:SI 12 ip [orig:154 ivtmp.29 ] [154])
        (plus:SI (reg:SI 12 ip [orig:154 ivtmp.29 ] [154])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 7 {*arm_addsi3}
     (nil))
(insn 371 369 372 39 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (lshiftrt:SI (reg:SI 4 r4 [orig:190 _139 ] [190])
                        (reg/v:SI 3 r3 [orig:178 position ] [178]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2 [279]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 149 {*shiftsi3_compare0_scratch}
     (nil))
(jump_insn 372 371 377 39 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 25)
(code_label 377 372 378 40 1 (nil) [1 uses])
(note 378 377 485 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 485 378 491 NOTE_INSN_DELETED)
(note 491 485 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_DeInit (HAL_GPIO_DeInit, funcdef_no=330, decl_uid=7513, cgraph_uid=334, symbol_order=333)

      Creating newreg=212
Removing SCRATCH in insn #184 (nop 0)
rescanning insn with uid = 184.

********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=36, prev_offset=0)
Can't eliminate 103 to 102 (offset=36, prev_offset=0)
Can't eliminate 103 to 11 (offset=36, prev_offset=0)
Can eliminate 103 to 7 (offset=36, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 5:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 27:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 111:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=1
            0 Costly set: reject++
          alt=6,overall=1,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 53:  (0) *hk  (1) *mi {*thumb2_movsi_vfp}
      Removing equiv init insn 63 (freq=97)
   63: r202:SI=0x48000800
      REG_EQUIV 0x48000800
deleting insn with uid = 63.
      Removing equiv init insn 73 (freq=97)
   73: r203:SI=0x48000c00
      REG_EQUIV 0x48000c00
deleting insn with uid = 73.
      Removing equiv init insn 83 (freq=97)
   83: r204:SI=0x48001000
      REG_EQUIV 0x48001000
deleting insn with uid = 83.
      Removing equiv init insn 93 (freq=97)
   93: r205:SI=0x48001400
      REG_EQUIV 0x48001400
deleting insn with uid = 93.
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 147:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 28:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 32:  (0) r  (1) r  (2) r {*andsi3_compare0}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=17,losers=2,rld_nregs=2
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 37:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 237:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 238:  (0) r  (1) rk  (2) rI {*arm_addsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 43:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=1
            0 Costly set: reject++
          alt=6,overall=1,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 40:  (0) *hk  (1) *mi {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
          alt=0,overall=15,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 46:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
          alt=1,overall=21,losers=3,rld_nregs=3
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 47:  (0) r  (1) r  (2) r {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 50:  (0) r  (1) I {*arm_cmpsi_insn}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 54:  (0) r  (1) r {*arm_cmpsi_insn}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 58:  (0) r  (1) r  (2) r {*arm_shiftsi3}
Changing pseudo 202 in operand 1 of insn 64 on equiv 0x48000800
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 64:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=213, assigning class GENERAL_REGS to r213
   64: cc:CC=cmp(r209:SI,r213:SI)
      REG_EQUAL cmp(r209:SI,0x48000800)
    Inserting insn reload before:
  250: r213:SI=0x48000800

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 250:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r213
      Removing equiv init insn 67 (freq=65)
   67: r170:SI=0x2
      REG_EQUIV 0x2
deleting insn with uid = 67.
Changing pseudo 170 in operand 1 of insn 68 on equiv 0x2
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=11,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 68:  (0) r  (1) r  (2) r {*arm_shiftsi3}
      Creating newreg=214, assigning class GENERAL_REGS to r214
   68: r158:SI=r214:SI<<r116:SI
      REG_DEAD r170:SI
      REG_DEAD r116:SI
      REG_EQUAL 0x2<<r116:SI
    Inserting insn reload before:
  251: r214:SI=0x2

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=1,overall=1,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 251:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 203 in operand 1 of insn 74 on equiv 0x48000c00
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 74:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=215, assigning class GENERAL_REGS to r215
   74: cc:CC=cmp(r209:SI,r215:SI)
      REG_EQUAL cmp(r209:SI,0x48000c00)
    Inserting insn reload before:
  252: r215:SI=0x48000c00

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 252:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r215
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 78:  (0) r  (1) r  (2) r {*arm_shiftsi3}
Changing pseudo 204 in operand 1 of insn 84 on equiv 0x48001000
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 84:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=216, assigning class GENERAL_REGS to r216
   84: cc:CC=cmp(r209:SI,r216:SI)
      REG_EQUAL cmp(r209:SI,0x48001000)
    Inserting insn reload before:
  253: r216:SI=0x48001000

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 253:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r216
      Removing equiv init insn 87 (freq=32)
   87: r174:SI=0x4
      REG_EQUIV 0x4
deleting insn with uid = 87.
Changing pseudo 174 in operand 1 of insn 88 on equiv 0x4
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=11,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 88:  (0) r  (1) r  (2) r {*arm_shiftsi3}
      Creating newreg=217, assigning class GENERAL_REGS to r217
   88: r158:SI=r217:SI<<r116:SI
      REG_DEAD r174:SI
      REG_DEAD r116:SI
      REG_EQUAL 0x4<<r116:SI
    Inserting insn reload before:
  254: r217:SI=0x4

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=1,overall=1,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 254:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 205 in operand 1 of insn 94 on equiv 0x48001400
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 94:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=218, assigning class GENERAL_REGS to r218
   94: cc:CC=cmp(r209:SI,r218:SI)
      REG_EQUAL cmp(r209:SI,0x48001400)
    Inserting insn reload before:
  255: r218:SI=0x48001400

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 255:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Change to class LO_REGS for r218
      Removing equiv init insn 97 (freq=52)
   97: r176:SI=0x6
      REG_EQUIV 0x6
deleting insn with uid = 97.
Changing pseudo 176 in operand 1 of insn 98 on equiv 0x6
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=11,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 98:  (0) r  (1) r  (2) r {*arm_shiftsi3}
      Creating newreg=219, assigning class GENERAL_REGS to r219
   98: r158:SI=r219:SI<<r116:SI
      REG_DEAD r176:SI
      REG_DEAD r116:SI
      REG_EQUAL 0x6<<r116:SI
    Inserting insn reload before:
  256: r219:SI=0x6

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=1,overall=1,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 256:  (0) r  (1) I {*thumb2_movsi_vfp}
      Removing equiv init insn 103 (freq=22)
  103: r177:SI=0x5
      REG_EQUIV 0x5
deleting insn with uid = 103.
Changing pseudo 177 in operand 1 of insn 104 on equiv 0x5
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=11,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 104:  (0) r  (1) r  (2) r {*arm_shiftsi3}
      Creating newreg=220, assigning class GENERAL_REGS to r220
  104: r158:SI=r220:SI<<r116:SI
      REG_DEAD r177:SI
      REG_DEAD r116:SI
      REG_EQUAL 0x5<<r116:SI
    Inserting insn reload before:
  257: r220:SI=0x5

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=1,overall=1,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 257:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) r  (1) I {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 107:  (0) r  (1) r {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 112:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 114:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 116:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 119:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 122:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 125:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 128:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 131:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 132:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 134:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 138:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 140:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 141:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 145:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 146:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 148:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 149:  (0) l  (1) 0  (2) l {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 150:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=24,losers=3,rld_nregs=3
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 152:  (0) r  (1) r  (2) M {*arm_shiftsi3}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 154:  (0) r  (1) rk  (3) r  (4) M {*add_shiftsi}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 156:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 157:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 159:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=1
            0 Costly set: reject++
          alt=6,overall=1,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 155:  (0) *hk  (1) *mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 161:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 162:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 164:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 167:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 169:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 172:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 174:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 175:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 176:  (0) m  (1) l {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 180:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            0 Scratch win: reject+=2
            alt=0: Bad operand -- refuse
            0 Scratch win: reject+=2
          alt=1,overall=2,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 184:  (0) r  (1) r  (2) r {*shiftsi3_compare0_scratch}
      Change to class GENERAL_REGS for r212
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4 5 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22

********** Pseudo live ranges #1: **********

  BB 22
  BB 21
   Insn 185: point = 0, n_alt = -1
   Insn 184: point = 0, n_alt = 1
   Insn 180: point = 1, n_alt = 2
  BB 20
   Insn 176: point = 3, n_alt = 7
   Insn 175: point = 4, n_alt = 0
   Insn 174: point = 6, n_alt = 5
   Insn 172: point = 7, n_alt = 7
   Insn 171: point = 8, n_alt = 0
   Insn 169: point = 10, n_alt = 5
   Insn 167: point = 11, n_alt = 7
   Insn 166: point = 12, n_alt = 0
   Insn 164: point = 14, n_alt = 5
   Insn 162: point = 15, n_alt = 7
   Insn 161: point = 16, n_alt = 0
   Insn 155: point = 18, n_alt = 6
   Insn 159: point = 19, n_alt = 3
   Insn 157: point = 21, n_alt = 1
   Insn 156: point = 23, n_alt = 0
   Insn 154: point = 24, n_alt = 1
   Insn 152: point = 26, n_alt = 2
   Insn 150: point = 27, n_alt = 7
   Insn 149: point = 28, n_alt = 1
   Insn 148: point = 30, n_alt = 3
   Insn 146: point = 32, n_alt = 1
   Insn 145: point = 33, n_alt = 5
  BB 19
   Insn 141: point = 35, n_alt = 7
   Insn 140: point = 36, n_alt = 0
   Insn 138: point = 38, n_alt = 5
   Insn 134: point = 39, n_alt = 7
   Insn 132: point = 40, n_alt = 0
   Insn 131: point = 42, n_alt = 5
   Insn 128: point = 43, n_alt = 7
   Insn 126: point = 44, n_alt = 0
   Insn 125: point = 46, n_alt = 5
   Insn 122: point = 47, n_alt = 7
   Insn 120: point = 48, n_alt = 0
   Insn 119: point = 50, n_alt = 5
   Insn 116: point = 51, n_alt = 7
   Insn 114: point = 52, n_alt = 0
   Insn 112: point = 54, n_alt = 5
  BB 18
   Insn 108: point = 56, n_alt = -1
   Insn 107: point = 56, n_alt = 1
  BB 16
   Insn 235: point = 58, n_alt = -1
   Insn 104: point = 58, n_alt = 3
   Insn 257: point = 60, n_alt = 1
  BB 11
   Insn 229: point = 62, n_alt = -1
   Insn 78: point = 62, n_alt = 3
  BB 7
   Insn 225: point = 65, n_alt = -1
   Insn 58: point = 65, n_alt = 3
  BB 15
   Insn 233: point = 68, n_alt = -1
   Insn 98: point = 68, n_alt = 3
   Insn 256: point = 70, n_alt = 1
  BB 14
   Insn 95: point = 72, n_alt = -1
   Insn 94: point = 72, n_alt = 1
   Insn 255: point = 73, n_alt = 5
  BB 13
   Insn 231: point = 75, n_alt = -1
   Insn 88: point = 75, n_alt = 3
   Insn 254: point = 77, n_alt = 1
  BB 12
   Insn 85: point = 79, n_alt = -1
   Insn 84: point = 79, n_alt = 1
   Insn 253: point = 80, n_alt = 5
  BB 10
   Insn 75: point = 82, n_alt = -1
   Insn 74: point = 82, n_alt = 1
   Insn 252: point = 83, n_alt = 5
  BB 9
   Insn 227: point = 85, n_alt = -1
   Insn 68: point = 85, n_alt = 3
   Insn 251: point = 87, n_alt = 1
  BB 8
   Insn 65: point = 89, n_alt = -1
   Insn 64: point = 89, n_alt = 1
   Insn 250: point = 90, n_alt = 5
  BB 6
   Insn 55: point = 92, n_alt = -1
   Insn 54: point = 92, n_alt = 1
  BB 17
   Insn 6: point = 93, n_alt = 1
  BB 5
   Insn 51: point = 95, n_alt = -1
   Insn 50: point = 95, n_alt = 3
   Insn 47: point = 95, n_alt = 3
   Insn 46: point = 97, n_alt = 3
   Insn 40: point = 98, n_alt = 6
   Insn 44: point = 99, n_alt = 1
   Insn 43: point = 101, n_alt = 0
   Insn 238: point = 102, n_alt = 4
   Insn 237: point = 103, n_alt = 4
   Insn 37: point = 105, n_alt = 2
  BB 4
   Insn 33: point = 107, n_alt = -1
   Insn 32: point = 107, n_alt = 2
   Insn 28: point = 108, n_alt = 3
  BB 3
   Insn 248: point = 110, n_alt = -2
   Insn 247: point = 112, n_alt = -2
   Insn 246: point = 114, n_alt = -2
   Insn 147: point = 116, n_alt = 1
   Insn 53: point = 117, n_alt = 6
   Insn 111: point = 118, n_alt = 5
   Insn 45: point = 119, n_alt = 1
   Insn 27: point = 120, n_alt = 1
   Insn 5: point = 121, n_alt = 1
  r204 is added to live at bb3 start
  r205 is added to live at bb3 start
  r203 is added to live at bb3 start
  r202 is added to live at bb3 start
  BB 2
   Insn 19: point = 123, n_alt = 0
   Insn 18: point = 123, n_alt = -2
   Insn 2: point = 125, n_alt = -2
   Insn 223: point = 127, n_alt = -2
   Insn 222: point = 128, n_alt = -2
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 41 (  1.8)
Global pseudo live data have been updated:

BB 2:
    killed: 2:

      100  159  160  206  207
    liveout: 2:

        7   13  102  103  159  160

BB 3:
    gen: 3:

      159  160
    killed: 3:

      153  161  198  199  200  201  208  209  210
    livein: 3:

      159  160
    liveout: 3:

        7   13  102  103  161  198  199  200  201  208  209
      210

BB 4:
    gen: 4:

      161  208  210
    killed: 4:

      100  113  150
    livein: 4:

      161  198  199  200  201  208  209  210
    liveout: 4:

        7   13  102  103  113  150  161  198  199  200  201
      208  209  210

BB 5:
    gen: 5:

      198  208  209
    killed: 5:

      100  116  117  151  152  157  163  165
    livein: 5:

      113  150  161  198  199  200  201  208  209  210
    liveout: 5:

        7   13  102  103  113  116  117  150  152  157  161
      198  199  200  201  208  209  210

BB 6:
    gen: 6:

      201  209
    killed: 6:

      100
    livein: 6:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 6:

        7   13  102  103  113  116  117  150  152  157  161
      198  199  200  201  208  209  210

BB 7:
    gen: 7:

      116  161
    killed: 7:

      158
    livein: 7:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 7:

        7   13  102  103  113  117  150  152  157  158  161
      198  199  200  201  208  209  210

BB 8:
    gen: 8:

      209
    killed: 8:

      100  213
    livein: 8:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 8:

        7   13  102  103  113  116  117  150  152  157  161
      198  199  200  201  208  209  210

BB 9:
    gen: 9:

      116
    killed: 9:

      158  214
    livein: 9:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 9:

        7   13  102  103  113  117  150  152  157  158  161
      198  199  200  201  208  209  210

BB 10:
    gen: 10:

      209
    killed: 10:

      100  215
    livein: 10:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 10:

        7   13  102  103  113  116  117  150  152  157  161
      198  199  200  201  208  209  210

BB 11:
    gen: 11:

      116  199
    killed: 11:

      158
    livein: 11:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 11:

        7   13  102  103  113  117  150  152  157  158  161
      198  199  200  201  208  209  210

BB 12:
    gen: 12:

      209
    killed: 12:

      100  216
    livein: 12:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 12:

        7   13  102  103  113  116  117  150  152  157  161
      198  199  200  201  208  209  210

BB 13:
    gen: 13:

      116
    killed: 13:

      158  217
    livein: 13:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 13:

        7   13  102  103  113  117  150  152  157  158  161
      198  199  200  201  208  209  210

BB 14:
    gen: 14:

      209
    killed: 14:

      100  218
    livein: 14:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 14:

        7   13  102  103  113  116  117  150  152  157  161
      198  199  200  201  208  209  210

BB 15:
    gen: 15:

      116
    killed: 15:

      158  219
    livein: 15:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 15:

        7   13  102  103  113  117  150  152  157  158  161
      198  199  200  201  208  209  210

BB 16:
    gen: 16:

      116
    killed: 16:

      158  220
    livein: 16:

      113  116  117  150  152  157  161  198  199  200  201
      208  209  210
    liveout: 16:

        7   13  102  103  113  117  150  152  157  158  161
      198  199  200  201  208  209  210

BB 17:
    killed: 17:

      158
    livein: 17:

      113  117  150  152  157  161  198  199  200  201  208
      209  210
    liveout: 17:

        7   13  102  103  113  117  150  152  157  158  161
      198  199  200  201  208  209  210

BB 18:
    gen: 18:

      152  158
    killed: 18:

      100
    livein: 18:

      113  117  150  152  157  158  161  198  199  200  201
      208  209  210
    liveout: 18:

        7   13  102  103  113  117  150  157  161  198  199
      200  201  208  209  210

BB 19:
    gen: 19:

      117  150  157  200
    killed: 19:

      118  120  121  122  123  124  125  126  127  129
    livein: 19:

      113  117  150  157  161  198  199  200  201  208  209
      210
    liveout: 19:

        7   13  102  103  113  161  198  199  200  201  208
      209  210

BB 20:
    gen: 20:

      113  198  199  208  209
    killed: 20:

      130  131  132  134  139  140  142  143  145  146  147
      154  187  189  191  192  193
    livein: 20:

      113  161  198  199  200  201  208  209  210
    liveout: 20:

        7   13  102  103  161  198  199  200  201  208  209
      210

BB 21:
    gen: 21:

      208  210
    killed: 21:

      100  208  212
    livein: 21:

      161  198  199  200  201  208  209  210
    liveout: 21:

        7   13  102  103  161  198  199  200  201  208  209
      210

BB 22:
    liveout: 22:

        7   13  102  103
 r113: [9..108]
 r116: [95..99] [86..92] [76..84] [69..74] [66..67] [63..64] [59..61]
 r117: [37..97]
 r118: [53..54]
 r120: [51..52]
 r121: [49..50]
 r122: [47..48]
 r123: [45..46]
 r124: [43..44]
 r125: [41..42]
 r126: [39..40]
 r127: [37..38]
 r129: [35..36]
 r130: [29..33]
 r131: [5..30]
 r132: [27..28]
 r134: [17..18]
 r139: [15..16]
 r140: [13..14]
 r142: [11..12]
 r143: [9..10]
 r145: [7..8]
 r146: [5..6]
 r147: [3..4]
 r150: [41..107]
 r151: [96..98]
 r152: [56..95]
 r153: [115..121]
 r154: [15..24]
 r157: [35..103]
 r158: [93..93] [85..85] [75..75] [68..68] [65..65] [62..62] [56..58]
 r159: [113..125]
 r160: [111..123]
 r161: [0..120]
 r163: [104..105]
 r165: [100..101]
 r187: [31..32]
 r189: [25..26]
 r191: [22..23]
 r192: [20..21]
 r193: [17..19]
 r198: [0..119]
 r199: [0..116]
 r200: [0..118]
 r201: [0..117]
 r202: [0..122]
 r203: [0..122]
 r204: [0..122]
 r205: [0..122]
 r206: [126..128]
 r207: [124..127]
 r208: [0..114]
 r209: [0..112]
 r210: [0..110]
 r212: [0..0]
 r213: [89..90]
 r214: [86..87]
 r215: [82..83]
 r216: [79..80]
 r217: [76..77]
 r218: [72..73]
 r219: [69..70]
 r220: [59..60]
Compressing live ranges: from 129 to 94 - 72%
Ranges after the compression:
 r113: [7..83]
 r116: [77..79] [72..75] [65..70] [60..63] [57..58] [54..55] [51..52]
 r117: [31..79]
 r118: [47..48]
 r120: [45..46]
 r121: [43..44]
 r122: [41..42]
 r123: [39..40]
 r124: [37..38]
 r125: [35..36]
 r126: [33..34]
 r127: [31..32]
 r129: [29..30]
 r130: [25..28]
 r131: [3..26]
 r132: [23..24]
 r134: [15..16]
 r139: [13..14]
 r140: [11..12]
 r142: [9..10]
 r143: [7..8]
 r145: [5..6]
 r146: [3..4]
 r147: [1..2]
 r150: [35..83]
 r151: [78..79]
 r152: [49..77]
 r153: [88..89]
 r154: [13..20]
 r157: [29..81]
 r158: [76..76] [71..71] [64..64] [59..59] [56..56] [53..53] [49..50]
 r159: [86..91]
 r160: [84..89]
 r161: [0..89]
 r163: [82..83]
 r165: [80..81]
 r187: [27..28]
 r189: [21..22]
 r191: [19..20]
 r192: [17..18]
 r193: [15..16]
 r198: [0..89]
 r199: [0..89]
 r200: [0..89]
 r201: [0..89]
 r202: [0..89]
 r203: [0..89]
 r204: [0..89]
 r205: [0..89]
 r206: [92..93]
 r207: [90..93]
 r208: [0..87]
 r209: [0..85]
 r210: [0..83]
 r212: [0..0]
 r213: [74..75]
 r214: [72..73]
 r215: [69..70]
 r216: [67..68]
 r217: [65..66]
 r218: [62..63]
 r219: [60..61]
 r220: [51..52]
Live info was changed -- recalculate it

********** Pseudo live ranges #2: **********

  BB 22
  BB 21
   Insn 185: point = 0, n_alt = -1
   Insn 184: point = 0, n_alt = 1
   Insn 180: point = 1, n_alt = 2
  BB 20
   Insn 176: point = 3, n_alt = 7
   Insn 175: point = 4, n_alt = 0
   Insn 174: point = 6, n_alt = 5
   Insn 172: point = 7, n_alt = 7
   Insn 171: point = 8, n_alt = 0
   Insn 169: point = 10, n_alt = 5
   Insn 167: point = 11, n_alt = 7
   Insn 166: point = 12, n_alt = 0
   Insn 164: point = 14, n_alt = 5
   Insn 162: point = 15, n_alt = 7
   Insn 161: point = 16, n_alt = 0
   Insn 155: point = 18, n_alt = 6
   Insn 159: point = 19, n_alt = 3
   Insn 157: point = 21, n_alt = 1
   Insn 156: point = 23, n_alt = 0
   Insn 154: point = 24, n_alt = 1
   Insn 152: point = 26, n_alt = 2
   Insn 150: point = 27, n_alt = 7
   Insn 149: point = 28, n_alt = 1
   Insn 148: point = 30, n_alt = 3
   Insn 146: point = 32, n_alt = 1
   Insn 145: point = 33, n_alt = 5
  BB 19
   Insn 141: point = 35, n_alt = 7
   Insn 140: point = 36, n_alt = 0
   Insn 138: point = 38, n_alt = 5
   Insn 134: point = 39, n_alt = 7
   Insn 132: point = 40, n_alt = 0
   Insn 131: point = 42, n_alt = 5
   Insn 128: point = 43, n_alt = 7
   Insn 126: point = 44, n_alt = 0
   Insn 125: point = 46, n_alt = 5
   Insn 122: point = 47, n_alt = 7
   Insn 120: point = 48, n_alt = 0
   Insn 119: point = 50, n_alt = 5
   Insn 116: point = 51, n_alt = 7
   Insn 114: point = 52, n_alt = 0
   Insn 112: point = 54, n_alt = 5
  BB 18
   Insn 108: point = 56, n_alt = -1
   Insn 107: point = 56, n_alt = 1
  BB 16
   Insn 235: point = 58, n_alt = -1
   Insn 104: point = 58, n_alt = 3
   Insn 257: point = 60, n_alt = 1
  BB 11
   Insn 229: point = 62, n_alt = -1
   Insn 78: point = 62, n_alt = 3
  BB 7
   Insn 225: point = 65, n_alt = -1
   Insn 58: point = 65, n_alt = 3
  BB 15
   Insn 233: point = 68, n_alt = -1
   Insn 98: point = 68, n_alt = 3
   Insn 256: point = 70, n_alt = 1
  BB 14
   Insn 95: point = 72, n_alt = -1
   Insn 94: point = 72, n_alt = 1
   Insn 255: point = 73, n_alt = 5
  BB 13
   Insn 231: point = 75, n_alt = -1
   Insn 88: point = 75, n_alt = 3
   Insn 254: point = 77, n_alt = 1
  BB 12
   Insn 85: point = 79, n_alt = -1
   Insn 84: point = 79, n_alt = 1
   Insn 253: point = 80, n_alt = 5
  BB 10
   Insn 75: point = 82, n_alt = -1
   Insn 74: point = 82, n_alt = 1
   Insn 252: point = 83, n_alt = 5
  BB 9
   Insn 227: point = 85, n_alt = -1
   Insn 68: point = 85, n_alt = 3
   Insn 251: point = 87, n_alt = 1
  BB 8
   Insn 65: point = 89, n_alt = -1
   Insn 64: point = 89, n_alt = 1
   Insn 250: point = 90, n_alt = 5
  BB 6
   Insn 55: point = 92, n_alt = -1
   Insn 54: point = 92, n_alt = 1
  BB 17
   Insn 6: point = 93, n_alt = 1
  BB 5
   Insn 51: point = 95, n_alt = -1
   Insn 50: point = 95, n_alt = 3
   Insn 47: point = 95, n_alt = 3
   Insn 46: point = 97, n_alt = 3
   Insn 40: point = 98, n_alt = 6
   Insn 44: point = 99, n_alt = 1
   Insn 43: point = 101, n_alt = 0
   Insn 238: point = 102, n_alt = 4
   Insn 237: point = 103, n_alt = 4
   Insn 37: point = 105, n_alt = 2
  BB 4
   Insn 33: point = 107, n_alt = -1
   Insn 32: point = 107, n_alt = 2
   Insn 28: point = 108, n_alt = 3
  BB 3
   Insn 248: point = 110, n_alt = -2
   Insn 247: point = 112, n_alt = -2
   Insn 246: point = 114, n_alt = -2
   Insn 147: point = 116, n_alt = 1
   Insn 53: point = 117, n_alt = 6
   Insn 111: point = 118, n_alt = 5
   Insn 45: point = 119, n_alt = 1
   Insn 27: point = 120, n_alt = 1
   Insn 5: point = 121, n_alt = 1
  BB 2
   Insn 19: point = 123, n_alt = 0
   Insn 18: point = 123, n_alt = -2
   Insn 2: point = 125, n_alt = -2
   Insn 223: point = 127, n_alt = -2
   Insn 222: point = 128, n_alt = -2
 r113: [9..108]
 r116: [95..99] [86..92] [76..84] [69..74] [66..67] [63..64] [59..61]
 r117: [37..97]
 r118: [53..54]
 r120: [51..52]
 r121: [49..50]
 r122: [47..48]
 r123: [45..46]
 r124: [43..44]
 r125: [41..42]
 r126: [39..40]
 r127: [37..38]
 r129: [35..36]
 r130: [29..33]
 r131: [5..30]
 r132: [27..28]
 r134: [17..18]
 r139: [15..16]
 r140: [13..14]
 r142: [11..12]
 r143: [9..10]
 r145: [7..8]
 r146: [5..6]
 r147: [3..4]
 r150: [41..107]
 r151: [96..98]
 r152: [56..95]
 r153: [115..121]
 r154: [15..24]
 r157: [35..103]
 r158: [93..93] [85..85] [75..75] [68..68] [65..65] [62..62] [56..58]
 r159: [113..125]
 r160: [111..123]
 r161: [0..120]
 r163: [104..105]
 r165: [100..101]
 r187: [31..32]
 r189: [25..26]
 r191: [22..23]
 r192: [20..21]
 r193: [17..19]
 r198: [0..119]
 r199: [0..116]
 r200: [0..118]
 r201: [0..117]
 r206: [126..128]
 r207: [124..127]
 r208: [0..114]
 r209: [0..112]
 r210: [0..110]
 r212: [0..0]
 r213: [89..90]
 r214: [86..87]
 r215: [82..83]
 r216: [79..80]
 r217: [76..77]
 r218: [72..73]
 r219: [69..70]
 r220: [59..60]
Compressing live ranges: from 129 to 94 - 72%
Ranges after the compression:
 r113: [7..83]
 r116: [77..79] [72..75] [65..70] [60..63] [57..58] [54..55] [51..52]
 r117: [31..79]
 r118: [47..48]
 r120: [45..46]
 r121: [43..44]
 r122: [41..42]
 r123: [39..40]
 r124: [37..38]
 r125: [35..36]
 r126: [33..34]
 r127: [31..32]
 r129: [29..30]
 r130: [25..28]
 r131: [3..26]
 r132: [23..24]
 r134: [15..16]
 r139: [13..14]
 r140: [11..12]
 r142: [9..10]
 r143: [7..8]
 r145: [5..6]
 r146: [3..4]
 r147: [1..2]
 r150: [35..83]
 r151: [78..79]
 r152: [49..77]
 r153: [88..89]
 r154: [13..20]
 r157: [29..81]
 r158: [76..76] [71..71] [64..64] [59..59] [56..56] [53..53] [49..50]
 r159: [86..91]
 r160: [84..89]
 r161: [0..89]
 r163: [82..83]
 r165: [80..81]
 r187: [27..28]
 r189: [21..22]
 r191: [19..20]
 r192: [17..18]
 r193: [15..16]
 r198: [0..89]
 r199: [0..89]
 r200: [0..89]
 r201: [0..89]
 r206: [92..93]
 r207: [90..93]
 r208: [0..87]
 r209: [0..85]
 r210: [0..83]
 r212: [0..0]
 r213: [74..75]
 r214: [72..73]
 r215: [69..70]
 r216: [67..68]
 r217: [65..66]
 r218: [62..63]
 r219: [60..61]
 r220: [51..52]

********** Assignment #1: **********

	 Assigning to 213 (cl=LO_REGS, orig=213, freq=436, tfirst=213, tfreq=436)...
	 Trying 3: spill 208(freq=4992) assign 215(cost=-304) assign 216(cost=-212) assign 218(cost=-148) assign 214(cost=-130) assign 219(cost=-104) assign 217(cost=-64) assign 220(cost=-44)	 Now best 3(cost=3550, bad_spills=0, insn_pseudos=0)

	 Trying 2: spill 113(freq=2225) assign 215(cost=-304) assign 216(cost=-212) assign 218(cost=-148) assign 214(cost=-130) assign 219(cost=-104) assign 217(cost=-64) assign 220(cost=-44)	 Now best 2(cost=783, bad_spills=0, insn_pseudos=0)

	 Trying 1: spill 210(freq=1877) assign 215(cost=-304) assign 216(cost=-212) assign 218(cost=-148) assign 214(cost=-130) assign 219(cost=-104) assign 217(cost=-64) assign 220(cost=-44)	 Now best 1(cost=435, bad_spills=0, insn_pseudos=0)

	 Trying 0: spill 209(freq=5408) assign 215(cost=-304) assign 216(cost=-212) assign 218(cost=-148) assign 214(cost=-130) assign 219(cost=-104) assign 217(cost=-64) assign 220(cost=-44)
	 Trying 4: spill 116(freq=1199) assign 215(cost=-304) assign 216(cost=-212) assign 218(cost=-148) assign 214(cost=-130) assign 219(cost=-104) assign 217(cost=-64) assign 220(cost=-44)	 Now best 4(cost=-243, bad_spills=0, insn_pseudos=0)

	 Trying 5: spill 157(freq=1637) assign 215(cost=-304) assign 216(cost=-212) assign 218(cost=-148) assign 214(cost=-130) assign 219(cost=-104) assign 217(cost=-64) assign 220(cost=-44)
	 Trying 6: spill 200(freq=1305) assign 215(cost=-304) assign 216(cost=-212) assign 218(cost=-148) assign 214(cost=-130) assign 219(cost=-104) assign 217(cost=-64) assign 220(cost=-44)
	 Trying 7: spill 161(freq=1080) assign 215(cost=-304) assign 216(cost=-212) assign 218(cost=-148) assign 214(cost=-130) assign 219(cost=-104) assign 217(cost=-64) assign 220(cost=-44)	 Now best 7(cost=-459, bad_spills=0, insn_pseudos=0)

      Spill r161(hr=7, freq=1080) for r213
	   Assign 7 to reload r213 (freq=436)
	 Assigning to 215 (cl=LO_REGS, orig=215, freq=304, tfirst=215, tfreq=304)...
	   Assign 7 to reload r215 (freq=304)
	 Assigning to 216 (cl=LO_REGS, orig=216, freq=212, tfirst=216, tfreq=212)...
	   Assign 7 to reload r216 (freq=212)
	 Assigning to 218 (cl=LO_REGS, orig=218, freq=148, tfirst=218, tfreq=148)...
	   Assign 7 to reload r218 (freq=148)
	 Assigning to 212 (cl=GENERAL_REGS, orig=212, freq=890, tfirst=212, tfreq=890)...
	   Assign 2 to reload r212 (freq=890)
	 Assigning to 214 (cl=GENERAL_REGS, orig=214, freq=130, tfirst=214, tfreq=130)...
	   Assign 7 to reload r214 (freq=130)
	 Assigning to 219 (cl=GENERAL_REGS, orig=219, freq=104, tfirst=219, tfreq=104)...
	   Assign 7 to reload r219 (freq=104)
	 Assigning to 217 (cl=GENERAL_REGS, orig=217, freq=64, tfirst=217, tfreq=64)...
	   Assign 7 to reload r217 (freq=64)
	 Assigning to 220 (cl=GENERAL_REGS, orig=220, freq=44, tfirst=220, tfreq=44)...
	   Assign 7 to reload r220 (freq=44)
  Reassigning non-reload pseudos

********** Undoing inheritance #1: **********


********** Pseudos coalescing #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
Changing pseudo 161 in operand 1 of insn 58 on equiv 0x1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=11,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 58:  (0) r  (1) r  (2) r {*arm_shiftsi3}
      Creating newreg=221, assigning class GENERAL_REGS to r221
   58: r158:SI=r221:SI<<r116:SI
      REG_DEAD r116:SI
      REG_EQUAL 0x1<<r116:SI
    Inserting insn reload before:
  258: r221:SI=0x1

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=1,overall=1,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 258:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 161 in operand 1 of insn 28 on equiv 0x1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=11,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 28:  (0) r  (1) r  (2) r {*arm_shiftsi3}
      Creating newreg=222, assigning class GENERAL_REGS to r222
   28: r113:SI=r222:SI<<r208:SI
      REG_EQUAL 0x1<<r208:SI
    Inserting insn reload before:
  259: r222:SI=0x1

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=1,overall=1,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 259:  (0) r  (1) I {*thumb2_movsi_vfp}
      Removing equiv init insn 27 (freq=97)
   27: r161:SI=0x1
      REG_EQUIV 0x1
deleting insn with uid = 27.
	   Spilling non-eliminable hard regs: 13

********** Inheritance #2: **********

EBB 2 3
EBB 4 5 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22

********** Pseudo live ranges #3: **********

  BB 22
  BB 21
   Insn 185: point = 0, n_alt = -1
   Insn 184: point = 0, n_alt = 1
   Insn 180: point = 1, n_alt = 2
  BB 20
   Insn 176: point = 3, n_alt = 7
   Insn 175: point = 4, n_alt = 0
   Insn 174: point = 6, n_alt = 5
   Insn 172: point = 7, n_alt = 7
   Insn 171: point = 8, n_alt = 0
   Insn 169: point = 10, n_alt = 5
   Insn 167: point = 11, n_alt = 7
   Insn 166: point = 12, n_alt = 0
   Insn 164: point = 14, n_alt = 5
   Insn 162: point = 15, n_alt = 7
   Insn 161: point = 16, n_alt = 0
   Insn 155: point = 18, n_alt = 6
   Insn 159: point = 19, n_alt = 3
   Insn 157: point = 21, n_alt = 1
   Insn 156: point = 23, n_alt = 0
   Insn 154: point = 24, n_alt = 1
   Insn 152: point = 26, n_alt = 2
   Insn 150: point = 27, n_alt = 7
   Insn 149: point = 28, n_alt = 1
   Insn 148: point = 30, n_alt = 3
   Insn 146: point = 32, n_alt = 1
   Insn 145: point = 33, n_alt = 5
  BB 19
   Insn 141: point = 35, n_alt = 7
   Insn 140: point = 36, n_alt = 0
   Insn 138: point = 38, n_alt = 5
   Insn 134: point = 39, n_alt = 7
   Insn 132: point = 40, n_alt = 0
   Insn 131: point = 42, n_alt = 5
   Insn 128: point = 43, n_alt = 7
   Insn 126: point = 44, n_alt = 0
   Insn 125: point = 46, n_alt = 5
   Insn 122: point = 47, n_alt = 7
   Insn 120: point = 48, n_alt = 0
   Insn 119: point = 50, n_alt = 5
   Insn 116: point = 51, n_alt = 7
   Insn 114: point = 52, n_alt = 0
   Insn 112: point = 54, n_alt = 5
  BB 18
   Insn 108: point = 56, n_alt = -1
   Insn 107: point = 56, n_alt = 1
  BB 16
   Insn 235: point = 58, n_alt = -1
   Insn 104: point = 58, n_alt = 3
   Insn 257: point = 60, n_alt = 1
  BB 11
   Insn 229: point = 62, n_alt = -1
   Insn 78: point = 62, n_alt = 3
  BB 7
   Insn 225: point = 65, n_alt = -1
   Insn 58: point = 65, n_alt = 3
   Insn 258: point = 67, n_alt = 1
  BB 15
   Insn 233: point = 69, n_alt = -1
   Insn 98: point = 69, n_alt = 3
   Insn 256: point = 71, n_alt = 1
  BB 14
   Insn 95: point = 73, n_alt = -1
   Insn 94: point = 73, n_alt = 1
   Insn 255: point = 74, n_alt = 5
  BB 13
   Insn 231: point = 76, n_alt = -1
   Insn 88: point = 76, n_alt = 3
   Insn 254: point = 78, n_alt = 1
  BB 12
   Insn 85: point = 80, n_alt = -1
   Insn 84: point = 80, n_alt = 1
   Insn 253: point = 81, n_alt = 5
  BB 10
   Insn 75: point = 83, n_alt = -1
   Insn 74: point = 83, n_alt = 1
   Insn 252: point = 84, n_alt = 5
  BB 9
   Insn 227: point = 86, n_alt = -1
   Insn 68: point = 86, n_alt = 3
   Insn 251: point = 88, n_alt = 1
  BB 8
   Insn 65: point = 90, n_alt = -1
   Insn 64: point = 90, n_alt = 1
   Insn 250: point = 91, n_alt = 5
  BB 6
   Insn 55: point = 93, n_alt = -1
   Insn 54: point = 93, n_alt = 1
  BB 17
   Insn 6: point = 94, n_alt = 1
  BB 5
   Insn 51: point = 96, n_alt = -1
   Insn 50: point = 96, n_alt = 3
   Insn 47: point = 96, n_alt = 3
   Insn 46: point = 98, n_alt = 3
   Insn 40: point = 99, n_alt = 6
   Insn 44: point = 100, n_alt = 1
   Insn 43: point = 102, n_alt = 0
   Insn 238: point = 103, n_alt = 4
   Insn 237: point = 104, n_alt = 4
   Insn 37: point = 106, n_alt = 2
  BB 4
   Insn 33: point = 108, n_alt = -1
   Insn 32: point = 108, n_alt = 2
   Insn 28: point = 109, n_alt = 3
   Insn 259: point = 111, n_alt = 1
  BB 3
   Insn 248: point = 113, n_alt = -2
   Insn 247: point = 115, n_alt = -2
   Insn 246: point = 117, n_alt = -2
   Insn 147: point = 119, n_alt = 1
   Insn 53: point = 120, n_alt = 6
   Insn 111: point = 121, n_alt = 5
   Insn 45: point = 122, n_alt = 1
   Insn 5: point = 123, n_alt = 1
  r161 is added to live at bb3 start
  BB 2
   Insn 19: point = 125, n_alt = 0
   Insn 18: point = 125, n_alt = -2
   Insn 2: point = 127, n_alt = -2
   Insn 223: point = 129, n_alt = -2
   Insn 222: point = 130, n_alt = -2
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 41 (  1.8)
Global pseudo live data have been updated:

BB 2:
    killed: 2:

      100  159  160  206  207
    liveout: 2:

        7   13  102  103  159  160

BB 3:
    gen: 3:

      159  160
    killed: 3:

      153  198  199  200  201  208  209  210
    livein: 3:

      159  160
    liveout: 3:

        7   13  102  103  198  199  200  201  208  209  210

BB 4:
    gen: 4:

      208  210
    killed: 4:

      100  113  150  222
    livein: 4:

      198  199  200  201  208  209  210
    liveout: 4:

        7   13  102  103  113  150  198  199  200  201  208
      209  210

BB 5:
    gen: 5:

      198  208  209
    killed: 5:

      100  116  117  151  152  157  163  165
    livein: 5:

      113  150  198  199  200  201  208  209  210
    liveout: 5:

        7   13  102  103  113  116  117  150  152  157  198
      199  200  201  208  209  210

BB 6:
    gen: 6:

      201  209
    killed: 6:

      100
    livein: 6:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 6:

        7   13  102  103  113  116  117  150  152  157  198
      199  200  201  208  209  210

BB 7:
    gen: 7:

      116
    killed: 7:

      158  221
    livein: 7:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 7:

        7   13  102  103  113  117  150  152  157  158  198
      199  200  201  208  209  210

BB 8:
    gen: 8:

      209
    killed: 8:

      100  213
    livein: 8:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 8:

        7   13  102  103  113  116  117  150  152  157  198
      199  200  201  208  209  210

BB 9:
    gen: 9:

      116
    killed: 9:

      158  214
    livein: 9:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 9:

        7   13  102  103  113  117  150  152  157  158  198
      199  200  201  208  209  210

BB 10:
    gen: 10:

      209
    killed: 10:

      100  215
    livein: 10:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 10:

        7   13  102  103  113  116  117  150  152  157  198
      199  200  201  208  209  210

BB 11:
    gen: 11:

      116  199
    killed: 11:

      158
    livein: 11:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 11:

        7   13  102  103  113  117  150  152  157  158  198
      199  200  201  208  209  210

BB 12:
    gen: 12:

      209
    killed: 12:

      100  216
    livein: 12:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 12:

        7   13  102  103  113  116  117  150  152  157  198
      199  200  201  208  209  210

BB 13:
    gen: 13:

      116
    killed: 13:

      158  217
    livein: 13:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 13:

        7   13  102  103  113  117  150  152  157  158  198
      199  200  201  208  209  210

BB 14:
    gen: 14:

      209
    killed: 14:

      100  218
    livein: 14:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 14:

        7   13  102  103  113  116  117  150  152  157  198
      199  200  201  208  209  210

BB 15:
    gen: 15:

      116
    killed: 15:

      158  219
    livein: 15:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 15:

        7   13  102  103  113  117  150  152  157  158  198
      199  200  201  208  209  210

BB 16:
    gen: 16:

      116
    killed: 16:

      158  220
    livein: 16:

      113  116  117  150  152  157  198  199  200  201  208
      209  210
    liveout: 16:

        7   13  102  103  113  117  150  152  157  158  198
      199  200  201  208  209  210

BB 17:
    killed: 17:

      158
    livein: 17:

      113  117  150  152  157  198  199  200  201  208  209
      210
    liveout: 17:

        7   13  102  103  113  117  150  152  157  158  198
      199  200  201  208  209  210

BB 18:
    gen: 18:

      152  158
    killed: 18:

      100
    livein: 18:

      113  117  150  152  157  158  198  199  200  201  208
      209  210
    liveout: 18:

        7   13  102  103  113  117  150  157  198  199  200
      201  208  209  210

BB 19:
    gen: 19:

      117  150  157  200
    killed: 19:

      118  120  121  122  123  124  125  126  127  129
    livein: 19:

      113  117  150  157  198  199  200  201  208  209  210
    liveout: 19:

        7   13  102  103  113  198  199  200  201  208  209
      210

BB 20:
    gen: 20:

      113  198  199  208  209
    killed: 20:

      130  131  132  134  139  140  142  143  145  146  147
      154  187  189  191  192  193
    livein: 20:

      113  198  199  200  201  208  209  210
    liveout: 20:

        7   13  102  103  198  199  200  201  208  209  210

BB 21:
    gen: 21:

      208  210
    killed: 21:

      100  208  212
    livein: 21:

      198  199  200  201  208  209  210
    liveout: 21:

        7   13  102  103  198  199  200  201  208  209  210

BB 22:
    liveout: 22:

        7   13  102  103
 r113: [9..109]
 r116: [96..100] [87..93] [77..85] [70..75] [66..68] [63..64] [59..61]
 r117: [37..98]
 r118: [53..54]
 r120: [51..52]
 r121: [49..50]
 r122: [47..48]
 r123: [45..46]
 r124: [43..44]
 r125: [41..42]
 r126: [39..40]
 r127: [37..38]
 r129: [35..36]
 r130: [29..33]
 r131: [5..30]
 r132: [27..28]
 r134: [17..18]
 r139: [15..16]
 r140: [13..14]
 r142: [11..12]
 r143: [9..10]
 r145: [7..8]
 r146: [5..6]
 r147: [3..4]
 r150: [41..108]
 r151: [97..99]
 r152: [56..96]
 r153: [118..123]
 r154: [15..24]
 r157: [35..104]
 r158: [94..94] [86..86] [76..76] [69..69] [65..65] [62..62] [56..58]
 r159: [116..127]
 r160: [114..125]
 r161: [0..124]
 r163: [105..106]
 r165: [101..102]
 r187: [31..32]
 r189: [25..26]
 r191: [22..23]
 r192: [20..21]
 r193: [17..19]
 r198: [0..122]
 r199: [0..119]
 r200: [0..121]
 r201: [0..120]
 r206: [128..130]
 r207: [126..129]
 r208: [0..117]
 r209: [0..115]
 r210: [0..113]
 r212: [0..0]
 r213: [90..91]
 r214: [87..88]
 r215: [83..84]
 r216: [80..81]
 r217: [77..78]
 r218: [73..74]
 r219: [70..71]
 r220: [59..60]
 r221: [66..67]
 r222: [110..111]
Compressing live ranges: from 131 to 96 - 73%
Ranges after the compression:
 r113: [7..83]
 r116: [77..79] [72..75] [65..70] [60..63] [57..58] [54..55] [51..52]
 r117: [31..79]
 r118: [47..48]
 r120: [45..46]
 r121: [43..44]
 r122: [41..42]
 r123: [39..40]
 r124: [37..38]
 r125: [35..36]
 r126: [33..34]
 r127: [31..32]
 r129: [29..30]
 r130: [25..28]
 r131: [3..26]
 r132: [23..24]
 r134: [15..16]
 r139: [13..14]
 r140: [11..12]
 r142: [9..10]
 r143: [7..8]
 r145: [5..6]
 r146: [3..4]
 r147: [1..2]
 r150: [35..83]
 r151: [78..79]
 r152: [49..77]
 r153: [90..91]
 r154: [13..20]
 r157: [29..81]
 r158: [76..76] [71..71] [64..64] [59..59] [56..56] [53..53] [49..50]
 r159: [88..93]
 r160: [86..91]
 r161: [0..91]
 r163: [82..83]
 r165: [80..81]
 r187: [27..28]
 r189: [21..22]
 r191: [19..20]
 r192: [17..18]
 r193: [15..16]
 r198: [0..91]
 r199: [0..91]
 r200: [0..91]
 r201: [0..91]
 r206: [94..95]
 r207: [92..95]
 r208: [0..89]
 r209: [0..87]
 r210: [0..85]
 r212: [0..0]
 r213: [74..75]
 r214: [72..73]
 r215: [69..70]
 r216: [67..68]
 r217: [65..66]
 r218: [62..63]
 r219: [60..61]
 r220: [51..52]
 r221: [57..58]
 r222: [84..85]
Live info was changed -- recalculate it

********** Pseudo live ranges #4: **********

  BB 22
  BB 21
   Insn 185: point = 0, n_alt = -1
   Insn 184: point = 0, n_alt = 1
   Insn 180: point = 1, n_alt = 2
  BB 20
   Insn 176: point = 3, n_alt = 7
   Insn 175: point = 4, n_alt = 0
   Insn 174: point = 6, n_alt = 5
   Insn 172: point = 7, n_alt = 7
   Insn 171: point = 8, n_alt = 0
   Insn 169: point = 10, n_alt = 5
   Insn 167: point = 11, n_alt = 7
   Insn 166: point = 12, n_alt = 0
   Insn 164: point = 14, n_alt = 5
   Insn 162: point = 15, n_alt = 7
   Insn 161: point = 16, n_alt = 0
   Insn 155: point = 18, n_alt = 6
   Insn 159: point = 19, n_alt = 3
   Insn 157: point = 21, n_alt = 1
   Insn 156: point = 23, n_alt = 0
   Insn 154: point = 24, n_alt = 1
   Insn 152: point = 26, n_alt = 2
   Insn 150: point = 27, n_alt = 7
   Insn 149: point = 28, n_alt = 1
   Insn 148: point = 30, n_alt = 3
   Insn 146: point = 32, n_alt = 1
   Insn 145: point = 33, n_alt = 5
  BB 19
   Insn 141: point = 35, n_alt = 7
   Insn 140: point = 36, n_alt = 0
   Insn 138: point = 38, n_alt = 5
   Insn 134: point = 39, n_alt = 7
   Insn 132: point = 40, n_alt = 0
   Insn 131: point = 42, n_alt = 5
   Insn 128: point = 43, n_alt = 7
   Insn 126: point = 44, n_alt = 0
   Insn 125: point = 46, n_alt = 5
   Insn 122: point = 47, n_alt = 7
   Insn 120: point = 48, n_alt = 0
   Insn 119: point = 50, n_alt = 5
   Insn 116: point = 51, n_alt = 7
   Insn 114: point = 52, n_alt = 0
   Insn 112: point = 54, n_alt = 5
  BB 18
   Insn 108: point = 56, n_alt = -1
   Insn 107: point = 56, n_alt = 1
  BB 16
   Insn 235: point = 58, n_alt = -1
   Insn 104: point = 58, n_alt = 3
   Insn 257: point = 60, n_alt = 1
  BB 11
   Insn 229: point = 62, n_alt = -1
   Insn 78: point = 62, n_alt = 3
  BB 7
   Insn 225: point = 65, n_alt = -1
   Insn 58: point = 65, n_alt = 3
   Insn 258: point = 67, n_alt = 1
  BB 15
   Insn 233: point = 69, n_alt = -1
   Insn 98: point = 69, n_alt = 3
   Insn 256: point = 71, n_alt = 1
  BB 14
   Insn 95: point = 73, n_alt = -1
   Insn 94: point = 73, n_alt = 1
   Insn 255: point = 74, n_alt = 5
  BB 13
   Insn 231: point = 76, n_alt = -1
   Insn 88: point = 76, n_alt = 3
   Insn 254: point = 78, n_alt = 1
  BB 12
   Insn 85: point = 80, n_alt = -1
   Insn 84: point = 80, n_alt = 1
   Insn 253: point = 81, n_alt = 5
  BB 10
   Insn 75: point = 83, n_alt = -1
   Insn 74: point = 83, n_alt = 1
   Insn 252: point = 84, n_alt = 5
  BB 9
   Insn 227: point = 86, n_alt = -1
   Insn 68: point = 86, n_alt = 3
   Insn 251: point = 88, n_alt = 1
  BB 8
   Insn 65: point = 90, n_alt = -1
   Insn 64: point = 90, n_alt = 1
   Insn 250: point = 91, n_alt = 5
  BB 6
   Insn 55: point = 93, n_alt = -1
   Insn 54: point = 93, n_alt = 1
  BB 17
   Insn 6: point = 94, n_alt = 1
  BB 5
   Insn 51: point = 96, n_alt = -1
   Insn 50: point = 96, n_alt = 3
   Insn 47: point = 96, n_alt = 3
   Insn 46: point = 98, n_alt = 3
   Insn 40: point = 99, n_alt = 6
   Insn 44: point = 100, n_alt = 1
   Insn 43: point = 102, n_alt = 0
   Insn 238: point = 103, n_alt = 4
   Insn 237: point = 104, n_alt = 4
   Insn 37: point = 106, n_alt = 2
  BB 4
   Insn 33: point = 108, n_alt = -1
   Insn 32: point = 108, n_alt = 2
   Insn 28: point = 109, n_alt = 3
   Insn 259: point = 111, n_alt = 1
  BB 3
   Insn 248: point = 113, n_alt = -2
   Insn 247: point = 115, n_alt = -2
   Insn 246: point = 117, n_alt = -2
   Insn 147: point = 119, n_alt = 1
   Insn 53: point = 120, n_alt = 6
   Insn 111: point = 121, n_alt = 5
   Insn 45: point = 122, n_alt = 1
   Insn 5: point = 123, n_alt = 1
  BB 2
   Insn 19: point = 125, n_alt = 0
   Insn 18: point = 125, n_alt = -2
   Insn 2: point = 127, n_alt = -2
   Insn 223: point = 129, n_alt = -2
   Insn 222: point = 130, n_alt = -2
 r113: [9..109]
 r116: [96..100] [87..93] [77..85] [70..75] [66..68] [63..64] [59..61]
 r117: [37..98]
 r118: [53..54]
 r120: [51..52]
 r121: [49..50]
 r122: [47..48]
 r123: [45..46]
 r124: [43..44]
 r125: [41..42]
 r126: [39..40]
 r127: [37..38]
 r129: [35..36]
 r130: [29..33]
 r131: [5..30]
 r132: [27..28]
 r134: [17..18]
 r139: [15..16]
 r140: [13..14]
 r142: [11..12]
 r143: [9..10]
 r145: [7..8]
 r146: [5..6]
 r147: [3..4]
 r150: [41..108]
 r151: [97..99]
 r152: [56..96]
 r153: [118..123]
 r154: [15..24]
 r157: [35..104]
 r158: [94..94] [86..86] [76..76] [69..69] [65..65] [62..62] [56..58]
 r159: [116..127]
 r160: [114..125]
 r163: [105..106]
 r165: [101..102]
 r187: [31..32]
 r189: [25..26]
 r191: [22..23]
 r192: [20..21]
 r193: [17..19]
 r198: [0..122]
 r199: [0..119]
 r200: [0..121]
 r201: [0..120]
 r206: [128..130]
 r207: [126..129]
 r208: [0..117]
 r209: [0..115]
 r210: [0..113]
 r212: [0..0]
 r213: [90..91]
 r214: [87..88]
 r215: [83..84]
 r216: [80..81]
 r217: [77..78]
 r218: [73..74]
 r219: [70..71]
 r220: [59..60]
 r221: [66..67]
 r222: [110..111]
Compressing live ranges: from 131 to 96 - 73%
Ranges after the compression:
 r113: [7..83]
 r116: [77..79] [72..75] [65..70] [60..63] [57..58] [54..55] [51..52]
 r117: [31..79]
 r118: [47..48]
 r120: [45..46]
 r121: [43..44]
 r122: [41..42]
 r123: [39..40]
 r124: [37..38]
 r125: [35..36]
 r126: [33..34]
 r127: [31..32]
 r129: [29..30]
 r130: [25..28]
 r131: [3..26]
 r132: [23..24]
 r134: [15..16]
 r139: [13..14]
 r140: [11..12]
 r142: [9..10]
 r143: [7..8]
 r145: [5..6]
 r146: [3..4]
 r147: [1..2]
 r150: [35..83]
 r151: [78..79]
 r152: [49..77]
 r153: [90..91]
 r154: [13..20]
 r157: [29..81]
 r158: [76..76] [71..71] [64..64] [59..59] [56..56] [53..53] [49..50]
 r159: [88..93]
 r160: [86..91]
 r163: [82..83]
 r165: [80..81]
 r187: [27..28]
 r189: [21..22]
 r191: [19..20]
 r192: [17..18]
 r193: [15..16]
 r198: [0..91]
 r199: [0..91]
 r200: [0..91]
 r201: [0..91]
 r206: [94..95]
 r207: [92..95]
 r208: [0..89]
 r209: [0..87]
 r210: [0..85]
 r212: [0..0]
 r213: [74..75]
 r214: [72..73]
 r215: [69..70]
 r216: [67..68]
 r217: [65..66]
 r218: [62..63]
 r219: [60..61]
 r220: [51..52]
 r221: [57..58]
 r222: [84..85]

********** Assignment #2: **********

	 Assigning to 222 (cl=GENERAL_REGS, orig=222, freq=1780, tfirst=222, tfreq=1780)...
	   Assign 2 to reload r222 (freq=1780)
	 Assigning to 221 (cl=GENERAL_REGS, orig=221, freq=186, tfirst=221, tfreq=186)...
	   Assign 7 to reload r221 (freq=186)

********** Undoing inheritance #2: **********


********** Local #3: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=36, prev_offset=36)
Can't eliminate 103 to 102 (offset=36, prev_offset=0)
Can't eliminate 103 to 11 (offset=36, prev_offset=0)
Can eliminate 103 to 7 (offset=36, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 28
changing reg in insn 32
changing reg in insn 32
changing reg in insn 224
changing reg in insn 171
changing reg in insn 44
changing reg in insn 78
changing reg in insn 46
changing reg in insn 58
changing reg in insn 104
changing reg in insn 98
changing reg in insn 88
changing reg in insn 68
changing reg in insn 104
changing reg in insn 98
changing reg in insn 88
changing reg in insn 78
changing reg in insn 68
changing reg in insn 58
changing reg in insn 46
changing reg in insn 46
changing reg in insn 140
changing reg in insn 136
changing reg in insn 47
changing reg in insn 112
changing reg in insn 114
changing reg in insn 114
changing reg in insn 116
changing reg in insn 119
changing reg in insn 120
changing reg in insn 120
changing reg in insn 122
changing reg in insn 125
changing reg in insn 126
changing reg in insn 126
changing reg in insn 128
changing reg in insn 131
changing reg in insn 132
changing reg in insn 132
changing reg in insn 134
changing reg in insn 138
changing reg in insn 140
changing reg in insn 140
changing reg in insn 141
changing reg in insn 145
changing reg in insn 149
changing reg in insn 148
changing reg in insn 175
changing reg in insn 166
changing reg in insn 149
changing reg in insn 149
changing reg in insn 150
changing reg in insn 155
changing reg in insn 161
changing reg in insn 161
changing reg in insn 162
changing reg in insn 164
changing reg in insn 166
changing reg in insn 166
changing reg in insn 167
changing reg in insn 169
changing reg in insn 171
changing reg in insn 171
changing reg in insn 172
changing reg in insn 174
changing reg in insn 175
changing reg in insn 175
changing reg in insn 176
changing reg in insn 32
changing reg in insn 132
changing reg in insn 126
changing reg in insn 120
changing reg in insn 114
changing reg in insn 40
changing reg in insn 47
changing reg in insn 41
changing reg in insn 47
changing reg in insn 107
changing reg in insn 48
changing reg in insn 5
changing reg in insn 246
changing reg in insn 154
changing reg in insn 162
changing reg in insn 155
changing reg in insn 238
changing reg in insn 237
changing reg in insn 238
changing reg in insn 141
changing reg in insn 138
changing reg in insn 40
changing reg in insn 78
changing reg in insn 58
changing reg in insn 6
changing reg in insn 104
changing reg in insn 98
changing reg in insn 88
changing reg in insn 68
changing reg in insn 107
changing reg in insn 2
changing reg in insn 247
changing reg in insn 18
changing reg in insn 248
changing reg in insn 19
changing reg in insn 37
changing reg in insn 237
changing reg in insn 43
changing reg in insn 44
changing reg in insn 146
changing reg in insn 148
changing reg in insn 148
changing reg in insn 152
changing reg in insn 154
changing reg in insn 156
changing reg in insn 157
changing reg in insn 157
changing reg in insn 159
changing reg in insn 159
changing reg in insn 159
changing reg in insn 161
changing reg in insn 45
changing reg in insn 159
changing reg in insn 46
changing reg in insn 147
changing reg in insn 148
changing reg in insn 78
changing reg in insn 111
changing reg in insn 134
changing reg in insn 131
changing reg in insn 128
changing reg in insn 125
changing reg in insn 122
changing reg in insn 119
changing reg in insn 116
changing reg in insn 112
changing reg in insn 53
changing reg in insn 54
changing reg in insn 222
changing reg in insn 2
changing reg in insn 223
changing reg in insn 18
changing reg in insn 246
changing reg in insn 180
changing reg in insn 184
changing reg in insn 28
changing reg in insn 25
changing reg in insn 43
changing reg in insn 37
changing reg in insn 156
changing reg in insn 152
changing reg in insn 146
changing reg in insn 181
changing reg in insn 180
changing reg in insn 28
changing reg in insn 247
changing reg in insn 50
changing reg in insn 54
changing reg in insn 64
changing reg in insn 74
changing reg in insn 84
changing reg in insn 94
changing reg in insn 176
changing reg in insn 174
changing reg in insn 172
changing reg in insn 169
changing reg in insn 167
changing reg in insn 164
changing reg in insn 154
changing reg in insn 150
changing reg in insn 145
changing reg in insn 54
changing reg in insn 64
changing reg in insn 74
changing reg in insn 84
changing reg in insn 94
changing reg in insn 248
changing reg in insn 184
changing reg in insn 32
changing reg in insn 32
changing reg in insn 224
changing reg in insn 184
deleting insn with uid = 222.
deleting insn with uid = 223.
deleting insn with uid = 2.
deleting insn with uid = 18.
deleting insn with uid = 246.
deleting insn with uid = 247.
deleting insn with uid = 248.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 41 (  1.8)
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 24 (    1)


HAL_GPIO_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [r10] 11 [fp] 12 [ip] 14 [lr] 100 [cc]
;;  ref usage 	r0={1d,15u,5e} r1={1d,5u} r2={6d,7u} r3={3d,10u,1e} r4={22d,24u,8e} r5={12d,14u,1e} r6={1d,8u} r7={9d,9u} r8={1d,3u} r9={1d,2u} r10={1d,2u} r11={1d,1u} r12={4d,7u} r13={1d,22u} r14={3d,5u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,9u} 
;;    total ref usage 251{93d,143u,15e} in 128{128 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 4 2 NOTE_INSN_DELETED)
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI position (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":295:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":296:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":299:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":300:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI position (const_int 0 [0])) -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 -1
     (nil))
(jump_insn 19 17 192 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 1 r1 [orig:160 GPIO_Pin ] [160])
                        (const_int 0 [0]))
                    (label_ref:SI 190)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 118111604 (nil))
 -> 190)
(note 192 19 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 192 27 3 (set (reg/v:SI 3 r3 [orig:153 position ] [153])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(note 27 5 45 3 NOTE_INSN_DELETED)
(insn 45 27 111 3 (set (reg:SI 9 r9 [198])
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))
(insn 111 45 53 3 (set (reg/f:SI 6 r6 [200])
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 53 111 63 3 (set (reg:SI 11 fp [201])
        (const_int 1207960576 [0x48000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207960576 [0x48000400])
        (nil)))
(note 63 53 73 3 NOTE_INSN_DELETED)
(note 73 63 83 3 NOTE_INSN_DELETED)
(note 83 73 93 3 NOTE_INSN_DELETED)
(note 93 83 147 3 NOTE_INSN_DELETED)
(insn 147 93 23 3 (set (reg:SI 10 r10 [199])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(code_label 23 147 24 4 45 (nil) [1 uses])
(note 24 23 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 29 24 25 4 NOTE_INSN_DELETED)
(debug_insn 25 29 26 4 (var_location:SI position (reg/v:SI 3 r3 [orig:153 position ] [153])) -1
     (nil))
(debug_insn 26 25 259 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:5 -1
     (nil))
(insn 259 26 28 4 (set (reg:SI 2 r2 [222])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 259 224 4 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (ashift:SI (reg:SI 2 r2 [222])
            (reg/v:SI 3 r3 [orig:153 position ] [153]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:35 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 3 r3 [orig:153 position ] [153]))
        (nil)))
(debug_insn 224 28 30 4 (var_location:SI D#3 (and:SI (reg:SI 2 r2 [orig:113 _1 ] [113])
        (reg/v:SI 1 r1 [orig:160 GPIO_Pin ] [160]))) -1
     (nil))
(debug_insn 30 224 31 4 (var_location:SI iocurrent (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:15 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:5 -1
     (nil))
(insn 32 31 33 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 2 r2 [orig:113 _1 ] [113])
                        (reg/v:SI 1 r1 [orig:160 GPIO_Pin ] [160]))
                    (const_int 0 [0])))
            (set (reg/v:SI 14 lr [orig:150 iocurrent ] [150])
                (and:SI (reg:SI 2 r2 [orig:113 _1 ] [113])
                    (reg/v:SI 1 r1 [orig:160 GPIO_Pin ] [160])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:8 91 {*andsi3_compare0}
     (nil))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:8 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 177)
(note 34 33 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 36 34 38 5 NOTE_INSN_DELETED)
(note 38 36 35 5 NOTE_INSN_DELETED)
(debug_insn 35 38 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:7 -1
     (nil))
(insn 37 35 237 5 (set (reg:SI 5 r5 [163])
        (and:SI (reg/v:SI 3 r3 [orig:153 position ] [153])
            (const_int -4 [0xfffffffffffffffc]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 237 37 238 5 (set (reg/f:SI 5 r5 [orig:157 _74 ] [157])
        (plus:SI (reg:SI 5 r5 [163])
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (nil))
(insn 238 237 43 5 (set (reg/f:SI 5 r5 [orig:157 _74 ] [157])
        (plus:SI (reg/f:SI 5 r5 [orig:157 _74 ] [157])
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (nil))
(insn 43 238 44 5 (set (reg:SI 4 r4 [165])
        (and:SI (reg/v:SI 3 r3 [orig:153 position ] [153])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:41 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 40 5 (set (reg:SI 4 r4 [orig:116 _4 ] [116])
        (ashift:SI (reg:SI 4 r4 [165])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:29 147 {*arm_shiftsi3}
     (nil))
(insn 40 44 41 5 (set (reg/v:SI 12 ip [orig:151 tmp ] [151])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [orig:157 _74 ] [157])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 41 40 42 5 (var_location:SI tmp (reg/v:SI 12 ip [orig:151 tmp ] [151])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:11 -1
     (nil))
(debug_insn 42 41 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:7 -1
     (nil))
(insn 46 42 47 5 (set (reg:SI 8 r8 [orig:117 _5 ] [117])
        (ashift:SI (reg:SI 9 r9 [198])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:22 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))
        (nil)))
(insn 47 46 48 5 (set (reg/v:SI 12 ip [orig:152 tmp ] [152])
        (and:SI (reg:SI 8 r8 [orig:117 _5 ] [117])
            (reg/v:SI 12 ip [orig:151 tmp ] [151]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 48 47 49 5 (var_location:SI tmp (reg/v:SI 12 ip [orig:152 tmp ] [152])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:11 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:7 -1
     (nil))
(insn 50 49 51 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (const_int 1207959552 [0x48000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 197)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 197)
(note 52 51 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 52 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (reg:SI 11 fp [201]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (const_int 1207960576 [0x48000400]))
        (nil)))
(jump_insn 55 54 56 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 61)
(note 56 55 258 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 258 56 58 7 (set (reg:SI 7 r7 [221])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 258 225 7 (set (reg:SI 4 r4 [orig:158 _77 ] [158])
        (ashift:SI (reg:SI 7 r7 [221])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))
        (nil)))
(jump_insn 225 58 226 7 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 226 225 61)
(code_label 61 226 62 8 48 (nil) [1 uses])
(note 62 61 250 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 250 62 64 8 (set (reg:SI 7 r7 [213])
        (const_int 1207961600 [0x48000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 250 65 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (reg:SI 7 r7 [213]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (const_int 1207961600 [0x48000800]))
        (nil)))
(jump_insn 65 64 66 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 71)
(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 67 66 251 9 NOTE_INSN_DELETED)
(insn 251 67 68 9 (set (reg:SI 7 r7 [214])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 251 227 9 (set (reg:SI 4 r4 [orig:158 _77 ] [158])
        (ashift:SI (reg:SI 7 r7 [214])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))
        (nil)))
(jump_insn 227 68 228 9 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 228 227 71)
(code_label 71 228 72 10 49 (nil) [1 uses])
(note 72 71 252 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 252 72 74 10 (set (reg:SI 7 r7 [215])
        (const_int 1207962624 [0x48000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 252 75 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (reg:SI 7 r7 [215]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (const_int 1207962624 [0x48000c00]))
        (nil)))
(jump_insn 75 74 76 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 81)
(note 76 75 78 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 78 76 229 11 (set (reg:SI 4 r4 [orig:158 _77 ] [158])
        (ashift:SI (reg:SI 10 r10 [199])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))
        (nil)))
(jump_insn 229 78 230 11 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 230 229 81)
(code_label 81 230 82 12 50 (nil) [1 uses])
(note 82 81 253 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 253 82 84 12 (set (reg:SI 7 r7 [216])
        (const_int 1207963648 [0x48001000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 253 85 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (reg:SI 7 r7 [216]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (const_int 1207963648 [0x48001000]))
        (nil)))
(jump_insn 85 84 86 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 91)
(note 86 85 87 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 87 86 254 13 NOTE_INSN_DELETED)
(insn 254 87 88 13 (set (reg:SI 7 r7 [217])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 254 231 13 (set (reg:SI 4 r4 [orig:158 _77 ] [158])
        (ashift:SI (reg:SI 7 r7 [217])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))
        (nil)))
(jump_insn 231 88 232 13 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 232 231 91)
(code_label 91 232 92 14 51 (nil) [1 uses])
(note 92 91 255 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 255 92 94 14 (set (reg:SI 7 r7 [218])
        (const_int 1207964672 [0x48001400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 255 95 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (reg:SI 7 r7 [218]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
            (const_int 1207964672 [0x48001400]))
        (nil)))
(jump_insn 95 94 96 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 101)
(note 96 95 97 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 97 96 256 15 NOTE_INSN_DELETED)
(insn 256 97 98 15 (set (reg:SI 7 r7 [219])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 256 233 15 (set (reg:SI 4 r4 [orig:158 _77 ] [158])
        (ashift:SI (reg:SI 7 r7 [219])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 6 [0x6])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))
        (nil)))
(jump_insn 233 98 234 15 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 234 233 101)
(code_label 101 234 102 16 52 (nil) [1 uses])
(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 103 102 257 16 NOTE_INSN_DELETED)
(insn 257 103 104 16 (set (reg:SI 7 r7 [220])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 257 235 16 (set (reg:SI 4 r4 [orig:158 _77 ] [158])
        (ashift:SI (reg:SI 7 r7 [220])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 5 [0x5])
            (reg:SI 4 r4 [orig:116 _4 ] [116]))
        (nil)))
(jump_insn 235 104 236 16 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 236 235 197)
(code_label 197 236 196 17 56 (nil) [1 uses])
(note 196 197 6 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 6 196 105 17 (set (reg:SI 4 r4 [orig:158 _77 ] [158])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 105 6 106 18 47 (nil) [6 uses])
(note 106 105 107 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 12 ip [orig:152 tmp ] [152])
            (reg:SI 4 r4 [orig:158 _77 ] [158]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 108 107 109 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:10 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 142)
(note 109 108 113 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 113 109 139 19 NOTE_INSN_DELETED)
(note 139 113 110 19 NOTE_INSN_DELETED)
(debug_insn 110 139 112 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:9 -1
     (nil))
(insn 112 110 114 19 (set (reg:SI 4 r4 [orig:118 _7 ] [118])
        (mem/v:SI (reg/f:SI 6 r6 [200]) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 112 116 19 (set (reg:SI 4 r4 [orig:120 _9 ] [120])
        (and:SI (not:SI (reg/v:SI 14 lr [orig:150 iocurrent ] [150]))
            (reg:SI 4 r4 [orig:118 _7 ] [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 100 {andsi_notsi_si}
     (nil))
(insn 116 114 117 19 (set (mem/v:SI (reg/f:SI 6 r6 [200]) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg:SI 4 r4 [orig:120 _9 ] [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 117 116 119 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:9 -1
     (nil))
(insn 119 117 120 19 (set (reg:SI 4 r4 [orig:121 _10 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [200])
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 122 19 (set (reg:SI 4 r4 [orig:122 _11 ] [122])
        (and:SI (not:SI (reg/v:SI 14 lr [orig:150 iocurrent ] [150]))
            (reg:SI 4 r4 [orig:121 _10 ] [121]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 100 {andsi_notsi_si}
     (nil))
(insn 122 120 123 19 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [200])
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])
        (reg:SI 4 r4 [orig:122 _11 ] [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 123 122 125 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:9 -1
     (nil))
(insn 125 123 126 19 (set (reg:SI 4 r4 [orig:123 _12 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [200])
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 128 19 (set (reg:SI 4 r4 [orig:124 _13 ] [124])
        (and:SI (not:SI (reg/v:SI 14 lr [orig:150 iocurrent ] [150]))
            (reg:SI 4 r4 [orig:123 _12 ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 100 {andsi_notsi_si}
     (nil))
(insn 128 126 129 19 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [200])
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])
        (reg:SI 4 r4 [orig:124 _13 ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 129 128 131 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:9 -1
     (nil))
(insn 131 129 132 19 (set (reg:SI 4 r4 [orig:125 _14 ] [125])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [200])
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 134 19 (set (reg:SI 4 r4 [orig:126 _15 ] [126])
        (and:SI (not:SI (reg/v:SI 14 lr [orig:150 iocurrent ] [150]))
            (reg:SI 4 r4 [orig:125 _14 ] [125]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 100 {andsi_notsi_si}
     (nil))
(insn 134 132 135 19 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [200])
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg:SI 4 r4 [orig:126 _15 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 135 134 136 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":325:9 -1
     (nil))
(debug_insn 136 135 137 19 (var_location:SI tmp (reg:SI 8 r8 [orig:117 _5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":325:13 -1
     (nil))
(debug_insn 137 136 138 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:9 -1
     (nil))
(insn 138 137 140 19 (set (reg:SI 4 r4 [orig:127 _16 ] [127])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [orig:157 _74 ] [157])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 138 141 19 (set (reg:SI 4 r4 [orig:129 _18 ] [129])
        (and:SI (not:SI (reg:SI 8 r8 [orig:117 _5 ] [117]))
            (reg:SI 4 r4 [orig:127 _16 ] [127]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 100 {andsi_notsi_si}
     (nil))
(insn 141 140 142 19 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [orig:157 _74 ] [157])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])
        (reg:SI 4 r4 [orig:129 _18 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 142 141 143 20 53 (nil) [1 uses])
(note 143 142 153 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 153 143 160 20 NOTE_INSN_DELETED)
(note 160 153 165 20 NOTE_INSN_DELETED)
(note 165 160 170 20 NOTE_INSN_DELETED)
(note 170 165 144 20 NOTE_INSN_DELETED)
(debug_insn 144 170 145 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:7 -1
     (nil))
(insn 145 144 146 20 (set (reg:SI 5 r5 [orig:130 _19 ] [130])
        (mem/v:SI (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159]) [1 GPIOx_49(D)->MODER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 145 148 20 (set (reg:SI 4 r4 [187])
        (ashift:SI (reg/v:SI 3 r3 [orig:153 position ] [153])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 147 {*arm_shiftsi3}
     (nil))
(insn 148 146 149 20 (set (reg:SI 4 r4 [orig:131 _21 ] [131])
        (ashift:SI (reg:SI 10 r10 [199])
            (reg:SI 4 r4 [187]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 4 r4 [187]))
        (nil)))
(insn 149 148 150 20 (set (reg:SI 5 r5 [orig:132 _22 ] [132])
        (ior:SI (reg:SI 5 r5 [orig:130 _19 ] [130])
            (reg:SI 4 r4 [orig:131 _21 ] [131]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 106 {*iorsi3_insn}
     (nil))
(insn 150 149 151 20 (set (mem/v:SI (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159]) [1 GPIOx_49(D)->MODER+0 S4 A32])
        (reg:SI 5 r5 [orig:132 _22 ] [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 151 150 152 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:7 -1
     (nil))
(insn 152 151 154 20 (set (reg:SI 12 ip [189])
        (lshiftrt:SI (reg/v:SI 3 r3 [orig:153 position ] [153])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 147 {*arm_shiftsi3}
     (nil))
(insn 154 152 156 20 (set (reg/f:SI 12 ip [orig:154 _64 ] [154])
        (plus:SI (ashift:SI (reg:SI 12 ip [189])
                (const_int 2 [0x2]))
            (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159]))) 318 {*add_shiftsi}
     (nil))
(insn 156 154 157 20 (set (reg:SI 5 r5 [191])
        (and:SI (reg/v:SI 3 r3 [orig:153 position ] [153])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:58 90 {*arm_andsi3_insn}
     (nil))
(insn 157 156 159 20 (set (reg:SI 5 r5 [192])
        (ashift:SI (reg:SI 5 r5 [191])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:67 147 {*arm_shiftsi3}
     (nil))
(insn 159 157 155 20 (set (reg:SI 5 r5 [193])
        (ashift:SI (reg:SI 9 r9 [198])
            (reg:SI 5 r5 [192]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:44 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 5 r5 [192]))
        (nil)))
(insn 155 159 161 20 (set (reg:SI 14 lr [orig:134 _24 ] [134])
        (mem/v:SI (plus:SI (reg/f:SI 12 ip [orig:154 _64 ] [154])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_64 + 32B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 155 162 20 (set (reg:SI 5 r5 [orig:139 _29 ] [139])
        (and:SI (not:SI (reg:SI 5 r5 [193]))
            (reg:SI 14 lr [orig:134 _24 ] [134]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 100 {andsi_notsi_si}
     (nil))
(insn 162 161 163 20 (set (mem/v:SI (plus:SI (reg/f:SI 12 ip [orig:154 _64 ] [154])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_64 + 32B]+0 S4 A32])
        (reg:SI 5 r5 [orig:139 _29 ] [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 163 162 164 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:7 -1
     (nil))
(insn 164 163 166 20 (set (reg:SI 5 r5 [orig:140 _30 ] [140])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
                (const_int 12 [0xc])) [1 GPIOx_49(D)->PUPDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 164 167 20 (set (reg:SI 5 r5 [orig:142 _32 ] [142])
        (and:SI (not:SI (reg:SI 4 r4 [orig:131 _21 ] [131]))
            (reg:SI 5 r5 [orig:140 _30 ] [140]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 100 {andsi_notsi_si}
     (nil))
(insn 167 166 168 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
                (const_int 12 [0xc])) [1 GPIOx_49(D)->PUPDR+0 S4 A32])
        (reg:SI 5 r5 [orig:142 _32 ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 168 167 169 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:7 -1
     (nil))
(insn 169 168 171 20 (set (reg:SI 5 r5 [orig:143 _33 ] [143])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
                (const_int 4 [0x4])) [1 GPIOx_49(D)->OTYPER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 169 172 20 (set (reg:SI 2 r2 [orig:145 _35 ] [145])
        (and:SI (not:SI (reg:SI 2 r2 [orig:113 _1 ] [113]))
            (reg:SI 5 r5 [orig:143 _33 ] [143]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 100 {andsi_notsi_si}
     (nil))
(insn 172 171 173 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
                (const_int 4 [0x4])) [1 GPIOx_49(D)->OTYPER+0 S4 A32])
        (reg:SI 2 r2 [orig:145 _35 ] [145])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 173 172 174 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:7 -1
     (nil))
(insn 174 173 175 20 (set (reg:SI 2 r2 [orig:146 _36 ] [146])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
                (const_int 8 [0x8])) [1 GPIOx_49(D)->OSPEEDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 20 (set (reg:SI 4 r4 [orig:147 _37 ] [147])
        (and:SI (not:SI (reg:SI 4 r4 [orig:131 _21 ] [131]))
            (reg:SI 2 r2 [orig:146 _36 ] [146]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 100 {andsi_notsi_si}
     (nil))
(insn 176 175 177 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:159 GPIOx ] [159])
                (const_int 8 [0x8])) [1 GPIOx_49(D)->OSPEEDR+0 S4 A32])
        (reg:SI 4 r4 [orig:147 _37 ] [147])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 177 176 178 21 46 (nil) [1 uses])
(note 178 177 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 183 178 179 21 NOTE_INSN_DELETED)
(debug_insn 179 183 180 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":346:5 -1
     (nil))
(insn 180 179 181 21 (set (reg/v:SI 3 r3 [orig:153 position ] [153])
        (plus:SI (reg/v:SI 3 r3 [orig:153 position ] [153])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":346:13 7 {*arm_addsi3}
     (nil))
(debug_insn 181 180 182 21 (var_location:SI position (reg/v:SI 3 r3 [orig:153 position ] [153])) -1
     (nil))
(debug_insn 182 181 184 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 -1
     (nil))
(insn 184 182 185 21 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (lshiftrt:SI (reg/v:SI 1 r1 [orig:160 GPIO_Pin ] [160])
                        (reg/v:SI 3 r3 [orig:153 position ] [153]))
                    (const_int 0 [0])))
            (clobber (reg:SI 2 r2 [212]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 149 {*shiftsi3_compare0_scratch}
     (nil))
(jump_insn 185 184 190 21 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 23)
(code_label 190 185 191 22 44 (nil) [1 uses])
(note 191 190 245 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 245 191 249 NOTE_INSN_DELETED)
(note 249 245 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_ReadPin (HAL_GPIO_ReadPin, funcdef_no=331, decl_uid=7516, cgraph_uid=335, symbol_order=334)

      Creating newreg=127
Removing SCRATCH in insn #14 (nop 2)
rescanning insn with uid = 14.

********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 10:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 14:  (0) r  (1) r  (2) X {*andsi3_compare0_scratch}
      Change to class NO_REGS for r127
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=11,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=11,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=11,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=11,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=4,overall=11,losers=1,rld_nregs=1
            alt=5: Bad operand -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 27:  (0) r  (1) I  (2) rI {*thumb2_movsicc_insn}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 23: point = 0, n_alt = -1
   Insn 27: point = 0, n_alt = 6
   Insn 14: point = 0, n_alt = 2
   Insn 10: point = 2, n_alt = 5
   Insn 26: point = 4, n_alt = -2
   Insn 2: point = 5, n_alt = -2
   Insn 25: point = 7, n_alt = -2
 r113: [1..2]
 r118: [3..5]
 r124: [6..7]
 r125: [1..4]
 r127: [0..0]
Compressing live ranges: from 8 to 7 - 87%
Ranges after the compression:
 r113: [1..2]
 r118: [3..4]
 r124: [5..6]
 r125: [1..4]
 r127: [0..0]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
Restoring SCRATCH in insn #14(nop 2)
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 10
changing reg in insn 14
changing reg in insn 11
changing reg in insn 2
changing reg in insn 10
changing reg in insn 25
changing reg in insn 2
changing reg in insn 26
changing reg in insn 14
changing reg in insn 11
deleting insn with uid = 25.
deleting insn with uid = 2.
deleting insn with uid = 26.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_GPIO_ReadPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,2u} r2={1d} r3={2d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 35{25d,10u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 4 15 2 NOTE_INSN_DELETED)
(note 15 13 17 2 NOTE_INSN_DELETED)
(note 17 15 7 2 NOTE_INSN_DELETED)
(debug_insn 7 17 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":375:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":378:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:118 GPIOx ] [118])
                (const_int 16 [0x10])) [1 GPIOx_6(D)->IDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 11 10 12 2 (var_location:QI bitstatus (ne:QI (and:SI (reg:SI 1 r1 [125])
            (reg:SI 3 r3 [orig:113 _1 ] [113]))
        (const_int 0 [0]))) -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":388:3 -1
     (nil))
(insn 14 12 27 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [125])
                        (reg:SI 3 r3 [orig:113 _1 ] [113]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:6 92 {*andsi3_compare0_scratch}
     (nil))
(insn 27 14 23 2 (set (reg/i:SI 0 r0)
        (if_then_else:SI (ne:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (const_int 1 [0x1])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":389:1 986 {*thumb2_movsicc_insn}
     (nil))
(insn 23 27 28 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":389:1 -1
     (nil))
(note 28 23 29 NOTE_INSN_DELETED)
(note 29 28 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_WritePin (HAL_GPIO_WritePin, funcdef_no=332, decl_uid=7520, cgraph_uid=336, symbol_order=335)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) l {*thumb2_cbz}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 16:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 23:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
  BB 3
   Insn 31: point = 0, n_alt = -1
   Insn 16: point = 0, n_alt = 7
  BB 4
   Insn 23: point = 2, n_alt = 7
  BB 2
   Insn 12: point = 4, n_alt = 0
   Insn 3: point = 5, n_alt = -2
   Insn 2: point = 7, n_alt = -2
   Insn 30: point = 9, n_alt = -2
   Insn 29: point = 10, n_alt = -2
   Insn 28: point = 11, n_alt = -2
 r115: [0..7]
 r116: [0..5]
 r118: [8..11]
 r119: [6..10]
 r120: [4..9]
Compressing live ranges: from 12 to 6 - 50%
Ranges after the compression:
 r115: [0..3]
 r116: [0..1]
 r118: [4..5]
 r119: [2..5]
 r120: [0..5]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 2
changing reg in insn 23
changing reg in insn 16
changing reg in insn 3
changing reg in insn 23
changing reg in insn 16
changing reg in insn 28
changing reg in insn 2
changing reg in insn 29
changing reg in insn 3
changing reg in insn 30
changing reg in insn 12
deleting insn with uid = 28.
deleting insn with uid = 29.
deleting insn with uid = 30.
deleting insn with uid = 2.
deleting insn with uid = 3.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_GPIO_WritePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,2u} r1={1d,2u} r2={1d,1u} r3={1d} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} 
;;    total ref usage 33{23d,10u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 6 5 2 NOTE_INSN_DELETED)
(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 5 8 2 NOTE_INSN_DELETED)
(debug_insn 8 11 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":410:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":411:3 -1
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":413:3 -1
     (nil))
(jump_insn 12 10 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [120])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":413:6 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":415:5 -1
     (nil))
(insn 16 14 31 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 GPIOx ] [115])
                (const_int 24 [0x18])) [1 GPIOx_7(D)->BSRR+0 S4 A32])
        (reg/v:SI 1 r1 [orig:116 GPIO_Pin ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":415:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 31 16 32 3 (set (pc)
        (label_ref 26)) 284 {*arm_jump}
     (nil)
 -> 26)
(barrier 32 31 19)
(code_label 19 32 20 4 75 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":419:5 -1
     (nil))
(insn 23 21 26 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 GPIOx ] [115])
                (const_int 40 [0x28])) [1 GPIOx_7(D)->BRR+0 S4 A32])
        (reg/v:SI 1 r1 [orig:116 GPIO_Pin ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":419:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 26 23 27 5 74 (nil) [1 uses])
(note 27 26 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 33 27 34 NOTE_INSN_DELETED)
(note 34 33 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_TogglePin (HAL_GPIO_TogglePin, funcdef_no=333, decl_uid=7523, cgraph_uid=337, symbol_order=336)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 10:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
          alt=1,overall=8,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 14:  (0) r  (1) r  (2) r {*arm_andsi3_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) r  (2) r {andsi_notsi_si}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 18:  (0) r  (1) r  (3) r  (4) M {*orr_shiftsi}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 19:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 19: point = 0, n_alt = 7
   Insn 18: point = 1, n_alt = 1
   Insn 17: point = 3, n_alt = 0
   Insn 14: point = 5, n_alt = 3
   Insn 3: point = 6, n_alt = -2
   Insn 10: point = 8, n_alt = 5
   Insn 23: point = 9, n_alt = -2
   Insn 2: point = 10, n_alt = -2
   Insn 22: point = 12, n_alt = -2
 r118: [0..1]
 r119: [4..8]
 r120: [0..10]
 r121: [4..6]
 r122: [2..5]
 r125: [2..3]
 r126: [11..12]
 r127: [7..9]
Compressing live ranges: from 13 to 10 - 76%
Ranges after the compression:
 r118: [0..1]
 r119: [4..7]
 r120: [0..7]
 r121: [4..5]
 r122: [2..5]
 r125: [2..3]
 r126: [8..9]
 r127: [6..7]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 18
changing reg in insn 19
changing reg in insn 10
changing reg in insn 17
changing reg in insn 14
changing reg in insn 11
changing reg in insn 2
changing reg in insn 19
changing reg in insn 10
changing reg in insn 3
changing reg in insn 17
changing reg in insn 14
changing reg in insn 14
changing reg in insn 18
changing reg in insn 17
changing reg in insn 18
changing reg in insn 22
changing reg in insn 2
changing reg in insn 23
changing reg in insn 3
deleting insn with uid = 22.
deleting insn with uid = 2.
deleting insn with uid = 23.
deleting insn with uid = 3.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_GPIO_TogglePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={1d,2u} r1={3d,4u} r2={2d,1u} r3={2d,3u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{26d,12u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 4 16 2 NOTE_INSN_DELETED)
(note 16 15 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":432:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":435:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/v:SI 3 r3 [orig:119 odr ] [119])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:120 GPIOx ] [120])
                (const_int 20 [0x14])) [1 GPIOx_8(D)->ODR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 11 10 12 2 (var_location:SI odr (reg/v:SI 3 r3 [orig:119 odr ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:7 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:3 -1
     (nil))
(insn 14 12 17 2 (set (reg:SI 2 r2 [122])
        (and:SI (reg/v:SI 1 r1 [orig:121 GPIO_Pin ] [121])
            (reg/v:SI 3 r3 [orig:119 odr ] [119]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:23 90 {*arm_andsi3_insn}
     (nil))
(insn 17 14 18 2 (set (reg:SI 1 r1 [125])
        (and:SI (not:SI (reg/v:SI 3 r3 [orig:119 odr ] [119]))
            (reg/v:SI 1 r1 [orig:121 GPIO_Pin ] [121]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:59 100 {andsi_notsi_si}
     (nil))
(insn 18 17 19 2 (set (reg:SI 1 r1 [orig:118 _6 ] [118])
        (ior:SI (ashift:SI (reg:SI 2 r2 [122])
                (const_int 16 [0x10]))
            (reg:SI 1 r1 [125]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:51 320 {*orr_shiftsi}
     (nil))
(insn 19 18 24 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:120 GPIOx ] [120])
                (const_int 24 [0x18])) [1 GPIOx_8(D)->BSRR+0 S4 A32])
        (reg:SI 1 r1 [orig:118 _6 ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:15 728 {*thumb2_movsi_vfp}
     (nil))
(note 24 19 25 NOTE_INSN_DELETED)
(note 25 24 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_LockPin (HAL_GPIO_LockPin, funcdef_no=334, decl_uid=7526, cgraph_uid=338, symbol_order=337)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=8, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=8, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 9:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 14:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
          alt=1,overall=8,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 15
	 Choosing alt 1 in insn 15:  (0) l  (1) 0  (2) l {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 16:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 18:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 19:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 21:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 23:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 24:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 26:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 27:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 29:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 31:  (0) =r  (1) %r  (2) I {*arm_xorsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) r  (2) n  (3) n {extzv_t2}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 40: point = 0, n_alt = -1
   Insn 39: point = 0, n_alt = 0
   Insn 31: point = 1, n_alt = 0
   Insn 29: point = 3, n_alt = 5
   Insn 27: point = 5, n_alt = 7
   Insn 26: point = 6, n_alt = 5
   Insn 24: point = 7, n_alt = 7
   Insn 23: point = 8, n_alt = 5
   Insn 21: point = 9, n_alt = 7
   Insn 19: point = 10, n_alt = 7
   Insn 18: point = 11, n_alt = 5
   Insn 2: point = 12, n_alt = -2
   Insn 16: point = 14, n_alt = 7
   Insn 15: point = 15, n_alt = 1
   Insn 42: point = 17, n_alt = -2
   Insn 3: point = 18, n_alt = -2
   Insn 43: point = 20, n_alt = -2
   Insn 14: point = 21, n_alt = 5
   Insn 9: point = 22, n_alt = 7
   Insn 8: point = 23, n_alt = 1
 r114: [16..21]
 r115: [14..15]
 r116: [10..11]
 r117: [7..8]
 r118: [5..6]
 r119: [2..3]
 r123: [4..12]
 r124: [9..18]
 r125: [22..23]
 r128: [0..1]
 r132: [13..17]
 r133: [19..20]
Compressing live ranges: from 24 to 18 - 75%
Ranges after the compression:
 r114: [12..15]
 r115: [10..11]
 r116: [8..9]
 r117: [6..7]
 r118: [4..5]
 r119: [2..3]
 r123: [4..9]
 r124: [8..13]
 r125: [16..17]
 r128: [0..1]
 r132: [10..13]
 r133: [14..15]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=8, prev_offset=8)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=8, prev_offset=0)
changing reg in insn 14
changing reg in insn 15
changing reg in insn 16
changing reg in insn 18
changing reg in insn 19
changing reg in insn 23
changing reg in insn 24
changing reg in insn 26
changing reg in insn 27
changing reg in insn 29
changing reg in insn 31
changing reg in insn 2
changing reg in insn 21
changing reg in insn 29
changing reg in insn 26
changing reg in insn 24
changing reg in insn 19
changing reg in insn 3
changing reg in insn 21
changing reg in insn 8
changing reg in insn 9
changing reg in insn 31
changing reg in insn 39
changing reg in insn 42
changing reg in insn 2
changing reg in insn 43
changing reg in insn 3
deleting insn with uid = 43.
deleting insn with uid = 3.
deleting insn with uid = 42.
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_GPIO_LockPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;;  ref usage 	r0={4d,9u} r1={1d,2u} r2={1d} r3={7d,6u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 56{31d,25u,0e} in 25{25 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 30 2 NOTE_INSN_FUNCTION_BEG)
(note 30 4 33 2 NOTE_INSN_DELETED)
(note 33 30 34 2 NOTE_INSN_DELETED)
(note 34 33 7 2 NOTE_INSN_DELETED)
(debug_insn 7 34 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:3 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 3 r3 [125])
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 65536 [0x10000])
        (nil)))
(insn 9 8 10 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmp+0 S4 A32])
        (reg:SI 3 r3 [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":460:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":461:3 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:3 -1
     (nil))
(insn 14 12 15 2 (set (reg:SI 3 r3 [orig:114 tmp.13_2 ] [114])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 tmp.13_2 ] [114])
            (reg/v:SI 1 r1 [orig:124 GPIO_Pin ] [124]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 106 {*iorsi3_insn}
     (nil))
(insn 16 15 17 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmp+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 3 r3 [orig:116 tmp.14_4 ] [116])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:123 GPIOx ] [123])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg:SI 3 r3 [orig:116 tmp.14_4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":468:3 -1
     (nil))
(insn 21 20 22 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:123 GPIOx ] [123])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg/v:SI 1 r1 [orig:124 GPIO_Pin ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":468:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 3 r3 [orig:117 tmp.15_5 ] [117])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:123 GPIOx ] [123])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg:SI 3 r3 [orig:117 tmp.15_5 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 3 r3 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:123 GPIOx ] [123])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmp+0 S4 A32])
        (reg:SI 3 r3 [orig:118 _6 ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:3 -1
     (nil))
(insn 29 28 31 2 (set (reg:SI 0 r0 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:123 GPIOx ] [123])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 39 2 (set (reg:SI 0 r0 [128])
        (xor:SI (reg:SI 0 r0 [orig:119 _7 ] [119])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:6 109 {*arm_xorsi3}
     (nil))
(insn 39 31 40 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 0 r0 [128])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":483:1 161 {extzv_t2}
     (nil))
(insn 40 39 44 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":483:1 -1
     (nil))
(note 44 40 45 NOTE_INSN_DELETED)
(note 45 44 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_EXTI_Callback (HAL_GPIO_EXTI_Callback, funcdef_no=336, decl_uid=7530, cgraph_uid=340, symbol_order=339)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********


********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_GPIO_EXTI_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 24{22d,2u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":508:3 -1
     (nil))
(note 9 6 10 NOTE_INSN_DELETED)
(note 10 9 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_EXTI_IRQHandler (HAL_GPIO_EXTI_IRQHandler, funcdef_no=335, decl_uid=7528, cgraph_uid=339, symbol_order=338)

      Creating newreg=122
Removing SCRATCH in insn #11 (nop 2)
rescanning insn with uid = 11.

********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 7:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 8:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 11:  (0) r  (1) r  (2) X {*andsi3_compare0_scratch}
      Change to class NO_REGS for r122
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 16:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4

********** Pseudo live ranges #1: **********

  BB 4
  BB 3
   Insn 19: point = 0, n_alt = -1
   Insn 16: point = 0, n_alt = 7
  BB 2
   Insn 12: point = 2, n_alt = -1
   Insn 11: point = 2, n_alt = 2
   Insn 2: point = 4, n_alt = -2
   Insn 8: point = 6, n_alt = 5
   Insn 30: point = 7, n_alt = -2
   Insn 7: point = 8, n_alt = 5
 r113: [3..6]
 r116: [0..4]
 r117: [0..8]
 r120: [5..7]
 r122: [2..2]
Compressing live ranges: from 9 to 6 - 66%
Ranges after the compression:
 r113: [2..5]
 r116: [0..3]
 r117: [0..5]
 r120: [4..5]
 r122: [1..1]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
Restoring SCRATCH in insn #11(nop 2)
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 8
changing reg in insn 11
changing reg in insn 2
changing reg in insn 11
changing reg in insn 16
changing reg in insn 7
changing reg in insn 16
changing reg in insn 8
changing reg in insn 30
changing reg in insn 2
deleting insn with uid = 30.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 19.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_GPIO_EXTI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={3d,2u} r3={3d,2u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 120{107d,13u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 2 r2 [117])
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 8 7 2 2 (set (reg:SI 1 r1 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [117])
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 8 11 2 (set (reg/v:SI 3 r3 [orig:116 GPIO_Pin ] [116])
        (reg:SI 0 r0 [120])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":491:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 2 12 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:113 _1 ] [113])
                        (reg/v:SI 3 r3 [orig:116 GPIO_Pin ] [116]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:6 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 22)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 719407028 (nil))
 -> 22)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":495:5 -1
     (nil))
(insn 16 14 17 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [117])
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])
        (reg/v:SI 3 r3 [orig:116 GPIO_Pin ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":495:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 17 16 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":496:5 -1
     (nil))
(call_insn 19 17 22 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_GPIO_EXTI_Callback") [flags 0x3]  <function_decl 0000000006882c00 HAL_GPIO_EXTI_Callback>) [0 HAL_GPIO_EXTI_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":496:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GPIO_EXTI_Callback") [flags 0x3]  <function_decl 0000000006882c00 HAL_GPIO_EXTI_Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (nil))))
(code_label 22 19 23 4 81 (nil) [1 uses])
(note 23 22 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 32 23 33 NOTE_INSN_DELETED)
(note 33 32 0 NOTE_INSN_DELETED)
