%TF.GenerationSoftware,KiCad,Pcbnew,9.0.0*%
%TF.CreationDate,2025-02-27T19:38:35-05:00*%
%TF.ProjectId,S25-26,5332352d-3236-42e6-9b69-6361645f7063,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L5,Inr*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.0) date 2025-02-27 19:38:35*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,3.000000X3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.900000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,1.900000X1.900000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,2.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15RoundRect,0.250002X1.699998X-1.699998X1.699998X1.699998X-1.699998X1.699998X-1.699998X-1.699998X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,3.900000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17R,2.200000X2.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,2.200000X2.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21C,0.640000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD22C,0.400000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD23C,0.600000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD24C,1.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD25C,0.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD26C,0.400000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD27C,0.800000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.N,/SCB3_RX*%
%TO.C,J3*%
X113600000Y-111620000D03*
D11*
%TO.N,/SCB3_TX*%
X113600000Y-115500000D03*
%TD*%
D12*
%TO.N,/PHY_LED0*%
%TO.C,J4*%
X116495000Y-133500000D03*
%TO.N,GND*%
X114975000Y-130960000D03*
%TO.N,/PHY_LED0*%
X116495000Y-123390000D03*
%TO.N,GND*%
X114975000Y-120850000D03*
D13*
%TO.N,unconnected-(J4-CT-PadR1)*%
X128765000Y-121460000D03*
D12*
%TO.N,/BI_DA_P*%
X126225000Y-122730000D03*
%TO.N,/BI_DA_N*%
X128765000Y-124000000D03*
%TO.N,/BI_DB_P*%
X126225000Y-125270000D03*
%TO.N,/BI_DB_N*%
X128765000Y-126540000D03*
%TO.N,/BI_DC_P*%
X126225000Y-127810000D03*
%TO.N,/BI_DC_N*%
X128765000Y-129080000D03*
%TO.N,/BI_DD_P*%
X126225000Y-130350000D03*
%TO.N,/BI_DD_N*%
X128765000Y-131620000D03*
%TO.N,GND*%
X126225000Y-132890000D03*
D14*
%TO.N,unconnected-(J4-PadSH)*%
X122925000Y-119400000D03*
X122925000Y-134950000D03*
%TD*%
D15*
%TO.N,/Voltage Regulation/DC_LINE_IN_28V*%
%TO.C,J1*%
X111825000Y-70675000D03*
D16*
%TO.N,GND*%
X111825000Y-62875000D03*
%TD*%
D17*
%TO.N,/Voltage Regulation/DC_LINE_IN_28V*%
%TO.C,D1*%
X132900000Y-72030000D03*
D18*
%TO.N,+3V3*%
X143060000Y-72030000D03*
%TD*%
D19*
%TO.N,/JTAG_SWCLK*%
%TO.C,J2*%
X151700000Y-138200000D03*
D20*
%TO.N,/JTAG_SWDIO*%
X149160000Y-138200000D03*
%TO.N,/JTAG_SWO*%
X146620000Y-138200000D03*
%TO.N,/JTAG_TDI*%
X144080000Y-138200000D03*
%TD*%
D17*
%TO.N,+3V3*%
%TO.C,D2*%
X154000000Y-64000000D03*
D18*
%TO.N,Net-(D2-A)*%
X154000000Y-53840000D03*
%TD*%
D21*
%TO.N,unconnected-(IC1-OUT2_N-PadA2)*%
%TO.C,IC1*%
X175970000Y-102560000D03*
%TO.N,unconnected-(IC1-OUT2_P-PadA3)*%
X175970000Y-103830000D03*
%TO.N,/LVDS Conversion/LVDS_CH05_N*%
X175970000Y-105100000D03*
%TO.N,/LVDS Conversion/LVDS_CH05_P*%
X175970000Y-106370000D03*
%TO.N,GND*%
X175970000Y-107640000D03*
%TO.N,+2V1*%
X175970000Y-108910000D03*
%TO.N,unconnected-(IC1-OUT12_N-PadA8)*%
X175970000Y-110180000D03*
%TO.N,unconnected-(IC1-OUT12_P-PadA9)*%
X175970000Y-111450000D03*
%TO.N,/LVDS Conversion/LVDS_CH15_N*%
X175970000Y-112720000D03*
%TO.N,/LVDS Conversion/LVDS_CH15_P*%
X175970000Y-113990000D03*
%TO.N,GND*%
X175970000Y-115260000D03*
%TO.N,/LVDS Conversion/LVDS_CTR_OUT_N*%
X177240000Y-101290000D03*
%TO.N,/LVDS Conversion/LVDS_CTR_OUT_P*%
X177240000Y-102560000D03*
%TO.N,unconnected-(IC1-OUT4_N-PadB3)*%
X177240000Y-103830000D03*
%TO.N,unconnected-(IC1-OUT4_P-PadB4)*%
X177240000Y-105100000D03*
%TO.N,/LVDS Conversion/LVDS_CH07_N*%
X177240000Y-106370000D03*
%TO.N,/LVDS Conversion/LVDS_CH07_P*%
X177240000Y-107640000D03*
%TO.N,unconnected-(IC1-OUT10_N-PadB7)*%
X177240000Y-108910000D03*
%TO.N,unconnected-(IC1-OUT10_P-PadB8)*%
X177240000Y-110180000D03*
%TO.N,/LVDS Conversion/LVDS_CH13_N*%
X177240000Y-111450000D03*
%TO.N,/LVDS Conversion/LVDS_CH13_P*%
X177240000Y-112720000D03*
%TO.N,/LVDS Conversion/LVDS_CLK_OUT_N*%
X177240000Y-113990000D03*
%TO.N,/LVDS Conversion/LVDS_CLK_OUT_P*%
X177240000Y-115260000D03*
%TO.N,GND*%
X178510000Y-101290000D03*
%TO.N,/LVDS Conversion/LVDS_CH01_N*%
X178510000Y-102560000D03*
%TO.N,/LVDS Conversion/LVDS_CH01_P*%
X178510000Y-103830000D03*
%TO.N,unconnected-(IC1-OUT6_N-PadC4)*%
X178510000Y-105100000D03*
%TO.N,unconnected-(IC1-OUT6_P-PadC5)*%
X178510000Y-106370000D03*
%TO.N,GND*%
X178510000Y-107640000D03*
%TO.N,+2V1*%
X178510000Y-108910000D03*
%TO.N,/LVDS Conversion/LVDS_CH11_N*%
X178510000Y-110180000D03*
%TO.N,/LVDS Conversion/LVDS_CH11_P*%
X178510000Y-111450000D03*
%TO.N,unconnected-(IC1-OUT16_N-PadC10)*%
X178510000Y-112720000D03*
%TO.N,unconnected-(IC1-OUT16_P-PadC11)*%
X178510000Y-113990000D03*
%TO.N,GND*%
X178510000Y-115260000D03*
%TO.N,/CMOS_CLK_IN_P*%
X179780000Y-101290000D03*
%TO.N,/CMOS_CLK_IN_N*%
X179780000Y-102560000D03*
%TO.N,/LVDS Conversion/LVDS_CH03_N*%
X179780000Y-103830000D03*
%TO.N,/LVDS Conversion/LVDS_CH03_P*%
X179780000Y-105100000D03*
%TO.N,unconnected-(IC1-OUT8_N-PadD5)*%
X179780000Y-106370000D03*
%TO.N,unconnected-(IC1-OUT8_P-PadD6)*%
X179780000Y-107640000D03*
%TO.N,/LVDS Conversion/LVDS_CH09_N*%
X179780000Y-108910000D03*
%TO.N,/LVDS Conversion/LVDS_CH09_P*%
X179780000Y-110180000D03*
%TO.N,unconnected-(IC1-OUT14_N-PadD9)*%
X179780000Y-111450000D03*
%TO.N,unconnected-(IC1-OUT14_P-PadD10)*%
X179780000Y-112720000D03*
%TO.N,Net-(IC1-VREF)*%
X179780000Y-113990000D03*
%TO.N,Net-(IC1-REF_ADC)*%
X179780000Y-115260000D03*
%TO.N,/CMOS_MASTER_CLK*%
X181050000Y-101290000D03*
%TO.N,+3V3*%
X181050000Y-102560000D03*
%TO.N,GND*%
X181050000Y-103830000D03*
%TO.N,+2V1*%
X181050000Y-105100000D03*
%TO.N,GND*%
X181050000Y-106370000D03*
%TO.N,+3V*%
X181050000Y-107640000D03*
%TO.N,+2V1*%
X181050000Y-108910000D03*
X181050000Y-110180000D03*
%TO.N,GND*%
X181050000Y-111450000D03*
%TO.N,Net-(IC1-SG_ADC)*%
X181050000Y-112720000D03*
%TO.N,Net-(IC1-VRAMP1)*%
X181050000Y-113990000D03*
%TO.N,Net-(IC1-VRAMP2)*%
X181050000Y-115260000D03*
%TO.N,GND*%
X182320000Y-101290000D03*
%TO.N,/FRAME_REQ*%
X182320000Y-102560000D03*
%TO.N,/CMOS_SPI_MOSI*%
X182320000Y-103830000D03*
%TO.N,/CMOS_SPI_MISO*%
X182320000Y-105100000D03*
%TO.N,Net-(IC1-CMD_P__INV)*%
X182320000Y-106370000D03*
%TO.N,Net-(IC1-VPCH_H)*%
X182320000Y-107640000D03*
%TO.N,Net-(IC1-VRES_H)*%
X182320000Y-108910000D03*
%TO.N,Net-(IC1-VTF_L2)*%
X182320000Y-110180000D03*
%TO.N,Net-(IC1-COL_LOAD)*%
X182320000Y-111450000D03*
%TO.N,Net-(IC1-RAMP)*%
X182320000Y-112720000D03*
%TO.N,unconnected-(IC1-DIO1-PadF11)*%
X182320000Y-113990000D03*
%TO.N,GND*%
X182320000Y-115260000D03*
%TO.N,+3V*%
X183590000Y-101290000D03*
%TO.N,unconnected-(IC1-TDIG2-PadG2)*%
X183590000Y-102560000D03*
%TO.N,unconnected-(IC1-T_EXP2-PadG3)*%
X183590000Y-103830000D03*
%TO.N,/CMOS_SPI_EN*%
X183590000Y-105100000D03*
%TO.N,Net-(IC1-CMD_P)*%
X183590000Y-106370000D03*
%TO.N,Net-(IC1-CMD_N)*%
X183590000Y-107640000D03*
%TO.N,unconnected-(IC1-TANA-PadG7)*%
X183590000Y-108910000D03*
%TO.N,GND*%
X183590000Y-110180000D03*
%TO.N,Net-(IC1-COL_AMP)*%
X183590000Y-111450000D03*
%TO.N,Net-(IC1-ADC)*%
X183590000Y-112720000D03*
%TO.N,Net-(IC1-VBGAP)*%
X183590000Y-113990000D03*
%TO.N,+3V*%
X183590000Y-115260000D03*
%TO.N,+3V3*%
X184860000Y-101290000D03*
%TO.N,unconnected-(IC1-TDIG1-PadH2)*%
X184860000Y-102560000D03*
%TO.N,unconnected-(IC1-T_EXP1-PadH3)*%
X184860000Y-103830000D03*
%TO.N,/CMOS_SPI_CLK*%
X184860000Y-105100000D03*
%TO.N,/CMOS_RESET_N*%
X184860000Y-106370000D03*
%TO.N,+3V3*%
X184860000Y-107640000D03*
%TO.N,GND*%
X184860000Y-108910000D03*
%TO.N,Net-(IC1-VRES_L)*%
X184860000Y-110180000D03*
%TO.N,Net-(IC1-VTF_L3)*%
X184860000Y-111450000D03*
%TO.N,Net-(IC1-COL_PC)*%
X184860000Y-112720000D03*
%TO.N,Net-(IC1-LVDS)*%
X184860000Y-113990000D03*
%TO.N,unconnected-(IC1-DIO2-PadH12)*%
X184860000Y-115260000D03*
%TD*%
D22*
%TO.N,GND*%
X139440000Y-107200000D03*
%TO.N,/FRAME_REQ*%
X147830000Y-108800000D03*
%TO.N,/Processing/QSPI_SCLK*%
X139600000Y-98400000D03*
%TO.N,/Processing/EXT_PS_CTL1*%
X154900000Y-125000000D03*
%TO.N,/LVDS Conversion/LVDS_RECV_EN*%
X147800000Y-104000000D03*
X153300000Y-122100000D03*
%TO.N,/Processing/EXT_PS_CTL1*%
X146450000Y-105200000D03*
%TO.N,/CMOS_SPI_EN*%
X179100000Y-105750000D03*
%TO.N,/LVDS Conversion/LVDS_RECV_EN*%
X152845000Y-109700000D03*
X153300000Y-98500000D03*
%TO.N,/LVDS Conversion/CMOS_CTR_OUT*%
X153000000Y-96000000D03*
%TO.N,/Processing/ECO_IN*%
X154200000Y-128000000D03*
%TO.N,/Processing/QSPI_IO2*%
X132330000Y-84030000D03*
%TO.N,/Processing/QSPI_SEL0*%
X134870000Y-84030000D03*
%TO.N,/Processing/QSPI_IO2*%
X139600000Y-84200000D03*
%TO.N,/Processing/QSPI_SEL1*%
X142140000Y-84200000D03*
%TO.N,GND*%
X129000000Y-107750000D03*
X131050000Y-108050000D03*
%TO.N,+3V3*%
X133400000Y-106150000D03*
%TO.N,/Processing/EXT_PS_CTL1*%
X166100000Y-125000000D03*
%TO.N,/Processing/DRV_VOUT*%
X166300000Y-127700000D03*
%TO.N,/Processing/EXT_PS_CTL0*%
X164000000Y-127250000D03*
%TO.N,/CMOS_SPI_EN*%
X146200000Y-101600000D03*
X148900000Y-100400000D03*
%TO.N,GND*%
X149798400Y-116500000D03*
%TO.N,/JTAG_TDI*%
X146100000Y-117300000D03*
%TO.N,/JTAG_SWO*%
X146700000Y-117400000D03*
%TO.N,/JTAG_SWCLK*%
X147650000Y-117400000D03*
%TO.N,/Processing/DRV_VOUT*%
X143412500Y-116387500D03*
%TO.N,/Processing/EXT_PS_CTL0*%
X144200000Y-116400000D03*
%TO.N,/Processing/EXT_PS_CTL1*%
X144800000Y-116400000D03*
%TO.N,/CMOS_SPI_MOSI*%
X145975000Y-111925000D03*
%TO.N,/Processing/EXT_PS_CTL1*%
X145450000Y-111150000D03*
%TO.N,/CMOS_SPI_CLK*%
X150500000Y-109800000D03*
X145400000Y-110400000D03*
%TO.N,/Processing/ECO_IN*%
X141600000Y-115400000D03*
%TO.N,GND*%
X141400000Y-114350000D03*
%TO.N,/ETH0_RX_CTL*%
X142975000Y-114435000D03*
%TO.N,/ETH0_RX_CLK*%
X145400000Y-114400000D03*
%TO.N,/JTAG_TDI*%
X146190000Y-114430000D03*
%TO.N,/JTAG_SWO*%
X146159427Y-113618400D03*
%TO.N,/HRSTN*%
X147800000Y-111200000D03*
%TO.N,/ETH0_MDIO*%
X149400000Y-111200000D03*
%TO.N,/ETH0_MDC*%
X150200000Y-110400000D03*
%TO.N,/CMOS_RESET_N*%
X148600000Y-109550000D03*
%TO.N,/CMOS_SPI_MISO*%
X145400000Y-112800000D03*
%TO.N,/JTAG_SWCLK*%
X146200000Y-112800000D03*
%TO.N,GND*%
X143150000Y-111650000D03*
%TO.N,+3V3*%
X142150000Y-110200000D03*
X143000000Y-110200000D03*
X143875000Y-110225000D03*
%TO.N,/SCB3_RX*%
X136600000Y-112000000D03*
%TO.N,/LVDS Conversion/LVDS_CH01_P*%
X165510000Y-96750000D03*
%TO.N,/LVDS Conversion/LVDS_CH01_N*%
X166020000Y-96730000D03*
%TO.N,/LVDS Conversion/LVDS_CH05_P*%
X165400000Y-103100000D03*
%TO.N,/LVDS Conversion/LVDS_CH05_N*%
X166000000Y-103100000D03*
%TO.N,/LVDS Conversion/LVDS_CH09_P*%
X165500000Y-109300000D03*
%TO.N,/LVDS Conversion/LVDS_CH09_N*%
X166055499Y-109305000D03*
%TO.N,/LVDS Conversion/LVDS_CH13_P*%
X165400000Y-115500000D03*
%TO.N,/LVDS Conversion/LVDS_CH13_N*%
X166000000Y-115500000D03*
%TO.N,/LVDS Conversion/LVDS_CLK_OUT_P*%
X165498397Y-121700000D03*
%TO.N,/LVDS Conversion/LVDS_CLK_OUT_N*%
X166000000Y-121700000D03*
%TO.N,GND*%
X172300000Y-126850000D03*
%TO.N,/HRSTN*%
X135450000Y-132060000D03*
%TO.N,GND*%
X135400000Y-133000000D03*
%TO.N,/ETH0_MDC*%
X136050000Y-134750000D03*
%TO.N,/ETH0_MDIO*%
X136525000Y-134200000D03*
%TO.N,GND*%
X137500000Y-133900000D03*
%TO.N,/ETH0_RXD_3*%
X137350000Y-132435000D03*
%TO.N,/ETH0_RXD_1*%
X138625000Y-131835000D03*
%TO.N,/ETH0_RXD_2*%
X137925000Y-131910000D03*
%TO.N,GND*%
X138400000Y-132700000D03*
%TO.N,/ETH0_RXD_0*%
X139650000Y-131835000D03*
%TO.N,/ETH0_RX_CTL*%
X139600000Y-131235000D03*
%TO.N,/ETH0_RX_CLK*%
X140210000Y-131160000D03*
%TO.N,GND*%
X140700000Y-132100000D03*
X141300000Y-130900000D03*
X134800000Y-130500000D03*
%TO.N,/VDD1V1*%
X133955000Y-129055000D03*
X133775000Y-126560000D03*
%TO.N,GND*%
X134900000Y-125100000D03*
%TO.N,/VDD1V1*%
X136400000Y-124100000D03*
X141098159Y-125448159D03*
%TO.N,GND*%
X141700000Y-125100000D03*
%TO.N,/ETH0_TX_CLK*%
X141600000Y-126479751D03*
%TO.N,/ETH0_TXD_0*%
X141550000Y-127960000D03*
%TO.N,/ETH0_TX_CTL*%
X141625000Y-127335000D03*
%TO.N,/VDD1V1*%
X141050000Y-129935000D03*
%TO.N,/ETH0_TXD_3*%
X142100000Y-130410000D03*
%TO.N,/ETH0_TXD_2*%
X142275000Y-129360000D03*
%TO.N,/ETH0_TXD_1*%
X142150000Y-128735000D03*
%TO.N,GND*%
X143850000Y-126850000D03*
X139150000Y-122535000D03*
X138700000Y-121300000D03*
X136400000Y-121200000D03*
%TO.N,/ETH0_RXD_0*%
X138200000Y-120585000D03*
%TO.N,GND*%
X136400000Y-119400000D03*
X136400000Y-117500000D03*
X138700000Y-117700000D03*
X136400000Y-115600000D03*
X143950000Y-104300000D03*
X142012500Y-104287500D03*
X143175000Y-104275000D03*
X135500000Y-100500000D03*
%TO.N,/Processing/TEMPR_ADC0 (P6.0)*%
X136600000Y-100800000D03*
%TO.N,/Processing/TEMPR_ADC1 (P6.1)*%
X135800000Y-101600000D03*
%TO.N,/ETH0_TXD_0*%
X137392500Y-113607500D03*
%TO.N,/SCB3_RX*%
X133600000Y-112000000D03*
%TO.N,GND*%
X132500000Y-113300000D03*
%TO.N,/ETH0_TX_CLK*%
X137442500Y-114400000D03*
%TO.N,/ETH0_TX_CTL*%
X136600000Y-114385000D03*
%TO.N,/ETH0_RXD_1*%
X138242500Y-114342500D03*
%TO.N,GND*%
X139600000Y-115400000D03*
%TO.N,/ETH0_RXD_2*%
X139825000Y-114409744D03*
%TO.N,/ETH0_RXD_3*%
X139815257Y-113600001D03*
%TO.N,/ETH0_TXD_1*%
X138950000Y-112850000D03*
%TO.N,/ETH0_TXD_3*%
X139807629Y-112792371D03*
%TO.N,/ETH0_TXD_2*%
X139329424Y-111849504D03*
%TO.N,/Processing/EXT_PS_CTL1*%
X139950000Y-111350000D03*
%TO.N,GND*%
X139500000Y-108900000D03*
X138950000Y-104750000D03*
%TO.N,+3V3*%
X140700000Y-108800000D03*
X140700000Y-108000000D03*
X140637500Y-107162500D03*
X142200000Y-105800000D03*
X143850000Y-105800000D03*
X143000000Y-105800000D03*
%TO.N,GND*%
X142150000Y-107200000D03*
X142200000Y-108850000D03*
X143800000Y-108800000D03*
X143800000Y-107200000D03*
X146575400Y-107710000D03*
%TO.N,+3V3*%
X144800000Y-108900000D03*
X145150000Y-108000000D03*
X145200000Y-107200000D03*
%TO.N,/Processing/QSPI_IO3*%
X140870000Y-94200000D03*
%TO.N,GND*%
X140200000Y-94200000D03*
X139000000Y-94200000D03*
%TO.N,/Processing/QSPI_IO0*%
X138315000Y-94185000D03*
%TO.N,/Processing/QSPI_IO3*%
X133600000Y-94200000D03*
%TO.N,GND*%
X133000000Y-94200000D03*
X131700000Y-94200000D03*
%TO.N,/Processing/QSPI_IO0*%
X131081801Y-94218199D03*
%TO.N,GND*%
X147500000Y-98400000D03*
X147550000Y-96250000D03*
X147550000Y-94750000D03*
%TO.N,/CMOS_SPI_EN*%
X150800000Y-99500000D03*
%TO.N,GND*%
X150150000Y-100800000D03*
%TO.N,/LVDS Conversion/CMOS_CTR_OUT*%
X148600000Y-101600000D03*
%TO.N,/Processing/QSPI_IO0*%
X142200000Y-103200000D03*
%TO.N,/Processing/QSPI_SCLK*%
X143000000Y-103200000D03*
%TO.N,/Processing/QSPI_SEL1*%
X143000000Y-102400000D03*
%TO.N,/Processing/QSPI_SEL0*%
X143000000Y-101600000D03*
%TO.N,/Processing/QSPI_IO3*%
X141400000Y-102400000D03*
%TO.N,/Processing/QSPI_IO2*%
X141400002Y-101600000D03*
D23*
%TO.N,+2V1*%
X190400000Y-67200000D03*
D24*
%TO.N,+3V3*%
X158500000Y-70100000D03*
D23*
X161850000Y-132350000D03*
X172100000Y-129600000D03*
X153500000Y-105820000D03*
D24*
X194000000Y-74000000D03*
D23*
X195600000Y-98300000D03*
X195615000Y-116210000D03*
X127200000Y-89600000D03*
X195600000Y-96600000D03*
X163200000Y-88200000D03*
X153445000Y-118255000D03*
X195605000Y-119530000D03*
X158200000Y-111300000D03*
X153400000Y-94665000D03*
X157100000Y-134500000D03*
X127200000Y-85400000D03*
%TO.N,+3V*%
X192300000Y-59800000D03*
%TO.N,GND*%
X195600000Y-109800000D03*
X153500000Y-116985000D03*
X154400000Y-126850000D03*
X178600000Y-122980000D03*
X173650000Y-84700000D03*
X186500000Y-60800000D03*
X180300000Y-83600000D03*
X195600000Y-103300000D03*
X153400000Y-93400000D03*
X195600000Y-111400000D03*
X176820000Y-122970000D03*
X150950000Y-73500000D03*
X180340000Y-122970000D03*
X180300000Y-81400000D03*
X125950000Y-56500000D03*
D24*
X185630000Y-83570000D03*
D23*
X182070000Y-123020000D03*
X113950000Y-61000000D03*
X170225000Y-65900000D03*
X153500000Y-104550000D03*
X195600000Y-113000000D03*
X160700000Y-136000000D03*
X112875000Y-89600000D03*
D24*
X156400000Y-84300000D03*
D23*
X174200000Y-61000000D03*
X159800000Y-128000000D03*
X170450000Y-58050000D03*
X174000000Y-68900000D03*
X186500000Y-68700000D03*
X160700000Y-130900000D03*
X136900000Y-96200000D03*
X132950000Y-52025000D03*
X137950000Y-53000000D03*
X195600000Y-106600000D03*
X112900000Y-85400000D03*
X144200000Y-96200000D03*
X150750000Y-125600000D03*
X195605000Y-114630000D03*
X195600000Y-105000000D03*
X120175000Y-91100000D03*
X195600000Y-100000000D03*
X118950000Y-58500000D03*
X131060000Y-84140000D03*
X120099997Y-86900000D03*
X138330000Y-84130000D03*
X183770000Y-123000000D03*
X156400000Y-111400000D03*
X195635000Y-117860000D03*
X195600000Y-101600000D03*
X185480000Y-122990000D03*
X146014579Y-131687851D03*
%TO.N,/CMOS_MASTER_CLK*%
X147200000Y-97300000D03*
X173600000Y-90900000D03*
%TO.N,/Processing/TEMPR_ADC1 (P6.1)*%
X122200000Y-91100000D03*
%TO.N,/Processing/TEMPR_ADC0 (P6.0)*%
X122300000Y-86900000D03*
%TO.N,/PHY_LED0*%
X145400000Y-132200000D03*
%TD*%
D25*
%TO.N,+3V3*%
X144800000Y-109300000D02*
X143875000Y-110225000D01*
X144800000Y-108900000D02*
X144800000Y-109300000D01*
%TO.N,/CMOS_SPI_CLK*%
X151820000Y-110750000D02*
X159400000Y-110750000D01*
%TO.N,/FRAME_REQ*%
X174900000Y-108800000D02*
X147830000Y-108800000D01*
X175650000Y-109550000D02*
X174900000Y-108800000D01*
X178800000Y-109550000D02*
X175650000Y-109550000D01*
X179100000Y-109850000D02*
X178800000Y-109550000D01*
X181700000Y-110440678D02*
X181340678Y-110800000D01*
X181700000Y-103190000D02*
X181700000Y-110440678D01*
X179500000Y-110800000D02*
X179100000Y-110400000D01*
X181340678Y-110800000D02*
X179500000Y-110800000D01*
X179100000Y-110400000D02*
X179100000Y-109850000D01*
X182320000Y-102570000D02*
X181700000Y-103190000D01*
X182320000Y-102560000D02*
X182320000Y-102570000D01*
%TO.N,/CMOS_SPI_CLK*%
X185850000Y-106090000D02*
X184860000Y-105100000D01*
X185850000Y-116700000D02*
X185850000Y-106090000D01*
X176750000Y-118650000D02*
X183900000Y-118650000D01*
X160050000Y-111400000D02*
X169500000Y-111400000D01*
X159400000Y-110750000D02*
X160050000Y-111400000D01*
X169500000Y-111400000D02*
X176750000Y-118650000D01*
X151202400Y-110750000D02*
X151820000Y-110750000D01*
X150500000Y-110047600D02*
X151202400Y-110750000D01*
X183900000Y-118650000D02*
X185850000Y-116700000D01*
X150500000Y-109800000D02*
X150500000Y-110047600D01*
%TO.N,/Processing/EXT_PS_CTL1*%
X154900000Y-125000000D02*
X153163603Y-125000000D01*
%TO.N,/CMOS_RESET_N*%
X183300000Y-110800000D02*
X183900000Y-110800000D01*
X182950000Y-111750000D02*
X182950000Y-111150000D01*
X184300000Y-110400000D02*
X184300000Y-106930000D01*
X182600000Y-112100000D02*
X182950000Y-111750000D01*
X172000000Y-112100000D02*
X182600000Y-112100000D01*
X164173800Y-109273800D02*
X165600000Y-110700000D01*
X183900000Y-110800000D02*
X184300000Y-110400000D01*
X170600000Y-110700000D02*
X172000000Y-112100000D01*
X184300000Y-106930000D02*
X184860000Y-106370000D01*
X148926200Y-109273800D02*
X164173800Y-109273800D01*
X165600000Y-110700000D02*
X170600000Y-110700000D01*
X182950000Y-111150000D02*
X183300000Y-110800000D01*
X148650000Y-109550000D02*
X148926200Y-109273800D01*
%TO.N,+3V3*%
X133400000Y-106150000D02*
X133350000Y-106150000D01*
%TO.N,/Processing/EXT_PS_CTL0*%
X164000000Y-127250000D02*
X163450000Y-127250000D01*
%TO.N,+3V3*%
X153185000Y-94665000D02*
X153400000Y-94665000D01*
X147800000Y-100650000D02*
X150450000Y-98000000D01*
X147800000Y-102538683D02*
X147800000Y-100650000D01*
X145150000Y-105188683D02*
X147800000Y-102538683D01*
X150450000Y-98000000D02*
X150450000Y-97400000D01*
X150450000Y-97400000D02*
X153185000Y-94665000D01*
%TO.N,/CMOS_SPI_EN*%
X175750000Y-105750000D02*
X179050000Y-105750000D01*
X150800000Y-99500000D02*
X169500000Y-99500000D01*
X169500000Y-99500000D02*
X175750000Y-105750000D01*
%TO.N,/CMOS_SPI_MISO*%
X185673800Y-104400000D02*
X183020000Y-104400000D01*
X186400000Y-105126200D02*
X185673800Y-104400000D01*
X186400000Y-118400000D02*
X186400000Y-105126200D01*
X173376200Y-119300000D02*
X185500000Y-119300000D01*
X166076200Y-112000000D02*
X173376200Y-119300000D01*
X146250000Y-111500000D02*
X146750000Y-112000000D01*
X185500000Y-119300000D02*
X186400000Y-118400000D01*
X146750000Y-112000000D02*
X166076200Y-112000000D01*
X145800000Y-111500000D02*
X146250000Y-111500000D01*
X145400000Y-111900000D02*
X145800000Y-111500000D01*
X145400000Y-112800000D02*
X145400000Y-111900000D01*
X183020000Y-104400000D02*
X182320000Y-105100000D01*
%TO.N,/CMOS_SPI_MOSI*%
X145975000Y-111925000D02*
X146450000Y-112400000D01*
%TO.N,/Processing/EXT_PS_CTL1*%
X145450000Y-111150000D02*
X146173800Y-110426200D01*
X146173800Y-105576200D02*
X146450000Y-105300000D01*
X146450000Y-105300000D02*
X146450000Y-105200000D01*
X144800000Y-111800000D02*
X145450000Y-111150000D01*
X144800000Y-111950000D02*
X144800000Y-111800000D01*
X146173800Y-110426200D02*
X146173800Y-105576200D01*
%TO.N,+3V3*%
X144461317Y-105188683D02*
X143850000Y-105800000D01*
X145150000Y-105188683D02*
X144461317Y-105188683D01*
%TO.N,/ETH0_TX_CLK*%
X141280249Y-126479751D02*
X141600000Y-126479751D01*
%TO.N,/ETH0_TXD_0*%
X137200000Y-113800000D02*
X136506177Y-113800000D01*
X137392500Y-113607500D02*
X137200000Y-113800000D01*
%TO.N,/ETH0_TX_CLK*%
X137442500Y-114400000D02*
X137442500Y-114342500D01*
%TO.N,+2V1*%
X179160000Y-104086813D02*
X179160000Y-97570000D01*
D26*
X190400000Y-67200000D02*
X190400000Y-85080000D01*
D25*
X180430000Y-108290000D02*
X180430000Y-105720000D01*
X180430000Y-105720000D02*
X181050000Y-105100000D01*
X177890000Y-108290000D02*
X178510000Y-108910000D01*
X180430000Y-108290000D02*
X181050000Y-108910000D01*
X180400000Y-109530000D02*
X180400000Y-108320000D01*
X180430000Y-105720000D02*
X180430000Y-104873187D01*
X181050000Y-110180000D02*
X180400000Y-109530000D01*
X180430000Y-104873187D02*
X180006813Y-104450000D01*
X179523187Y-104450000D02*
X179160000Y-104086813D01*
X175970000Y-108910000D02*
X176590000Y-108290000D01*
X180006813Y-104450000D02*
X179523187Y-104450000D01*
X177890000Y-108290000D02*
X180430000Y-108290000D01*
X176590000Y-108290000D02*
X177890000Y-108290000D01*
D26*
X179160000Y-97570000D02*
X179160000Y-96320000D01*
X190400000Y-85080000D02*
X179160000Y-96320000D01*
%TO.N,+3V3*%
X127200000Y-85400000D02*
X127200000Y-83300000D01*
X127200000Y-83300000D02*
X131300000Y-79200000D01*
X156400000Y-79200000D02*
X158500000Y-77100000D01*
X131300000Y-79200000D02*
X156400000Y-79200000D01*
D27*
X158500000Y-70100000D02*
X158500000Y-77100000D01*
D25*
X133750000Y-106350000D02*
X133550000Y-106150000D01*
D26*
X163200000Y-88200000D02*
X163200000Y-81800000D01*
X127200000Y-89600000D02*
X127200000Y-85400000D01*
X163200000Y-81800000D02*
X158500000Y-77100000D01*
D25*
X139800000Y-106350000D02*
X133750000Y-106350000D01*
X133550000Y-106150000D02*
X133400000Y-106150000D01*
D27*
X194000000Y-74000000D02*
X194040000Y-74040000D01*
D25*
X140650000Y-107200000D02*
X139800000Y-106350000D01*
X145150000Y-107200000D02*
X145150000Y-105188683D01*
%TO.N,/CMOS_SPI_MOSI*%
X146450000Y-112400000D02*
X165650000Y-112400000D01*
X182900000Y-103250000D02*
X182320000Y-103830000D01*
X165650000Y-112400000D02*
X174400000Y-121150000D01*
X187000000Y-103950000D02*
X186300000Y-103250000D01*
X145950000Y-111900000D02*
X145975000Y-111925000D01*
X185250000Y-121150000D02*
X187000000Y-119400000D01*
X186300000Y-103250000D02*
X182900000Y-103250000D01*
X187000000Y-119400000D02*
X187000000Y-103950000D01*
X174400000Y-121150000D02*
X185250000Y-121150000D01*
%TO.N,/CMOS_SPI_EN*%
X150750000Y-99500000D02*
X150800000Y-99500000D01*
%TO.N,/ETH0_TXD_0*%
X141375000Y-128135000D02*
X141550000Y-127960000D01*
X134750000Y-115556177D02*
X134750000Y-123550000D01*
X134750000Y-123550000D02*
X139335000Y-128135000D01*
X136506177Y-113800000D02*
X134750000Y-115556177D01*
X139335000Y-128135000D02*
X141375000Y-128135000D01*
%TO.N,/Processing/QSPI_SCLK*%
X143000000Y-103200000D02*
X142200000Y-102400000D01*
X142200000Y-102400000D02*
X142200000Y-100600000D01*
X142200000Y-100600000D02*
X140000000Y-98400000D01*
X140000000Y-98400000D02*
X139600000Y-98400000D01*
%TO.N,/Processing/QSPI_SEL0*%
X136600000Y-93977500D02*
X136600000Y-88757500D01*
X136600000Y-85760000D02*
X136600000Y-88757500D01*
X136600000Y-93977500D02*
X143000000Y-100377500D01*
X134870000Y-84030000D02*
X136600000Y-85760000D01*
X143000000Y-100377500D02*
X143000000Y-101600000D01*
%TO.N,/Processing/QSPI_SEL1*%
X143480000Y-85580000D02*
X142140000Y-84240000D01*
X143480000Y-101920000D02*
X143480000Y-85580000D01*
X143000000Y-102400000D02*
X143480000Y-101920000D01*
%TO.N,/ETH0_TX_CLK*%
X139705000Y-126965000D02*
X139705000Y-123965000D01*
X141280249Y-126479751D02*
X140525000Y-127235000D01*
X137442500Y-121702500D02*
X137442500Y-114400000D01*
X140525000Y-127235000D02*
X139975000Y-127235000D01*
X139975000Y-127235000D02*
X139705000Y-126965000D01*
X139705000Y-123965000D02*
X137442500Y-121702500D01*
%TO.N,/ETH0_TX_CTL*%
X141496177Y-127335000D02*
X141625000Y-127335000D01*
X136900000Y-124749878D02*
X139835122Y-127685000D01*
X136600000Y-114385000D02*
X136900000Y-114685000D01*
X139835122Y-127685000D02*
X141146177Y-127685000D01*
X141146177Y-127685000D02*
X141496177Y-127335000D01*
X136900000Y-114685000D02*
X136900000Y-124749878D01*
%TO.N,/ETH0_TXD_1*%
X139150000Y-121535000D02*
X142150000Y-124535000D01*
X142150000Y-124535000D02*
X142150000Y-128735000D01*
X139150000Y-113050000D02*
X139150000Y-121535000D01*
X138950000Y-112850000D02*
X139150000Y-113050000D01*
%TO.N,/Processing/EXT_PS_CTL0*%
X164020000Y-127250000D02*
X164000000Y-127250000D01*
X144200000Y-116700000D02*
X144200000Y-116400000D01*
X153100000Y-125600000D02*
X144200000Y-116700000D01*
X163450000Y-127250000D02*
X161800000Y-125600000D01*
X161800000Y-125600000D02*
X153100000Y-125600000D01*
%TO.N,/Processing/ECO_IN*%
X141600000Y-115400000D02*
X154200000Y-128000000D01*
%TO.N,/ETH0_TXD_2*%
X137600496Y-111849504D02*
X139329424Y-111849504D01*
X134000000Y-123541372D02*
X134000000Y-115450000D01*
X139818628Y-129360000D02*
X134000000Y-123541372D01*
X134000000Y-115450000D02*
X137600496Y-111849504D01*
X142275000Y-129360000D02*
X139818628Y-129360000D01*
%TO.N,/Processing/DRV_VOUT*%
X143425000Y-116625000D02*
X143425000Y-116400000D01*
X163000000Y-127700000D02*
X161500000Y-126200000D01*
X166300000Y-127700000D02*
X163000000Y-127700000D01*
X161500000Y-126200000D02*
X153000000Y-126200000D01*
X153000000Y-126200000D02*
X143425000Y-116625000D01*
%TO.N,/ETH0_TXD_3*%
X142100000Y-130410000D02*
X142825000Y-129685000D01*
X142825000Y-124185000D02*
X140775000Y-122135000D01*
X140775000Y-122135000D02*
X140775000Y-113759743D01*
X142825000Y-129685000D02*
X142825000Y-124185000D01*
X140775000Y-113759743D02*
X139815257Y-112800000D01*
%TO.N,/Processing/EXT_PS_CTL1*%
X144800000Y-111950000D02*
X144650000Y-112100000D01*
X153163603Y-125000000D02*
X144800000Y-116636397D01*
X166100000Y-125000000D02*
X154900000Y-125000000D01*
X144650000Y-112100000D02*
X140700000Y-112100000D01*
X140700000Y-112100000D02*
X139950000Y-111350000D01*
X144800000Y-116636397D02*
X144800000Y-116400000D01*
X144800000Y-116636397D02*
X144800000Y-111950000D01*
%TD*%
M02*
