

================================================================
== Synthesis Summary Report of 'mult_hw'
================================================================
+ General Information: 
    * Date:           Wed Nov 13 12:41:22 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        matmul
    * Solution:       lab1sol1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu200-fsgd2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ mult_hw                                            |     -|  0.00|      392|  3.920e+03|         -|      393|     -|        no|     -|  2 (~0%)|  1994 (~0%)|  3293 (~0%)|    -|
    | + mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2  |     -|  0.00|       42|    420.000|         -|       42|     -|        no|     -|        -|   263 (~0%)|   403 (~0%)|    -|
    |  o VITIS_LOOP_17_1_VITIS_LOOP_18_2                  |     -|  7.30|       40|    400.000|        10|        1|    32|       yes|     -|        -|           -|           -|    -|
    | + mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4  |     -|  0.00|       74|    740.000|         -|       74|     -|        no|     -|        -|   266 (~0%)|   408 (~0%)|    -|
    |  o VITIS_LOOP_24_3_VITIS_LOOP_25_4                  |     -|  7.30|       72|    720.000|        10|        1|    64|       yes|     -|        -|           -|           -|    -|
    | + mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6  |     -|  5.08|      133|  1.330e+03|         -|      133|     -|        no|     -|  2 (~0%)|   161 (~0%)|   320 (~0%)|    -|
    |  o VITIS_LOOP_31_5_VITIS_LOOP_32_6                  |     -|  7.30|      131|  1.310e+03|         5|        1|   128|       yes|     -|        -|           -|           -|    -|
    | + mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9  |     -|  0.00|      131|  1.310e+03|         -|      131|     -|        no|     -|        -|    41 (~0%)|   168 (~0%)|    -|
    |  o VITIS_LOOP_42_8_VITIS_LOOP_43_9                  |     -|  7.30|      129|  1.290e+03|         3|        1|   128|       yes|     -|        -|           -|           -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | in1_1    | 0x10   | 32    | W      | Data signal of in1   |
| s_axi_control | in1_2    | 0x14   | 32    | W      | Data signal of in1   |
| s_axi_control | in2_1    | 0x1c   | 32    | W      | Data signal of in2   |
| s_axi_control | in2_2    | 0x20   | 32    | W      | Data signal of in2   |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r |
+---------------+----------+--------+-------+--------+----------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| in1      | inout     | ap_uint<8>*  |
| in2      | inout     | ap_uint<8>*  |
| out_r    | inout     | ap_uint<32>* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| in1      | m_axi_gmem    | interface |          |                                   |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x10 range=32   |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x14 range=32   |
| in2      | m_axi_gmem    | interface |          |                                   |
| in2      | s_axi_control | register  | offset   | name=in2_1 offset=0x1c range=32   |
| in2      | s_axi_control | register  | offset   | name=in2_2 offset=0x20 range=32   |
| out_r    | m_axi_gmem    | interface |          |                                   |
| out_r    | s_axi_control | register  | offset   | name=out_r_1 offset=0x28 range=32 |
| out_r    | s_axi_control | register  | offset   | name=out_r_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+------------------+
| HW Interface | Loop            | Direction | Length | Width | Location         |
+--------------+-----------------+-----------+--------+-------+------------------+
| m_axi_gmem   | VITIS_LOOP_42_8 | write     | 128    | 32    | matmul.cpp:42:22 |
+--------------+-----------------+-----------+--------+-------+------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+------------------+
| HW Interface | Variable | Loop            | Problem                                                                                               | Resolution | Location         |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+------------------+
| m_axi_gmem   | out_r    | VITIS_LOOP_43_9 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | matmul.cpp:43:23 |
| m_axi_gmem   | in2      | VITIS_LOOP_25_4 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0  | 214-353    | matmul.cpp:25:23 |
| m_axi_gmem   | in1      | VITIS_LOOP_18_2 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0  | 214-353    | matmul.cpp:18:23 |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + mult_hw                                           | 2   |        |              |     |        |         |
|  + mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 | 0   |        |              |     |        |         |
|    add_ln17_fu_155_p2                               | -   |        | add_ln17     | add | fabric | 0       |
|    add_ln17_1_fu_181_p2                             | -   |        | add_ln17_1   | add | fabric | 0       |
|    add_ln19_fu_215_p2                               | -   |        | add_ln19     | add | fabric | 0       |
|    add_ln19_1_fu_225_p2                             | -   |        | add_ln19_1   | add | fabric | 0       |
|    add_ln19_2_fu_251_p2                             | -   |        | add_ln19_2   | add | fabric | 0       |
|    add_ln18_fu_257_p2                               | -   |        | add_ln18     | add | fabric | 0       |
|  + mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 | 0   |        |              |     |        |         |
|    add_ln24_fu_155_p2                               | -   |        | add_ln24     | add | fabric | 0       |
|    add_ln24_1_fu_181_p2                             | -   |        | add_ln24_1   | add | fabric | 0       |
|    add_ln26_fu_215_p2                               | -   |        | add_ln26     | add | fabric | 0       |
|    add_ln26_1_fu_225_p2                             | -   |        | add_ln26_1   | add | fabric | 0       |
|    add_ln26_2_fu_251_p2                             | -   |        | add_ln26_2   | add | fabric | 0       |
|    add_ln25_fu_257_p2                               | -   |        | add_ln25     | add | fabric | 0       |
|  + mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6 | 2   |        |              |     |        |         |
|    add_ln31_fu_220_p2                               | -   |        | add_ln31     | add | fabric | 0       |
|    add_ln31_1_fu_243_p2                             | -   |        | add_ln31_1   | add | fabric | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U11               | 1   |        | mul_ln1494   | mul | dsp48  | 3       |
|    mul_8ns_8ns_16_1_1_U9                            | -   |        | mul_ln1494_1 | mul | auto   | 0       |
|    mul_8ns_8ns_16_1_1_U10                           | -   |        | mul_ln1494_2 | mul | auto   | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U12               | 1   |        | mul_ln1494_3 | mul | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U11               | 1   |        | add_ln840    | add | dsp48  | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U12               | 1   |        | add_ln840_1  | add | dsp48  | 3       |
|    C_V_d0                                           | -   |        | add_ln840_2  | add | fabric | 0       |
|    add_ln37_fu_369_p2                               | -   |        | add_ln37     | add | fabric | 0       |
|    add_ln32_fu_375_p2                               | -   |        | add_ln32     | add | fabric | 0       |
|  + mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9 | 0   |        |              |     |        |         |
|    add_ln42_fu_135_p2                               | -   |        | add_ln42     | add | fabric | 0       |
|    add_ln42_1_fu_161_p2                             | -   |        | add_ln42_1   | add | fabric | 0       |
|    add_ln44_fu_191_p2                               | -   |        | add_ln44     | add | fabric | 0       |
|    add_ln43_fu_202_p2                               | -   |        | add_ln43     | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+------+------+--------+----------+---------+------+---------+
| + mult_hw | 0    | 0    |        |          |         |      |         |
|   A_V_U   | -    | -    |        | A_V      | rom_np  | auto | 1       |
|   B_V_U   | -    | -    |        | B_V      | rom_np  | auto | 1       |
|   C_V_U   | -    | -    |        | C_V      | ram_1p  | auto | 1       |
+-----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------------+--------------------------+
| Type      | Options                                          | Location                 |
+-----------+--------------------------------------------------+--------------------------+
| interface | m_axi port = in1 depth = ((1 << 3) * (1 << 2))   | matmul.cpp:8 in mult_hw  |
| interface | m_axi port = in2 depth = ((1 << 2) * (1 << 4))   | matmul.cpp:9 in mult_hw  |
| interface | m_axi port = out_r depth = ((1 << 3) * (1 << 4)) | matmul.cpp:10 in mult_hw |
+-----------+--------------------------------------------------+--------------------------+


