
Test_Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007540  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08007710  08007710  00008710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007770  08007770  00009060  2**0
                  CONTENTS
  4 .ARM          00000008  08007770  08007770  00008770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007778  08007778  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007778  08007778  00008778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800777c  0800777c  0000877c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007780  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ce8  20000060  080077e0  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d48  080077e0  00009d48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017a72  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003990  00000000  00000000  00020b02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  00024498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000efe  00000000  00000000  00025830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023428  00000000  00000000  0002672e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000181aa  00000000  00000000  00049b56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8e18  00000000  00000000  00061d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013ab18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005404  00000000  00000000  0013ab5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0013ff60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080076f8 	.word	0x080076f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	080076f8 	.word	0x080076f8

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	@ 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	3c01      	subs	r4, #1
 800034c:	bf28      	it	cs
 800034e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000352:	d2e9      	bcs.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004fa:	bf08      	it	eq
 80004fc:	4770      	bxeq	lr
 80004fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000502:	bf04      	itt	eq
 8000504:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000508:	4770      	bxeq	lr
 800050a:	b530      	push	{r4, r5, lr}
 800050c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	e71c      	b.n	8000354 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_ul2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f04f 0500 	mov.w	r5, #0
 800052a:	e00a      	b.n	8000542 <__aeabi_l2d+0x16>

0800052c <__aeabi_l2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800053a:	d502      	bpl.n	8000542 <__aeabi_l2d+0x16>
 800053c:	4240      	negs	r0, r0
 800053e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000542:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000546:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800054e:	f43f aed8 	beq.w	8000302 <__adddf3+0xe6>
 8000552:	f04f 0203 	mov.w	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 fe03 	lsl.w	lr, r1, r3
 800057a:	ea40 000e 	orr.w	r0, r0, lr
 800057e:	fa21 f102 	lsr.w	r1, r1, r2
 8000582:	4414      	add	r4, r2
 8000584:	e6bd      	b.n	8000302 <__adddf3+0xe6>
 8000586:	bf00      	nop

08000588 <__aeabi_dmul>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800058e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000592:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000596:	bf1d      	ittte	ne
 8000598:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800059c:	ea94 0f0c 	teqne	r4, ip
 80005a0:	ea95 0f0c 	teqne	r5, ip
 80005a4:	f000 f8de 	bleq	8000764 <__aeabi_dmul+0x1dc>
 80005a8:	442c      	add	r4, r5
 80005aa:	ea81 0603 	eor.w	r6, r1, r3
 80005ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ba:	bf18      	it	ne
 80005bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c8:	d038      	beq.n	800063c <__aeabi_dmul+0xb4>
 80005ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005d6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005de:	f04f 0600 	mov.w	r6, #0
 80005e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005e6:	f09c 0f00 	teq	ip, #0
 80005ea:	bf18      	it	ne
 80005ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005f4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005fc:	d204      	bcs.n	8000608 <__aeabi_dmul+0x80>
 80005fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000602:	416d      	adcs	r5, r5
 8000604:	eb46 0606 	adc.w	r6, r6, r6
 8000608:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800060c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000610:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000614:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000618:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800061c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000620:	bf88      	it	hi
 8000622:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000626:	d81e      	bhi.n	8000666 <__aeabi_dmul+0xde>
 8000628:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800062c:	bf08      	it	eq
 800062e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000632:	f150 0000 	adcs.w	r0, r0, #0
 8000636:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000640:	ea46 0101 	orr.w	r1, r6, r1
 8000644:	ea40 0002 	orr.w	r0, r0, r2
 8000648:	ea81 0103 	eor.w	r1, r1, r3
 800064c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000650:	bfc2      	ittt	gt
 8000652:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000656:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800065a:	bd70      	popgt	{r4, r5, r6, pc}
 800065c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000660:	f04f 0e00 	mov.w	lr, #0
 8000664:	3c01      	subs	r4, #1
 8000666:	f300 80ab 	bgt.w	80007c0 <__aeabi_dmul+0x238>
 800066a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800066e:	bfde      	ittt	le
 8000670:	2000      	movle	r0, #0
 8000672:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000676:	bd70      	pople	{r4, r5, r6, pc}
 8000678:	f1c4 0400 	rsb	r4, r4, #0
 800067c:	3c20      	subs	r4, #32
 800067e:	da35      	bge.n	80006ec <__aeabi_dmul+0x164>
 8000680:	340c      	adds	r4, #12
 8000682:	dc1b      	bgt.n	80006bc <__aeabi_dmul+0x134>
 8000684:	f104 0414 	add.w	r4, r4, #20
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f305 	lsl.w	r3, r0, r5
 8000690:	fa20 f004 	lsr.w	r0, r0, r4
 8000694:	fa01 f205 	lsl.w	r2, r1, r5
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ac:	eb42 0106 	adc.w	r1, r2, r6
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 040c 	rsb	r4, r4, #12
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f304 	lsl.w	r3, r0, r4
 80006c8:	fa20 f005 	lsr.w	r0, r0, r5
 80006cc:	fa01 f204 	lsl.w	r2, r1, r4
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006dc:	f141 0100 	adc.w	r1, r1, #0
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 0520 	rsb	r5, r4, #32
 80006f0:	fa00 f205 	lsl.w	r2, r0, r5
 80006f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f8:	fa20 f304 	lsr.w	r3, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea43 0302 	orr.w	r3, r3, r2
 8000704:	fa21 f004 	lsr.w	r0, r1, r4
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800070c:	fa21 f204 	lsr.w	r2, r1, r4
 8000710:	ea20 0002 	bic.w	r0, r0, r2
 8000714:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f094 0f00 	teq	r4, #0
 8000728:	d10f      	bne.n	800074a <__aeabi_dmul+0x1c2>
 800072a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800072e:	0040      	lsls	r0, r0, #1
 8000730:	eb41 0101 	adc.w	r1, r1, r1
 8000734:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3c01      	subeq	r4, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1a6>
 800073e:	ea41 0106 	orr.w	r1, r1, r6
 8000742:	f095 0f00 	teq	r5, #0
 8000746:	bf18      	it	ne
 8000748:	4770      	bxne	lr
 800074a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	eb43 0303 	adc.w	r3, r3, r3
 8000754:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3d01      	subeq	r5, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1c6>
 800075e:	ea43 0306 	orr.w	r3, r3, r6
 8000762:	4770      	bx	lr
 8000764:	ea94 0f0c 	teq	r4, ip
 8000768:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800076c:	bf18      	it	ne
 800076e:	ea95 0f0c 	teqne	r5, ip
 8000772:	d00c      	beq.n	800078e <__aeabi_dmul+0x206>
 8000774:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000778:	bf18      	it	ne
 800077a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077e:	d1d1      	bne.n	8000724 <__aeabi_dmul+0x19c>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd70      	pop	{r4, r5, r6, pc}
 800078e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000792:	bf06      	itte	eq
 8000794:	4610      	moveq	r0, r2
 8000796:	4619      	moveq	r1, r3
 8000798:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079c:	d019      	beq.n	80007d2 <__aeabi_dmul+0x24a>
 800079e:	ea94 0f0c 	teq	r4, ip
 80007a2:	d102      	bne.n	80007aa <__aeabi_dmul+0x222>
 80007a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a8:	d113      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007aa:	ea95 0f0c 	teq	r5, ip
 80007ae:	d105      	bne.n	80007bc <__aeabi_dmul+0x234>
 80007b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007b4:	bf1c      	itt	ne
 80007b6:	4610      	movne	r0, r2
 80007b8:	4619      	movne	r1, r3
 80007ba:	d10a      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007da:	bd70      	pop	{r4, r5, r6, pc}

080007dc <__aeabi_ddiv>:
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007e2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ea:	bf1d      	ittte	ne
 80007ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f0:	ea94 0f0c 	teqne	r4, ip
 80007f4:	ea95 0f0c 	teqne	r5, ip
 80007f8:	f000 f8a7 	bleq	800094a <__aeabi_ddiv+0x16e>
 80007fc:	eba4 0405 	sub.w	r4, r4, r5
 8000800:	ea81 0e03 	eor.w	lr, r1, r3
 8000804:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000808:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800080c:	f000 8088 	beq.w	8000920 <__aeabi_ddiv+0x144>
 8000810:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000814:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000818:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800081c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000820:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000824:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000828:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800082c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000830:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000834:	429d      	cmp	r5, r3
 8000836:	bf08      	it	eq
 8000838:	4296      	cmpeq	r6, r2
 800083a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800083e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000842:	d202      	bcs.n	800084a <__aeabi_ddiv+0x6e>
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	1ab6      	subs	r6, r6, r2
 800084c:	eb65 0503 	sbc.w	r5, r5, r3
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800085a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008bc:	d018      	beq.n	80008f0 <__aeabi_ddiv+0x114>
 80008be:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008da:	d1c0      	bne.n	800085e <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e0:	d10b      	bne.n	80008fa <__aeabi_ddiv+0x11e>
 80008e2:	ea41 0100 	orr.w	r1, r1, r0
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ee:	e7b6      	b.n	800085e <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f4:	bf04      	itt	eq
 80008f6:	4301      	orreq	r1, r0
 80008f8:	2000      	moveq	r0, #0
 80008fa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008fe:	bf88      	it	hi
 8000900:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000904:	f63f aeaf 	bhi.w	8000666 <__aeabi_dmul+0xde>
 8000908:	ebb5 0c03 	subs.w	ip, r5, r3
 800090c:	bf04      	itt	eq
 800090e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000912:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000916:	f150 0000 	adcs.w	r0, r0, #0
 800091a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800091e:	bd70      	pop	{r4, r5, r6, pc}
 8000920:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000924:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000928:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800092c:	bfc2      	ittt	gt
 800092e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000932:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000936:	bd70      	popgt	{r4, r5, r6, pc}
 8000938:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800093c:	f04f 0e00 	mov.w	lr, #0
 8000940:	3c01      	subs	r4, #1
 8000942:	e690      	b.n	8000666 <__aeabi_dmul+0xde>
 8000944:	ea45 0e06 	orr.w	lr, r5, r6
 8000948:	e68d      	b.n	8000666 <__aeabi_dmul+0xde>
 800094a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800094e:	ea94 0f0c 	teq	r4, ip
 8000952:	bf08      	it	eq
 8000954:	ea95 0f0c 	teqeq	r5, ip
 8000958:	f43f af3b 	beq.w	80007d2 <__aeabi_dmul+0x24a>
 800095c:	ea94 0f0c 	teq	r4, ip
 8000960:	d10a      	bne.n	8000978 <__aeabi_ddiv+0x19c>
 8000962:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000966:	f47f af34 	bne.w	80007d2 <__aeabi_dmul+0x24a>
 800096a:	ea95 0f0c 	teq	r5, ip
 800096e:	f47f af25 	bne.w	80007bc <__aeabi_dmul+0x234>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e72c      	b.n	80007d2 <__aeabi_dmul+0x24a>
 8000978:	ea95 0f0c 	teq	r5, ip
 800097c:	d106      	bne.n	800098c <__aeabi_ddiv+0x1b0>
 800097e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000982:	f43f aefd 	beq.w	8000780 <__aeabi_dmul+0x1f8>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e722      	b.n	80007d2 <__aeabi_dmul+0x24a>
 800098c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000996:	f47f aec5 	bne.w	8000724 <__aeabi_dmul+0x19c>
 800099a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800099e:	f47f af0d 	bne.w	80007bc <__aeabi_dmul+0x234>
 80009a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009a6:	f47f aeeb 	bne.w	8000780 <__aeabi_dmul+0x1f8>
 80009aa:	e712      	b.n	80007d2 <__aeabi_dmul+0x24a>

080009ac <__aeabi_d2uiz>:
 80009ac:	004a      	lsls	r2, r1, #1
 80009ae:	d211      	bcs.n	80009d4 <__aeabi_d2uiz+0x28>
 80009b0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009b4:	d211      	bcs.n	80009da <__aeabi_d2uiz+0x2e>
 80009b6:	d50d      	bpl.n	80009d4 <__aeabi_d2uiz+0x28>
 80009b8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c0:	d40e      	bmi.n	80009e0 <__aeabi_d2uiz+0x34>
 80009c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ce:	fa23 f002 	lsr.w	r0, r3, r2
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009de:	d102      	bne.n	80009e6 <__aeabi_d2uiz+0x3a>
 80009e0:	f04f 30ff 	mov.w	r0, #4294967295
 80009e4:	4770      	bx	lr
 80009e6:	f04f 0000 	mov.w	r0, #0
 80009ea:	4770      	bx	lr

080009ec <__aeabi_uldivmod>:
 80009ec:	b953      	cbnz	r3, 8000a04 <__aeabi_uldivmod+0x18>
 80009ee:	b94a      	cbnz	r2, 8000a04 <__aeabi_uldivmod+0x18>
 80009f0:	2900      	cmp	r1, #0
 80009f2:	bf08      	it	eq
 80009f4:	2800      	cmpeq	r0, #0
 80009f6:	bf1c      	itt	ne
 80009f8:	f04f 31ff 	movne.w	r1, #4294967295
 80009fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000a00:	f000 b96a 	b.w	8000cd8 <__aeabi_idiv0>
 8000a04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a0c:	f000 f806 	bl	8000a1c <__udivmoddi4>
 8000a10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a18:	b004      	add	sp, #16
 8000a1a:	4770      	bx	lr

08000a1c <__udivmoddi4>:
 8000a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a20:	9d08      	ldr	r5, [sp, #32]
 8000a22:	460c      	mov	r4, r1
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d14e      	bne.n	8000ac6 <__udivmoddi4+0xaa>
 8000a28:	4694      	mov	ip, r2
 8000a2a:	458c      	cmp	ip, r1
 8000a2c:	4686      	mov	lr, r0
 8000a2e:	fab2 f282 	clz	r2, r2
 8000a32:	d962      	bls.n	8000afa <__udivmoddi4+0xde>
 8000a34:	b14a      	cbz	r2, 8000a4a <__udivmoddi4+0x2e>
 8000a36:	f1c2 0320 	rsb	r3, r2, #32
 8000a3a:	4091      	lsls	r1, r2
 8000a3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000a40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a44:	4319      	orrs	r1, r3
 8000a46:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a4e:	fa1f f68c 	uxth.w	r6, ip
 8000a52:	fbb1 f4f7 	udiv	r4, r1, r7
 8000a56:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a5a:	fb07 1114 	mls	r1, r7, r4, r1
 8000a5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a62:	fb04 f106 	mul.w	r1, r4, r6
 8000a66:	4299      	cmp	r1, r3
 8000a68:	d90a      	bls.n	8000a80 <__udivmoddi4+0x64>
 8000a6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a6e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000a72:	f080 8112 	bcs.w	8000c9a <__udivmoddi4+0x27e>
 8000a76:	4299      	cmp	r1, r3
 8000a78:	f240 810f 	bls.w	8000c9a <__udivmoddi4+0x27e>
 8000a7c:	3c02      	subs	r4, #2
 8000a7e:	4463      	add	r3, ip
 8000a80:	1a59      	subs	r1, r3, r1
 8000a82:	fa1f f38e 	uxth.w	r3, lr
 8000a86:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a8a:	fb07 1110 	mls	r1, r7, r0, r1
 8000a8e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a92:	fb00 f606 	mul.w	r6, r0, r6
 8000a96:	429e      	cmp	r6, r3
 8000a98:	d90a      	bls.n	8000ab0 <__udivmoddi4+0x94>
 8000a9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a9e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000aa2:	f080 80fc 	bcs.w	8000c9e <__udivmoddi4+0x282>
 8000aa6:	429e      	cmp	r6, r3
 8000aa8:	f240 80f9 	bls.w	8000c9e <__udivmoddi4+0x282>
 8000aac:	4463      	add	r3, ip
 8000aae:	3802      	subs	r0, #2
 8000ab0:	1b9b      	subs	r3, r3, r6
 8000ab2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	b11d      	cbz	r5, 8000ac2 <__udivmoddi4+0xa6>
 8000aba:	40d3      	lsrs	r3, r2
 8000abc:	2200      	movs	r2, #0
 8000abe:	e9c5 3200 	strd	r3, r2, [r5]
 8000ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ac6:	428b      	cmp	r3, r1
 8000ac8:	d905      	bls.n	8000ad6 <__udivmoddi4+0xba>
 8000aca:	b10d      	cbz	r5, 8000ad0 <__udivmoddi4+0xb4>
 8000acc:	e9c5 0100 	strd	r0, r1, [r5]
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4608      	mov	r0, r1
 8000ad4:	e7f5      	b.n	8000ac2 <__udivmoddi4+0xa6>
 8000ad6:	fab3 f183 	clz	r1, r3
 8000ada:	2900      	cmp	r1, #0
 8000adc:	d146      	bne.n	8000b6c <__udivmoddi4+0x150>
 8000ade:	42a3      	cmp	r3, r4
 8000ae0:	d302      	bcc.n	8000ae8 <__udivmoddi4+0xcc>
 8000ae2:	4290      	cmp	r0, r2
 8000ae4:	f0c0 80f0 	bcc.w	8000cc8 <__udivmoddi4+0x2ac>
 8000ae8:	1a86      	subs	r6, r0, r2
 8000aea:	eb64 0303 	sbc.w	r3, r4, r3
 8000aee:	2001      	movs	r0, #1
 8000af0:	2d00      	cmp	r5, #0
 8000af2:	d0e6      	beq.n	8000ac2 <__udivmoddi4+0xa6>
 8000af4:	e9c5 6300 	strd	r6, r3, [r5]
 8000af8:	e7e3      	b.n	8000ac2 <__udivmoddi4+0xa6>
 8000afa:	2a00      	cmp	r2, #0
 8000afc:	f040 8090 	bne.w	8000c20 <__udivmoddi4+0x204>
 8000b00:	eba1 040c 	sub.w	r4, r1, ip
 8000b04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b08:	fa1f f78c 	uxth.w	r7, ip
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b16:	fb08 4416 	mls	r4, r8, r6, r4
 8000b1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b1e:	fb07 f006 	mul.w	r0, r7, r6
 8000b22:	4298      	cmp	r0, r3
 8000b24:	d908      	bls.n	8000b38 <__udivmoddi4+0x11c>
 8000b26:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b2e:	d202      	bcs.n	8000b36 <__udivmoddi4+0x11a>
 8000b30:	4298      	cmp	r0, r3
 8000b32:	f200 80cd 	bhi.w	8000cd0 <__udivmoddi4+0x2b4>
 8000b36:	4626      	mov	r6, r4
 8000b38:	1a1c      	subs	r4, r3, r0
 8000b3a:	fa1f f38e 	uxth.w	r3, lr
 8000b3e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000b42:	fb08 4410 	mls	r4, r8, r0, r4
 8000b46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b4a:	fb00 f707 	mul.w	r7, r0, r7
 8000b4e:	429f      	cmp	r7, r3
 8000b50:	d908      	bls.n	8000b64 <__udivmoddi4+0x148>
 8000b52:	eb1c 0303 	adds.w	r3, ip, r3
 8000b56:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b5a:	d202      	bcs.n	8000b62 <__udivmoddi4+0x146>
 8000b5c:	429f      	cmp	r7, r3
 8000b5e:	f200 80b0 	bhi.w	8000cc2 <__udivmoddi4+0x2a6>
 8000b62:	4620      	mov	r0, r4
 8000b64:	1bdb      	subs	r3, r3, r7
 8000b66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b6a:	e7a5      	b.n	8000ab8 <__udivmoddi4+0x9c>
 8000b6c:	f1c1 0620 	rsb	r6, r1, #32
 8000b70:	408b      	lsls	r3, r1
 8000b72:	fa22 f706 	lsr.w	r7, r2, r6
 8000b76:	431f      	orrs	r7, r3
 8000b78:	fa20 fc06 	lsr.w	ip, r0, r6
 8000b7c:	fa04 f301 	lsl.w	r3, r4, r1
 8000b80:	ea43 030c 	orr.w	r3, r3, ip
 8000b84:	40f4      	lsrs	r4, r6
 8000b86:	fa00 f801 	lsl.w	r8, r0, r1
 8000b8a:	0c38      	lsrs	r0, r7, #16
 8000b8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000b90:	fbb4 fef0 	udiv	lr, r4, r0
 8000b94:	fa1f fc87 	uxth.w	ip, r7
 8000b98:	fb00 441e 	mls	r4, r0, lr, r4
 8000b9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ba0:	fb0e f90c 	mul.w	r9, lr, ip
 8000ba4:	45a1      	cmp	r9, r4
 8000ba6:	fa02 f201 	lsl.w	r2, r2, r1
 8000baa:	d90a      	bls.n	8000bc2 <__udivmoddi4+0x1a6>
 8000bac:	193c      	adds	r4, r7, r4
 8000bae:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000bb2:	f080 8084 	bcs.w	8000cbe <__udivmoddi4+0x2a2>
 8000bb6:	45a1      	cmp	r9, r4
 8000bb8:	f240 8081 	bls.w	8000cbe <__udivmoddi4+0x2a2>
 8000bbc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000bc0:	443c      	add	r4, r7
 8000bc2:	eba4 0409 	sub.w	r4, r4, r9
 8000bc6:	fa1f f983 	uxth.w	r9, r3
 8000bca:	fbb4 f3f0 	udiv	r3, r4, r0
 8000bce:	fb00 4413 	mls	r4, r0, r3, r4
 8000bd2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000bd6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000bda:	45a4      	cmp	ip, r4
 8000bdc:	d907      	bls.n	8000bee <__udivmoddi4+0x1d2>
 8000bde:	193c      	adds	r4, r7, r4
 8000be0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000be4:	d267      	bcs.n	8000cb6 <__udivmoddi4+0x29a>
 8000be6:	45a4      	cmp	ip, r4
 8000be8:	d965      	bls.n	8000cb6 <__udivmoddi4+0x29a>
 8000bea:	3b02      	subs	r3, #2
 8000bec:	443c      	add	r4, r7
 8000bee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000bf2:	fba0 9302 	umull	r9, r3, r0, r2
 8000bf6:	eba4 040c 	sub.w	r4, r4, ip
 8000bfa:	429c      	cmp	r4, r3
 8000bfc:	46ce      	mov	lr, r9
 8000bfe:	469c      	mov	ip, r3
 8000c00:	d351      	bcc.n	8000ca6 <__udivmoddi4+0x28a>
 8000c02:	d04e      	beq.n	8000ca2 <__udivmoddi4+0x286>
 8000c04:	b155      	cbz	r5, 8000c1c <__udivmoddi4+0x200>
 8000c06:	ebb8 030e 	subs.w	r3, r8, lr
 8000c0a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c0e:	fa04 f606 	lsl.w	r6, r4, r6
 8000c12:	40cb      	lsrs	r3, r1
 8000c14:	431e      	orrs	r6, r3
 8000c16:	40cc      	lsrs	r4, r1
 8000c18:	e9c5 6400 	strd	r6, r4, [r5]
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	e750      	b.n	8000ac2 <__udivmoddi4+0xa6>
 8000c20:	f1c2 0320 	rsb	r3, r2, #32
 8000c24:	fa20 f103 	lsr.w	r1, r0, r3
 8000c28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c2c:	fa24 f303 	lsr.w	r3, r4, r3
 8000c30:	4094      	lsls	r4, r2
 8000c32:	430c      	orrs	r4, r1
 8000c34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c38:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c3c:	fa1f f78c 	uxth.w	r7, ip
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3110 	mls	r1, r8, r0, r3
 8000c48:	0c23      	lsrs	r3, r4, #16
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f107 	mul.w	r1, r0, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d908      	bls.n	8000c68 <__udivmoddi4+0x24c>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000c5e:	d22c      	bcs.n	8000cba <__udivmoddi4+0x29e>
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d92a      	bls.n	8000cba <__udivmoddi4+0x29e>
 8000c64:	3802      	subs	r0, #2
 8000c66:	4463      	add	r3, ip
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b2a4      	uxth	r4, r4
 8000c6c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c70:	fb08 3311 	mls	r3, r8, r1, r3
 8000c74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c78:	fb01 f307 	mul.w	r3, r1, r7
 8000c7c:	42a3      	cmp	r3, r4
 8000c7e:	d908      	bls.n	8000c92 <__udivmoddi4+0x276>
 8000c80:	eb1c 0404 	adds.w	r4, ip, r4
 8000c84:	f101 36ff 	add.w	r6, r1, #4294967295
 8000c88:	d213      	bcs.n	8000cb2 <__udivmoddi4+0x296>
 8000c8a:	42a3      	cmp	r3, r4
 8000c8c:	d911      	bls.n	8000cb2 <__udivmoddi4+0x296>
 8000c8e:	3902      	subs	r1, #2
 8000c90:	4464      	add	r4, ip
 8000c92:	1ae4      	subs	r4, r4, r3
 8000c94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c98:	e739      	b.n	8000b0e <__udivmoddi4+0xf2>
 8000c9a:	4604      	mov	r4, r0
 8000c9c:	e6f0      	b.n	8000a80 <__udivmoddi4+0x64>
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e706      	b.n	8000ab0 <__udivmoddi4+0x94>
 8000ca2:	45c8      	cmp	r8, r9
 8000ca4:	d2ae      	bcs.n	8000c04 <__udivmoddi4+0x1e8>
 8000ca6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000caa:	eb63 0c07 	sbc.w	ip, r3, r7
 8000cae:	3801      	subs	r0, #1
 8000cb0:	e7a8      	b.n	8000c04 <__udivmoddi4+0x1e8>
 8000cb2:	4631      	mov	r1, r6
 8000cb4:	e7ed      	b.n	8000c92 <__udivmoddi4+0x276>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	e799      	b.n	8000bee <__udivmoddi4+0x1d2>
 8000cba:	4630      	mov	r0, r6
 8000cbc:	e7d4      	b.n	8000c68 <__udivmoddi4+0x24c>
 8000cbe:	46d6      	mov	lr, sl
 8000cc0:	e77f      	b.n	8000bc2 <__udivmoddi4+0x1a6>
 8000cc2:	4463      	add	r3, ip
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	e74d      	b.n	8000b64 <__udivmoddi4+0x148>
 8000cc8:	4606      	mov	r6, r0
 8000cca:	4623      	mov	r3, r4
 8000ccc:	4608      	mov	r0, r1
 8000cce:	e70f      	b.n	8000af0 <__udivmoddi4+0xd4>
 8000cd0:	3e02      	subs	r6, #2
 8000cd2:	4463      	add	r3, ip
 8000cd4:	e730      	b.n	8000b38 <__udivmoddi4+0x11c>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_idiv0>:
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop

08000cdc <DrivingAPIs_LineMove>:

/*************************************************************************************************************************************************
 *					                 							APIs implementation
 *************************************************************************************************************************************************/
void DrivingAPIs_LineMove(uint16_t Speed, uint8_t Direction)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	460a      	mov	r2, r1
 8000ce6:	80fb      	strh	r3, [r7, #6]
 8000ce8:	4613      	mov	r3, r2
 8000cea:	717b      	strb	r3, [r7, #5]

	ServoSG90_SteeringWheelCtrl(TURN_BACK);
 8000cec:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000cf0:	f000 fb6a 	bl	80013c8 <ServoSG90_SteeringWheelCtrl>
	Wheels.BackLeftWheel = ENABLE;
 8000cf4:	4b19      	ldr	r3, [pc, #100]	@ (8000d5c <DrivingAPIs_LineMove+0x80>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	805a      	strh	r2, [r3, #2]
	Wheels.BackRightWheel = ENABLE;
 8000cfa:	4b18      	ldr	r3, [pc, #96]	@ (8000d5c <DrivingAPIs_LineMove+0x80>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	801a      	strh	r2, [r3, #0]

	if (Direction == FORWARD)
 8000d00:	797b      	ldrb	r3, [r7, #5]
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d10c      	bne.n	8000d20 <DrivingAPIs_LineMove+0x44>
	{
		Directions.RotateBackward.BackLeftWheel = DISABLE;
 8000d06:	4b16      	ldr	r3, [pc, #88]	@ (8000d60 <DrivingAPIs_LineMove+0x84>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	80da      	strh	r2, [r3, #6]
		Directions.RotateBackward.BackRightWheel = DISABLE;
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <DrivingAPIs_LineMove+0x84>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	809a      	strh	r2, [r3, #4]
		Directions.RotateForward.BackLeftWheel = ENABLE;
 8000d12:	4b13      	ldr	r3, [pc, #76]	@ (8000d60 <DrivingAPIs_LineMove+0x84>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	805a      	strh	r2, [r3, #2]
		Directions.RotateForward.BackRightWheel = ENABLE;
 8000d18:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <DrivingAPIs_LineMove+0x84>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	801a      	strh	r2, [r3, #0]
 8000d1e:	e00e      	b.n	8000d3e <DrivingAPIs_LineMove+0x62>

	}
	else if (Direction == BACKWARD)
 8000d20:	797b      	ldrb	r3, [r7, #5]
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d10b      	bne.n	8000d3e <DrivingAPIs_LineMove+0x62>
	{
		Directions.RotateForward.BackLeftWheel = DISABLE;
 8000d26:	4b0e      	ldr	r3, [pc, #56]	@ (8000d60 <DrivingAPIs_LineMove+0x84>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	805a      	strh	r2, [r3, #2]
		Directions.RotateForward.BackRightWheel = DISABLE;
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <DrivingAPIs_LineMove+0x84>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	801a      	strh	r2, [r3, #0]
		Directions.RotateBackward.BackLeftWheel = ENABLE;
 8000d32:	4b0b      	ldr	r3, [pc, #44]	@ (8000d60 <DrivingAPIs_LineMove+0x84>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	80da      	strh	r2, [r3, #6]
		Directions.RotateBackward.BackRightWheel = ENABLE;
 8000d38:	4b09      	ldr	r3, [pc, #36]	@ (8000d60 <DrivingAPIs_LineMove+0x84>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	809a      	strh	r2, [r3, #4]
	}

	Speeds.Speeds.BackLeftWheel = Speed;
 8000d3e:	4a09      	ldr	r2, [pc, #36]	@ (8000d64 <DrivingAPIs_LineMove+0x88>)
 8000d40:	88fb      	ldrh	r3, [r7, #6]
 8000d42:	8053      	strh	r3, [r2, #2]
	Speeds.Speeds.BackRightWheel = Speed;
 8000d44:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <DrivingAPIs_LineMove+0x88>)
 8000d46:	88fb      	ldrh	r3, [r7, #6]
 8000d48:	8013      	strh	r3, [r2, #0]

	//SoftStart(Speed); //TODO
	HBridge_MotorControl(&Wheels, &Directions, &Speeds);
 8000d4a:	4a06      	ldr	r2, [pc, #24]	@ (8000d64 <DrivingAPIs_LineMove+0x88>)
 8000d4c:	4904      	ldr	r1, [pc, #16]	@ (8000d60 <DrivingAPIs_LineMove+0x84>)
 8000d4e:	4803      	ldr	r0, [pc, #12]	@ (8000d5c <DrivingAPIs_LineMove+0x80>)
 8000d50:	f000 f928 	bl	8000fa4 <HBridge_MotorControl>
	//HAL_Delay(1000);
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	2000007c 	.word	0x2000007c
 8000d60:	20000080 	.word	0x20000080
 8000d64:	20000088 	.word	0x20000088

08000d68 <DrivingAPIs_TurnMove>:


void DrivingAPIs_TurnMove(uint16_t Dir, uint8_t Angle, uint16_t Speed)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	80fb      	strh	r3, [r7, #6]
 8000d72:	460b      	mov	r3, r1
 8000d74:	717b      	strb	r3, [r7, #5]
 8000d76:	4613      	mov	r3, r2
 8000d78:	807b      	strh	r3, [r7, #2]
	/*if(Dir != last_Dir)
			{
				flag2=0;
			}
*/
	if( (Dir != last_Dir)/*&&(flag2<10)*/)
 8000d7a:	4b21      	ldr	r3, [pc, #132]	@ (8000e00 <DrivingAPIs_TurnMove+0x98>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	461a      	mov	r2, r3
 8000d80:	88fb      	ldrh	r3, [r7, #6]
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d007      	beq.n	8000d96 <DrivingAPIs_TurnMove+0x2e>
	{
		ServoSG90_SteeringWheelCtrl(Dir);
 8000d86:	88fb      	ldrh	r3, [r7, #6]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f000 fb1d 	bl	80013c8 <ServoSG90_SteeringWheelCtrl>
		last_Dir = Dir;
 8000d8e:	88fb      	ldrh	r3, [r7, #6]
 8000d90:	b2da      	uxtb	r2, r3
 8000d92:	4b1b      	ldr	r3, [pc, #108]	@ (8000e00 <DrivingAPIs_TurnMove+0x98>)
 8000d94:	701a      	strb	r2, [r3, #0]
	}


	Wheels.BackLeftWheel = ENABLE;
 8000d96:	4b1b      	ldr	r3, [pc, #108]	@ (8000e04 <DrivingAPIs_TurnMove+0x9c>)
 8000d98:	2201      	movs	r2, #1
 8000d9a:	805a      	strh	r2, [r3, #2]
	Wheels.BackRightWheel = ENABLE;
 8000d9c:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <DrivingAPIs_TurnMove+0x9c>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	801a      	strh	r2, [r3, #0]

	Directions.RotateBackward.BackLeftWheel = DISABLE;
 8000da2:	4b19      	ldr	r3, [pc, #100]	@ (8000e08 <DrivingAPIs_TurnMove+0xa0>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	80da      	strh	r2, [r3, #6]
	Directions.RotateBackward.BackRightWheel = DISABLE;
 8000da8:	4b17      	ldr	r3, [pc, #92]	@ (8000e08 <DrivingAPIs_TurnMove+0xa0>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	809a      	strh	r2, [r3, #4]
	Directions.RotateForward.BackLeftWheel = ENABLE;
 8000dae:	4b16      	ldr	r3, [pc, #88]	@ (8000e08 <DrivingAPIs_TurnMove+0xa0>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	805a      	strh	r2, [r3, #2]
	Directions.RotateForward.BackRightWheel = ENABLE;
 8000db4:	4b14      	ldr	r3, [pc, #80]	@ (8000e08 <DrivingAPIs_TurnMove+0xa0>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	801a      	strh	r2, [r3, #0]

	if(Dir == TURN_LEFT)
 8000dba:	88fb      	ldrh	r3, [r7, #6]
 8000dbc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000dc0:	d108      	bne.n	8000dd4 <DrivingAPIs_TurnMove+0x6c>
	{
		Speeds.Speeds.BackLeftWheel = HALF(Speed); // speed/2
 8000dc2:	887b      	ldrh	r3, [r7, #2]
 8000dc4:	085b      	lsrs	r3, r3, #1
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	4b10      	ldr	r3, [pc, #64]	@ (8000e0c <DrivingAPIs_TurnMove+0xa4>)
 8000dca:	805a      	strh	r2, [r3, #2]
		Speeds.Speeds.BackRightWheel = Speed;
 8000dcc:	4a0f      	ldr	r2, [pc, #60]	@ (8000e0c <DrivingAPIs_TurnMove+0xa4>)
 8000dce:	887b      	ldrh	r3, [r7, #2]
 8000dd0:	8013      	strh	r3, [r2, #0]
 8000dd2:	e00b      	b.n	8000dec <DrivingAPIs_TurnMove+0x84>

	}
	else if(Dir == TURN_RIGHT)
 8000dd4:	88fb      	ldrh	r3, [r7, #6]
 8000dd6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000dda:	d107      	bne.n	8000dec <DrivingAPIs_TurnMove+0x84>
	{
		Speeds.Speeds.BackLeftWheel = Speed;
 8000ddc:	4a0b      	ldr	r2, [pc, #44]	@ (8000e0c <DrivingAPIs_TurnMove+0xa4>)
 8000dde:	887b      	ldrh	r3, [r7, #2]
 8000de0:	8053      	strh	r3, [r2, #2]
		Speeds.Speeds.BackRightWheel = HALF(Speed);; // speed/2
 8000de2:	887b      	ldrh	r3, [r7, #2]
 8000de4:	085b      	lsrs	r3, r3, #1
 8000de6:	b29a      	uxth	r2, r3
 8000de8:	4b08      	ldr	r3, [pc, #32]	@ (8000e0c <DrivingAPIs_TurnMove+0xa4>)
 8000dea:	801a      	strh	r2, [r3, #0]
		Speeds.Speeds.BackRightWheel = Speed;
	}*/



		HBridge_MotorControl(&Wheels, &Directions, &Speeds);
 8000dec:	4a07      	ldr	r2, [pc, #28]	@ (8000e0c <DrivingAPIs_TurnMove+0xa4>)
 8000dee:	4906      	ldr	r1, [pc, #24]	@ (8000e08 <DrivingAPIs_TurnMove+0xa0>)
 8000df0:	4804      	ldr	r0, [pc, #16]	@ (8000e04 <DrivingAPIs_TurnMove+0x9c>)
 8000df2:	f000 f8d7 	bl	8000fa4 <HBridge_MotorControl>
		}*/
		//Wheels.BackLeftWheel = DISABLE;
		//Wheels.BackRightWheel = DISABLE;
		//HBridge_MotorStop(&Wheels);

}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	2000008c 	.word	0x2000008c
 8000e04:	2000007c 	.word	0x2000007c
 8000e08:	20000080 	.word	0x20000080
 8000e0c:	20000088 	.word	0x20000088

08000e10 <DrivingAPIs_Break>:


void DrivingAPIs_Break(uint8_t BreakType)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]


	switch(BreakType)
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d002      	beq.n	8000e26 <DrivingAPIs_Break+0x16>
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d007      	beq.n	8000e34 <DrivingAPIs_Break+0x24>
 8000e24:	e00d      	b.n	8000e42 <DrivingAPIs_Break+0x32>
	{
	case 1:
		Wheels.BackLeftWheel = BREAK;
 8000e26:	4b0e      	ldr	r3, [pc, #56]	@ (8000e60 <DrivingAPIs_Break+0x50>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	805a      	strh	r2, [r3, #2]
		HBridge_MotorStop(&Wheels);
 8000e2c:	480c      	ldr	r0, [pc, #48]	@ (8000e60 <DrivingAPIs_Break+0x50>)
 8000e2e:	f000 f987 	bl	8001140 <HBridge_MotorStop>
		break;
 8000e32:	e010      	b.n	8000e56 <DrivingAPIs_Break+0x46>
	case 2:
		Wheels.BackRightWheel = BREAK;
 8000e34:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <DrivingAPIs_Break+0x50>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	801a      	strh	r2, [r3, #0]
		HBridge_MotorStop(&Wheels);
 8000e3a:	4809      	ldr	r0, [pc, #36]	@ (8000e60 <DrivingAPIs_Break+0x50>)
 8000e3c:	f000 f980 	bl	8001140 <HBridge_MotorStop>
		break;
 8000e40:	e009      	b.n	8000e56 <DrivingAPIs_Break+0x46>
	default:
		Wheels.BackLeftWheel = BREAK;
 8000e42:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <DrivingAPIs_Break+0x50>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	805a      	strh	r2, [r3, #2]
		Wheels.BackRightWheel = BREAK;
 8000e48:	4b05      	ldr	r3, [pc, #20]	@ (8000e60 <DrivingAPIs_Break+0x50>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	801a      	strh	r2, [r3, #0]
		HBridge_MotorStop(&Wheels);
 8000e4e:	4804      	ldr	r0, [pc, #16]	@ (8000e60 <DrivingAPIs_Break+0x50>)
 8000e50:	f000 f976 	bl	8001140 <HBridge_MotorStop>
	}

}
 8000e54:	bf00      	nop
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	2000007c 	.word	0x2000007c

08000e64 <state_machine>:


uint8_t Encoding(SensorsPosition_t data);

void state_machine(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
		//static uint8_t State;

		//DrivingAPIs_Break(BREAK);


		SensorMapping_Read(&ActSensPos);
 8000e68:	4833      	ldr	r0, [pc, #204]	@ (8000f38 <state_machine+0xd4>)
 8000e6a:	f000 f86d 	bl	8000f48 <SensorMapping_Read>

static uint8_t flag;
static uint8_t flag2;
static uint8_t flag3;

if(ActSensPos.FronLeft.Detection)
 8000e6e:	4b32      	ldr	r3, [pc, #200]	@ (8000f38 <state_machine+0xd4>)
 8000e70:	78db      	ldrb	r3, [r3, #3]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d052      	beq.n	8000f1c <state_machine+0xb8>
{

	if(ActSensPos.FronLeft.ActualDistance <10)
 8000e76:	4b30      	ldr	r3, [pc, #192]	@ (8000f38 <state_machine+0xd4>)
 8000e78:	795b      	ldrb	r3, [r3, #5]
 8000e7a:	2b09      	cmp	r3, #9
 8000e7c:	d802      	bhi.n	8000e84 <state_machine+0x20>
	{
		flag3=1;
 8000e7e:	4b2f      	ldr	r3, [pc, #188]	@ (8000f3c <state_machine+0xd8>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	701a      	strb	r2, [r3, #0]
	}

	if(flag3==1)
 8000e84:	4b2d      	ldr	r3, [pc, #180]	@ (8000f3c <state_machine+0xd8>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d127      	bne.n	8000edc <state_machine+0x78>
	{
		if(flag2 < 20)
 8000e8c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f40 <state_machine+0xdc>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b13      	cmp	r3, #19
 8000e92:	d809      	bhi.n	8000ea8 <state_machine+0x44>
		{
		DrivingAPIs_Break(BREAK);
 8000e94:	2000      	movs	r0, #0
 8000e96:	f7ff ffbb 	bl	8000e10 <DrivingAPIs_Break>
		flag2++;
 8000e9a:	4b29      	ldr	r3, [pc, #164]	@ (8000f40 <state_machine+0xdc>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4b27      	ldr	r3, [pc, #156]	@ (8000f40 <state_machine+0xdc>)
 8000ea4:	701a      	strb	r2, [r3, #0]
 8000ea6:	e015      	b.n	8000ed4 <state_machine+0x70>
		}
		else if(flag2 >= 20)
 8000ea8:	4b25      	ldr	r3, [pc, #148]	@ (8000f40 <state_machine+0xdc>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b13      	cmp	r3, #19
 8000eae:	d911      	bls.n	8000ed4 <state_machine+0x70>
			//}
			/*else if(flag == 40)
			{
				DrivingAPIs_TurnMove(TURN_BACK, 0, SPEED_0);
			}*/
		DrivingAPIs_LineMove(SPEED_50,BACKWARD);
 8000eb0:	2102      	movs	r1, #2
 8000eb2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000eb6:	f7ff ff11 	bl	8000cdc <DrivingAPIs_LineMove>
		//DrivingAPIs_TurnMove(TURN_RIGHT, 0, SPEED_0);

		flag2++;
 8000eba:	4b21      	ldr	r3, [pc, #132]	@ (8000f40 <state_machine+0xdc>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f40 <state_machine+0xdc>)
 8000ec4:	701a      	strb	r2, [r3, #0]

		if(flag2 == 160)
 8000ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f40 <state_machine+0xdc>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2ba0      	cmp	r3, #160	@ 0xa0
 8000ecc:	d102      	bne.n	8000ed4 <state_machine+0x70>
		{
			flag2 =0;
 8000ece:	4b1c      	ldr	r3, [pc, #112]	@ (8000f40 <state_machine+0xdc>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	701a      	strb	r2, [r3, #0]

		}

		}
		flag3 =0;
 8000ed4:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <state_machine+0xd8>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	701a      	strb	r2, [r3, #0]
		flag =0;
	}



}
 8000eda:	e02a      	b.n	8000f32 <state_machine+0xce>
	else if (flag <= 150)
 8000edc:	4b19      	ldr	r3, [pc, #100]	@ (8000f44 <state_machine+0xe0>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b96      	cmp	r3, #150	@ 0x96
 8000ee2:	d80d      	bhi.n	8000f00 <state_machine+0x9c>
		DrivingAPIs_TurnMove(TURN_RIGHT, 0, SPEED_20);
 8000ee4:	f243 3233 	movw	r2, #13107	@ 0x3333
 8000ee8:	2100      	movs	r1, #0
 8000eea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000eee:	f7ff ff3b 	bl	8000d68 <DrivingAPIs_TurnMove>
		flag++;
 8000ef2:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <state_machine+0xe0>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	b2da      	uxtb	r2, r3
 8000efa:	4b12      	ldr	r3, [pc, #72]	@ (8000f44 <state_machine+0xe0>)
 8000efc:	701a      	strb	r2, [r3, #0]
}
 8000efe:	e018      	b.n	8000f32 <state_machine+0xce>
		DrivingAPIs_TurnMove(TURN_LEFT, 0, SPEED_20);
 8000f00:	f243 3233 	movw	r2, #13107	@ 0x3333
 8000f04:	2100      	movs	r1, #0
 8000f06:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f0a:	f7ff ff2d 	bl	8000d68 <DrivingAPIs_TurnMove>
		flag++;
 8000f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f44 <state_machine+0xe0>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	3301      	adds	r3, #1
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	4b0b      	ldr	r3, [pc, #44]	@ (8000f44 <state_machine+0xe0>)
 8000f18:	701a      	strb	r2, [r3, #0]
}
 8000f1a:	e00a      	b.n	8000f32 <state_machine+0xce>
	DrivingAPIs_LineMove(SPEED_20,FORWARD);
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	f243 3033 	movw	r0, #13107	@ 0x3333
 8000f22:	f7ff fedb 	bl	8000cdc <DrivingAPIs_LineMove>
	flag++;
 8000f26:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <state_machine+0xe0>)
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <state_machine+0xe0>)
 8000f30:	701a      	strb	r2, [r3, #0]
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000090 	.word	0x20000090
 8000f3c:	2000009c 	.word	0x2000009c
 8000f40:	2000009d 	.word	0x2000009d
 8000f44:	2000009e 	.word	0x2000009e

08000f48 <SensorMapping_Read>:




void SensorMapping_Read(SensorsPosition_t *SensorMapping)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]

	static uint8_t flag;

	HCSR04_Read();
 8000f50:	f000 fa1a 	bl	8001388 <HCSR04_Read>

	if(Distance <50)
 8000f54:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <SensorMapping_Read+0x54>)
 8000f56:	881b      	ldrh	r3, [r3, #0]
 8000f58:	2b31      	cmp	r3, #49	@ 0x31
 8000f5a:	d811      	bhi.n	8000f80 <SensorMapping_Read+0x38>
	{
	SensorMapping->FronLeft.Detection= 1;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2201      	movs	r2, #1
 8000f60:	70da      	strb	r2, [r3, #3]
	SensorMapping->FronLeft.ActualDistance = Distance;
 8000f62:	4b0e      	ldr	r3, [pc, #56]	@ (8000f9c <SensorMapping_Read+0x54>)
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	715a      	strb	r2, [r3, #5]

	flag = Distance;
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <SensorMapping_Read+0x54>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa0 <SensorMapping_Read+0x58>)
 8000f74:	701a      	strb	r2, [r3, #0]
	SensorMapping->FronLeft.PreviousDistance = flag;
 8000f76:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa0 <SensorMapping_Read+0x58>)
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	711a      	strb	r2, [r3, #4]
	{
	SensorMapping->FronLeft.Detection= 0;
	SensorMapping->FronLeft.ActualDistance = 0;
	SensorMapping->FronLeft.PreviousDistance = 0;
	}
}
 8000f7e:	e008      	b.n	8000f92 <SensorMapping_Read+0x4a>
	SensorMapping->FronLeft.Detection= 0;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	70da      	strb	r2, [r3, #3]
	SensorMapping->FronLeft.ActualDistance = 0;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	715a      	strb	r2, [r3, #5]
	SensorMapping->FronLeft.PreviousDistance = 0;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	711a      	strb	r2, [r3, #4]
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	200000ae 	.word	0x200000ae
 8000fa0:	2000009f 	.word	0x2000009f

08000fa4 <HBridge_MotorControl>:
void AdjustDutyCycle(uint16_t Speed, uint8_t Motor);



void HBridge_MotorControl(Wheels_t *Wheels, RotateDir_t *Directions, Speeds_t *Speeds)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
	if ((Wheels->BackLeftWheel) && (!Wheels->BackRightWheel))
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	885b      	ldrh	r3, [r3, #2]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d02e      	beq.n	8001016 <HBridge_MotorControl+0x72>
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	881b      	ldrh	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d12a      	bne.n	8001016 <HBridge_MotorControl+0x72>
	{
		/** Rotate only left wheel*/
		if (Directions->RotateForward.BackLeftWheel)
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	885b      	ldrh	r3, [r3, #2]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d010      	beq.n	8000fea <HBridge_MotorControl+0x46>
		{
			AdjustDutyCycle(Speeds->Speeds.BackLeftWheel, LEFTMOTOR);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	885b      	ldrh	r3, [r3, #2]
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 f8fc 	bl	80011cc <AdjustDutyCycle>
			HAL_GPIO_WritePin(LeftWheel_IN1_GPIO_Port, LeftWheel_IN1_Pin, GPIO_PIN_SET);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2110      	movs	r1, #16
 8000fd8:	4858      	ldr	r0, [pc, #352]	@ (800113c <HBridge_MotorControl+0x198>)
 8000fda:	f001 fa41 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LeftWheel_IN2_GPIO_Port, LeftWheel_IN2_Pin, GPIO_PIN_RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2120      	movs	r1, #32
 8000fe2:	4856      	ldr	r0, [pc, #344]	@ (800113c <HBridge_MotorControl+0x198>)
 8000fe4:	f001 fa3c 	bl	8002460 <HAL_GPIO_WritePin>
		if (Directions->RotateForward.BackLeftWheel)
 8000fe8:	e0a1      	b.n	800112e <HBridge_MotorControl+0x18a>
		}
		else if(Directions->RotateBackward.BackLeftWheel)
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	88db      	ldrh	r3, [r3, #6]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	f000 809d 	beq.w	800112e <HBridge_MotorControl+0x18a>
		{
			AdjustDutyCycle(Speeds->Speeds.BackLeftWheel, LEFTMOTOR);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	885b      	ldrh	r3, [r3, #2]
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f8e6 	bl	80011cc <AdjustDutyCycle>
			HAL_GPIO_WritePin(LeftWheel_IN1_GPIO_Port, LeftWheel_IN1_Pin, GPIO_PIN_RESET);
 8001000:	2200      	movs	r2, #0
 8001002:	2110      	movs	r1, #16
 8001004:	484d      	ldr	r0, [pc, #308]	@ (800113c <HBridge_MotorControl+0x198>)
 8001006:	f001 fa2b 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LeftWheel_IN2_GPIO_Port, LeftWheel_IN2_Pin, GPIO_PIN_SET);
 800100a:	2201      	movs	r2, #1
 800100c:	2120      	movs	r1, #32
 800100e:	484b      	ldr	r0, [pc, #300]	@ (800113c <HBridge_MotorControl+0x198>)
 8001010:	f001 fa26 	bl	8002460 <HAL_GPIO_WritePin>
		if (Directions->RotateForward.BackLeftWheel)
 8001014:	e08b      	b.n	800112e <HBridge_MotorControl+0x18a>
		}
	}
	else if((!Wheels->BackLeftWheel) && (Wheels->BackRightWheel))
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	885b      	ldrh	r3, [r3, #2]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d12d      	bne.n	800107a <HBridge_MotorControl+0xd6>
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	881b      	ldrh	r3, [r3, #0]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d029      	beq.n	800107a <HBridge_MotorControl+0xd6>
	{
		/** Rotate only right wheel*/
		if (Directions->RotateForward.BackRightWheel)
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	881b      	ldrh	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d010      	beq.n	8001050 <HBridge_MotorControl+0xac>
		{
			AdjustDutyCycle(Speeds->Speeds.BackRightWheel, RIGHTMOTOR);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	2101      	movs	r1, #1
 8001034:	4618      	mov	r0, r3
 8001036:	f000 f8c9 	bl	80011cc <AdjustDutyCycle>
			HAL_GPIO_WritePin(RightWheel_IN3_GPIO_Port, RightWheel_IN3_Pin, GPIO_PIN_SET);
 800103a:	2201      	movs	r2, #1
 800103c:	2140      	movs	r1, #64	@ 0x40
 800103e:	483f      	ldr	r0, [pc, #252]	@ (800113c <HBridge_MotorControl+0x198>)
 8001040:	f001 fa0e 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RightWheel_IN4_GPIO_Port, RightWheel_IN4_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2180      	movs	r1, #128	@ 0x80
 8001048:	483c      	ldr	r0, [pc, #240]	@ (800113c <HBridge_MotorControl+0x198>)
 800104a:	f001 fa09 	bl	8002460 <HAL_GPIO_WritePin>
		if (Directions->RotateForward.BackRightWheel)
 800104e:	e070      	b.n	8001132 <HBridge_MotorControl+0x18e>
		}
		else if(Directions->RotateBackward.BackRightWheel)
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	889b      	ldrh	r3, [r3, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d06c      	beq.n	8001132 <HBridge_MotorControl+0x18e>
		{
			AdjustDutyCycle(Speeds->Speeds.BackRightWheel, RIGHTMOTOR);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	881b      	ldrh	r3, [r3, #0]
 800105c:	2101      	movs	r1, #1
 800105e:	4618      	mov	r0, r3
 8001060:	f000 f8b4 	bl	80011cc <AdjustDutyCycle>
			HAL_GPIO_WritePin(RightWheel_IN3_GPIO_Port, RightWheel_IN3_Pin, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	2140      	movs	r1, #64	@ 0x40
 8001068:	4834      	ldr	r0, [pc, #208]	@ (800113c <HBridge_MotorControl+0x198>)
 800106a:	f001 f9f9 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RightWheel_IN4_GPIO_Port, RightWheel_IN4_Pin, GPIO_PIN_SET);
 800106e:	2201      	movs	r2, #1
 8001070:	2180      	movs	r1, #128	@ 0x80
 8001072:	4832      	ldr	r0, [pc, #200]	@ (800113c <HBridge_MotorControl+0x198>)
 8001074:	f001 f9f4 	bl	8002460 <HAL_GPIO_WritePin>
		if (Directions->RotateForward.BackRightWheel)
 8001078:	e05b      	b.n	8001132 <HBridge_MotorControl+0x18e>
		}
	}
	else if((Wheels->BackLeftWheel) && (Wheels->BackRightWheel))
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	885b      	ldrh	r3, [r3, #2]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d058      	beq.n	8001134 <HBridge_MotorControl+0x190>
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d054      	beq.n	8001134 <HBridge_MotorControl+0x190>
	{
		/** Rotate both wheels */
		if ((Directions->RotateForward.BackLeftWheel)&&(Directions->RotateForward.BackRightWheel))
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	885b      	ldrh	r3, [r3, #2]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d024      	beq.n	80010dc <HBridge_MotorControl+0x138>
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d020      	beq.n	80010dc <HBridge_MotorControl+0x138>
		{
			AdjustDutyCycle(Speeds->Speeds.BackLeftWheel, LEFTMOTOR);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	885b      	ldrh	r3, [r3, #2]
 800109e:	2100      	movs	r1, #0
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 f893 	bl	80011cc <AdjustDutyCycle>
			AdjustDutyCycle(Speeds->Speeds.BackRightWheel, RIGHTMOTOR);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	2101      	movs	r1, #1
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 f88d 	bl	80011cc <AdjustDutyCycle>
			HAL_GPIO_WritePin(LeftWheel_IN1_GPIO_Port, LeftWheel_IN1_Pin, GPIO_PIN_SET);
 80010b2:	2201      	movs	r2, #1
 80010b4:	2110      	movs	r1, #16
 80010b6:	4821      	ldr	r0, [pc, #132]	@ (800113c <HBridge_MotorControl+0x198>)
 80010b8:	f001 f9d2 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LeftWheel_IN2_GPIO_Port, LeftWheel_IN2_Pin, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2120      	movs	r1, #32
 80010c0:	481e      	ldr	r0, [pc, #120]	@ (800113c <HBridge_MotorControl+0x198>)
 80010c2:	f001 f9cd 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RightWheel_IN3_GPIO_Port, RightWheel_IN3_Pin, GPIO_PIN_SET);
 80010c6:	2201      	movs	r2, #1
 80010c8:	2140      	movs	r1, #64	@ 0x40
 80010ca:	481c      	ldr	r0, [pc, #112]	@ (800113c <HBridge_MotorControl+0x198>)
 80010cc:	f001 f9c8 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RightWheel_IN4_GPIO_Port, RightWheel_IN4_Pin, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2180      	movs	r1, #128	@ 0x80
 80010d4:	4819      	ldr	r0, [pc, #100]	@ (800113c <HBridge_MotorControl+0x198>)
 80010d6:	f001 f9c3 	bl	8002460 <HAL_GPIO_WritePin>
 80010da:	e02b      	b.n	8001134 <HBridge_MotorControl+0x190>
		}
		else if((Directions->RotateBackward.BackLeftWheel)&&(Directions->RotateBackward.BackRightWheel))
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	88db      	ldrh	r3, [r3, #6]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d027      	beq.n	8001134 <HBridge_MotorControl+0x190>
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	889b      	ldrh	r3, [r3, #4]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d023      	beq.n	8001134 <HBridge_MotorControl+0x190>
		{
			AdjustDutyCycle(Speeds->Speeds.BackLeftWheel, LEFTMOTOR);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	885b      	ldrh	r3, [r3, #2]
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 f86a 	bl	80011cc <AdjustDutyCycle>
			AdjustDutyCycle(Speeds->Speeds.BackRightWheel, RIGHTMOTOR);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	881b      	ldrh	r3, [r3, #0]
 80010fc:	2101      	movs	r1, #1
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f864 	bl	80011cc <AdjustDutyCycle>
			HAL_GPIO_WritePin(LeftWheel_IN1_GPIO_Port, LeftWheel_IN1_Pin, GPIO_PIN_RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	2110      	movs	r1, #16
 8001108:	480c      	ldr	r0, [pc, #48]	@ (800113c <HBridge_MotorControl+0x198>)
 800110a:	f001 f9a9 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LeftWheel_IN2_GPIO_Port, LeftWheel_IN2_Pin, GPIO_PIN_SET);
 800110e:	2201      	movs	r2, #1
 8001110:	2120      	movs	r1, #32
 8001112:	480a      	ldr	r0, [pc, #40]	@ (800113c <HBridge_MotorControl+0x198>)
 8001114:	f001 f9a4 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RightWheel_IN3_GPIO_Port, RightWheel_IN3_Pin, GPIO_PIN_RESET);
 8001118:	2200      	movs	r2, #0
 800111a:	2140      	movs	r1, #64	@ 0x40
 800111c:	4807      	ldr	r0, [pc, #28]	@ (800113c <HBridge_MotorControl+0x198>)
 800111e:	f001 f99f 	bl	8002460 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RightWheel_IN4_GPIO_Port, RightWheel_IN4_Pin, GPIO_PIN_SET);
 8001122:	2201      	movs	r2, #1
 8001124:	2180      	movs	r1, #128	@ 0x80
 8001126:	4805      	ldr	r0, [pc, #20]	@ (800113c <HBridge_MotorControl+0x198>)
 8001128:	f001 f99a 	bl	8002460 <HAL_GPIO_WritePin>
		}
	}
}
 800112c:	e002      	b.n	8001134 <HBridge_MotorControl+0x190>
		if (Directions->RotateForward.BackLeftWheel)
 800112e:	bf00      	nop
 8001130:	e000      	b.n	8001134 <HBridge_MotorControl+0x190>
		if (Directions->RotateForward.BackRightWheel)
 8001132:	bf00      	nop
}
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40020000 	.word	0x40020000

08001140 <HBridge_MotorStop>:


void HBridge_MotorStop(Wheels_t *Wheels)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	if ((!Wheels->BackLeftWheel) && (Wheels->BackRightWheel))
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	885b      	ldrh	r3, [r3, #2]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d10e      	bne.n	800116e <HBridge_MotorStop+0x2e>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d00a      	beq.n	800116e <HBridge_MotorStop+0x2e>
	{
		//AdjustDutyCycle(PWM1, DUTYCYCLE_0); //TODO: Set duty cycle for PWM1 to 0
		HAL_GPIO_WritePin(LeftWheel_IN1_GPIO_Port, LeftWheel_IN1_Pin, GPIO_PIN_RESET);
 8001158:	2200      	movs	r2, #0
 800115a:	2110      	movs	r1, #16
 800115c:	481a      	ldr	r0, [pc, #104]	@ (80011c8 <HBridge_MotorStop+0x88>)
 800115e:	f001 f97f 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LeftWheel_IN2_GPIO_Port, LeftWheel_IN2_Pin, GPIO_PIN_RESET);
 8001162:	2200      	movs	r2, #0
 8001164:	2120      	movs	r1, #32
 8001166:	4818      	ldr	r0, [pc, #96]	@ (80011c8 <HBridge_MotorStop+0x88>)
 8001168:	f001 f97a 	bl	8002460 <HAL_GPIO_WritePin>
 800116c:	e027      	b.n	80011be <HBridge_MotorStop+0x7e>
	}
	else if((!Wheels->BackRightWheel) && (Wheels->BackLeftWheel))
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d10e      	bne.n	8001194 <HBridge_MotorStop+0x54>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	885b      	ldrh	r3, [r3, #2]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d00a      	beq.n	8001194 <HBridge_MotorStop+0x54>
	{
		//AdjustDutyCycle(PWM2, DUTYCYCLE_0); //TODO: Set duty cycle for PWM2 to 0
		HAL_GPIO_WritePin(RightWheel_IN3_GPIO_Port, RightWheel_IN3_Pin, GPIO_PIN_RESET);
 800117e:	2200      	movs	r2, #0
 8001180:	2140      	movs	r1, #64	@ 0x40
 8001182:	4811      	ldr	r0, [pc, #68]	@ (80011c8 <HBridge_MotorStop+0x88>)
 8001184:	f001 f96c 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RightWheel_IN4_GPIO_Port, RightWheel_IN4_Pin, GPIO_PIN_RESET);
 8001188:	2200      	movs	r2, #0
 800118a:	2180      	movs	r1, #128	@ 0x80
 800118c:	480e      	ldr	r0, [pc, #56]	@ (80011c8 <HBridge_MotorStop+0x88>)
 800118e:	f001 f967 	bl	8002460 <HAL_GPIO_WritePin>
 8001192:	e014      	b.n	80011be <HBridge_MotorStop+0x7e>
	}
	else
	{
		//AdjustDutyCycle(PWM, DUTYCYCLE_0); //TODO: Set duty cycle for both PWM to 0
		HAL_GPIO_WritePin(LeftWheel_IN1_GPIO_Port, LeftWheel_IN1_Pin, GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	2110      	movs	r1, #16
 8001198:	480b      	ldr	r0, [pc, #44]	@ (80011c8 <HBridge_MotorStop+0x88>)
 800119a:	f001 f961 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LeftWheel_IN2_GPIO_Port, LeftWheel_IN2_Pin, GPIO_PIN_RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	2120      	movs	r1, #32
 80011a2:	4809      	ldr	r0, [pc, #36]	@ (80011c8 <HBridge_MotorStop+0x88>)
 80011a4:	f001 f95c 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RightWheel_IN3_GPIO_Port, RightWheel_IN3_Pin, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2140      	movs	r1, #64	@ 0x40
 80011ac:	4806      	ldr	r0, [pc, #24]	@ (80011c8 <HBridge_MotorStop+0x88>)
 80011ae:	f001 f957 	bl	8002460 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RightWheel_IN4_GPIO_Port, RightWheel_IN4_Pin, GPIO_PIN_RESET);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2180      	movs	r1, #128	@ 0x80
 80011b6:	4804      	ldr	r0, [pc, #16]	@ (80011c8 <HBridge_MotorStop+0x88>)
 80011b8:	f001 f952 	bl	8002460 <HAL_GPIO_WritePin>
	}
}
 80011bc:	bf00      	nop
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40020000 	.word	0x40020000

080011cc <AdjustDutyCycle>:

}


void AdjustDutyCycle(uint16_t Speed, uint8_t Motor)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	460a      	mov	r2, r1
 80011d6:	80fb      	strh	r3, [r7, #6]
 80011d8:	4613      	mov	r3, r2
 80011da:	717b      	strb	r3, [r7, #5]
	if(Motor == LEFTMOTOR)
 80011dc:	797b      	ldrb	r3, [r7, #5]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d104      	bne.n	80011ec <AdjustDutyCycle+0x20>
	{
		htim1.Instance->CCR3 = Speed;
 80011e2:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <AdjustDutyCycle+0x3c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	88fa      	ldrh	r2, [r7, #6]
 80011e8:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
	else if(Motor == RIGHTMOTOR)
	{
		htim8.Instance->CCR2 = Speed;
	}
}
 80011ea:	e006      	b.n	80011fa <AdjustDutyCycle+0x2e>
	else if(Motor == RIGHTMOTOR)
 80011ec:	797b      	ldrb	r3, [r7, #5]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d103      	bne.n	80011fa <AdjustDutyCycle+0x2e>
		htim8.Instance->CCR2 = Speed;
 80011f2:	4b06      	ldr	r3, [pc, #24]	@ (800120c <AdjustDutyCycle+0x40>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	88fa      	ldrh	r2, [r7, #6]
 80011f8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	200000b0 	.word	0x200000b0
 800120c:	20000188 	.word	0x20000188

08001210 <delay>:

extern TIM_HandleTypeDef htim3;


void delay (uint16_t time)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800121a:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <delay+0x30>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2200      	movs	r2, #0
 8001220:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(&htim3) < time);
 8001222:	bf00      	nop
 8001224:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <delay+0x30>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	429a      	cmp	r2, r3
 800122e:	d3f9      	bcc.n	8001224 <delay+0x14>
}
 8001230:	bf00      	nop
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000140 	.word	0x20000140
 8001244:	00000000 	.word	0x00000000

08001248 <HAL_TIM_IC_CaptureCallback>:

#define TRIG_PIN GPIO_PIN_9
#define TRIG_Port GPIOA

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	7f1b      	ldrb	r3, [r3, #28]
 8001254:	2b08      	cmp	r3, #8
 8001256:	f040 8083 	bne.w	8001360 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if(Is_First_Captured==0)
 800125a:	4b45      	ldr	r3, [pc, #276]	@ (8001370 <HAL_TIM_IC_CaptureCallback+0x128>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d11a      	bne.n	8001298 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8001262:	210c      	movs	r1, #12
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f002 fde5 	bl	8003e34 <HAL_TIM_ReadCapturedValue>
 800126a:	4603      	mov	r3, r0
 800126c:	4a41      	ldr	r2, [pc, #260]	@ (8001374 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800126e:	6013      	str	r3, [r2, #0]
			Is_First_Captured =1;
 8001270:	4b3f      	ldr	r3, [pc, #252]	@ (8001370 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001272:	2201      	movs	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	6a1a      	ldr	r2, [r3, #32]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f422 4220 	bic.w	r2, r2, #40960	@ 0xa000
 8001284:	621a      	str	r2, [r3, #32]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6a1a      	ldr	r2, [r3, #32]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001294:	621a      	str	r2, [r3, #32]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC4);

		}
	}
}
 8001296:	e063      	b.n	8001360 <HAL_TIM_IC_CaptureCallback+0x118>
		else if(Is_First_Captured == 1)
 8001298:	4b35      	ldr	r3, [pc, #212]	@ (8001370 <HAL_TIM_IC_CaptureCallback+0x128>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d15f      	bne.n	8001360 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 80012a0:	210c      	movs	r1, #12
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f002 fdc6 	bl	8003e34 <HAL_TIM_ReadCapturedValue>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4a33      	ldr	r2, [pc, #204]	@ (8001378 <HAL_TIM_IC_CaptureCallback+0x130>)
 80012ac:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2200      	movs	r2, #0
 80012b4:	625a      	str	r2, [r3, #36]	@ 0x24
			if( IC_Val2 > IC_Val1)
 80012b6:	4b30      	ldr	r3, [pc, #192]	@ (8001378 <HAL_TIM_IC_CaptureCallback+0x130>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001374 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d907      	bls.n	80012d2 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2 - IC_Val1;
 80012c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001378 <HAL_TIM_IC_CaptureCallback+0x130>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001374 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	4a2b      	ldr	r2, [pc, #172]	@ (800137c <HAL_TIM_IC_CaptureCallback+0x134>)
 80012ce:	6013      	str	r3, [r2, #0]
 80012d0:	e00f      	b.n	80012f2 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if(IC_Val2 > IC_Val1)
 80012d2:	4b29      	ldr	r3, [pc, #164]	@ (8001378 <HAL_TIM_IC_CaptureCallback+0x130>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	4b27      	ldr	r3, [pc, #156]	@ (8001374 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d909      	bls.n	80012f2 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1)+ IC_Val2;
 80012de:	4b26      	ldr	r3, [pc, #152]	@ (8001378 <HAL_TIM_IC_CaptureCallback+0x130>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4b24      	ldr	r3, [pc, #144]	@ (8001374 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80012ec:	33ff      	adds	r3, #255	@ 0xff
 80012ee:	4a23      	ldr	r2, [pc, #140]	@ (800137c <HAL_TIM_IC_CaptureCallback+0x134>)
 80012f0:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 80012f2:	4b22      	ldr	r3, [pc, #136]	@ (800137c <HAL_TIM_IC_CaptureCallback+0x134>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f8cc 	bl	8000494 <__aeabi_ui2d>
 80012fc:	a31a      	add	r3, pc, #104	@ (adr r3, 8001368 <HAL_TIM_IC_CaptureCallback+0x120>)
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	f7ff f941 	bl	8000588 <__aeabi_dmul>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4610      	mov	r0, r2
 800130c:	4619      	mov	r1, r3
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001316:	f7ff fa61 	bl	80007dc <__aeabi_ddiv>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fb43 	bl	80009ac <__aeabi_d2uiz>
 8001326:	4603      	mov	r3, r0
 8001328:	b29a      	uxth	r2, r3
 800132a:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <HAL_TIM_IC_CaptureCallback+0x138>)
 800132c:	801a      	strh	r2, [r3, #0]
			Is_First_Captured = 0;
 800132e:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001330:	2200      	movs	r2, #0
 8001332:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_RISING);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6a1a      	ldr	r2, [r3, #32]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f422 4220 	bic.w	r2, r2, #40960	@ 0xa000
 8001342:	621a      	str	r2, [r3, #32]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6a12      	ldr	r2, [r2, #32]
 800134e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC4);
 8001350:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	68da      	ldr	r2, [r3, #12]
 8001356:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f022 0210 	bic.w	r2, r2, #16
 800135e:	60da      	str	r2, [r3, #12]
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	b020c49c 	.word	0xb020c49c
 800136c:	3fa16872 	.word	0x3fa16872
 8001370:	200000ac 	.word	0x200000ac
 8001374:	200000a0 	.word	0x200000a0
 8001378:	200000a4 	.word	0x200000a4
 800137c:	200000a8 	.word	0x200000a8
 8001380:	200000ae 	.word	0x200000ae
 8001384:	20000140 	.word	0x20000140

08001388 <HCSR04_Read>:

void HCSR04_Read(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_Port, TRIG_PIN, GPIO_PIN_SET);
 800138c:	2201      	movs	r2, #1
 800138e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001392:	480b      	ldr	r0, [pc, #44]	@ (80013c0 <HCSR04_Read+0x38>)
 8001394:	f001 f864 	bl	8002460 <HAL_GPIO_WritePin>
	delay(10);
 8001398:	200a      	movs	r0, #10
 800139a:	f7ff ff39 	bl	8001210 <delay>
	HAL_GPIO_WritePin(TRIG_Port, TRIG_PIN, GPIO_PIN_RESET);
 800139e:	2200      	movs	r2, #0
 80013a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013a4:	4806      	ldr	r0, [pc, #24]	@ (80013c0 <HCSR04_Read+0x38>)
 80013a6:	f001 f85b 	bl	8002460 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC4);
 80013aa:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <HCSR04_Read+0x3c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	68da      	ldr	r2, [r3, #12]
 80013b0:	4b04      	ldr	r3, [pc, #16]	@ (80013c4 <HCSR04_Read+0x3c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f042 0210 	orr.w	r2, r2, #16
 80013b8:	60da      	str	r2, [r3, #12]
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40020000 	.word	0x40020000
 80013c4:	20000140 	.word	0x20000140

080013c8 <ServoSG90_SteeringWheelCtrl>:




void ServoSG90_SteeringWheelCtrl(uint16_t Direction)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	80fb      	strh	r3, [r7, #6]
	htim2.Instance->CCR1 = Direction;
 80013d2:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <ServoSG90_SteeringWheelCtrl+0x20>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	88fa      	ldrh	r2, [r7, #6]
 80013d8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	200000f8 	.word	0x200000f8

080013ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f0:	f000 fd7e 	bl	8001ef0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f4:	f000 f836 	bl	8001464 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f8:	f000 facc 	bl	8001994 <MX_GPIO_Init>
  MX_TIM1_Init();
 80013fc:	f000 f8a4 	bl	8001548 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001400:	f000 fa28 	bl	8001854 <MX_TIM8_Init>
  MX_TIM2_Init();
 8001404:	f000 f940 	bl	8001688 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001408:	f000 f9b4 	bl	8001774 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800140c:	2108      	movs	r1, #8
 800140e:	480e      	ldr	r0, [pc, #56]	@ (8001448 <main+0x5c>)
 8001410:	f001 ffb0 	bl	8003374 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001414:	2104      	movs	r1, #4
 8001416:	480d      	ldr	r0, [pc, #52]	@ (800144c <main+0x60>)
 8001418:	f001 ffac 	bl	8003374 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800141c:	2100      	movs	r1, #0
 800141e:	480c      	ldr	r0, [pc, #48]	@ (8001450 <main+0x64>)
 8001420:	f001 ffa8 	bl	8003374 <HAL_TIM_PWM_Start>

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 8001424:	210c      	movs	r1, #12
 8001426:	480b      	ldr	r0, [pc, #44]	@ (8001454 <main+0x68>)
 8001428:	f002 f8c6 	bl	80035b8 <HAL_TIM_IC_Start_IT>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800142c:	f003 fad0 	bl	80049d0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001430:	4a09      	ldr	r2, [pc, #36]	@ (8001458 <main+0x6c>)
 8001432:	2100      	movs	r1, #0
 8001434:	4809      	ldr	r0, [pc, #36]	@ (800145c <main+0x70>)
 8001436:	f003 fb15 	bl	8004a64 <osThreadNew>
 800143a:	4603      	mov	r3, r0
 800143c:	4a08      	ldr	r2, [pc, #32]	@ (8001460 <main+0x74>)
 800143e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001440:	f003 faea 	bl	8004a18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <main+0x58>
 8001448:	200000b0 	.word	0x200000b0
 800144c:	20000188 	.word	0x20000188
 8001450:	200000f8 	.word	0x200000f8
 8001454:	20000140 	.word	0x20000140
 8001458:	08007734 	.word	0x08007734
 800145c:	08001a55 	.word	0x08001a55
 8001460:	200001d0 	.word	0x200001d0

08001464 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b094      	sub	sp, #80	@ 0x50
 8001468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800146a:	f107 031c 	add.w	r3, r7, #28
 800146e:	2234      	movs	r2, #52	@ 0x34
 8001470:	2100      	movs	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f006 f858 	bl	8007528 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001478:	f107 0308 	add.w	r3, r7, #8
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001488:	2300      	movs	r3, #0
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	4b2c      	ldr	r3, [pc, #176]	@ (8001540 <SystemClock_Config+0xdc>)
 800148e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001490:	4a2b      	ldr	r2, [pc, #172]	@ (8001540 <SystemClock_Config+0xdc>)
 8001492:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001496:	6413      	str	r3, [r2, #64]	@ 0x40
 8001498:	4b29      	ldr	r3, [pc, #164]	@ (8001540 <SystemClock_Config+0xdc>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014a4:	2300      	movs	r3, #0
 80014a6:	603b      	str	r3, [r7, #0]
 80014a8:	4b26      	ldr	r3, [pc, #152]	@ (8001544 <SystemClock_Config+0xe0>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a25      	ldr	r2, [pc, #148]	@ (8001544 <SystemClock_Config+0xe0>)
 80014ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014b2:	6013      	str	r3, [r2, #0]
 80014b4:	4b23      	ldr	r3, [pc, #140]	@ (8001544 <SystemClock_Config+0xe0>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014bc:	603b      	str	r3, [r7, #0]
 80014be:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014c0:	2301      	movs	r3, #1
 80014c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ca:	2302      	movs	r3, #2
 80014cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014d4:	2304      	movs	r3, #4
 80014d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80014d8:	23b4      	movs	r3, #180	@ 0xb4
 80014da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014dc:	2302      	movs	r3, #2
 80014de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014e0:	2302      	movs	r3, #2
 80014e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014e4:	2302      	movs	r3, #2
 80014e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e8:	f107 031c 	add.w	r3, r7, #28
 80014ec:	4618      	mov	r0, r3
 80014ee:	f001 fb89 	bl	8002c04 <HAL_RCC_OscConfig>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80014f8:	f000 faca 	bl	8001a90 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80014fc:	f000 ffca 	bl	8002494 <HAL_PWREx_EnableOverDrive>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001506:	f000 fac3 	bl	8001a90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150a:	230f      	movs	r3, #15
 800150c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800150e:	2302      	movs	r3, #2
 8001510:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001516:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800151a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800151c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001520:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	2105      	movs	r1, #5
 8001528:	4618      	mov	r0, r3
 800152a:	f001 f803 	bl	8002534 <HAL_RCC_ClockConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001534:	f000 faac 	bl	8001a90 <Error_Handler>
  }
}
 8001538:	bf00      	nop
 800153a:	3750      	adds	r7, #80	@ 0x50
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40023800 	.word	0x40023800
 8001544:	40007000 	.word	0x40007000

08001548 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b096      	sub	sp, #88	@ 0x58
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800154e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800155c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001566:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]
 8001576:	615a      	str	r2, [r3, #20]
 8001578:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800157a:	1d3b      	adds	r3, r7, #4
 800157c:	2220      	movs	r2, #32
 800157e:	2100      	movs	r1, #0
 8001580:	4618      	mov	r0, r3
 8001582:	f005 ffd1 	bl	8007528 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001586:	4b3e      	ldr	r3, [pc, #248]	@ (8001680 <MX_TIM1_Init+0x138>)
 8001588:	4a3e      	ldr	r2, [pc, #248]	@ (8001684 <MX_TIM1_Init+0x13c>)
 800158a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 800158c:	4b3c      	ldr	r3, [pc, #240]	@ (8001680 <MX_TIM1_Init+0x138>)
 800158e:	22b3      	movs	r2, #179	@ 0xb3
 8001590:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001592:	4b3b      	ldr	r3, [pc, #236]	@ (8001680 <MX_TIM1_Init+0x138>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001598:	4b39      	ldr	r3, [pc, #228]	@ (8001680 <MX_TIM1_Init+0x138>)
 800159a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800159e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a0:	4b37      	ldr	r3, [pc, #220]	@ (8001680 <MX_TIM1_Init+0x138>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015a6:	4b36      	ldr	r3, [pc, #216]	@ (8001680 <MX_TIM1_Init+0x138>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ac:	4b34      	ldr	r3, [pc, #208]	@ (8001680 <MX_TIM1_Init+0x138>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015b2:	4833      	ldr	r0, [pc, #204]	@ (8001680 <MX_TIM1_Init+0x138>)
 80015b4:	f001 fdc4 	bl	8003140 <HAL_TIM_Base_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015be:	f000 fa67 	bl	8001a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015c8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80015cc:	4619      	mov	r1, r3
 80015ce:	482c      	ldr	r0, [pc, #176]	@ (8001680 <MX_TIM1_Init+0x138>)
 80015d0:	f002 fb68 	bl	8003ca4 <HAL_TIM_ConfigClockSource>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015da:	f000 fa59 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015de:	4828      	ldr	r0, [pc, #160]	@ (8001680 <MX_TIM1_Init+0x138>)
 80015e0:	f001 fe6e 	bl	80032c0 <HAL_TIM_PWM_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80015ea:	f000 fa51 	bl	8001a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ee:	2300      	movs	r3, #0
 80015f0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015f6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015fa:	4619      	mov	r1, r3
 80015fc:	4820      	ldr	r0, [pc, #128]	@ (8001680 <MX_TIM1_Init+0x138>)
 80015fe:	f003 f8c1 	bl	8004784 <HAL_TIMEx_MasterConfigSynchronization>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001608:	f000 fa42 	bl	8001a90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800160c:	2360      	movs	r3, #96	@ 0x60
 800160e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001614:	2300      	movs	r3, #0
 8001616:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001618:	2300      	movs	r3, #0
 800161a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800161c:	2300      	movs	r3, #0
 800161e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001620:	2300      	movs	r3, #0
 8001622:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001624:	2300      	movs	r3, #0
 8001626:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001628:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800162c:	2208      	movs	r2, #8
 800162e:	4619      	mov	r1, r3
 8001630:	4813      	ldr	r0, [pc, #76]	@ (8001680 <MX_TIM1_Init+0x138>)
 8001632:	f002 fa75 	bl	8003b20 <HAL_TIM_PWM_ConfigChannel>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800163c:	f000 fa28 	bl	8001a90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001644:	2300      	movs	r3, #0
 8001646:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001648:	2300      	movs	r3, #0
 800164a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001654:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001658:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800165a:	2300      	movs	r3, #0
 800165c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800165e:	1d3b      	adds	r3, r7, #4
 8001660:	4619      	mov	r1, r3
 8001662:	4807      	ldr	r0, [pc, #28]	@ (8001680 <MX_TIM1_Init+0x138>)
 8001664:	f003 f90a 	bl	800487c <HAL_TIMEx_ConfigBreakDeadTime>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800166e:	f000 fa0f 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001672:	4803      	ldr	r0, [pc, #12]	@ (8001680 <MX_TIM1_Init+0x138>)
 8001674:	f000 face 	bl	8001c14 <HAL_TIM_MspPostInit>

}
 8001678:	bf00      	nop
 800167a:	3758      	adds	r7, #88	@ 0x58
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200000b0 	.word	0x200000b0
 8001684:	40010000 	.word	0x40010000

08001688 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08e      	sub	sp, #56	@ 0x38
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800169c:	f107 0320 	add.w	r3, r7, #32
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
 80016b4:	615a      	str	r2, [r3, #20]
 80016b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001770 <MX_TIM2_Init+0xe8>)
 80016ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 80016c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001770 <MX_TIM2_Init+0xe8>)
 80016c2:	2259      	movs	r2, #89	@ 0x59
 80016c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001770 <MX_TIM2_Init+0xe8>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 80016cc:	4b28      	ldr	r3, [pc, #160]	@ (8001770 <MX_TIM2_Init+0xe8>)
 80016ce:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80016d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d4:	4b26      	ldr	r3, [pc, #152]	@ (8001770 <MX_TIM2_Init+0xe8>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016da:	4b25      	ldr	r3, [pc, #148]	@ (8001770 <MX_TIM2_Init+0xe8>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016e0:	4823      	ldr	r0, [pc, #140]	@ (8001770 <MX_TIM2_Init+0xe8>)
 80016e2:	f001 fd2d 	bl	8003140 <HAL_TIM_Base_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80016ec:	f000 f9d0 	bl	8001a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016fa:	4619      	mov	r1, r3
 80016fc:	481c      	ldr	r0, [pc, #112]	@ (8001770 <MX_TIM2_Init+0xe8>)
 80016fe:	f002 fad1 	bl	8003ca4 <HAL_TIM_ConfigClockSource>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001708:	f000 f9c2 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800170c:	4818      	ldr	r0, [pc, #96]	@ (8001770 <MX_TIM2_Init+0xe8>)
 800170e:	f001 fdd7 	bl	80032c0 <HAL_TIM_PWM_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001718:	f000 f9ba 	bl	8001a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	2300      	movs	r3, #0
 800171e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001724:	f107 0320 	add.w	r3, r7, #32
 8001728:	4619      	mov	r1, r3
 800172a:	4811      	ldr	r0, [pc, #68]	@ (8001770 <MX_TIM2_Init+0xe8>)
 800172c:	f003 f82a 	bl	8004784 <HAL_TIMEx_MasterConfigSynchronization>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001736:	f000 f9ab 	bl	8001a90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800173a:	2360      	movs	r3, #96	@ 0x60
 800173c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001742:	2300      	movs	r3, #0
 8001744:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	2200      	movs	r2, #0
 800174e:	4619      	mov	r1, r3
 8001750:	4807      	ldr	r0, [pc, #28]	@ (8001770 <MX_TIM2_Init+0xe8>)
 8001752:	f002 f9e5 	bl	8003b20 <HAL_TIM_PWM_ConfigChannel>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800175c:	f000 f998 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001760:	4803      	ldr	r0, [pc, #12]	@ (8001770 <MX_TIM2_Init+0xe8>)
 8001762:	f000 fa57 	bl	8001c14 <HAL_TIM_MspPostInit>

}
 8001766:	bf00      	nop
 8001768:	3738      	adds	r7, #56	@ 0x38
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200000f8 	.word	0x200000f8

08001774 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	@ 0x28
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800177a:	f107 0318 	add.w	r3, r7, #24
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001788:	f107 0310 	add.w	r3, r7, #16
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001792:	463b      	mov	r3, r7
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800179e:	4b2b      	ldr	r3, [pc, #172]	@ (800184c <MX_TIM3_Init+0xd8>)
 80017a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001850 <MX_TIM3_Init+0xdc>)
 80017a2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 80017a4:	4b29      	ldr	r3, [pc, #164]	@ (800184c <MX_TIM3_Init+0xd8>)
 80017a6:	2259      	movs	r2, #89	@ 0x59
 80017a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017aa:	4b28      	ldr	r3, [pc, #160]	@ (800184c <MX_TIM3_Init+0xd8>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017b0:	4b26      	ldr	r3, [pc, #152]	@ (800184c <MX_TIM3_Init+0xd8>)
 80017b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b8:	4b24      	ldr	r3, [pc, #144]	@ (800184c <MX_TIM3_Init+0xd8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017be:	4b23      	ldr	r3, [pc, #140]	@ (800184c <MX_TIM3_Init+0xd8>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017c4:	4821      	ldr	r0, [pc, #132]	@ (800184c <MX_TIM3_Init+0xd8>)
 80017c6:	f001 fcbb 	bl	8003140 <HAL_TIM_Base_Init>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80017d0:	f000 f95e 	bl	8001a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017d8:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017da:	f107 0318 	add.w	r3, r7, #24
 80017de:	4619      	mov	r1, r3
 80017e0:	481a      	ldr	r0, [pc, #104]	@ (800184c <MX_TIM3_Init+0xd8>)
 80017e2:	f002 fa5f 	bl	8003ca4 <HAL_TIM_ConfigClockSource>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80017ec:	f000 f950 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80017f0:	4816      	ldr	r0, [pc, #88]	@ (800184c <MX_TIM3_Init+0xd8>)
 80017f2:	f001 fe87 	bl	8003504 <HAL_TIM_IC_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80017fc:	f000 f948 	bl	8001a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001800:	2300      	movs	r3, #0
 8001802:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001808:	f107 0310 	add.w	r3, r7, #16
 800180c:	4619      	mov	r1, r3
 800180e:	480f      	ldr	r0, [pc, #60]	@ (800184c <MX_TIM3_Init+0xd8>)
 8001810:	f002 ffb8 	bl	8004784 <HAL_TIMEx_MasterConfigSynchronization>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800181a:	f000 f939 	bl	8001a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800181e:	2300      	movs	r3, #0
 8001820:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001822:	2301      	movs	r3, #1
 8001824:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001826:	2300      	movs	r3, #0
 8001828:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800182e:	463b      	mov	r3, r7
 8001830:	220c      	movs	r2, #12
 8001832:	4619      	mov	r1, r3
 8001834:	4805      	ldr	r0, [pc, #20]	@ (800184c <MX_TIM3_Init+0xd8>)
 8001836:	f002 f8d7 	bl	80039e8 <HAL_TIM_IC_ConfigChannel>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001840:	f000 f926 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001844:	bf00      	nop
 8001846:	3728      	adds	r7, #40	@ 0x28
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000140 	.word	0x20000140
 8001850:	40000400 	.word	0x40000400

08001854 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b096      	sub	sp, #88	@ 0x58
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800185a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	605a      	str	r2, [r3, #4]
 8001864:	609a      	str	r2, [r3, #8]
 8001866:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001868:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001872:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
 8001880:	611a      	str	r2, [r3, #16]
 8001882:	615a      	str	r2, [r3, #20]
 8001884:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2220      	movs	r2, #32
 800188a:	2100      	movs	r1, #0
 800188c:	4618      	mov	r0, r3
 800188e:	f005 fe4b 	bl	8007528 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001892:	4b3e      	ldr	r3, [pc, #248]	@ (800198c <MX_TIM8_Init+0x138>)
 8001894:	4a3e      	ldr	r2, [pc, #248]	@ (8001990 <MX_TIM8_Init+0x13c>)
 8001896:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 8001898:	4b3c      	ldr	r3, [pc, #240]	@ (800198c <MX_TIM8_Init+0x138>)
 800189a:	22b3      	movs	r2, #179	@ 0xb3
 800189c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800189e:	4b3b      	ldr	r3, [pc, #236]	@ (800198c <MX_TIM8_Init+0x138>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80018a4:	4b39      	ldr	r3, [pc, #228]	@ (800198c <MX_TIM8_Init+0x138>)
 80018a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018aa:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ac:	4b37      	ldr	r3, [pc, #220]	@ (800198c <MX_TIM8_Init+0x138>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80018b2:	4b36      	ldr	r3, [pc, #216]	@ (800198c <MX_TIM8_Init+0x138>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b8:	4b34      	ldr	r3, [pc, #208]	@ (800198c <MX_TIM8_Init+0x138>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80018be:	4833      	ldr	r0, [pc, #204]	@ (800198c <MX_TIM8_Init+0x138>)
 80018c0:	f001 fc3e 	bl	8003140 <HAL_TIM_Base_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80018ca:	f000 f8e1 	bl	8001a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80018d4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80018d8:	4619      	mov	r1, r3
 80018da:	482c      	ldr	r0, [pc, #176]	@ (800198c <MX_TIM8_Init+0x138>)
 80018dc:	f002 f9e2 	bl	8003ca4 <HAL_TIM_ConfigClockSource>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80018e6:	f000 f8d3 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80018ea:	4828      	ldr	r0, [pc, #160]	@ (800198c <MX_TIM8_Init+0x138>)
 80018ec:	f001 fce8 	bl	80032c0 <HAL_TIM_PWM_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80018f6:	f000 f8cb 	bl	8001a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018fa:	2300      	movs	r3, #0
 80018fc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018fe:	2300      	movs	r3, #0
 8001900:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001902:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001906:	4619      	mov	r1, r3
 8001908:	4820      	ldr	r0, [pc, #128]	@ (800198c <MX_TIM8_Init+0x138>)
 800190a:	f002 ff3b 	bl	8004784 <HAL_TIMEx_MasterConfigSynchronization>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001914:	f000 f8bc 	bl	8001a90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001918:	2360      	movs	r3, #96	@ 0x60
 800191a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001920:	2300      	movs	r3, #0
 8001922:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001924:	2300      	movs	r3, #0
 8001926:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001928:	2300      	movs	r3, #0
 800192a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800192c:	2300      	movs	r3, #0
 800192e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001930:	2300      	movs	r3, #0
 8001932:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001934:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001938:	2204      	movs	r2, #4
 800193a:	4619      	mov	r1, r3
 800193c:	4813      	ldr	r0, [pc, #76]	@ (800198c <MX_TIM8_Init+0x138>)
 800193e:	f002 f8ef 	bl	8003b20 <HAL_TIM_PWM_ConfigChannel>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001948:	f000 f8a2 	bl	8001a90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800194c:	2300      	movs	r3, #0
 800194e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001950:	2300      	movs	r3, #0
 8001952:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001960:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001964:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001966:	2300      	movs	r3, #0
 8001968:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800196a:	1d3b      	adds	r3, r7, #4
 800196c:	4619      	mov	r1, r3
 800196e:	4807      	ldr	r0, [pc, #28]	@ (800198c <MX_TIM8_Init+0x138>)
 8001970:	f002 ff84 	bl	800487c <HAL_TIMEx_ConfigBreakDeadTime>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 800197a:	f000 f889 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800197e:	4803      	ldr	r0, [pc, #12]	@ (800198c <MX_TIM8_Init+0x138>)
 8001980:	f000 f948 	bl	8001c14 <HAL_TIM_MspPostInit>

}
 8001984:	bf00      	nop
 8001986:	3758      	adds	r7, #88	@ 0x58
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000188 	.word	0x20000188
 8001990:	40010400 	.word	0x40010400

08001994 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	@ 0x28
 8001998:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199a:	f107 0314 	add.w	r3, r7, #20
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
 80019a6:	60da      	str	r2, [r3, #12]
 80019a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	4b27      	ldr	r3, [pc, #156]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	4a26      	ldr	r2, [pc, #152]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 80019b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ba:	4b24      	ldr	r3, [pc, #144]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019c2:	613b      	str	r3, [r7, #16]
 80019c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	4b20      	ldr	r3, [pc, #128]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	4a1f      	ldr	r2, [pc, #124]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 80019d0:	f043 0301 	orr.w	r3, r3, #1
 80019d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	4b19      	ldr	r3, [pc, #100]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	4a18      	ldr	r2, [pc, #96]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 80019ec:	f043 0302 	orr.w	r3, r3, #2
 80019f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f2:	4b16      	ldr	r3, [pc, #88]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	4b12      	ldr	r3, [pc, #72]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	4a11      	ldr	r2, [pc, #68]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 8001a08:	f043 0304 	orr.w	r3, r3, #4
 8001a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a4c <MX_GPIO_Init+0xb8>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	f003 0304 	and.w	r3, r3, #4
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LeftWheel_IN1_Pin|LeftWheel_IN2_Pin|RightWheel_IN3_Pin|RightWheel_IN4_Pin
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f44f 713c 	mov.w	r1, #752	@ 0x2f0
 8001a20:	480b      	ldr	r0, [pc, #44]	@ (8001a50 <MX_GPIO_Init+0xbc>)
 8001a22:	f000 fd1d 	bl	8002460 <HAL_GPIO_WritePin>
                          |Sens_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LeftWheel_IN1_Pin LeftWheel_IN2_Pin RightWheel_IN3_Pin RightWheel_IN4_Pin
                           Sens_Pin */
  GPIO_InitStruct.Pin = LeftWheel_IN1_Pin|LeftWheel_IN2_Pin|RightWheel_IN3_Pin|RightWheel_IN4_Pin
 8001a26:	f44f 733c 	mov.w	r3, #752	@ 0x2f0
 8001a2a:	617b      	str	r3, [r7, #20]
                          |Sens_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2300      	movs	r3, #0
 8001a36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4804      	ldr	r0, [pc, #16]	@ (8001a50 <MX_GPIO_Init+0xbc>)
 8001a40:	f000 fb7a 	bl	8002138 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a44:	bf00      	nop
 8001a46:	3728      	adds	r7, #40	@ 0x28
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40020000 	.word	0x40020000

08001a54 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	state_machine();
 8001a5c:	f7ff fa02 	bl	8000e64 <state_machine>
    osDelay(25);
 8001a60:	2019      	movs	r0, #25
 8001a62:	f003 f891 	bl	8004b88 <osDelay>
	state_machine();
 8001a66:	bf00      	nop
 8001a68:	e7f8      	b.n	8001a5c <StartDefaultTask+0x8>
	...

08001a6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a04      	ldr	r2, [pc, #16]	@ (8001a8c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d101      	bne.n	8001a82 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a7e:	f000 fa59 	bl	8001f34 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40000800 	.word	0x40000800

08001a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a94:	b672      	cpsid	i
}
 8001a96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <Error_Handler+0x8>

08001a9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]
 8001aa6:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <HAL_MspInit+0x54>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	4a11      	ldr	r2, [pc, #68]	@ (8001af0 <HAL_MspInit+0x54>)
 8001aac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <HAL_MspInit+0x54>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aba:	607b      	str	r3, [r7, #4]
 8001abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	603b      	str	r3, [r7, #0]
 8001ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8001af0 <HAL_MspInit+0x54>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8001af0 <HAL_MspInit+0x54>)
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001acc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ace:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <HAL_MspInit+0x54>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ad6:	603b      	str	r3, [r7, #0]
 8001ad8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ada:	2200      	movs	r2, #0
 8001adc:	210f      	movs	r1, #15
 8001ade:	f06f 0001 	mvn.w	r0, #1
 8001ae2:	f000 faff 	bl	80020e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800

08001af4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08c      	sub	sp, #48	@ 0x30
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 031c 	add.w	r3, r7, #28
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a3b      	ldr	r2, [pc, #236]	@ (8001c00 <HAL_TIM_Base_MspInit+0x10c>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d10e      	bne.n	8001b34 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	61bb      	str	r3, [r7, #24]
 8001b1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1e:	4a39      	ldr	r2, [pc, #228]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b26:	4b37      	ldr	r3, [pc, #220]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	61bb      	str	r3, [r7, #24]
 8001b30:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001b32:	e060      	b.n	8001bf6 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM2)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b3c:	d10e      	bne.n	8001b5c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	617b      	str	r3, [r7, #20]
 8001b42:	4b30      	ldr	r3, [pc, #192]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b46:	4a2f      	ldr	r2, [pc, #188]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b4e:	4b2d      	ldr	r3, [pc, #180]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	617b      	str	r3, [r7, #20]
 8001b58:	697b      	ldr	r3, [r7, #20]
}
 8001b5a:	e04c      	b.n	8001bf6 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM3)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a29      	ldr	r2, [pc, #164]	@ (8001c08 <HAL_TIM_Base_MspInit+0x114>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d134      	bne.n	8001bd0 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
 8001b6a:	4b26      	ldr	r3, [pc, #152]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	4a25      	ldr	r2, [pc, #148]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b70:	f043 0302 	orr.w	r3, r3, #2
 8001b74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b76:	4b23      	ldr	r3, [pc, #140]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	4b1f      	ldr	r3, [pc, #124]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b8c:	f043 0302 	orr.w	r3, r3, #2
 8001b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b92:	4b1c      	ldr	r3, [pc, #112]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001baa:	2300      	movs	r3, #0
 8001bac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4814      	ldr	r0, [pc, #80]	@ (8001c0c <HAL_TIM_Base_MspInit+0x118>)
 8001bba:	f000 fabd 	bl	8002138 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	2105      	movs	r1, #5
 8001bc2:	201d      	movs	r0, #29
 8001bc4:	f000 fa8e 	bl	80020e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001bc8:	201d      	movs	r0, #29
 8001bca:	f000 faa7 	bl	800211c <HAL_NVIC_EnableIRQ>
}
 8001bce:	e012      	b.n	8001bf6 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM8)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a0e      	ldr	r2, [pc, #56]	@ (8001c10 <HAL_TIM_Base_MspInit+0x11c>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d10d      	bne.n	8001bf6 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be2:	4a08      	ldr	r2, [pc, #32]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001be4:	f043 0302 	orr.w	r3, r3, #2
 8001be8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bea:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <HAL_TIM_Base_MspInit+0x110>)
 8001bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
}
 8001bf6:	bf00      	nop
 8001bf8:	3730      	adds	r7, #48	@ 0x30
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40010000 	.word	0x40010000
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40000400 	.word	0x40000400
 8001c0c:	40020400 	.word	0x40020400
 8001c10:	40010400 	.word	0x40010400

08001c14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08a      	sub	sp, #40	@ 0x28
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1c:	f107 0314 	add.w	r3, r7, #20
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]
 8001c2a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a36      	ldr	r2, [pc, #216]	@ (8001d0c <HAL_TIM_MspPostInit+0xf8>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d11f      	bne.n	8001c76 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	4b35      	ldr	r3, [pc, #212]	@ (8001d10 <HAL_TIM_MspPostInit+0xfc>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3e:	4a34      	ldr	r2, [pc, #208]	@ (8001d10 <HAL_TIM_MspPostInit+0xfc>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c46:	4b32      	ldr	r3, [pc, #200]	@ (8001d10 <HAL_TIM_MspPostInit+0xfc>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	613b      	str	r3, [r7, #16]
 8001c50:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c60:	2300      	movs	r3, #0
 8001c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c64:	2301      	movs	r3, #1
 8001c66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4829      	ldr	r0, [pc, #164]	@ (8001d14 <HAL_TIM_MspPostInit+0x100>)
 8001c70:	f000 fa62 	bl	8002138 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001c74:	e046      	b.n	8001d04 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM2)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c7e:	d11e      	bne.n	8001cbe <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	4b22      	ldr	r3, [pc, #136]	@ (8001d10 <HAL_TIM_MspPostInit+0xfc>)
 8001c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c88:	4a21      	ldr	r2, [pc, #132]	@ (8001d10 <HAL_TIM_MspPostInit+0xfc>)
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c90:	4b1f      	ldr	r3, [pc, #124]	@ (8001d10 <HAL_TIM_MspPostInit+0xfc>)
 8001c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c94:	f003 0301 	and.w	r3, r3, #1
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cac:	2301      	movs	r3, #1
 8001cae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb0:	f107 0314 	add.w	r3, r7, #20
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4817      	ldr	r0, [pc, #92]	@ (8001d14 <HAL_TIM_MspPostInit+0x100>)
 8001cb8:	f000 fa3e 	bl	8002138 <HAL_GPIO_Init>
}
 8001cbc:	e022      	b.n	8001d04 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a15      	ldr	r2, [pc, #84]	@ (8001d18 <HAL_TIM_MspPostInit+0x104>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d11d      	bne.n	8001d04 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60bb      	str	r3, [r7, #8]
 8001ccc:	4b10      	ldr	r3, [pc, #64]	@ (8001d10 <HAL_TIM_MspPostInit+0xfc>)
 8001cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd0:	4a0f      	ldr	r2, [pc, #60]	@ (8001d10 <HAL_TIM_MspPostInit+0xfc>)
 8001cd2:	f043 0304 	orr.w	r3, r3, #4
 8001cd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8001d10 <HAL_TIM_MspPostInit+0xfc>)
 8001cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cdc:	f003 0304 	and.w	r3, r3, #4
 8001ce0:	60bb      	str	r3, [r7, #8]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ce4:	2380      	movs	r3, #128	@ 0x80
 8001ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4807      	ldr	r0, [pc, #28]	@ (8001d1c <HAL_TIM_MspPostInit+0x108>)
 8001d00:	f000 fa1a 	bl	8002138 <HAL_GPIO_Init>
}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	@ 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40010000 	.word	0x40010000
 8001d10:	40023800 	.word	0x40023800
 8001d14:	40020000 	.word	0x40020000
 8001d18:	40010400 	.word	0x40010400
 8001d1c:	40020800 	.word	0x40020800

08001d20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08e      	sub	sp, #56	@ 0x38
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	4b33      	ldr	r3, [pc, #204]	@ (8001e04 <HAL_InitTick+0xe4>)
 8001d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d38:	4a32      	ldr	r2, [pc, #200]	@ (8001e04 <HAL_InitTick+0xe4>)
 8001d3a:	f043 0304 	orr.w	r3, r3, #4
 8001d3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d40:	4b30      	ldr	r3, [pc, #192]	@ (8001e04 <HAL_InitTick+0xe4>)
 8001d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d4c:	f107 0210 	add.w	r2, r7, #16
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	4611      	mov	r1, r2
 8001d56:	4618      	mov	r0, r3
 8001d58:	f000 fcf2 	bl	8002740 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001d5c:	6a3b      	ldr	r3, [r7, #32]
 8001d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d103      	bne.n	8001d6e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001d66:	f000 fcd7 	bl	8002718 <HAL_RCC_GetPCLK1Freq>
 8001d6a:	6378      	str	r0, [r7, #52]	@ 0x34
 8001d6c:	e004      	b.n	8001d78 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001d6e:	f000 fcd3 	bl	8002718 <HAL_RCC_GetPCLK1Freq>
 8001d72:	4603      	mov	r3, r0
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d7a:	4a23      	ldr	r2, [pc, #140]	@ (8001e08 <HAL_InitTick+0xe8>)
 8001d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d80:	0c9b      	lsrs	r3, r3, #18
 8001d82:	3b01      	subs	r3, #1
 8001d84:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001d86:	4b21      	ldr	r3, [pc, #132]	@ (8001e0c <HAL_InitTick+0xec>)
 8001d88:	4a21      	ldr	r2, [pc, #132]	@ (8001e10 <HAL_InitTick+0xf0>)
 8001d8a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001d8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001e0c <HAL_InitTick+0xec>)
 8001d8e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d92:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001d94:	4a1d      	ldr	r2, [pc, #116]	@ (8001e0c <HAL_InitTick+0xec>)
 8001d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d98:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001d9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001e0c <HAL_InitTick+0xec>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <HAL_InitTick+0xec>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da6:	4b19      	ldr	r3, [pc, #100]	@ (8001e0c <HAL_InitTick+0xec>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001dac:	4817      	ldr	r0, [pc, #92]	@ (8001e0c <HAL_InitTick+0xec>)
 8001dae:	f001 f9c7 	bl	8003140 <HAL_TIM_Base_Init>
 8001db2:	4603      	mov	r3, r0
 8001db4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001db8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d11b      	bne.n	8001df8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001dc0:	4812      	ldr	r0, [pc, #72]	@ (8001e0c <HAL_InitTick+0xec>)
 8001dc2:	f001 fa0d 	bl	80031e0 <HAL_TIM_Base_Start_IT>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001dcc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d111      	bne.n	8001df8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001dd4:	201e      	movs	r0, #30
 8001dd6:	f000 f9a1 	bl	800211c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b0f      	cmp	r3, #15
 8001dde:	d808      	bhi.n	8001df2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001de0:	2200      	movs	r2, #0
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	201e      	movs	r0, #30
 8001de6:	f000 f97d 	bl	80020e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dea:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <HAL_InitTick+0xf4>)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6013      	str	r3, [r2, #0]
 8001df0:	e002      	b.n	8001df8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001df8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3738      	adds	r7, #56	@ 0x38
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40023800 	.word	0x40023800
 8001e08:	431bde83 	.word	0x431bde83
 8001e0c:	200001d4 	.word	0x200001d4
 8001e10:	40000800 	.word	0x40000800
 8001e14:	20000004 	.word	0x20000004

08001e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e1c:	bf00      	nop
 8001e1e:	e7fd      	b.n	8001e1c <NMI_Handler+0x4>

08001e20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e24:	bf00      	nop
 8001e26:	e7fd      	b.n	8001e24 <HardFault_Handler+0x4>

08001e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e2c:	bf00      	nop
 8001e2e:	e7fd      	b.n	8001e2c <MemManage_Handler+0x4>

08001e30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <BusFault_Handler+0x4>

08001e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <UsageFault_Handler+0x4>

08001e40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e54:	4802      	ldr	r0, [pc, #8]	@ (8001e60 <TIM3_IRQHandler+0x10>)
 8001e56:	f001 fcd7 	bl	8003808 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000140 	.word	0x20000140

08001e64 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e68:	4802      	ldr	r0, [pc, #8]	@ (8001e74 <TIM4_IRQHandler+0x10>)
 8001e6a:	f001 fccd 	bl	8003808 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200001d4 	.word	0x200001d4

08001e78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e7c:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <SystemInit+0x20>)
 8001e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e82:	4a05      	ldr	r2, [pc, #20]	@ (8001e98 <SystemInit+0x20>)
 8001e84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ed4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ea0:	f7ff ffea 	bl	8001e78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ea4:	480c      	ldr	r0, [pc, #48]	@ (8001ed8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ea6:	490d      	ldr	r1, [pc, #52]	@ (8001edc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001eac:	e002      	b.n	8001eb4 <LoopCopyDataInit>

08001eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eb2:	3304      	adds	r3, #4

08001eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eb8:	d3f9      	bcc.n	8001eae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eba:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ebc:	4c0a      	ldr	r4, [pc, #40]	@ (8001ee8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ec0:	e001      	b.n	8001ec6 <LoopFillZerobss>

08001ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ec4:	3204      	adds	r2, #4

08001ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ec8:	d3fb      	bcc.n	8001ec2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001eca:	f005 fb8b 	bl	80075e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ece:	f7ff fa8d 	bl	80013ec <main>
  bx  lr    
 8001ed2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ed4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ed8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001edc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001ee0:	08007780 	.word	0x08007780
  ldr r2, =_sbss
 8001ee4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001ee8:	20004d48 	.word	0x20004d48

08001eec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001eec:	e7fe      	b.n	8001eec <ADC_IRQHandler>
	...

08001ef0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f30 <HAL_Init+0x40>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f30 <HAL_Init+0x40>)
 8001efa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001efe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f00:	4b0b      	ldr	r3, [pc, #44]	@ (8001f30 <HAL_Init+0x40>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a0a      	ldr	r2, [pc, #40]	@ (8001f30 <HAL_Init+0x40>)
 8001f06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f0c:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <HAL_Init+0x40>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a07      	ldr	r2, [pc, #28]	@ (8001f30 <HAL_Init+0x40>)
 8001f12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f18:	2003      	movs	r0, #3
 8001f1a:	f000 f8d8 	bl	80020ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f1e:	200f      	movs	r0, #15
 8001f20:	f7ff fefe 	bl	8001d20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f24:	f7ff fdba 	bl	8001a9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40023c00 	.word	0x40023c00

08001f34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f38:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <HAL_IncTick+0x20>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <HAL_IncTick+0x24>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4413      	add	r3, r2
 8001f44:	4a04      	ldr	r2, [pc, #16]	@ (8001f58 <HAL_IncTick+0x24>)
 8001f46:	6013      	str	r3, [r2, #0]
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000008 	.word	0x20000008
 8001f58:	2000021c 	.word	0x2000021c

08001f5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f60:	4b03      	ldr	r3, [pc, #12]	@ (8001f70 <HAL_GetTick+0x14>)
 8001f62:	681b      	ldr	r3, [r3, #0]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	2000021c 	.word	0x2000021c

08001f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f84:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f8a:	68ba      	ldr	r2, [r7, #8]
 8001f8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f90:	4013      	ands	r3, r2
 8001f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fa6:	4a04      	ldr	r2, [pc, #16]	@ (8001fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	60d3      	str	r3, [r2, #12]
}
 8001fac:	bf00      	nop
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc0:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	0a1b      	lsrs	r3, r3, #8
 8001fc6:	f003 0307 	and.w	r3, r3, #7
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	db0b      	blt.n	8002002 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	f003 021f 	and.w	r2, r3, #31
 8001ff0:	4907      	ldr	r1, [pc, #28]	@ (8002010 <__NVIC_EnableIRQ+0x38>)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	095b      	lsrs	r3, r3, #5
 8001ff8:	2001      	movs	r0, #1
 8001ffa:	fa00 f202 	lsl.w	r2, r0, r2
 8001ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000e100 	.word	0xe000e100

08002014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	6039      	str	r1, [r7, #0]
 800201e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002024:	2b00      	cmp	r3, #0
 8002026:	db0a      	blt.n	800203e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	b2da      	uxtb	r2, r3
 800202c:	490c      	ldr	r1, [pc, #48]	@ (8002060 <__NVIC_SetPriority+0x4c>)
 800202e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002032:	0112      	lsls	r2, r2, #4
 8002034:	b2d2      	uxtb	r2, r2
 8002036:	440b      	add	r3, r1
 8002038:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800203c:	e00a      	b.n	8002054 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	b2da      	uxtb	r2, r3
 8002042:	4908      	ldr	r1, [pc, #32]	@ (8002064 <__NVIC_SetPriority+0x50>)
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	3b04      	subs	r3, #4
 800204c:	0112      	lsls	r2, r2, #4
 800204e:	b2d2      	uxtb	r2, r2
 8002050:	440b      	add	r3, r1
 8002052:	761a      	strb	r2, [r3, #24]
}
 8002054:	bf00      	nop
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	e000e100 	.word	0xe000e100
 8002064:	e000ed00 	.word	0xe000ed00

08002068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002068:	b480      	push	{r7}
 800206a:	b089      	sub	sp, #36	@ 0x24
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	f1c3 0307 	rsb	r3, r3, #7
 8002082:	2b04      	cmp	r3, #4
 8002084:	bf28      	it	cs
 8002086:	2304      	movcs	r3, #4
 8002088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	3304      	adds	r3, #4
 800208e:	2b06      	cmp	r3, #6
 8002090:	d902      	bls.n	8002098 <NVIC_EncodePriority+0x30>
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	3b03      	subs	r3, #3
 8002096:	e000      	b.n	800209a <NVIC_EncodePriority+0x32>
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800209c:	f04f 32ff 	mov.w	r2, #4294967295
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43da      	mvns	r2, r3
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	401a      	ands	r2, r3
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020b0:	f04f 31ff 	mov.w	r1, #4294967295
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ba:	43d9      	mvns	r1, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c0:	4313      	orrs	r3, r2
         );
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3724      	adds	r7, #36	@ 0x24
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b082      	sub	sp, #8
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f7ff ff4c 	bl	8001f74 <__NVIC_SetPriorityGrouping>
}
 80020dc:	bf00      	nop
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
 80020f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020f6:	f7ff ff61 	bl	8001fbc <__NVIC_GetPriorityGrouping>
 80020fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	68b9      	ldr	r1, [r7, #8]
 8002100:	6978      	ldr	r0, [r7, #20]
 8002102:	f7ff ffb1 	bl	8002068 <NVIC_EncodePriority>
 8002106:	4602      	mov	r2, r0
 8002108:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800210c:	4611      	mov	r1, r2
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff ff80 	bl	8002014 <__NVIC_SetPriority>
}
 8002114:	bf00      	nop
 8002116:	3718      	adds	r7, #24
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff ff54 	bl	8001fd8 <__NVIC_EnableIRQ>
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002138:	b480      	push	{r7}
 800213a:	b089      	sub	sp, #36	@ 0x24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800214a:	2300      	movs	r3, #0
 800214c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800214e:	2300      	movs	r3, #0
 8002150:	61fb      	str	r3, [r7, #28]
 8002152:	e165      	b.n	8002420 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002154:	2201      	movs	r2, #1
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	4013      	ands	r3, r2
 8002166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	429a      	cmp	r2, r3
 800216e:	f040 8154 	bne.w	800241a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f003 0303 	and.w	r3, r3, #3
 800217a:	2b01      	cmp	r3, #1
 800217c:	d005      	beq.n	800218a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002186:	2b02      	cmp	r3, #2
 8002188:	d130      	bne.n	80021ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	2203      	movs	r2, #3
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	43db      	mvns	r3, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4013      	ands	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	68da      	ldr	r2, [r3, #12]
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021c0:	2201      	movs	r2, #1
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	43db      	mvns	r3, r3
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	4013      	ands	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	091b      	lsrs	r3, r3, #4
 80021d6:	f003 0201 	and.w	r2, r3, #1
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	d017      	beq.n	8002228 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	2203      	movs	r2, #3
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4313      	orrs	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 0303 	and.w	r3, r3, #3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d123      	bne.n	800227c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	08da      	lsrs	r2, r3, #3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3208      	adds	r2, #8
 800223c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	f003 0307 	and.w	r3, r3, #7
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	220f      	movs	r2, #15
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	691a      	ldr	r2, [r3, #16]
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4313      	orrs	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	08da      	lsrs	r2, r3, #3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3208      	adds	r2, #8
 8002276:	69b9      	ldr	r1, [r7, #24]
 8002278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	2203      	movs	r2, #3
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	43db      	mvns	r3, r3
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 0203 	and.w	r2, r3, #3
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 80ae 	beq.w	800241a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	4b5d      	ldr	r3, [pc, #372]	@ (8002438 <HAL_GPIO_Init+0x300>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c6:	4a5c      	ldr	r2, [pc, #368]	@ (8002438 <HAL_GPIO_Init+0x300>)
 80022c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ce:	4b5a      	ldr	r3, [pc, #360]	@ (8002438 <HAL_GPIO_Init+0x300>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022da:	4a58      	ldr	r2, [pc, #352]	@ (800243c <HAL_GPIO_Init+0x304>)
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	089b      	lsrs	r3, r3, #2
 80022e0:	3302      	adds	r3, #2
 80022e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	220f      	movs	r2, #15
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4013      	ands	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a4f      	ldr	r2, [pc, #316]	@ (8002440 <HAL_GPIO_Init+0x308>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d025      	beq.n	8002352 <HAL_GPIO_Init+0x21a>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a4e      	ldr	r2, [pc, #312]	@ (8002444 <HAL_GPIO_Init+0x30c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d01f      	beq.n	800234e <HAL_GPIO_Init+0x216>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a4d      	ldr	r2, [pc, #308]	@ (8002448 <HAL_GPIO_Init+0x310>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d019      	beq.n	800234a <HAL_GPIO_Init+0x212>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a4c      	ldr	r2, [pc, #304]	@ (800244c <HAL_GPIO_Init+0x314>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d013      	beq.n	8002346 <HAL_GPIO_Init+0x20e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a4b      	ldr	r2, [pc, #300]	@ (8002450 <HAL_GPIO_Init+0x318>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d00d      	beq.n	8002342 <HAL_GPIO_Init+0x20a>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a4a      	ldr	r2, [pc, #296]	@ (8002454 <HAL_GPIO_Init+0x31c>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d007      	beq.n	800233e <HAL_GPIO_Init+0x206>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a49      	ldr	r2, [pc, #292]	@ (8002458 <HAL_GPIO_Init+0x320>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d101      	bne.n	800233a <HAL_GPIO_Init+0x202>
 8002336:	2306      	movs	r3, #6
 8002338:	e00c      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 800233a:	2307      	movs	r3, #7
 800233c:	e00a      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 800233e:	2305      	movs	r3, #5
 8002340:	e008      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 8002342:	2304      	movs	r3, #4
 8002344:	e006      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 8002346:	2303      	movs	r3, #3
 8002348:	e004      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 800234a:	2302      	movs	r3, #2
 800234c:	e002      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 800234e:	2301      	movs	r3, #1
 8002350:	e000      	b.n	8002354 <HAL_GPIO_Init+0x21c>
 8002352:	2300      	movs	r3, #0
 8002354:	69fa      	ldr	r2, [r7, #28]
 8002356:	f002 0203 	and.w	r2, r2, #3
 800235a:	0092      	lsls	r2, r2, #2
 800235c:	4093      	lsls	r3, r2
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4313      	orrs	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002364:	4935      	ldr	r1, [pc, #212]	@ (800243c <HAL_GPIO_Init+0x304>)
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	089b      	lsrs	r3, r3, #2
 800236a:	3302      	adds	r3, #2
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002372:	4b3a      	ldr	r3, [pc, #232]	@ (800245c <HAL_GPIO_Init+0x324>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	43db      	mvns	r3, r3
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	4013      	ands	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d003      	beq.n	8002396 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	4313      	orrs	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002396:	4a31      	ldr	r2, [pc, #196]	@ (800245c <HAL_GPIO_Init+0x324>)
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800239c:	4b2f      	ldr	r3, [pc, #188]	@ (800245c <HAL_GPIO_Init+0x324>)
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	43db      	mvns	r3, r3
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	4013      	ands	r3, r2
 80023aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d003      	beq.n	80023c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023c0:	4a26      	ldr	r2, [pc, #152]	@ (800245c <HAL_GPIO_Init+0x324>)
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023c6:	4b25      	ldr	r3, [pc, #148]	@ (800245c <HAL_GPIO_Init+0x324>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	43db      	mvns	r3, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4013      	ands	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023ea:	4a1c      	ldr	r2, [pc, #112]	@ (800245c <HAL_GPIO_Init+0x324>)
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023f0:	4b1a      	ldr	r3, [pc, #104]	@ (800245c <HAL_GPIO_Init+0x324>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4013      	ands	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002414:	4a11      	ldr	r2, [pc, #68]	@ (800245c <HAL_GPIO_Init+0x324>)
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	3301      	adds	r3, #1
 800241e:	61fb      	str	r3, [r7, #28]
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	2b0f      	cmp	r3, #15
 8002424:	f67f ae96 	bls.w	8002154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002428:	bf00      	nop
 800242a:	bf00      	nop
 800242c:	3724      	adds	r7, #36	@ 0x24
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40023800 	.word	0x40023800
 800243c:	40013800 	.word	0x40013800
 8002440:	40020000 	.word	0x40020000
 8002444:	40020400 	.word	0x40020400
 8002448:	40020800 	.word	0x40020800
 800244c:	40020c00 	.word	0x40020c00
 8002450:	40021000 	.word	0x40021000
 8002454:	40021400 	.word	0x40021400
 8002458:	40021800 	.word	0x40021800
 800245c:	40013c00 	.word	0x40013c00

08002460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	807b      	strh	r3, [r7, #2]
 800246c:	4613      	mov	r3, r2
 800246e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002470:	787b      	ldrb	r3, [r7, #1]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002476:	887a      	ldrh	r2, [r7, #2]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800247c:	e003      	b.n	8002486 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800247e:	887b      	ldrh	r3, [r7, #2]
 8002480:	041a      	lsls	r2, r3, #16
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	619a      	str	r2, [r3, #24]
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
	...

08002494 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800249a:	2300      	movs	r3, #0
 800249c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	603b      	str	r3, [r7, #0]
 80024a2:	4b20      	ldr	r3, [pc, #128]	@ (8002524 <HAL_PWREx_EnableOverDrive+0x90>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002524 <HAL_PWREx_EnableOverDrive+0x90>)
 80024a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002524 <HAL_PWREx_EnableOverDrive+0x90>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80024ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002528 <HAL_PWREx_EnableOverDrive+0x94>)
 80024bc:	2201      	movs	r2, #1
 80024be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024c0:	f7ff fd4c 	bl	8001f5c <HAL_GetTick>
 80024c4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80024c6:	e009      	b.n	80024dc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80024c8:	f7ff fd48 	bl	8001f5c <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80024d6:	d901      	bls.n	80024dc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e01f      	b.n	800251c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80024dc:	4b13      	ldr	r3, [pc, #76]	@ (800252c <HAL_PWREx_EnableOverDrive+0x98>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024e8:	d1ee      	bne.n	80024c8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80024ea:	4b11      	ldr	r3, [pc, #68]	@ (8002530 <HAL_PWREx_EnableOverDrive+0x9c>)
 80024ec:	2201      	movs	r2, #1
 80024ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024f0:	f7ff fd34 	bl	8001f5c <HAL_GetTick>
 80024f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80024f6:	e009      	b.n	800250c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80024f8:	f7ff fd30 	bl	8001f5c <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002506:	d901      	bls.n	800250c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e007      	b.n	800251c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800250c:	4b07      	ldr	r3, [pc, #28]	@ (800252c <HAL_PWREx_EnableOverDrive+0x98>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002514:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002518:	d1ee      	bne.n	80024f8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40023800 	.word	0x40023800
 8002528:	420e0040 	.word	0x420e0040
 800252c:	40007000 	.word	0x40007000
 8002530:	420e0044 	.word	0x420e0044

08002534 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e0cc      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002548:	4b68      	ldr	r3, [pc, #416]	@ (80026ec <HAL_RCC_ClockConfig+0x1b8>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 030f 	and.w	r3, r3, #15
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	429a      	cmp	r2, r3
 8002554:	d90c      	bls.n	8002570 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002556:	4b65      	ldr	r3, [pc, #404]	@ (80026ec <HAL_RCC_ClockConfig+0x1b8>)
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	b2d2      	uxtb	r2, r2
 800255c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800255e:	4b63      	ldr	r3, [pc, #396]	@ (80026ec <HAL_RCC_ClockConfig+0x1b8>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d001      	beq.n	8002570 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e0b8      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0302 	and.w	r3, r3, #2
 8002578:	2b00      	cmp	r3, #0
 800257a:	d020      	beq.n	80025be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d005      	beq.n	8002594 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002588:	4b59      	ldr	r3, [pc, #356]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	4a58      	ldr	r2, [pc, #352]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 800258e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002592:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0308 	and.w	r3, r3, #8
 800259c:	2b00      	cmp	r3, #0
 800259e:	d005      	beq.n	80025ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025a0:	4b53      	ldr	r3, [pc, #332]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	4a52      	ldr	r2, [pc, #328]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 80025a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025ac:	4b50      	ldr	r3, [pc, #320]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	494d      	ldr	r1, [pc, #308]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d044      	beq.n	8002654 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d107      	bne.n	80025e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d2:	4b47      	ldr	r3, [pc, #284]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d119      	bne.n	8002612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e07f      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d003      	beq.n	80025f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ee:	2b03      	cmp	r3, #3
 80025f0:	d107      	bne.n	8002602 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025f2:	4b3f      	ldr	r3, [pc, #252]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d109      	bne.n	8002612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e06f      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002602:	4b3b      	ldr	r3, [pc, #236]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e067      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002612:	4b37      	ldr	r3, [pc, #220]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f023 0203 	bic.w	r2, r3, #3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	4934      	ldr	r1, [pc, #208]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002620:	4313      	orrs	r3, r2
 8002622:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002624:	f7ff fc9a 	bl	8001f5c <HAL_GetTick>
 8002628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800262a:	e00a      	b.n	8002642 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800262c:	f7ff fc96 	bl	8001f5c <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800263a:	4293      	cmp	r3, r2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e04f      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002642:	4b2b      	ldr	r3, [pc, #172]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f003 020c 	and.w	r2, r3, #12
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	429a      	cmp	r2, r3
 8002652:	d1eb      	bne.n	800262c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002654:	4b25      	ldr	r3, [pc, #148]	@ (80026ec <HAL_RCC_ClockConfig+0x1b8>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 030f 	and.w	r3, r3, #15
 800265c:	683a      	ldr	r2, [r7, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	d20c      	bcs.n	800267c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002662:	4b22      	ldr	r3, [pc, #136]	@ (80026ec <HAL_RCC_ClockConfig+0x1b8>)
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800266a:	4b20      	ldr	r3, [pc, #128]	@ (80026ec <HAL_RCC_ClockConfig+0x1b8>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	429a      	cmp	r2, r3
 8002676:	d001      	beq.n	800267c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e032      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	2b00      	cmp	r3, #0
 8002686:	d008      	beq.n	800269a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002688:	4b19      	ldr	r3, [pc, #100]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	4916      	ldr	r1, [pc, #88]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002696:	4313      	orrs	r3, r2
 8002698:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0308 	and.w	r3, r3, #8
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d009      	beq.n	80026ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026a6:	4b12      	ldr	r3, [pc, #72]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	490e      	ldr	r1, [pc, #56]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026ba:	f000 f873 	bl	80027a4 <HAL_RCC_GetSysClockFreq>
 80026be:	4602      	mov	r2, r0
 80026c0:	4b0b      	ldr	r3, [pc, #44]	@ (80026f0 <HAL_RCC_ClockConfig+0x1bc>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	091b      	lsrs	r3, r3, #4
 80026c6:	f003 030f 	and.w	r3, r3, #15
 80026ca:	490a      	ldr	r1, [pc, #40]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c0>)
 80026cc:	5ccb      	ldrb	r3, [r1, r3]
 80026ce:	fa22 f303 	lsr.w	r3, r2, r3
 80026d2:	4a09      	ldr	r2, [pc, #36]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80026d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80026d6:	4b09      	ldr	r3, [pc, #36]	@ (80026fc <HAL_RCC_ClockConfig+0x1c8>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff fb20 	bl	8001d20 <HAL_InitTick>

  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40023c00 	.word	0x40023c00
 80026f0:	40023800 	.word	0x40023800
 80026f4:	08007758 	.word	0x08007758
 80026f8:	20000000 	.word	0x20000000
 80026fc:	20000004 	.word	0x20000004

08002700 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002704:	4b03      	ldr	r3, [pc, #12]	@ (8002714 <HAL_RCC_GetHCLKFreq+0x14>)
 8002706:	681b      	ldr	r3, [r3, #0]
}
 8002708:	4618      	mov	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	20000000 	.word	0x20000000

08002718 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800271c:	f7ff fff0 	bl	8002700 <HAL_RCC_GetHCLKFreq>
 8002720:	4602      	mov	r2, r0
 8002722:	4b05      	ldr	r3, [pc, #20]	@ (8002738 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	0a9b      	lsrs	r3, r3, #10
 8002728:	f003 0307 	and.w	r3, r3, #7
 800272c:	4903      	ldr	r1, [pc, #12]	@ (800273c <HAL_RCC_GetPCLK1Freq+0x24>)
 800272e:	5ccb      	ldrb	r3, [r1, r3]
 8002730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002734:	4618      	mov	r0, r3
 8002736:	bd80      	pop	{r7, pc}
 8002738:	40023800 	.word	0x40023800
 800273c:	08007768 	.word	0x08007768

08002740 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	220f      	movs	r2, #15
 800274e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002750:	4b12      	ldr	r3, [pc, #72]	@ (800279c <HAL_RCC_GetClockConfig+0x5c>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 0203 	and.w	r2, r3, #3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800275c:	4b0f      	ldr	r3, [pc, #60]	@ (800279c <HAL_RCC_GetClockConfig+0x5c>)
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002768:	4b0c      	ldr	r3, [pc, #48]	@ (800279c <HAL_RCC_GetClockConfig+0x5c>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002774:	4b09      	ldr	r3, [pc, #36]	@ (800279c <HAL_RCC_GetClockConfig+0x5c>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	08db      	lsrs	r3, r3, #3
 800277a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002782:	4b07      	ldr	r3, [pc, #28]	@ (80027a0 <HAL_RCC_GetClockConfig+0x60>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 020f 	and.w	r2, r3, #15
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	601a      	str	r2, [r3, #0]
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40023800 	.word	0x40023800
 80027a0:	40023c00 	.word	0x40023c00

080027a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027a8:	b0ae      	sub	sp, #184	@ 0xb8
 80027aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80027b8:	2300      	movs	r3, #0
 80027ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027ca:	4bcb      	ldr	r3, [pc, #812]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x354>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b0c      	cmp	r3, #12
 80027d4:	f200 8206 	bhi.w	8002be4 <HAL_RCC_GetSysClockFreq+0x440>
 80027d8:	a201      	add	r2, pc, #4	@ (adr r2, 80027e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80027da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027de:	bf00      	nop
 80027e0:	08002815 	.word	0x08002815
 80027e4:	08002be5 	.word	0x08002be5
 80027e8:	08002be5 	.word	0x08002be5
 80027ec:	08002be5 	.word	0x08002be5
 80027f0:	0800281d 	.word	0x0800281d
 80027f4:	08002be5 	.word	0x08002be5
 80027f8:	08002be5 	.word	0x08002be5
 80027fc:	08002be5 	.word	0x08002be5
 8002800:	08002825 	.word	0x08002825
 8002804:	08002be5 	.word	0x08002be5
 8002808:	08002be5 	.word	0x08002be5
 800280c:	08002be5 	.word	0x08002be5
 8002810:	08002a15 	.word	0x08002a15
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002814:	4bb9      	ldr	r3, [pc, #740]	@ (8002afc <HAL_RCC_GetSysClockFreq+0x358>)
 8002816:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800281a:	e1e7      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800281c:	4bb8      	ldr	r3, [pc, #736]	@ (8002b00 <HAL_RCC_GetSysClockFreq+0x35c>)
 800281e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002822:	e1e3      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002824:	4bb4      	ldr	r3, [pc, #720]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800282c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002830:	4bb1      	ldr	r3, [pc, #708]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d071      	beq.n	8002920 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800283c:	4bae      	ldr	r3, [pc, #696]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x354>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	099b      	lsrs	r3, r3, #6
 8002842:	2200      	movs	r2, #0
 8002844:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002848:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800284c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002854:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002858:	2300      	movs	r3, #0
 800285a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800285e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002862:	4622      	mov	r2, r4
 8002864:	462b      	mov	r3, r5
 8002866:	f04f 0000 	mov.w	r0, #0
 800286a:	f04f 0100 	mov.w	r1, #0
 800286e:	0159      	lsls	r1, r3, #5
 8002870:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002874:	0150      	lsls	r0, r2, #5
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	4621      	mov	r1, r4
 800287c:	1a51      	subs	r1, r2, r1
 800287e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002880:	4629      	mov	r1, r5
 8002882:	eb63 0301 	sbc.w	r3, r3, r1
 8002886:	647b      	str	r3, [r7, #68]	@ 0x44
 8002888:	f04f 0200 	mov.w	r2, #0
 800288c:	f04f 0300 	mov.w	r3, #0
 8002890:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002894:	4649      	mov	r1, r9
 8002896:	018b      	lsls	r3, r1, #6
 8002898:	4641      	mov	r1, r8
 800289a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800289e:	4641      	mov	r1, r8
 80028a0:	018a      	lsls	r2, r1, #6
 80028a2:	4641      	mov	r1, r8
 80028a4:	1a51      	subs	r1, r2, r1
 80028a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80028a8:	4649      	mov	r1, r9
 80028aa:	eb63 0301 	sbc.w	r3, r3, r1
 80028ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	f04f 0300 	mov.w	r3, #0
 80028b8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80028bc:	4649      	mov	r1, r9
 80028be:	00cb      	lsls	r3, r1, #3
 80028c0:	4641      	mov	r1, r8
 80028c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028c6:	4641      	mov	r1, r8
 80028c8:	00ca      	lsls	r2, r1, #3
 80028ca:	4610      	mov	r0, r2
 80028cc:	4619      	mov	r1, r3
 80028ce:	4603      	mov	r3, r0
 80028d0:	4622      	mov	r2, r4
 80028d2:	189b      	adds	r3, r3, r2
 80028d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80028d6:	462b      	mov	r3, r5
 80028d8:	460a      	mov	r2, r1
 80028da:	eb42 0303 	adc.w	r3, r2, r3
 80028de:	637b      	str	r3, [r7, #52]	@ 0x34
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80028ec:	4629      	mov	r1, r5
 80028ee:	024b      	lsls	r3, r1, #9
 80028f0:	4621      	mov	r1, r4
 80028f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80028f6:	4621      	mov	r1, r4
 80028f8:	024a      	lsls	r2, r1, #9
 80028fa:	4610      	mov	r0, r2
 80028fc:	4619      	mov	r1, r3
 80028fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002902:	2200      	movs	r2, #0
 8002904:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002908:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800290c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002910:	f7fe f86c 	bl	80009ec <__aeabi_uldivmod>
 8002914:	4602      	mov	r2, r0
 8002916:	460b      	mov	r3, r1
 8002918:	4613      	mov	r3, r2
 800291a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800291e:	e067      	b.n	80029f0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002920:	4b75      	ldr	r3, [pc, #468]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	099b      	lsrs	r3, r3, #6
 8002926:	2200      	movs	r2, #0
 8002928:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800292c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002930:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002934:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002938:	67bb      	str	r3, [r7, #120]	@ 0x78
 800293a:	2300      	movs	r3, #0
 800293c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800293e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002942:	4622      	mov	r2, r4
 8002944:	462b      	mov	r3, r5
 8002946:	f04f 0000 	mov.w	r0, #0
 800294a:	f04f 0100 	mov.w	r1, #0
 800294e:	0159      	lsls	r1, r3, #5
 8002950:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002954:	0150      	lsls	r0, r2, #5
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	4621      	mov	r1, r4
 800295c:	1a51      	subs	r1, r2, r1
 800295e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002960:	4629      	mov	r1, r5
 8002962:	eb63 0301 	sbc.w	r3, r3, r1
 8002966:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002968:	f04f 0200 	mov.w	r2, #0
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002974:	4649      	mov	r1, r9
 8002976:	018b      	lsls	r3, r1, #6
 8002978:	4641      	mov	r1, r8
 800297a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800297e:	4641      	mov	r1, r8
 8002980:	018a      	lsls	r2, r1, #6
 8002982:	4641      	mov	r1, r8
 8002984:	ebb2 0a01 	subs.w	sl, r2, r1
 8002988:	4649      	mov	r1, r9
 800298a:	eb63 0b01 	sbc.w	fp, r3, r1
 800298e:	f04f 0200 	mov.w	r2, #0
 8002992:	f04f 0300 	mov.w	r3, #0
 8002996:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800299a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800299e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029a2:	4692      	mov	sl, r2
 80029a4:	469b      	mov	fp, r3
 80029a6:	4623      	mov	r3, r4
 80029a8:	eb1a 0303 	adds.w	r3, sl, r3
 80029ac:	623b      	str	r3, [r7, #32]
 80029ae:	462b      	mov	r3, r5
 80029b0:	eb4b 0303 	adc.w	r3, fp, r3
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80029b6:	f04f 0200 	mov.w	r2, #0
 80029ba:	f04f 0300 	mov.w	r3, #0
 80029be:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80029c2:	4629      	mov	r1, r5
 80029c4:	028b      	lsls	r3, r1, #10
 80029c6:	4621      	mov	r1, r4
 80029c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029cc:	4621      	mov	r1, r4
 80029ce:	028a      	lsls	r2, r1, #10
 80029d0:	4610      	mov	r0, r2
 80029d2:	4619      	mov	r1, r3
 80029d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029d8:	2200      	movs	r2, #0
 80029da:	673b      	str	r3, [r7, #112]	@ 0x70
 80029dc:	677a      	str	r2, [r7, #116]	@ 0x74
 80029de:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80029e2:	f7fe f803 	bl	80009ec <__aeabi_uldivmod>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4613      	mov	r3, r2
 80029ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80029f0:	4b41      	ldr	r3, [pc, #260]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x354>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	0c1b      	lsrs	r3, r3, #16
 80029f6:	f003 0303 	and.w	r3, r3, #3
 80029fa:	3301      	adds	r3, #1
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8002a02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a12:	e0eb      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a14:	4b38      	ldr	r3, [pc, #224]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a20:	4b35      	ldr	r3, [pc, #212]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d06b      	beq.n	8002b04 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a2c:	4b32      	ldr	r3, [pc, #200]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	099b      	lsrs	r3, r3, #6
 8002a32:	2200      	movs	r2, #0
 8002a34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a3e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a40:	2300      	movs	r3, #0
 8002a42:	667b      	str	r3, [r7, #100]	@ 0x64
 8002a44:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002a48:	4622      	mov	r2, r4
 8002a4a:	462b      	mov	r3, r5
 8002a4c:	f04f 0000 	mov.w	r0, #0
 8002a50:	f04f 0100 	mov.w	r1, #0
 8002a54:	0159      	lsls	r1, r3, #5
 8002a56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a5a:	0150      	lsls	r0, r2, #5
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4621      	mov	r1, r4
 8002a62:	1a51      	subs	r1, r2, r1
 8002a64:	61b9      	str	r1, [r7, #24]
 8002a66:	4629      	mov	r1, r5
 8002a68:	eb63 0301 	sbc.w	r3, r3, r1
 8002a6c:	61fb      	str	r3, [r7, #28]
 8002a6e:	f04f 0200 	mov.w	r2, #0
 8002a72:	f04f 0300 	mov.w	r3, #0
 8002a76:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002a7a:	4659      	mov	r1, fp
 8002a7c:	018b      	lsls	r3, r1, #6
 8002a7e:	4651      	mov	r1, sl
 8002a80:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a84:	4651      	mov	r1, sl
 8002a86:	018a      	lsls	r2, r1, #6
 8002a88:	4651      	mov	r1, sl
 8002a8a:	ebb2 0801 	subs.w	r8, r2, r1
 8002a8e:	4659      	mov	r1, fp
 8002a90:	eb63 0901 	sbc.w	r9, r3, r1
 8002a94:	f04f 0200 	mov.w	r2, #0
 8002a98:	f04f 0300 	mov.w	r3, #0
 8002a9c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002aa0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002aa4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002aa8:	4690      	mov	r8, r2
 8002aaa:	4699      	mov	r9, r3
 8002aac:	4623      	mov	r3, r4
 8002aae:	eb18 0303 	adds.w	r3, r8, r3
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	462b      	mov	r3, r5
 8002ab6:	eb49 0303 	adc.w	r3, r9, r3
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	f04f 0300 	mov.w	r3, #0
 8002ac4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002ac8:	4629      	mov	r1, r5
 8002aca:	024b      	lsls	r3, r1, #9
 8002acc:	4621      	mov	r1, r4
 8002ace:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ad2:	4621      	mov	r1, r4
 8002ad4:	024a      	lsls	r2, r1, #9
 8002ad6:	4610      	mov	r0, r2
 8002ad8:	4619      	mov	r1, r3
 8002ada:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ade:	2200      	movs	r2, #0
 8002ae0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002ae2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002ae4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002ae8:	f7fd ff80 	bl	80009ec <__aeabi_uldivmod>
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	4613      	mov	r3, r2
 8002af2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002af6:	e065      	b.n	8002bc4 <HAL_RCC_GetSysClockFreq+0x420>
 8002af8:	40023800 	.word	0x40023800
 8002afc:	00f42400 	.word	0x00f42400
 8002b00:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b04:	4b3d      	ldr	r3, [pc, #244]	@ (8002bfc <HAL_RCC_GetSysClockFreq+0x458>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	099b      	lsrs	r3, r3, #6
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	4611      	mov	r1, r2
 8002b10:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b14:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b16:	2300      	movs	r3, #0
 8002b18:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b1a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002b1e:	4642      	mov	r2, r8
 8002b20:	464b      	mov	r3, r9
 8002b22:	f04f 0000 	mov.w	r0, #0
 8002b26:	f04f 0100 	mov.w	r1, #0
 8002b2a:	0159      	lsls	r1, r3, #5
 8002b2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b30:	0150      	lsls	r0, r2, #5
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	4641      	mov	r1, r8
 8002b38:	1a51      	subs	r1, r2, r1
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	4649      	mov	r1, r9
 8002b3e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	f04f 0200 	mov.w	r2, #0
 8002b48:	f04f 0300 	mov.w	r3, #0
 8002b4c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002b50:	4659      	mov	r1, fp
 8002b52:	018b      	lsls	r3, r1, #6
 8002b54:	4651      	mov	r1, sl
 8002b56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b5a:	4651      	mov	r1, sl
 8002b5c:	018a      	lsls	r2, r1, #6
 8002b5e:	4651      	mov	r1, sl
 8002b60:	1a54      	subs	r4, r2, r1
 8002b62:	4659      	mov	r1, fp
 8002b64:	eb63 0501 	sbc.w	r5, r3, r1
 8002b68:	f04f 0200 	mov.w	r2, #0
 8002b6c:	f04f 0300 	mov.w	r3, #0
 8002b70:	00eb      	lsls	r3, r5, #3
 8002b72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b76:	00e2      	lsls	r2, r4, #3
 8002b78:	4614      	mov	r4, r2
 8002b7a:	461d      	mov	r5, r3
 8002b7c:	4643      	mov	r3, r8
 8002b7e:	18e3      	adds	r3, r4, r3
 8002b80:	603b      	str	r3, [r7, #0]
 8002b82:	464b      	mov	r3, r9
 8002b84:	eb45 0303 	adc.w	r3, r5, r3
 8002b88:	607b      	str	r3, [r7, #4]
 8002b8a:	f04f 0200 	mov.w	r2, #0
 8002b8e:	f04f 0300 	mov.w	r3, #0
 8002b92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b96:	4629      	mov	r1, r5
 8002b98:	028b      	lsls	r3, r1, #10
 8002b9a:	4621      	mov	r1, r4
 8002b9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ba0:	4621      	mov	r1, r4
 8002ba2:	028a      	lsls	r2, r1, #10
 8002ba4:	4610      	mov	r0, r2
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bac:	2200      	movs	r2, #0
 8002bae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bb0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002bb2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002bb6:	f7fd ff19 	bl	80009ec <__aeabi_uldivmod>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8002bfc <HAL_RCC_GetSysClockFreq+0x458>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	0f1b      	lsrs	r3, r3, #28
 8002bca:	f003 0307 	and.w	r3, r3, #7
 8002bce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8002bd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002bd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002be2:	e003      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002be4:	4b06      	ldr	r3, [pc, #24]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002be6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002bea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	37b8      	adds	r7, #184	@ 0xb8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	00f42400 	.word	0x00f42400

08002c04 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e28d      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 8083 	beq.w	8002d2a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002c24:	4b94      	ldr	r3, [pc, #592]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 030c 	and.w	r3, r3, #12
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d019      	beq.n	8002c64 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002c30:	4b91      	ldr	r3, [pc, #580]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002c38:	2b08      	cmp	r3, #8
 8002c3a:	d106      	bne.n	8002c4a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002c3c:	4b8e      	ldr	r3, [pc, #568]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c48:	d00c      	beq.n	8002c64 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c4a:	4b8b      	ldr	r3, [pc, #556]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002c52:	2b0c      	cmp	r3, #12
 8002c54:	d112      	bne.n	8002c7c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c56:	4b88      	ldr	r3, [pc, #544]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c62:	d10b      	bne.n	8002c7c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c64:	4b84      	ldr	r3, [pc, #528]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d05b      	beq.n	8002d28 <HAL_RCC_OscConfig+0x124>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d157      	bne.n	8002d28 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e25a      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c84:	d106      	bne.n	8002c94 <HAL_RCC_OscConfig+0x90>
 8002c86:	4b7c      	ldr	r3, [pc, #496]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a7b      	ldr	r2, [pc, #492]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c90:	6013      	str	r3, [r2, #0]
 8002c92:	e01d      	b.n	8002cd0 <HAL_RCC_OscConfig+0xcc>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c9c:	d10c      	bne.n	8002cb8 <HAL_RCC_OscConfig+0xb4>
 8002c9e:	4b76      	ldr	r3, [pc, #472]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a75      	ldr	r2, [pc, #468]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002ca4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ca8:	6013      	str	r3, [r2, #0]
 8002caa:	4b73      	ldr	r3, [pc, #460]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a72      	ldr	r2, [pc, #456]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb4:	6013      	str	r3, [r2, #0]
 8002cb6:	e00b      	b.n	8002cd0 <HAL_RCC_OscConfig+0xcc>
 8002cb8:	4b6f      	ldr	r3, [pc, #444]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a6e      	ldr	r2, [pc, #440]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002cbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cc2:	6013      	str	r3, [r2, #0]
 8002cc4:	4b6c      	ldr	r3, [pc, #432]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a6b      	ldr	r2, [pc, #428]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002cca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d013      	beq.n	8002d00 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd8:	f7ff f940 	bl	8001f5c <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ce0:	f7ff f93c 	bl	8001f5c <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b64      	cmp	r3, #100	@ 0x64
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e21f      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf2:	4b61      	ldr	r3, [pc, #388]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0xdc>
 8002cfe:	e014      	b.n	8002d2a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d00:	f7ff f92c 	bl	8001f5c <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d08:	f7ff f928 	bl	8001f5c <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b64      	cmp	r3, #100	@ 0x64
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e20b      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d1a:	4b57      	ldr	r3, [pc, #348]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d1f0      	bne.n	8002d08 <HAL_RCC_OscConfig+0x104>
 8002d26:	e000      	b.n	8002d2a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d06f      	beq.n	8002e16 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002d36:	4b50      	ldr	r3, [pc, #320]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 030c 	and.w	r3, r3, #12
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d017      	beq.n	8002d72 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002d42:	4b4d      	ldr	r3, [pc, #308]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002d4a:	2b08      	cmp	r3, #8
 8002d4c:	d105      	bne.n	8002d5a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002d4e:	4b4a      	ldr	r3, [pc, #296]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00b      	beq.n	8002d72 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d5a:	4b47      	ldr	r3, [pc, #284]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002d62:	2b0c      	cmp	r3, #12
 8002d64:	d11c      	bne.n	8002da0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d66:	4b44      	ldr	r3, [pc, #272]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d116      	bne.n	8002da0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d72:	4b41      	ldr	r3, [pc, #260]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d005      	beq.n	8002d8a <HAL_RCC_OscConfig+0x186>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d001      	beq.n	8002d8a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e1d3      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	4937      	ldr	r1, [pc, #220]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d9e:	e03a      	b.n	8002e16 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d020      	beq.n	8002dea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002da8:	4b34      	ldr	r3, [pc, #208]	@ (8002e7c <HAL_RCC_OscConfig+0x278>)
 8002daa:	2201      	movs	r2, #1
 8002dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dae:	f7ff f8d5 	bl	8001f5c <HAL_GetTick>
 8002db2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002db4:	e008      	b.n	8002dc8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002db6:	f7ff f8d1 	bl	8001f5c <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e1b4      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc8:	4b2b      	ldr	r3, [pc, #172]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d0f0      	beq.n	8002db6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd4:	4b28      	ldr	r3, [pc, #160]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	4925      	ldr	r1, [pc, #148]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	600b      	str	r3, [r1, #0]
 8002de8:	e015      	b.n	8002e16 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dea:	4b24      	ldr	r3, [pc, #144]	@ (8002e7c <HAL_RCC_OscConfig+0x278>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df0:	f7ff f8b4 	bl	8001f5c <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002df8:	f7ff f8b0 	bl	8001f5c <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e193      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1f0      	bne.n	8002df8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0308 	and.w	r3, r3, #8
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d036      	beq.n	8002e90 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d016      	beq.n	8002e58 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e2a:	4b15      	ldr	r3, [pc, #84]	@ (8002e80 <HAL_RCC_OscConfig+0x27c>)
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e30:	f7ff f894 	bl	8001f5c <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e38:	f7ff f890 	bl	8001f5c <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e173      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <HAL_RCC_OscConfig+0x274>)
 8002e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0x234>
 8002e56:	e01b      	b.n	8002e90 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e58:	4b09      	ldr	r3, [pc, #36]	@ (8002e80 <HAL_RCC_OscConfig+0x27c>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e5e:	f7ff f87d 	bl	8001f5c <HAL_GetTick>
 8002e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e64:	e00e      	b.n	8002e84 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e66:	f7ff f879 	bl	8001f5c <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d907      	bls.n	8002e84 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e15c      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	42470000 	.word	0x42470000
 8002e80:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e84:	4b8a      	ldr	r3, [pc, #552]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002e86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1ea      	bne.n	8002e66 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 8097 	beq.w	8002fcc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ea2:	4b83      	ldr	r3, [pc, #524]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10f      	bne.n	8002ece <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	4b7f      	ldr	r3, [pc, #508]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	4a7e      	ldr	r2, [pc, #504]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ebe:	4b7c      	ldr	r3, [pc, #496]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ec6:	60bb      	str	r3, [r7, #8]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ece:	4b79      	ldr	r3, [pc, #484]	@ (80030b4 <HAL_RCC_OscConfig+0x4b0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d118      	bne.n	8002f0c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eda:	4b76      	ldr	r3, [pc, #472]	@ (80030b4 <HAL_RCC_OscConfig+0x4b0>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a75      	ldr	r2, [pc, #468]	@ (80030b4 <HAL_RCC_OscConfig+0x4b0>)
 8002ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ee4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ee6:	f7ff f839 	bl	8001f5c <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eec:	e008      	b.n	8002f00 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eee:	f7ff f835 	bl	8001f5c <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e118      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f00:	4b6c      	ldr	r3, [pc, #432]	@ (80030b4 <HAL_RCC_OscConfig+0x4b0>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d0f0      	beq.n	8002eee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d106      	bne.n	8002f22 <HAL_RCC_OscConfig+0x31e>
 8002f14:	4b66      	ldr	r3, [pc, #408]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f18:	4a65      	ldr	r2, [pc, #404]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f1a:	f043 0301 	orr.w	r3, r3, #1
 8002f1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f20:	e01c      	b.n	8002f5c <HAL_RCC_OscConfig+0x358>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	2b05      	cmp	r3, #5
 8002f28:	d10c      	bne.n	8002f44 <HAL_RCC_OscConfig+0x340>
 8002f2a:	4b61      	ldr	r3, [pc, #388]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f2e:	4a60      	ldr	r2, [pc, #384]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f30:	f043 0304 	orr.w	r3, r3, #4
 8002f34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f36:	4b5e      	ldr	r3, [pc, #376]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f3a:	4a5d      	ldr	r2, [pc, #372]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f42:	e00b      	b.n	8002f5c <HAL_RCC_OscConfig+0x358>
 8002f44:	4b5a      	ldr	r3, [pc, #360]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f48:	4a59      	ldr	r2, [pc, #356]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f4a:	f023 0301 	bic.w	r3, r3, #1
 8002f4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f50:	4b57      	ldr	r3, [pc, #348]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f54:	4a56      	ldr	r2, [pc, #344]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f56:	f023 0304 	bic.w	r3, r3, #4
 8002f5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d015      	beq.n	8002f90 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f64:	f7fe fffa 	bl	8001f5c <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f6a:	e00a      	b.n	8002f82 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f6c:	f7fe fff6 	bl	8001f5c <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e0d7      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f82:	4b4b      	ldr	r3, [pc, #300]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d0ee      	beq.n	8002f6c <HAL_RCC_OscConfig+0x368>
 8002f8e:	e014      	b.n	8002fba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f90:	f7fe ffe4 	bl	8001f5c <HAL_GetTick>
 8002f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f96:	e00a      	b.n	8002fae <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f98:	f7fe ffe0 	bl	8001f5c <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e0c1      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fae:	4b40      	ldr	r3, [pc, #256]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1ee      	bne.n	8002f98 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d105      	bne.n	8002fcc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc4:	4a3a      	ldr	r2, [pc, #232]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002fc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	f000 80ad 	beq.w	8003130 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fd6:	4b36      	ldr	r3, [pc, #216]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f003 030c 	and.w	r3, r3, #12
 8002fde:	2b08      	cmp	r3, #8
 8002fe0:	d060      	beq.n	80030a4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d145      	bne.n	8003076 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fea:	4b33      	ldr	r3, [pc, #204]	@ (80030b8 <HAL_RCC_OscConfig+0x4b4>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff0:	f7fe ffb4 	bl	8001f5c <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ff8:	f7fe ffb0 	bl	8001f5c <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e093      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800300a:	4b29      	ldr	r3, [pc, #164]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1f0      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	69da      	ldr	r2, [r3, #28]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	431a      	orrs	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003024:	019b      	lsls	r3, r3, #6
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302c:	085b      	lsrs	r3, r3, #1
 800302e:	3b01      	subs	r3, #1
 8003030:	041b      	lsls	r3, r3, #16
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003038:	061b      	lsls	r3, r3, #24
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003040:	071b      	lsls	r3, r3, #28
 8003042:	491b      	ldr	r1, [pc, #108]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8003044:	4313      	orrs	r3, r2
 8003046:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003048:	4b1b      	ldr	r3, [pc, #108]	@ (80030b8 <HAL_RCC_OscConfig+0x4b4>)
 800304a:	2201      	movs	r2, #1
 800304c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304e:	f7fe ff85 	bl	8001f5c <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003054:	e008      	b.n	8003068 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003056:	f7fe ff81 	bl	8001f5c <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e064      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003068:	4b11      	ldr	r3, [pc, #68]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d0f0      	beq.n	8003056 <HAL_RCC_OscConfig+0x452>
 8003074:	e05c      	b.n	8003130 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003076:	4b10      	ldr	r3, [pc, #64]	@ (80030b8 <HAL_RCC_OscConfig+0x4b4>)
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800307c:	f7fe ff6e 	bl	8001f5c <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003084:	f7fe ff6a 	bl	8001f5c <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e04d      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003096:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <HAL_RCC_OscConfig+0x4ac>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1f0      	bne.n	8003084 <HAL_RCC_OscConfig+0x480>
 80030a2:	e045      	b.n	8003130 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d107      	bne.n	80030bc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e040      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
 80030b0:	40023800 	.word	0x40023800
 80030b4:	40007000 	.word	0x40007000
 80030b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030bc:	4b1f      	ldr	r3, [pc, #124]	@ (800313c <HAL_RCC_OscConfig+0x538>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d030      	beq.n	800312c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d129      	bne.n	800312c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d122      	bne.n	800312c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80030ec:	4013      	ands	r3, r2
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d119      	bne.n	800312c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003102:	085b      	lsrs	r3, r3, #1
 8003104:	3b01      	subs	r3, #1
 8003106:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003108:	429a      	cmp	r2, r3
 800310a:	d10f      	bne.n	800312c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003116:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003118:	429a      	cmp	r2, r3
 800311a:	d107      	bne.n	800312c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003126:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003128:	429a      	cmp	r2, r3
 800312a:	d001      	beq.n	8003130 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e000      	b.n	8003132 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	40023800 	.word	0x40023800

08003140 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e041      	b.n	80031d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d106      	bne.n	800316c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7fe fcc4 	bl	8001af4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2202      	movs	r2, #2
 8003170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3304      	adds	r3, #4
 800317c:	4619      	mov	r1, r3
 800317e:	4610      	mov	r0, r2
 8003180:	f000 feba 	bl	8003ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3708      	adds	r7, #8
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
	...

080031e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d001      	beq.n	80031f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e04e      	b.n	8003296 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2202      	movs	r2, #2
 80031fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68da      	ldr	r2, [r3, #12]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 0201 	orr.w	r2, r2, #1
 800320e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a23      	ldr	r2, [pc, #140]	@ (80032a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d022      	beq.n	8003260 <HAL_TIM_Base_Start_IT+0x80>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003222:	d01d      	beq.n	8003260 <HAL_TIM_Base_Start_IT+0x80>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a1f      	ldr	r2, [pc, #124]	@ (80032a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d018      	beq.n	8003260 <HAL_TIM_Base_Start_IT+0x80>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a1e      	ldr	r2, [pc, #120]	@ (80032ac <HAL_TIM_Base_Start_IT+0xcc>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d013      	beq.n	8003260 <HAL_TIM_Base_Start_IT+0x80>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a1c      	ldr	r2, [pc, #112]	@ (80032b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00e      	beq.n	8003260 <HAL_TIM_Base_Start_IT+0x80>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a1b      	ldr	r2, [pc, #108]	@ (80032b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d009      	beq.n	8003260 <HAL_TIM_Base_Start_IT+0x80>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a19      	ldr	r2, [pc, #100]	@ (80032b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d004      	beq.n	8003260 <HAL_TIM_Base_Start_IT+0x80>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a18      	ldr	r2, [pc, #96]	@ (80032bc <HAL_TIM_Base_Start_IT+0xdc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d111      	bne.n	8003284 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2b06      	cmp	r3, #6
 8003270:	d010      	beq.n	8003294 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f042 0201 	orr.w	r2, r2, #1
 8003280:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003282:	e007      	b.n	8003294 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0201 	orr.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3714      	adds	r7, #20
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	40010000 	.word	0x40010000
 80032a8:	40000400 	.word	0x40000400
 80032ac:	40000800 	.word	0x40000800
 80032b0:	40000c00 	.word	0x40000c00
 80032b4:	40010400 	.word	0x40010400
 80032b8:	40014000 	.word	0x40014000
 80032bc:	40001800 	.word	0x40001800

080032c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e041      	b.n	8003356 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d106      	bne.n	80032ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f000 f839 	bl	800335e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2202      	movs	r2, #2
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	3304      	adds	r3, #4
 80032fc:	4619      	mov	r1, r3
 80032fe:	4610      	mov	r0, r2
 8003300:	f000 fdfa 	bl	8003ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800335e:	b480      	push	{r7}
 8003360:	b083      	sub	sp, #12
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
	...

08003374 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d109      	bne.n	8003398 <HAL_TIM_PWM_Start+0x24>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b01      	cmp	r3, #1
 800338e:	bf14      	ite	ne
 8003390:	2301      	movne	r3, #1
 8003392:	2300      	moveq	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	e022      	b.n	80033de <HAL_TIM_PWM_Start+0x6a>
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	2b04      	cmp	r3, #4
 800339c:	d109      	bne.n	80033b2 <HAL_TIM_PWM_Start+0x3e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	bf14      	ite	ne
 80033aa:	2301      	movne	r3, #1
 80033ac:	2300      	moveq	r3, #0
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	e015      	b.n	80033de <HAL_TIM_PWM_Start+0x6a>
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	2b08      	cmp	r3, #8
 80033b6:	d109      	bne.n	80033cc <HAL_TIM_PWM_Start+0x58>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	bf14      	ite	ne
 80033c4:	2301      	movne	r3, #1
 80033c6:	2300      	moveq	r3, #0
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	e008      	b.n	80033de <HAL_TIM_PWM_Start+0x6a>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	bf14      	ite	ne
 80033d8:	2301      	movne	r3, #1
 80033da:	2300      	moveq	r3, #0
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e07c      	b.n	80034e0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d104      	bne.n	80033f6 <HAL_TIM_PWM_Start+0x82>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2202      	movs	r2, #2
 80033f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033f4:	e013      	b.n	800341e <HAL_TIM_PWM_Start+0xaa>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d104      	bne.n	8003406 <HAL_TIM_PWM_Start+0x92>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2202      	movs	r2, #2
 8003400:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003404:	e00b      	b.n	800341e <HAL_TIM_PWM_Start+0xaa>
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	2b08      	cmp	r3, #8
 800340a:	d104      	bne.n	8003416 <HAL_TIM_PWM_Start+0xa2>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2202      	movs	r2, #2
 8003410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003414:	e003      	b.n	800341e <HAL_TIM_PWM_Start+0xaa>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2202      	movs	r2, #2
 800341a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2201      	movs	r2, #1
 8003424:	6839      	ldr	r1, [r7, #0]
 8003426:	4618      	mov	r0, r3
 8003428:	f001 f986 	bl	8004738 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a2d      	ldr	r2, [pc, #180]	@ (80034e8 <HAL_TIM_PWM_Start+0x174>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d004      	beq.n	8003440 <HAL_TIM_PWM_Start+0xcc>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a2c      	ldr	r2, [pc, #176]	@ (80034ec <HAL_TIM_PWM_Start+0x178>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d101      	bne.n	8003444 <HAL_TIM_PWM_Start+0xd0>
 8003440:	2301      	movs	r3, #1
 8003442:	e000      	b.n	8003446 <HAL_TIM_PWM_Start+0xd2>
 8003444:	2300      	movs	r3, #0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d007      	beq.n	800345a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003458:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a22      	ldr	r2, [pc, #136]	@ (80034e8 <HAL_TIM_PWM_Start+0x174>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d022      	beq.n	80034aa <HAL_TIM_PWM_Start+0x136>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800346c:	d01d      	beq.n	80034aa <HAL_TIM_PWM_Start+0x136>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a1f      	ldr	r2, [pc, #124]	@ (80034f0 <HAL_TIM_PWM_Start+0x17c>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d018      	beq.n	80034aa <HAL_TIM_PWM_Start+0x136>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a1d      	ldr	r2, [pc, #116]	@ (80034f4 <HAL_TIM_PWM_Start+0x180>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d013      	beq.n	80034aa <HAL_TIM_PWM_Start+0x136>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a1c      	ldr	r2, [pc, #112]	@ (80034f8 <HAL_TIM_PWM_Start+0x184>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d00e      	beq.n	80034aa <HAL_TIM_PWM_Start+0x136>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a16      	ldr	r2, [pc, #88]	@ (80034ec <HAL_TIM_PWM_Start+0x178>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d009      	beq.n	80034aa <HAL_TIM_PWM_Start+0x136>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a18      	ldr	r2, [pc, #96]	@ (80034fc <HAL_TIM_PWM_Start+0x188>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d004      	beq.n	80034aa <HAL_TIM_PWM_Start+0x136>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a16      	ldr	r2, [pc, #88]	@ (8003500 <HAL_TIM_PWM_Start+0x18c>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d111      	bne.n	80034ce <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f003 0307 	and.w	r3, r3, #7
 80034b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2b06      	cmp	r3, #6
 80034ba:	d010      	beq.n	80034de <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f042 0201 	orr.w	r2, r2, #1
 80034ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034cc:	e007      	b.n	80034de <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f042 0201 	orr.w	r2, r2, #1
 80034dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	40010000 	.word	0x40010000
 80034ec:	40010400 	.word	0x40010400
 80034f0:	40000400 	.word	0x40000400
 80034f4:	40000800 	.word	0x40000800
 80034f8:	40000c00 	.word	0x40000c00
 80034fc:	40014000 	.word	0x40014000
 8003500:	40001800 	.word	0x40001800

08003504 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e041      	b.n	800359a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d106      	bne.n	8003530 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f839 	bl	80035a2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2202      	movs	r2, #2
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	3304      	adds	r3, #4
 8003540:	4619      	mov	r1, r3
 8003542:	4610      	mov	r0, r2
 8003544:	f000 fcd8 	bl	8003ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
	...

080035b8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035c2:	2300      	movs	r3, #0
 80035c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d104      	bne.n	80035d6 <HAL_TIM_IC_Start_IT+0x1e>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	e013      	b.n	80035fe <HAL_TIM_IC_Start_IT+0x46>
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	2b04      	cmp	r3, #4
 80035da:	d104      	bne.n	80035e6 <HAL_TIM_IC_Start_IT+0x2e>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	e00b      	b.n	80035fe <HAL_TIM_IC_Start_IT+0x46>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d104      	bne.n	80035f6 <HAL_TIM_IC_Start_IT+0x3e>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	e003      	b.n	80035fe <HAL_TIM_IC_Start_IT+0x46>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d104      	bne.n	8003610 <HAL_TIM_IC_Start_IT+0x58>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800360c:	b2db      	uxtb	r3, r3
 800360e:	e013      	b.n	8003638 <HAL_TIM_IC_Start_IT+0x80>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	2b04      	cmp	r3, #4
 8003614:	d104      	bne.n	8003620 <HAL_TIM_IC_Start_IT+0x68>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800361c:	b2db      	uxtb	r3, r3
 800361e:	e00b      	b.n	8003638 <HAL_TIM_IC_Start_IT+0x80>
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	2b08      	cmp	r3, #8
 8003624:	d104      	bne.n	8003630 <HAL_TIM_IC_Start_IT+0x78>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800362c:	b2db      	uxtb	r3, r3
 800362e:	e003      	b.n	8003638 <HAL_TIM_IC_Start_IT+0x80>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003636:	b2db      	uxtb	r3, r3
 8003638:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800363a:	7bbb      	ldrb	r3, [r7, #14]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d102      	bne.n	8003646 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003640:	7b7b      	ldrb	r3, [r7, #13]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d001      	beq.n	800364a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e0cc      	b.n	80037e4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d104      	bne.n	800365a <HAL_TIM_IC_Start_IT+0xa2>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2202      	movs	r2, #2
 8003654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003658:	e013      	b.n	8003682 <HAL_TIM_IC_Start_IT+0xca>
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	2b04      	cmp	r3, #4
 800365e:	d104      	bne.n	800366a <HAL_TIM_IC_Start_IT+0xb2>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2202      	movs	r2, #2
 8003664:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003668:	e00b      	b.n	8003682 <HAL_TIM_IC_Start_IT+0xca>
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	2b08      	cmp	r3, #8
 800366e:	d104      	bne.n	800367a <HAL_TIM_IC_Start_IT+0xc2>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2202      	movs	r2, #2
 8003674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003678:	e003      	b.n	8003682 <HAL_TIM_IC_Start_IT+0xca>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2202      	movs	r2, #2
 800367e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d104      	bne.n	8003692 <HAL_TIM_IC_Start_IT+0xda>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003690:	e013      	b.n	80036ba <HAL_TIM_IC_Start_IT+0x102>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b04      	cmp	r3, #4
 8003696:	d104      	bne.n	80036a2 <HAL_TIM_IC_Start_IT+0xea>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80036a0:	e00b      	b.n	80036ba <HAL_TIM_IC_Start_IT+0x102>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	d104      	bne.n	80036b2 <HAL_TIM_IC_Start_IT+0xfa>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036b0:	e003      	b.n	80036ba <HAL_TIM_IC_Start_IT+0x102>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2202      	movs	r2, #2
 80036b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	2b0c      	cmp	r3, #12
 80036be:	d841      	bhi.n	8003744 <HAL_TIM_IC_Start_IT+0x18c>
 80036c0:	a201      	add	r2, pc, #4	@ (adr r2, 80036c8 <HAL_TIM_IC_Start_IT+0x110>)
 80036c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c6:	bf00      	nop
 80036c8:	080036fd 	.word	0x080036fd
 80036cc:	08003745 	.word	0x08003745
 80036d0:	08003745 	.word	0x08003745
 80036d4:	08003745 	.word	0x08003745
 80036d8:	0800370f 	.word	0x0800370f
 80036dc:	08003745 	.word	0x08003745
 80036e0:	08003745 	.word	0x08003745
 80036e4:	08003745 	.word	0x08003745
 80036e8:	08003721 	.word	0x08003721
 80036ec:	08003745 	.word	0x08003745
 80036f0:	08003745 	.word	0x08003745
 80036f4:	08003745 	.word	0x08003745
 80036f8:	08003733 	.word	0x08003733
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68da      	ldr	r2, [r3, #12]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f042 0202 	orr.w	r2, r2, #2
 800370a:	60da      	str	r2, [r3, #12]
      break;
 800370c:	e01d      	b.n	800374a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68da      	ldr	r2, [r3, #12]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f042 0204 	orr.w	r2, r2, #4
 800371c:	60da      	str	r2, [r3, #12]
      break;
 800371e:	e014      	b.n	800374a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68da      	ldr	r2, [r3, #12]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 0208 	orr.w	r2, r2, #8
 800372e:	60da      	str	r2, [r3, #12]
      break;
 8003730:	e00b      	b.n	800374a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68da      	ldr	r2, [r3, #12]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f042 0210 	orr.w	r2, r2, #16
 8003740:	60da      	str	r2, [r3, #12]
      break;
 8003742:	e002      	b.n	800374a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	73fb      	strb	r3, [r7, #15]
      break;
 8003748:	bf00      	nop
  }

  if (status == HAL_OK)
 800374a:	7bfb      	ldrb	r3, [r7, #15]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d148      	bne.n	80037e2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2201      	movs	r2, #1
 8003756:	6839      	ldr	r1, [r7, #0]
 8003758:	4618      	mov	r0, r3
 800375a:	f000 ffed 	bl	8004738 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a22      	ldr	r2, [pc, #136]	@ (80037ec <HAL_TIM_IC_Start_IT+0x234>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d022      	beq.n	80037ae <HAL_TIM_IC_Start_IT+0x1f6>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003770:	d01d      	beq.n	80037ae <HAL_TIM_IC_Start_IT+0x1f6>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a1e      	ldr	r2, [pc, #120]	@ (80037f0 <HAL_TIM_IC_Start_IT+0x238>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d018      	beq.n	80037ae <HAL_TIM_IC_Start_IT+0x1f6>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a1c      	ldr	r2, [pc, #112]	@ (80037f4 <HAL_TIM_IC_Start_IT+0x23c>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d013      	beq.n	80037ae <HAL_TIM_IC_Start_IT+0x1f6>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a1b      	ldr	r2, [pc, #108]	@ (80037f8 <HAL_TIM_IC_Start_IT+0x240>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d00e      	beq.n	80037ae <HAL_TIM_IC_Start_IT+0x1f6>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a19      	ldr	r2, [pc, #100]	@ (80037fc <HAL_TIM_IC_Start_IT+0x244>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d009      	beq.n	80037ae <HAL_TIM_IC_Start_IT+0x1f6>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a18      	ldr	r2, [pc, #96]	@ (8003800 <HAL_TIM_IC_Start_IT+0x248>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d004      	beq.n	80037ae <HAL_TIM_IC_Start_IT+0x1f6>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a16      	ldr	r2, [pc, #88]	@ (8003804 <HAL_TIM_IC_Start_IT+0x24c>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d111      	bne.n	80037d2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f003 0307 	and.w	r3, r3, #7
 80037b8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b06      	cmp	r3, #6
 80037be:	d010      	beq.n	80037e2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0201 	orr.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d0:	e007      	b.n	80037e2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0201 	orr.w	r2, r2, #1
 80037e0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80037e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3710      	adds	r7, #16
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40010000 	.word	0x40010000
 80037f0:	40000400 	.word	0x40000400
 80037f4:	40000800 	.word	0x40000800
 80037f8:	40000c00 	.word	0x40000c00
 80037fc:	40010400 	.word	0x40010400
 8003800:	40014000 	.word	0x40014000
 8003804:	40001800 	.word	0x40001800

08003808 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d020      	beq.n	800386c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d01b      	beq.n	800386c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f06f 0202 	mvn.w	r2, #2
 800383c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2201      	movs	r2, #1
 8003842:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	f003 0303 	and.w	r3, r3, #3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f7fd fcf8 	bl	8001248 <HAL_TIM_IC_CaptureCallback>
 8003858:	e005      	b.n	8003866 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 fb2e 	bl	8003ebc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 fb35 	bl	8003ed0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	f003 0304 	and.w	r3, r3, #4
 8003872:	2b00      	cmp	r3, #0
 8003874:	d020      	beq.n	80038b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f003 0304 	and.w	r3, r3, #4
 800387c:	2b00      	cmp	r3, #0
 800387e:	d01b      	beq.n	80038b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f06f 0204 	mvn.w	r2, #4
 8003888:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2202      	movs	r2, #2
 800388e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800389a:	2b00      	cmp	r3, #0
 800389c:	d003      	beq.n	80038a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f7fd fcd2 	bl	8001248 <HAL_TIM_IC_CaptureCallback>
 80038a4:	e005      	b.n	80038b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 fb08 	bl	8003ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f000 fb0f 	bl	8003ed0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d020      	beq.n	8003904 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f003 0308 	and.w	r3, r3, #8
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d01b      	beq.n	8003904 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f06f 0208 	mvn.w	r2, #8
 80038d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2204      	movs	r2, #4
 80038da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	f003 0303 	and.w	r3, r3, #3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7fd fcac 	bl	8001248 <HAL_TIM_IC_CaptureCallback>
 80038f0:	e005      	b.n	80038fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 fae2 	bl	8003ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 fae9 	bl	8003ed0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	f003 0310 	and.w	r3, r3, #16
 800390a:	2b00      	cmp	r3, #0
 800390c:	d020      	beq.n	8003950 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f003 0310 	and.w	r3, r3, #16
 8003914:	2b00      	cmp	r3, #0
 8003916:	d01b      	beq.n	8003950 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f06f 0210 	mvn.w	r2, #16
 8003920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2208      	movs	r2, #8
 8003926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	69db      	ldr	r3, [r3, #28]
 800392e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7fd fc86 	bl	8001248 <HAL_TIM_IC_CaptureCallback>
 800393c:	e005      	b.n	800394a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 fabc 	bl	8003ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 fac3 	bl	8003ed0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00c      	beq.n	8003974 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f003 0301 	and.w	r3, r3, #1
 8003960:	2b00      	cmp	r3, #0
 8003962:	d007      	beq.n	8003974 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0201 	mvn.w	r2, #1
 800396c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f7fe f87c 	bl	8001a6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00c      	beq.n	8003998 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003984:	2b00      	cmp	r3, #0
 8003986:	d007      	beq.n	8003998 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f000 ffce 	bl	8004934 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00c      	beq.n	80039bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d007      	beq.n	80039bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 fa94 	bl	8003ee4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	f003 0320 	and.w	r3, r3, #32
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00c      	beq.n	80039e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f003 0320 	and.w	r3, r3, #32
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d007      	beq.n	80039e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f06f 0220 	mvn.w	r2, #32
 80039d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 ffa0 	bl	8004920 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039e0:	bf00      	nop
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039f4:	2300      	movs	r3, #0
 80039f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d101      	bne.n	8003a06 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003a02:	2302      	movs	r3, #2
 8003a04:	e088      	b.n	8003b18 <HAL_TIM_IC_ConfigChannel+0x130>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d11b      	bne.n	8003a4c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003a24:	f000 fcc4 	bl	80043b0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699a      	ldr	r2, [r3, #24]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 020c 	bic.w	r2, r2, #12
 8003a36:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6999      	ldr	r1, [r3, #24]
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	689a      	ldr	r2, [r3, #8]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	619a      	str	r2, [r3, #24]
 8003a4a:	e060      	b.n	8003b0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d11c      	bne.n	8003a8c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003a62:	f000 fd48 	bl	80044f6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	699a      	ldr	r2, [r3, #24]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003a74:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6999      	ldr	r1, [r3, #24]
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	021a      	lsls	r2, r3, #8
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	430a      	orrs	r2, r1
 8003a88:	619a      	str	r2, [r3, #24]
 8003a8a:	e040      	b.n	8003b0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2b08      	cmp	r3, #8
 8003a90:	d11b      	bne.n	8003aca <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003aa2:	f000 fd95 	bl	80045d0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	69da      	ldr	r2, [r3, #28]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f022 020c 	bic.w	r2, r2, #12
 8003ab4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	69d9      	ldr	r1, [r3, #28]
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	689a      	ldr	r2, [r3, #8]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	61da      	str	r2, [r3, #28]
 8003ac8:	e021      	b.n	8003b0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b0c      	cmp	r3, #12
 8003ace:	d11c      	bne.n	8003b0a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003ae0:	f000 fdb2 	bl	8004648 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	69da      	ldr	r2, [r3, #28]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003af2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	69d9      	ldr	r1, [r3, #28]
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	021a      	lsls	r2, r3, #8
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	61da      	str	r2, [r3, #28]
 8003b08:	e001      	b.n	8003b0e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d101      	bne.n	8003b3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	e0ae      	b.n	8003c9c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2b0c      	cmp	r3, #12
 8003b4a:	f200 809f 	bhi.w	8003c8c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b54:	08003b89 	.word	0x08003b89
 8003b58:	08003c8d 	.word	0x08003c8d
 8003b5c:	08003c8d 	.word	0x08003c8d
 8003b60:	08003c8d 	.word	0x08003c8d
 8003b64:	08003bc9 	.word	0x08003bc9
 8003b68:	08003c8d 	.word	0x08003c8d
 8003b6c:	08003c8d 	.word	0x08003c8d
 8003b70:	08003c8d 	.word	0x08003c8d
 8003b74:	08003c0b 	.word	0x08003c0b
 8003b78:	08003c8d 	.word	0x08003c8d
 8003b7c:	08003c8d 	.word	0x08003c8d
 8003b80:	08003c8d 	.word	0x08003c8d
 8003b84:	08003c4b 	.word	0x08003c4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68b9      	ldr	r1, [r7, #8]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f000 fa5e 	bl	8004050 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	699a      	ldr	r2, [r3, #24]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f042 0208 	orr.w	r2, r2, #8
 8003ba2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699a      	ldr	r2, [r3, #24]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0204 	bic.w	r2, r2, #4
 8003bb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6999      	ldr	r1, [r3, #24]
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	691a      	ldr	r2, [r3, #16]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	619a      	str	r2, [r3, #24]
      break;
 8003bc6:	e064      	b.n	8003c92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68b9      	ldr	r1, [r7, #8]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 faae 	bl	8004130 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	699a      	ldr	r2, [r3, #24]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003be2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	699a      	ldr	r2, [r3, #24]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	6999      	ldr	r1, [r3, #24]
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	021a      	lsls	r2, r3, #8
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	430a      	orrs	r2, r1
 8003c06:	619a      	str	r2, [r3, #24]
      break;
 8003c08:	e043      	b.n	8003c92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68b9      	ldr	r1, [r7, #8]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f000 fb03 	bl	800421c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	69da      	ldr	r2, [r3, #28]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f042 0208 	orr.w	r2, r2, #8
 8003c24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	69da      	ldr	r2, [r3, #28]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f022 0204 	bic.w	r2, r2, #4
 8003c34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	69d9      	ldr	r1, [r3, #28]
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	691a      	ldr	r2, [r3, #16]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	430a      	orrs	r2, r1
 8003c46:	61da      	str	r2, [r3, #28]
      break;
 8003c48:	e023      	b.n	8003c92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68b9      	ldr	r1, [r7, #8]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f000 fb57 	bl	8004304 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	69da      	ldr	r2, [r3, #28]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	69da      	ldr	r2, [r3, #28]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	69d9      	ldr	r1, [r3, #28]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	021a      	lsls	r2, r3, #8
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	61da      	str	r2, [r3, #28]
      break;
 8003c8a:	e002      	b.n	8003c92 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	75fb      	strb	r3, [r7, #23]
      break;
 8003c90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d101      	bne.n	8003cc0 <HAL_TIM_ConfigClockSource+0x1c>
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	e0b4      	b.n	8003e2a <HAL_TIM_ConfigClockSource+0x186>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003cde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ce6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf8:	d03e      	beq.n	8003d78 <HAL_TIM_ConfigClockSource+0xd4>
 8003cfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cfe:	f200 8087 	bhi.w	8003e10 <HAL_TIM_ConfigClockSource+0x16c>
 8003d02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d06:	f000 8086 	beq.w	8003e16 <HAL_TIM_ConfigClockSource+0x172>
 8003d0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d0e:	d87f      	bhi.n	8003e10 <HAL_TIM_ConfigClockSource+0x16c>
 8003d10:	2b70      	cmp	r3, #112	@ 0x70
 8003d12:	d01a      	beq.n	8003d4a <HAL_TIM_ConfigClockSource+0xa6>
 8003d14:	2b70      	cmp	r3, #112	@ 0x70
 8003d16:	d87b      	bhi.n	8003e10 <HAL_TIM_ConfigClockSource+0x16c>
 8003d18:	2b60      	cmp	r3, #96	@ 0x60
 8003d1a:	d050      	beq.n	8003dbe <HAL_TIM_ConfigClockSource+0x11a>
 8003d1c:	2b60      	cmp	r3, #96	@ 0x60
 8003d1e:	d877      	bhi.n	8003e10 <HAL_TIM_ConfigClockSource+0x16c>
 8003d20:	2b50      	cmp	r3, #80	@ 0x50
 8003d22:	d03c      	beq.n	8003d9e <HAL_TIM_ConfigClockSource+0xfa>
 8003d24:	2b50      	cmp	r3, #80	@ 0x50
 8003d26:	d873      	bhi.n	8003e10 <HAL_TIM_ConfigClockSource+0x16c>
 8003d28:	2b40      	cmp	r3, #64	@ 0x40
 8003d2a:	d058      	beq.n	8003dde <HAL_TIM_ConfigClockSource+0x13a>
 8003d2c:	2b40      	cmp	r3, #64	@ 0x40
 8003d2e:	d86f      	bhi.n	8003e10 <HAL_TIM_ConfigClockSource+0x16c>
 8003d30:	2b30      	cmp	r3, #48	@ 0x30
 8003d32:	d064      	beq.n	8003dfe <HAL_TIM_ConfigClockSource+0x15a>
 8003d34:	2b30      	cmp	r3, #48	@ 0x30
 8003d36:	d86b      	bhi.n	8003e10 <HAL_TIM_ConfigClockSource+0x16c>
 8003d38:	2b20      	cmp	r3, #32
 8003d3a:	d060      	beq.n	8003dfe <HAL_TIM_ConfigClockSource+0x15a>
 8003d3c:	2b20      	cmp	r3, #32
 8003d3e:	d867      	bhi.n	8003e10 <HAL_TIM_ConfigClockSource+0x16c>
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d05c      	beq.n	8003dfe <HAL_TIM_ConfigClockSource+0x15a>
 8003d44:	2b10      	cmp	r3, #16
 8003d46:	d05a      	beq.n	8003dfe <HAL_TIM_ConfigClockSource+0x15a>
 8003d48:	e062      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d5a:	f000 fccd 	bl	80046f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	609a      	str	r2, [r3, #8]
      break;
 8003d76:	e04f      	b.n	8003e18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d88:	f000 fcb6 	bl	80046f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d9a:	609a      	str	r2, [r3, #8]
      break;
 8003d9c:	e03c      	b.n	8003e18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003daa:	461a      	mov	r2, r3
 8003dac:	f000 fb74 	bl	8004498 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2150      	movs	r1, #80	@ 0x50
 8003db6:	4618      	mov	r0, r3
 8003db8:	f000 fc83 	bl	80046c2 <TIM_ITRx_SetConfig>
      break;
 8003dbc:	e02c      	b.n	8003e18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dca:	461a      	mov	r2, r3
 8003dcc:	f000 fbd0 	bl	8004570 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2160      	movs	r1, #96	@ 0x60
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 fc73 	bl	80046c2 <TIM_ITRx_SetConfig>
      break;
 8003ddc:	e01c      	b.n	8003e18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dea:	461a      	mov	r2, r3
 8003dec:	f000 fb54 	bl	8004498 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2140      	movs	r1, #64	@ 0x40
 8003df6:	4618      	mov	r0, r3
 8003df8:	f000 fc63 	bl	80046c2 <TIM_ITRx_SetConfig>
      break;
 8003dfc:	e00c      	b.n	8003e18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4619      	mov	r1, r3
 8003e08:	4610      	mov	r0, r2
 8003e0a:	f000 fc5a 	bl	80046c2 <TIM_ITRx_SetConfig>
      break;
 8003e0e:	e003      	b.n	8003e18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
      break;
 8003e14:	e000      	b.n	8003e18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
	...

08003e34 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	2b0c      	cmp	r3, #12
 8003e46:	d831      	bhi.n	8003eac <HAL_TIM_ReadCapturedValue+0x78>
 8003e48:	a201      	add	r2, pc, #4	@ (adr r2, 8003e50 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4e:	bf00      	nop
 8003e50:	08003e85 	.word	0x08003e85
 8003e54:	08003ead 	.word	0x08003ead
 8003e58:	08003ead 	.word	0x08003ead
 8003e5c:	08003ead 	.word	0x08003ead
 8003e60:	08003e8f 	.word	0x08003e8f
 8003e64:	08003ead 	.word	0x08003ead
 8003e68:	08003ead 	.word	0x08003ead
 8003e6c:	08003ead 	.word	0x08003ead
 8003e70:	08003e99 	.word	0x08003e99
 8003e74:	08003ead 	.word	0x08003ead
 8003e78:	08003ead 	.word	0x08003ead
 8003e7c:	08003ead 	.word	0x08003ead
 8003e80:	08003ea3 	.word	0x08003ea3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e8a:	60fb      	str	r3, [r7, #12]

      break;
 8003e8c:	e00f      	b.n	8003eae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e94:	60fb      	str	r3, [r7, #12]

      break;
 8003e96:	e00a      	b.n	8003eae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e9e:	60fb      	str	r3, [r7, #12]

      break;
 8003ea0:	e005      	b.n	8003eae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea8:	60fb      	str	r3, [r7, #12]

      break;
 8003eaa:	e000      	b.n	8003eae <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003eac:	bf00      	nop
  }

  return tmpreg;
 8003eae:	68fb      	ldr	r3, [r7, #12]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3714      	adds	r7, #20
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a46      	ldr	r2, [pc, #280]	@ (8004024 <TIM_Base_SetConfig+0x12c>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d013      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f16:	d00f      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a43      	ldr	r2, [pc, #268]	@ (8004028 <TIM_Base_SetConfig+0x130>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d00b      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a42      	ldr	r2, [pc, #264]	@ (800402c <TIM_Base_SetConfig+0x134>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d007      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a41      	ldr	r2, [pc, #260]	@ (8004030 <TIM_Base_SetConfig+0x138>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d003      	beq.n	8003f38 <TIM_Base_SetConfig+0x40>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a40      	ldr	r2, [pc, #256]	@ (8004034 <TIM_Base_SetConfig+0x13c>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d108      	bne.n	8003f4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a35      	ldr	r2, [pc, #212]	@ (8004024 <TIM_Base_SetConfig+0x12c>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d02b      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f58:	d027      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a32      	ldr	r2, [pc, #200]	@ (8004028 <TIM_Base_SetConfig+0x130>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d023      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a31      	ldr	r2, [pc, #196]	@ (800402c <TIM_Base_SetConfig+0x134>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d01f      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a30      	ldr	r2, [pc, #192]	@ (8004030 <TIM_Base_SetConfig+0x138>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d01b      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a2f      	ldr	r2, [pc, #188]	@ (8004034 <TIM_Base_SetConfig+0x13c>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d017      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a2e      	ldr	r2, [pc, #184]	@ (8004038 <TIM_Base_SetConfig+0x140>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d013      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a2d      	ldr	r2, [pc, #180]	@ (800403c <TIM_Base_SetConfig+0x144>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d00f      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a2c      	ldr	r2, [pc, #176]	@ (8004040 <TIM_Base_SetConfig+0x148>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d00b      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a2b      	ldr	r2, [pc, #172]	@ (8004044 <TIM_Base_SetConfig+0x14c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d007      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8004048 <TIM_Base_SetConfig+0x150>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d003      	beq.n	8003faa <TIM_Base_SetConfig+0xb2>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a29      	ldr	r2, [pc, #164]	@ (800404c <TIM_Base_SetConfig+0x154>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d108      	bne.n	8003fbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a10      	ldr	r2, [pc, #64]	@ (8004024 <TIM_Base_SetConfig+0x12c>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d003      	beq.n	8003ff0 <TIM_Base_SetConfig+0xf8>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a12      	ldr	r2, [pc, #72]	@ (8004034 <TIM_Base_SetConfig+0x13c>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d103      	bne.n	8003ff8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	691a      	ldr	r2, [r3, #16]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	2b01      	cmp	r3, #1
 8004008:	d105      	bne.n	8004016 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	f023 0201 	bic.w	r2, r3, #1
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	611a      	str	r2, [r3, #16]
  }
}
 8004016:	bf00      	nop
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	40010000 	.word	0x40010000
 8004028:	40000400 	.word	0x40000400
 800402c:	40000800 	.word	0x40000800
 8004030:	40000c00 	.word	0x40000c00
 8004034:	40010400 	.word	0x40010400
 8004038:	40014000 	.word	0x40014000
 800403c:	40014400 	.word	0x40014400
 8004040:	40014800 	.word	0x40014800
 8004044:	40001800 	.word	0x40001800
 8004048:	40001c00 	.word	0x40001c00
 800404c:	40002000 	.word	0x40002000

08004050 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a1b      	ldr	r3, [r3, #32]
 800405e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	f023 0201 	bic.w	r2, r3, #1
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800407e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f023 0303 	bic.w	r3, r3, #3
 8004086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	4313      	orrs	r3, r2
 8004090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	f023 0302 	bic.w	r3, r3, #2
 8004098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a20      	ldr	r2, [pc, #128]	@ (8004128 <TIM_OC1_SetConfig+0xd8>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d003      	beq.n	80040b4 <TIM_OC1_SetConfig+0x64>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a1f      	ldr	r2, [pc, #124]	@ (800412c <TIM_OC1_SetConfig+0xdc>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d10c      	bne.n	80040ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f023 0308 	bic.w	r3, r3, #8
 80040ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	f023 0304 	bic.w	r3, r3, #4
 80040cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a15      	ldr	r2, [pc, #84]	@ (8004128 <TIM_OC1_SetConfig+0xd8>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d003      	beq.n	80040de <TIM_OC1_SetConfig+0x8e>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a14      	ldr	r2, [pc, #80]	@ (800412c <TIM_OC1_SetConfig+0xdc>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d111      	bne.n	8004102 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80040ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	4313      	orrs	r3, r2
 8004100:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	693a      	ldr	r2, [r7, #16]
 8004106:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	697a      	ldr	r2, [r7, #20]
 800411a:	621a      	str	r2, [r3, #32]
}
 800411c:	bf00      	nop
 800411e:	371c      	adds	r7, #28
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	40010000 	.word	0x40010000
 800412c:	40010400 	.word	0x40010400

08004130 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004130:	b480      	push	{r7}
 8004132:	b087      	sub	sp, #28
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	f023 0210 	bic.w	r2, r3, #16
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800415e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004166:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	021b      	lsls	r3, r3, #8
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	4313      	orrs	r3, r2
 8004172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f023 0320 	bic.w	r3, r3, #32
 800417a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	011b      	lsls	r3, r3, #4
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	4313      	orrs	r3, r2
 8004186:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a22      	ldr	r2, [pc, #136]	@ (8004214 <TIM_OC2_SetConfig+0xe4>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d003      	beq.n	8004198 <TIM_OC2_SetConfig+0x68>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a21      	ldr	r2, [pc, #132]	@ (8004218 <TIM_OC2_SetConfig+0xe8>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d10d      	bne.n	80041b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800419e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a17      	ldr	r2, [pc, #92]	@ (8004214 <TIM_OC2_SetConfig+0xe4>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d003      	beq.n	80041c4 <TIM_OC2_SetConfig+0x94>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a16      	ldr	r2, [pc, #88]	@ (8004218 <TIM_OC2_SetConfig+0xe8>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d113      	bne.n	80041ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80041d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685a      	ldr	r2, [r3, #4]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	621a      	str	r2, [r3, #32]
}
 8004206:	bf00      	nop
 8004208:	371c      	adds	r7, #28
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	40010000 	.word	0x40010000
 8004218:	40010400 	.word	0x40010400

0800421c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800421c:	b480      	push	{r7}
 800421e:	b087      	sub	sp, #28
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	69db      	ldr	r3, [r3, #28]
 8004242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800424a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f023 0303 	bic.w	r3, r3, #3
 8004252:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	4313      	orrs	r3, r2
 800425c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004264:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	021b      	lsls	r3, r3, #8
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	4313      	orrs	r3, r2
 8004270:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a21      	ldr	r2, [pc, #132]	@ (80042fc <TIM_OC3_SetConfig+0xe0>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d003      	beq.n	8004282 <TIM_OC3_SetConfig+0x66>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a20      	ldr	r2, [pc, #128]	@ (8004300 <TIM_OC3_SetConfig+0xe4>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d10d      	bne.n	800429e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004288:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	021b      	lsls	r3, r3, #8
 8004290:	697a      	ldr	r2, [r7, #20]
 8004292:	4313      	orrs	r3, r2
 8004294:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800429c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a16      	ldr	r2, [pc, #88]	@ (80042fc <TIM_OC3_SetConfig+0xe0>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d003      	beq.n	80042ae <TIM_OC3_SetConfig+0x92>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a15      	ldr	r2, [pc, #84]	@ (8004300 <TIM_OC3_SetConfig+0xe4>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d113      	bne.n	80042d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80042bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	011b      	lsls	r3, r3, #4
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	011b      	lsls	r3, r3, #4
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685a      	ldr	r2, [r3, #4]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	697a      	ldr	r2, [r7, #20]
 80042ee:	621a      	str	r2, [r3, #32]
}
 80042f0:	bf00      	nop
 80042f2:	371c      	adds	r7, #28
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	40010000 	.word	0x40010000
 8004300:	40010400 	.word	0x40010400

08004304 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004304:	b480      	push	{r7}
 8004306:	b087      	sub	sp, #28
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a1b      	ldr	r3, [r3, #32]
 8004312:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	69db      	ldr	r3, [r3, #28]
 800432a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800433a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	021b      	lsls	r3, r3, #8
 8004342:	68fa      	ldr	r2, [r7, #12]
 8004344:	4313      	orrs	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800434e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	031b      	lsls	r3, r3, #12
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a12      	ldr	r2, [pc, #72]	@ (80043a8 <TIM_OC4_SetConfig+0xa4>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d003      	beq.n	800436c <TIM_OC4_SetConfig+0x68>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a11      	ldr	r2, [pc, #68]	@ (80043ac <TIM_OC4_SetConfig+0xa8>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d109      	bne.n	8004380 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004372:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	019b      	lsls	r3, r3, #6
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	4313      	orrs	r3, r2
 800437e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	621a      	str	r2, [r3, #32]
}
 800439a:	bf00      	nop
 800439c:	371c      	adds	r7, #28
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	40010000 	.word	0x40010000
 80043ac:	40010400 	.word	0x40010400

080043b0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b087      	sub	sp, #28
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
 80043bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	f023 0201 	bic.w	r2, r3, #1
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	4a28      	ldr	r2, [pc, #160]	@ (800447c <TIM_TI1_SetConfig+0xcc>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d01b      	beq.n	8004416 <TIM_TI1_SetConfig+0x66>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043e4:	d017      	beq.n	8004416 <TIM_TI1_SetConfig+0x66>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	4a25      	ldr	r2, [pc, #148]	@ (8004480 <TIM_TI1_SetConfig+0xd0>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d013      	beq.n	8004416 <TIM_TI1_SetConfig+0x66>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	4a24      	ldr	r2, [pc, #144]	@ (8004484 <TIM_TI1_SetConfig+0xd4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d00f      	beq.n	8004416 <TIM_TI1_SetConfig+0x66>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	4a23      	ldr	r2, [pc, #140]	@ (8004488 <TIM_TI1_SetConfig+0xd8>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d00b      	beq.n	8004416 <TIM_TI1_SetConfig+0x66>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4a22      	ldr	r2, [pc, #136]	@ (800448c <TIM_TI1_SetConfig+0xdc>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d007      	beq.n	8004416 <TIM_TI1_SetConfig+0x66>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	4a21      	ldr	r2, [pc, #132]	@ (8004490 <TIM_TI1_SetConfig+0xe0>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d003      	beq.n	8004416 <TIM_TI1_SetConfig+0x66>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	4a20      	ldr	r2, [pc, #128]	@ (8004494 <TIM_TI1_SetConfig+0xe4>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d101      	bne.n	800441a <TIM_TI1_SetConfig+0x6a>
 8004416:	2301      	movs	r3, #1
 8004418:	e000      	b.n	800441c <TIM_TI1_SetConfig+0x6c>
 800441a:	2300      	movs	r3, #0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d008      	beq.n	8004432 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f023 0303 	bic.w	r3, r3, #3
 8004426:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004428:	697a      	ldr	r2, [r7, #20]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4313      	orrs	r3, r2
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	e003      	b.n	800443a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f043 0301 	orr.w	r3, r3, #1
 8004438:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004440:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	011b      	lsls	r3, r3, #4
 8004446:	b2db      	uxtb	r3, r3
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	4313      	orrs	r3, r2
 800444c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	f023 030a 	bic.w	r3, r3, #10
 8004454:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	f003 030a 	and.w	r3, r3, #10
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	621a      	str	r2, [r3, #32]
}
 800446e:	bf00      	nop
 8004470:	371c      	adds	r7, #28
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	40010000 	.word	0x40010000
 8004480:	40000400 	.word	0x40000400
 8004484:	40000800 	.word	0x40000800
 8004488:	40000c00 	.word	0x40000c00
 800448c:	40010400 	.word	0x40010400
 8004490:	40014000 	.word	0x40014000
 8004494:	40001800 	.word	0x40001800

08004498 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004498:	b480      	push	{r7}
 800449a:	b087      	sub	sp, #28
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	f023 0201 	bic.w	r2, r3, #1
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	011b      	lsls	r3, r3, #4
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	f023 030a 	bic.w	r3, r3, #10
 80044d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044d6:	697a      	ldr	r2, [r7, #20]
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	4313      	orrs	r3, r2
 80044dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	697a      	ldr	r2, [r7, #20]
 80044e8:	621a      	str	r2, [r3, #32]
}
 80044ea:	bf00      	nop
 80044ec:	371c      	adds	r7, #28
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b087      	sub	sp, #28
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	60f8      	str	r0, [r7, #12]
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	607a      	str	r2, [r7, #4]
 8004502:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6a1b      	ldr	r3, [r3, #32]
 8004508:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	f023 0210 	bic.w	r2, r3, #16
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004522:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	021b      	lsls	r3, r3, #8
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	4313      	orrs	r3, r2
 800452c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004534:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	031b      	lsls	r3, r3, #12
 800453a:	b29b      	uxth	r3, r3
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	4313      	orrs	r3, r2
 8004540:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004548:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	011b      	lsls	r3, r3, #4
 800454e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	621a      	str	r2, [r3, #32]
}
 8004564:	bf00      	nop
 8004566:	371c      	adds	r7, #28
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004570:	b480      	push	{r7}
 8004572:	b087      	sub	sp, #28
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	f023 0210 	bic.w	r2, r3, #16
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800459a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	031b      	lsls	r3, r3, #12
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80045ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	697a      	ldr	r2, [r7, #20]
 80045c2:	621a      	str	r2, [r3, #32]
}
 80045c4:	bf00      	nop
 80045c6:	371c      	adds	r7, #28
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b087      	sub	sp, #28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
 80045dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6a1b      	ldr	r3, [r3, #32]
 80045e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	69db      	ldr	r3, [r3, #28]
 80045f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	f023 0303 	bic.w	r3, r3, #3
 80045fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4313      	orrs	r3, r2
 8004604:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800460c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	b2db      	uxtb	r3, r3
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	4313      	orrs	r3, r2
 8004618:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004620:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	021b      	lsls	r3, r3, #8
 8004626:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	4313      	orrs	r3, r2
 800462e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	697a      	ldr	r2, [r7, #20]
 800463a:	621a      	str	r2, [r3, #32]
}
 800463c:	bf00      	nop
 800463e:	371c      	adds	r7, #28
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004648:	b480      	push	{r7}
 800464a:	b087      	sub	sp, #28
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
 8004654:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a1b      	ldr	r3, [r3, #32]
 8004660:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	69db      	ldr	r3, [r3, #28]
 800466c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004674:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	021b      	lsls	r3, r3, #8
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	4313      	orrs	r3, r2
 800467e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004686:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	031b      	lsls	r3, r3, #12
 800468c:	b29b      	uxth	r3, r3
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	4313      	orrs	r3, r2
 8004692:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800469a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	031b      	lsls	r3, r3, #12
 80046a0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	621a      	str	r2, [r3, #32]
}
 80046b6:	bf00      	nop
 80046b8:	371c      	adds	r7, #28
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr

080046c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046c2:	b480      	push	{r7}
 80046c4:	b085      	sub	sp, #20
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
 80046ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046da:	683a      	ldr	r2, [r7, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	4313      	orrs	r3, r2
 80046e0:	f043 0307 	orr.w	r3, r3, #7
 80046e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	609a      	str	r2, [r3, #8]
}
 80046ec:	bf00      	nop
 80046ee:	3714      	adds	r7, #20
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b087      	sub	sp, #28
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
 8004704:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004712:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	021a      	lsls	r2, r3, #8
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	431a      	orrs	r2, r3
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	4313      	orrs	r3, r2
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	4313      	orrs	r3, r2
 8004724:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	609a      	str	r2, [r3, #8]
}
 800472c:	bf00      	nop
 800472e:	371c      	adds	r7, #28
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004738:	b480      	push	{r7}
 800473a:	b087      	sub	sp, #28
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	f003 031f 	and.w	r3, r3, #31
 800474a:	2201      	movs	r2, #1
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6a1a      	ldr	r2, [r3, #32]
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	43db      	mvns	r3, r3
 800475a:	401a      	ands	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6a1a      	ldr	r2, [r3, #32]
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	f003 031f 	and.w	r3, r3, #31
 800476a:	6879      	ldr	r1, [r7, #4]
 800476c:	fa01 f303 	lsl.w	r3, r1, r3
 8004770:	431a      	orrs	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	621a      	str	r2, [r3, #32]
}
 8004776:	bf00      	nop
 8004778:	371c      	adds	r7, #28
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
	...

08004784 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004784:	b480      	push	{r7}
 8004786:	b085      	sub	sp, #20
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004794:	2b01      	cmp	r3, #1
 8004796:	d101      	bne.n	800479c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004798:	2302      	movs	r3, #2
 800479a:	e05a      	b.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2202      	movs	r2, #2
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a21      	ldr	r2, [pc, #132]	@ (8004860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d022      	beq.n	8004826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047e8:	d01d      	beq.n	8004826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a1d      	ldr	r2, [pc, #116]	@ (8004864 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d018      	beq.n	8004826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004868 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d013      	beq.n	8004826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a1a      	ldr	r2, [pc, #104]	@ (800486c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d00e      	beq.n	8004826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a18      	ldr	r2, [pc, #96]	@ (8004870 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d009      	beq.n	8004826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a17      	ldr	r2, [pc, #92]	@ (8004874 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d004      	beq.n	8004826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a15      	ldr	r2, [pc, #84]	@ (8004878 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d10c      	bne.n	8004840 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800482c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	4313      	orrs	r3, r2
 8004836:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	40010000 	.word	0x40010000
 8004864:	40000400 	.word	0x40000400
 8004868:	40000800 	.word	0x40000800
 800486c:	40000c00 	.word	0x40000c00
 8004870:	40010400 	.word	0x40010400
 8004874:	40014000 	.word	0x40014000
 8004878:	40001800 	.word	0x40001800

0800487c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004886:	2300      	movs	r3, #0
 8004888:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004894:	2302      	movs	r3, #2
 8004896:	e03d      	b.n	8004914 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	695b      	ldr	r3, [r3, #20]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	4313      	orrs	r3, r2
 8004900:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <__NVIC_SetPriority>:
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	4603      	mov	r3, r0
 8004950:	6039      	str	r1, [r7, #0]
 8004952:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004958:	2b00      	cmp	r3, #0
 800495a:	db0a      	blt.n	8004972 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	b2da      	uxtb	r2, r3
 8004960:	490c      	ldr	r1, [pc, #48]	@ (8004994 <__NVIC_SetPriority+0x4c>)
 8004962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004966:	0112      	lsls	r2, r2, #4
 8004968:	b2d2      	uxtb	r2, r2
 800496a:	440b      	add	r3, r1
 800496c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004970:	e00a      	b.n	8004988 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	b2da      	uxtb	r2, r3
 8004976:	4908      	ldr	r1, [pc, #32]	@ (8004998 <__NVIC_SetPriority+0x50>)
 8004978:	79fb      	ldrb	r3, [r7, #7]
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	3b04      	subs	r3, #4
 8004980:	0112      	lsls	r2, r2, #4
 8004982:	b2d2      	uxtb	r2, r2
 8004984:	440b      	add	r3, r1
 8004986:	761a      	strb	r2, [r3, #24]
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr
 8004994:	e000e100 	.word	0xe000e100
 8004998:	e000ed00 	.word	0xe000ed00

0800499c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80049a0:	4b05      	ldr	r3, [pc, #20]	@ (80049b8 <SysTick_Handler+0x1c>)
 80049a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80049a4:	f001 fd46 	bl	8006434 <xTaskGetSchedulerState>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d001      	beq.n	80049b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80049ae:	f002 fb3b 	bl	8007028 <xPortSysTickHandler>
  }
}
 80049b2:	bf00      	nop
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	e000e010 	.word	0xe000e010

080049bc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80049c0:	2100      	movs	r1, #0
 80049c2:	f06f 0004 	mvn.w	r0, #4
 80049c6:	f7ff ffbf 	bl	8004948 <__NVIC_SetPriority>
#endif
}
 80049ca:	bf00      	nop
 80049cc:	bd80      	pop	{r7, pc}
	...

080049d0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049d6:	f3ef 8305 	mrs	r3, IPSR
 80049da:	603b      	str	r3, [r7, #0]
  return(result);
 80049dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d003      	beq.n	80049ea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80049e2:	f06f 0305 	mvn.w	r3, #5
 80049e6:	607b      	str	r3, [r7, #4]
 80049e8:	e00c      	b.n	8004a04 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80049ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004a14 <osKernelInitialize+0x44>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d105      	bne.n	80049fe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80049f2:	4b08      	ldr	r3, [pc, #32]	@ (8004a14 <osKernelInitialize+0x44>)
 80049f4:	2201      	movs	r2, #1
 80049f6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80049f8:	2300      	movs	r3, #0
 80049fa:	607b      	str	r3, [r7, #4]
 80049fc:	e002      	b.n	8004a04 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80049fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004a02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a04:	687b      	ldr	r3, [r7, #4]
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	20000220 	.word	0x20000220

08004a18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a1e:	f3ef 8305 	mrs	r3, IPSR
 8004a22:	603b      	str	r3, [r7, #0]
  return(result);
 8004a24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004a2a:	f06f 0305 	mvn.w	r3, #5
 8004a2e:	607b      	str	r3, [r7, #4]
 8004a30:	e010      	b.n	8004a54 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004a32:	4b0b      	ldr	r3, [pc, #44]	@ (8004a60 <osKernelStart+0x48>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d109      	bne.n	8004a4e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004a3a:	f7ff ffbf 	bl	80049bc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004a3e:	4b08      	ldr	r3, [pc, #32]	@ (8004a60 <osKernelStart+0x48>)
 8004a40:	2202      	movs	r2, #2
 8004a42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004a44:	f001 f892 	bl	8005b6c <vTaskStartScheduler>
      stat = osOK;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	607b      	str	r3, [r7, #4]
 8004a4c:	e002      	b.n	8004a54 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a54:	687b      	ldr	r3, [r7, #4]
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3708      	adds	r7, #8
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	20000220 	.word	0x20000220

08004a64 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b08e      	sub	sp, #56	@ 0x38
 8004a68:	af04      	add	r7, sp, #16
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004a70:	2300      	movs	r3, #0
 8004a72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a74:	f3ef 8305 	mrs	r3, IPSR
 8004a78:	617b      	str	r3, [r7, #20]
  return(result);
 8004a7a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d17e      	bne.n	8004b7e <osThreadNew+0x11a>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d07b      	beq.n	8004b7e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004a86:	2380      	movs	r3, #128	@ 0x80
 8004a88:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004a8a:	2318      	movs	r3, #24
 8004a8c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004a92:	f04f 33ff 	mov.w	r3, #4294967295
 8004a96:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d045      	beq.n	8004b2a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d002      	beq.n	8004aac <osThreadNew+0x48>
        name = attr->name;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d002      	beq.n	8004aba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	699b      	ldr	r3, [r3, #24]
 8004ab8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d008      	beq.n	8004ad2 <osThreadNew+0x6e>
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	2b38      	cmp	r3, #56	@ 0x38
 8004ac4:	d805      	bhi.n	8004ad2 <osThreadNew+0x6e>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f003 0301 	and.w	r3, r3, #1
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <osThreadNew+0x72>
        return (NULL);
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	e054      	b.n	8004b80 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	695b      	ldr	r3, [r3, #20]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d003      	beq.n	8004ae6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	089b      	lsrs	r3, r3, #2
 8004ae4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00e      	beq.n	8004b0c <osThreadNew+0xa8>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	2ba7      	cmp	r3, #167	@ 0xa7
 8004af4:	d90a      	bls.n	8004b0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d006      	beq.n	8004b0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <osThreadNew+0xa8>
        mem = 1;
 8004b06:	2301      	movs	r3, #1
 8004b08:	61bb      	str	r3, [r7, #24]
 8004b0a:	e010      	b.n	8004b2e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10c      	bne.n	8004b2e <osThreadNew+0xca>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d108      	bne.n	8004b2e <osThreadNew+0xca>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	691b      	ldr	r3, [r3, #16]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d104      	bne.n	8004b2e <osThreadNew+0xca>
          mem = 0;
 8004b24:	2300      	movs	r3, #0
 8004b26:	61bb      	str	r3, [r7, #24]
 8004b28:	e001      	b.n	8004b2e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d110      	bne.n	8004b56 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004b3c:	9202      	str	r2, [sp, #8]
 8004b3e:	9301      	str	r3, [sp, #4]
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	9300      	str	r3, [sp, #0]
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	6a3a      	ldr	r2, [r7, #32]
 8004b48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f000 fe1a 	bl	8005784 <xTaskCreateStatic>
 8004b50:	4603      	mov	r3, r0
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	e013      	b.n	8004b7e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d110      	bne.n	8004b7e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004b5c:	6a3b      	ldr	r3, [r7, #32]
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	f107 0310 	add.w	r3, r7, #16
 8004b64:	9301      	str	r3, [sp, #4]
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	9300      	str	r3, [sp, #0]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f000 fe68 	bl	8005844 <xTaskCreate>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d001      	beq.n	8004b7e <osThreadNew+0x11a>
            hTask = NULL;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004b7e:	693b      	ldr	r3, [r7, #16]
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3728      	adds	r7, #40	@ 0x28
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b90:	f3ef 8305 	mrs	r3, IPSR
 8004b94:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b96:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d003      	beq.n	8004ba4 <osDelay+0x1c>
    stat = osErrorISR;
 8004b9c:	f06f 0305 	mvn.w	r3, #5
 8004ba0:	60fb      	str	r3, [r7, #12]
 8004ba2:	e007      	b.n	8004bb4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 ffa6 	bl	8005b00 <vTaskDelay>
    }
  }

  return (stat);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	4a07      	ldr	r2, [pc, #28]	@ (8004bec <vApplicationGetIdleTaskMemory+0x2c>)
 8004bd0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	4a06      	ldr	r2, [pc, #24]	@ (8004bf0 <vApplicationGetIdleTaskMemory+0x30>)
 8004bd6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2280      	movs	r2, #128	@ 0x80
 8004bdc:	601a      	str	r2, [r3, #0]
}
 8004bde:	bf00      	nop
 8004be0:	3714      	adds	r7, #20
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	20000224 	.word	0x20000224
 8004bf0:	200002cc 	.word	0x200002cc

08004bf4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004bf4:	b480      	push	{r7}
 8004bf6:	b085      	sub	sp, #20
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	4a07      	ldr	r2, [pc, #28]	@ (8004c20 <vApplicationGetTimerTaskMemory+0x2c>)
 8004c04:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	4a06      	ldr	r2, [pc, #24]	@ (8004c24 <vApplicationGetTimerTaskMemory+0x30>)
 8004c0a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c12:	601a      	str	r2, [r3, #0]
}
 8004c14:	bf00      	nop
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr
 8004c20:	200004cc 	.word	0x200004cc
 8004c24:	20000574 	.word	0x20000574

08004c28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f103 0208 	add.w	r2, r3, #8
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f103 0208 	add.w	r2, r3, #8
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f103 0208 	add.w	r2, r3, #8
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c5c:	bf00      	nop
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c82:	b480      	push	{r7}
 8004c84:	b085      	sub	sp, #20
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
 8004c8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	689a      	ldr	r2, [r3, #8]
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	683a      	ldr	r2, [r7, #0]
 8004cac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	601a      	str	r2, [r3, #0]
}
 8004cbe:	bf00      	nop
 8004cc0:	3714      	adds	r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr

08004cca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b085      	sub	sp, #20
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
 8004cd2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce0:	d103      	bne.n	8004cea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	60fb      	str	r3, [r7, #12]
 8004ce8:	e00c      	b.n	8004d04 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	3308      	adds	r3, #8
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	e002      	b.n	8004cf8 <vListInsert+0x2e>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	60fb      	str	r3, [r7, #12]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d2f6      	bcs.n	8004cf2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	685a      	ldr	r2, [r3, #4]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	683a      	ldr	r2, [r7, #0]
 8004d1e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	1c5a      	adds	r2, r3, #1
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	601a      	str	r2, [r3, #0]
}
 8004d30:	bf00      	nop
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	6892      	ldr	r2, [r2, #8]
 8004d52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	6852      	ldr	r2, [r2, #4]
 8004d5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d103      	bne.n	8004d70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689a      	ldr	r2, [r3, #8]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	1e5a      	subs	r2, r3, #1
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3714      	adds	r7, #20
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10b      	bne.n	8004dbc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da8:	f383 8811 	msr	BASEPRI, r3
 8004dac:	f3bf 8f6f 	isb	sy
 8004db0:	f3bf 8f4f 	dsb	sy
 8004db4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004db6:	bf00      	nop
 8004db8:	bf00      	nop
 8004dba:	e7fd      	b.n	8004db8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004dbc:	f002 f8a4 	bl	8006f08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dc8:	68f9      	ldr	r1, [r7, #12]
 8004dca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004dcc:	fb01 f303 	mul.w	r3, r1, r3
 8004dd0:	441a      	add	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dec:	3b01      	subs	r3, #1
 8004dee:	68f9      	ldr	r1, [r7, #12]
 8004df0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004df2:	fb01 f303 	mul.w	r3, r1, r3
 8004df6:	441a      	add	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	22ff      	movs	r2, #255	@ 0xff
 8004e00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	22ff      	movs	r2, #255	@ 0xff
 8004e08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d114      	bne.n	8004e3c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d01a      	beq.n	8004e50 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	3310      	adds	r3, #16
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f001 f942 	bl	80060a8 <xTaskRemoveFromEventList>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d012      	beq.n	8004e50 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e60 <xQueueGenericReset+0xd0>)
 8004e2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e30:	601a      	str	r2, [r3, #0]
 8004e32:	f3bf 8f4f 	dsb	sy
 8004e36:	f3bf 8f6f 	isb	sy
 8004e3a:	e009      	b.n	8004e50 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	3310      	adds	r3, #16
 8004e40:	4618      	mov	r0, r3
 8004e42:	f7ff fef1 	bl	8004c28 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	3324      	adds	r3, #36	@ 0x24
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7ff feec 	bl	8004c28 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e50:	f002 f88c 	bl	8006f6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e54:	2301      	movs	r3, #1
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	e000ed04 	.word	0xe000ed04

08004e64 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08e      	sub	sp, #56	@ 0x38
 8004e68:	af02      	add	r7, sp, #8
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
 8004e70:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d10b      	bne.n	8004e90 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e7c:	f383 8811 	msr	BASEPRI, r3
 8004e80:	f3bf 8f6f 	isb	sy
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e8a:	bf00      	nop
 8004e8c:	bf00      	nop
 8004e8e:	e7fd      	b.n	8004e8c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10b      	bne.n	8004eae <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e9a:	f383 8811 	msr	BASEPRI, r3
 8004e9e:	f3bf 8f6f 	isb	sy
 8004ea2:	f3bf 8f4f 	dsb	sy
 8004ea6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ea8:	bf00      	nop
 8004eaa:	bf00      	nop
 8004eac:	e7fd      	b.n	8004eaa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d002      	beq.n	8004eba <xQueueGenericCreateStatic+0x56>
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d001      	beq.n	8004ebe <xQueueGenericCreateStatic+0x5a>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e000      	b.n	8004ec0 <xQueueGenericCreateStatic+0x5c>
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d10b      	bne.n	8004edc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec8:	f383 8811 	msr	BASEPRI, r3
 8004ecc:	f3bf 8f6f 	isb	sy
 8004ed0:	f3bf 8f4f 	dsb	sy
 8004ed4:	623b      	str	r3, [r7, #32]
}
 8004ed6:	bf00      	nop
 8004ed8:	bf00      	nop
 8004eda:	e7fd      	b.n	8004ed8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d102      	bne.n	8004ee8 <xQueueGenericCreateStatic+0x84>
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d101      	bne.n	8004eec <xQueueGenericCreateStatic+0x88>
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e000      	b.n	8004eee <xQueueGenericCreateStatic+0x8a>
 8004eec:	2300      	movs	r3, #0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10b      	bne.n	8004f0a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef6:	f383 8811 	msr	BASEPRI, r3
 8004efa:	f3bf 8f6f 	isb	sy
 8004efe:	f3bf 8f4f 	dsb	sy
 8004f02:	61fb      	str	r3, [r7, #28]
}
 8004f04:	bf00      	nop
 8004f06:	bf00      	nop
 8004f08:	e7fd      	b.n	8004f06 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004f0a:	2350      	movs	r3, #80	@ 0x50
 8004f0c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	2b50      	cmp	r3, #80	@ 0x50
 8004f12:	d00b      	beq.n	8004f2c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f18:	f383 8811 	msr	BASEPRI, r3
 8004f1c:	f3bf 8f6f 	isb	sy
 8004f20:	f3bf 8f4f 	dsb	sy
 8004f24:	61bb      	str	r3, [r7, #24]
}
 8004f26:	bf00      	nop
 8004f28:	bf00      	nop
 8004f2a:	e7fd      	b.n	8004f28 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004f2c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00d      	beq.n	8004f54 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f40:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f46:	9300      	str	r3, [sp, #0]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	68b9      	ldr	r1, [r7, #8]
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 f805 	bl	8004f5e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3730      	adds	r7, #48	@ 0x30
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b084      	sub	sp, #16
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
 8004f6a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d103      	bne.n	8004f7a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	601a      	str	r2, [r3, #0]
 8004f78:	e002      	b.n	8004f80 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004f8c:	2101      	movs	r1, #1
 8004f8e:	69b8      	ldr	r0, [r7, #24]
 8004f90:	f7ff fefe 	bl	8004d90 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	78fa      	ldrb	r2, [r7, #3]
 8004f98:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004f9c:	bf00      	nop
 8004f9e:	3710      	adds	r7, #16
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b08e      	sub	sp, #56	@ 0x38
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
 8004fb0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d10b      	bne.n	8004fd8 <xQueueGenericSend+0x34>
	__asm volatile
 8004fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc4:	f383 8811 	msr	BASEPRI, r3
 8004fc8:	f3bf 8f6f 	isb	sy
 8004fcc:	f3bf 8f4f 	dsb	sy
 8004fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004fd2:	bf00      	nop
 8004fd4:	bf00      	nop
 8004fd6:	e7fd      	b.n	8004fd4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d103      	bne.n	8004fe6 <xQueueGenericSend+0x42>
 8004fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <xQueueGenericSend+0x46>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <xQueueGenericSend+0x48>
 8004fea:	2300      	movs	r3, #0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10b      	bne.n	8005008 <xQueueGenericSend+0x64>
	__asm volatile
 8004ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff4:	f383 8811 	msr	BASEPRI, r3
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	f3bf 8f4f 	dsb	sy
 8005000:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005002:	bf00      	nop
 8005004:	bf00      	nop
 8005006:	e7fd      	b.n	8005004 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	2b02      	cmp	r3, #2
 800500c:	d103      	bne.n	8005016 <xQueueGenericSend+0x72>
 800500e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005012:	2b01      	cmp	r3, #1
 8005014:	d101      	bne.n	800501a <xQueueGenericSend+0x76>
 8005016:	2301      	movs	r3, #1
 8005018:	e000      	b.n	800501c <xQueueGenericSend+0x78>
 800501a:	2300      	movs	r3, #0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10b      	bne.n	8005038 <xQueueGenericSend+0x94>
	__asm volatile
 8005020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005024:	f383 8811 	msr	BASEPRI, r3
 8005028:	f3bf 8f6f 	isb	sy
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	623b      	str	r3, [r7, #32]
}
 8005032:	bf00      	nop
 8005034:	bf00      	nop
 8005036:	e7fd      	b.n	8005034 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005038:	f001 f9fc 	bl	8006434 <xTaskGetSchedulerState>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d102      	bne.n	8005048 <xQueueGenericSend+0xa4>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d101      	bne.n	800504c <xQueueGenericSend+0xa8>
 8005048:	2301      	movs	r3, #1
 800504a:	e000      	b.n	800504e <xQueueGenericSend+0xaa>
 800504c:	2300      	movs	r3, #0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d10b      	bne.n	800506a <xQueueGenericSend+0xc6>
	__asm volatile
 8005052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005056:	f383 8811 	msr	BASEPRI, r3
 800505a:	f3bf 8f6f 	isb	sy
 800505e:	f3bf 8f4f 	dsb	sy
 8005062:	61fb      	str	r3, [r7, #28]
}
 8005064:	bf00      	nop
 8005066:	bf00      	nop
 8005068:	e7fd      	b.n	8005066 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800506a:	f001 ff4d 	bl	8006f08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800506e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005070:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005076:	429a      	cmp	r2, r3
 8005078:	d302      	bcc.n	8005080 <xQueueGenericSend+0xdc>
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	2b02      	cmp	r3, #2
 800507e:	d129      	bne.n	80050d4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	68b9      	ldr	r1, [r7, #8]
 8005084:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005086:	f000 fa0f 	bl	80054a8 <prvCopyDataToQueue>
 800508a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800508c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005090:	2b00      	cmp	r3, #0
 8005092:	d010      	beq.n	80050b6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005096:	3324      	adds	r3, #36	@ 0x24
 8005098:	4618      	mov	r0, r3
 800509a:	f001 f805 	bl	80060a8 <xTaskRemoveFromEventList>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d013      	beq.n	80050cc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80050a4:	4b3f      	ldr	r3, [pc, #252]	@ (80051a4 <xQueueGenericSend+0x200>)
 80050a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050aa:	601a      	str	r2, [r3, #0]
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	f3bf 8f6f 	isb	sy
 80050b4:	e00a      	b.n	80050cc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80050b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d007      	beq.n	80050cc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80050bc:	4b39      	ldr	r3, [pc, #228]	@ (80051a4 <xQueueGenericSend+0x200>)
 80050be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80050cc:	f001 ff4e 	bl	8006f6c <vPortExitCritical>
				return pdPASS;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e063      	b.n	800519c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d103      	bne.n	80050e2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050da:	f001 ff47 	bl	8006f6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80050de:	2300      	movs	r3, #0
 80050e0:	e05c      	b.n	800519c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d106      	bne.n	80050f6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050e8:	f107 0314 	add.w	r3, r7, #20
 80050ec:	4618      	mov	r0, r3
 80050ee:	f001 f83f 	bl	8006170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050f2:	2301      	movs	r3, #1
 80050f4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050f6:	f001 ff39 	bl	8006f6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050fa:	f000 fda7 	bl	8005c4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050fe:	f001 ff03 	bl	8006f08 <vPortEnterCritical>
 8005102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005104:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005108:	b25b      	sxtb	r3, r3
 800510a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510e:	d103      	bne.n	8005118 <xQueueGenericSend+0x174>
 8005110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005112:	2200      	movs	r2, #0
 8005114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800511e:	b25b      	sxtb	r3, r3
 8005120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005124:	d103      	bne.n	800512e <xQueueGenericSend+0x18a>
 8005126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005128:	2200      	movs	r2, #0
 800512a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800512e:	f001 ff1d 	bl	8006f6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005132:	1d3a      	adds	r2, r7, #4
 8005134:	f107 0314 	add.w	r3, r7, #20
 8005138:	4611      	mov	r1, r2
 800513a:	4618      	mov	r0, r3
 800513c:	f001 f82e 	bl	800619c <xTaskCheckForTimeOut>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d124      	bne.n	8005190 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005146:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005148:	f000 faa6 	bl	8005698 <prvIsQueueFull>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d018      	beq.n	8005184 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005154:	3310      	adds	r3, #16
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	4611      	mov	r1, r2
 800515a:	4618      	mov	r0, r3
 800515c:	f000 ff52 	bl	8006004 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005160:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005162:	f000 fa31 	bl	80055c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005166:	f000 fd7f 	bl	8005c68 <xTaskResumeAll>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	f47f af7c 	bne.w	800506a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005172:	4b0c      	ldr	r3, [pc, #48]	@ (80051a4 <xQueueGenericSend+0x200>)
 8005174:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005178:	601a      	str	r2, [r3, #0]
 800517a:	f3bf 8f4f 	dsb	sy
 800517e:	f3bf 8f6f 	isb	sy
 8005182:	e772      	b.n	800506a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005184:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005186:	f000 fa1f 	bl	80055c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800518a:	f000 fd6d 	bl	8005c68 <xTaskResumeAll>
 800518e:	e76c      	b.n	800506a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005190:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005192:	f000 fa19 	bl	80055c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005196:	f000 fd67 	bl	8005c68 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800519a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800519c:	4618      	mov	r0, r3
 800519e:	3738      	adds	r7, #56	@ 0x38
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	e000ed04 	.word	0xe000ed04

080051a8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b090      	sub	sp, #64	@ 0x40
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
 80051b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80051ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d10b      	bne.n	80051d8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80051c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c4:	f383 8811 	msr	BASEPRI, r3
 80051c8:	f3bf 8f6f 	isb	sy
 80051cc:	f3bf 8f4f 	dsb	sy
 80051d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80051d2:	bf00      	nop
 80051d4:	bf00      	nop
 80051d6:	e7fd      	b.n	80051d4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d103      	bne.n	80051e6 <xQueueGenericSendFromISR+0x3e>
 80051de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <xQueueGenericSendFromISR+0x42>
 80051e6:	2301      	movs	r3, #1
 80051e8:	e000      	b.n	80051ec <xQueueGenericSendFromISR+0x44>
 80051ea:	2300      	movs	r3, #0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d10b      	bne.n	8005208 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80051f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f4:	f383 8811 	msr	BASEPRI, r3
 80051f8:	f3bf 8f6f 	isb	sy
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005202:	bf00      	nop
 8005204:	bf00      	nop
 8005206:	e7fd      	b.n	8005204 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	2b02      	cmp	r3, #2
 800520c:	d103      	bne.n	8005216 <xQueueGenericSendFromISR+0x6e>
 800520e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005212:	2b01      	cmp	r3, #1
 8005214:	d101      	bne.n	800521a <xQueueGenericSendFromISR+0x72>
 8005216:	2301      	movs	r3, #1
 8005218:	e000      	b.n	800521c <xQueueGenericSendFromISR+0x74>
 800521a:	2300      	movs	r3, #0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10b      	bne.n	8005238 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	623b      	str	r3, [r7, #32]
}
 8005232:	bf00      	nop
 8005234:	bf00      	nop
 8005236:	e7fd      	b.n	8005234 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005238:	f001 ff46 	bl	80070c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800523c:	f3ef 8211 	mrs	r2, BASEPRI
 8005240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005244:	f383 8811 	msr	BASEPRI, r3
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	61fa      	str	r2, [r7, #28]
 8005252:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005254:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005256:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800525a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800525c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800525e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005260:	429a      	cmp	r2, r3
 8005262:	d302      	bcc.n	800526a <xQueueGenericSendFromISR+0xc2>
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	2b02      	cmp	r3, #2
 8005268:	d12f      	bne.n	80052ca <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800526a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800526c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005270:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005278:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	68b9      	ldr	r1, [r7, #8]
 800527e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005280:	f000 f912 	bl	80054a8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005284:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528c:	d112      	bne.n	80052b4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800528e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005292:	2b00      	cmp	r3, #0
 8005294:	d016      	beq.n	80052c4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005298:	3324      	adds	r3, #36	@ 0x24
 800529a:	4618      	mov	r0, r3
 800529c:	f000 ff04 	bl	80060a8 <xTaskRemoveFromEventList>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00e      	beq.n	80052c4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00b      	beq.n	80052c4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	601a      	str	r2, [r3, #0]
 80052b2:	e007      	b.n	80052c4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80052b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80052b8:	3301      	adds	r3, #1
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	b25a      	sxtb	r2, r3
 80052be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80052c4:	2301      	movs	r3, #1
 80052c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80052c8:	e001      	b.n	80052ce <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80052ca:	2300      	movs	r3, #0
 80052cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052d0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80052d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80052da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3740      	adds	r7, #64	@ 0x40
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08c      	sub	sp, #48	@ 0x30
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80052f0:	2300      	movs	r3, #0
 80052f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80052f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10b      	bne.n	8005316 <xQueueReceive+0x32>
	__asm volatile
 80052fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005302:	f383 8811 	msr	BASEPRI, r3
 8005306:	f3bf 8f6f 	isb	sy
 800530a:	f3bf 8f4f 	dsb	sy
 800530e:	623b      	str	r3, [r7, #32]
}
 8005310:	bf00      	nop
 8005312:	bf00      	nop
 8005314:	e7fd      	b.n	8005312 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d103      	bne.n	8005324 <xQueueReceive+0x40>
 800531c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800531e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005320:	2b00      	cmp	r3, #0
 8005322:	d101      	bne.n	8005328 <xQueueReceive+0x44>
 8005324:	2301      	movs	r3, #1
 8005326:	e000      	b.n	800532a <xQueueReceive+0x46>
 8005328:	2300      	movs	r3, #0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10b      	bne.n	8005346 <xQueueReceive+0x62>
	__asm volatile
 800532e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005332:	f383 8811 	msr	BASEPRI, r3
 8005336:	f3bf 8f6f 	isb	sy
 800533a:	f3bf 8f4f 	dsb	sy
 800533e:	61fb      	str	r3, [r7, #28]
}
 8005340:	bf00      	nop
 8005342:	bf00      	nop
 8005344:	e7fd      	b.n	8005342 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005346:	f001 f875 	bl	8006434 <xTaskGetSchedulerState>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d102      	bne.n	8005356 <xQueueReceive+0x72>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d101      	bne.n	800535a <xQueueReceive+0x76>
 8005356:	2301      	movs	r3, #1
 8005358:	e000      	b.n	800535c <xQueueReceive+0x78>
 800535a:	2300      	movs	r3, #0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d10b      	bne.n	8005378 <xQueueReceive+0x94>
	__asm volatile
 8005360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005364:	f383 8811 	msr	BASEPRI, r3
 8005368:	f3bf 8f6f 	isb	sy
 800536c:	f3bf 8f4f 	dsb	sy
 8005370:	61bb      	str	r3, [r7, #24]
}
 8005372:	bf00      	nop
 8005374:	bf00      	nop
 8005376:	e7fd      	b.n	8005374 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005378:	f001 fdc6 	bl	8006f08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800537c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005380:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005384:	2b00      	cmp	r3, #0
 8005386:	d01f      	beq.n	80053c8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005388:	68b9      	ldr	r1, [r7, #8]
 800538a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800538c:	f000 f8f6 	bl	800557c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005392:	1e5a      	subs	r2, r3, #1
 8005394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005396:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00f      	beq.n	80053c0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a2:	3310      	adds	r3, #16
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 fe7f 	bl	80060a8 <xTaskRemoveFromEventList>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d007      	beq.n	80053c0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053b0:	4b3c      	ldr	r3, [pc, #240]	@ (80054a4 <xQueueReceive+0x1c0>)
 80053b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80053c0:	f001 fdd4 	bl	8006f6c <vPortExitCritical>
				return pdPASS;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e069      	b.n	800549c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d103      	bne.n	80053d6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053ce:	f001 fdcd 	bl	8006f6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80053d2:	2300      	movs	r3, #0
 80053d4:	e062      	b.n	800549c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d106      	bne.n	80053ea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053dc:	f107 0310 	add.w	r3, r7, #16
 80053e0:	4618      	mov	r0, r3
 80053e2:	f000 fec5 	bl	8006170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053e6:	2301      	movs	r3, #1
 80053e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053ea:	f001 fdbf 	bl	8006f6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053ee:	f000 fc2d 	bl	8005c4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053f2:	f001 fd89 	bl	8006f08 <vPortEnterCritical>
 80053f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053fc:	b25b      	sxtb	r3, r3
 80053fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005402:	d103      	bne.n	800540c <xQueueReceive+0x128>
 8005404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005406:	2200      	movs	r2, #0
 8005408:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800540c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005412:	b25b      	sxtb	r3, r3
 8005414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005418:	d103      	bne.n	8005422 <xQueueReceive+0x13e>
 800541a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541c:	2200      	movs	r2, #0
 800541e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005422:	f001 fda3 	bl	8006f6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005426:	1d3a      	adds	r2, r7, #4
 8005428:	f107 0310 	add.w	r3, r7, #16
 800542c:	4611      	mov	r1, r2
 800542e:	4618      	mov	r0, r3
 8005430:	f000 feb4 	bl	800619c <xTaskCheckForTimeOut>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d123      	bne.n	8005482 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800543a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800543c:	f000 f916 	bl	800566c <prvIsQueueEmpty>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d017      	beq.n	8005476 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005448:	3324      	adds	r3, #36	@ 0x24
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	4611      	mov	r1, r2
 800544e:	4618      	mov	r0, r3
 8005450:	f000 fdd8 	bl	8006004 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005454:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005456:	f000 f8b7 	bl	80055c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800545a:	f000 fc05 	bl	8005c68 <xTaskResumeAll>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d189      	bne.n	8005378 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005464:	4b0f      	ldr	r3, [pc, #60]	@ (80054a4 <xQueueReceive+0x1c0>)
 8005466:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800546a:	601a      	str	r2, [r3, #0]
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	f3bf 8f6f 	isb	sy
 8005474:	e780      	b.n	8005378 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005476:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005478:	f000 f8a6 	bl	80055c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800547c:	f000 fbf4 	bl	8005c68 <xTaskResumeAll>
 8005480:	e77a      	b.n	8005378 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005482:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005484:	f000 f8a0 	bl	80055c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005488:	f000 fbee 	bl	8005c68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800548c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800548e:	f000 f8ed 	bl	800566c <prvIsQueueEmpty>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	f43f af6f 	beq.w	8005378 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800549a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800549c:	4618      	mov	r0, r3
 800549e:	3730      	adds	r7, #48	@ 0x30
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	e000ed04 	.word	0xe000ed04

080054a8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b086      	sub	sp, #24
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80054b4:	2300      	movs	r3, #0
 80054b6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054bc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10d      	bne.n	80054e2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d14d      	bne.n	800556a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 ffcc 	bl	8006470 <xTaskPriorityDisinherit>
 80054d8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	609a      	str	r2, [r3, #8]
 80054e0:	e043      	b.n	800556a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d119      	bne.n	800551c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6858      	ldr	r0, [r3, #4]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f0:	461a      	mov	r2, r3
 80054f2:	68b9      	ldr	r1, [r7, #8]
 80054f4:	f002 f89c 	bl	8007630 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	685a      	ldr	r2, [r3, #4]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005500:	441a      	add	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	685a      	ldr	r2, [r3, #4]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	429a      	cmp	r2, r3
 8005510:	d32b      	bcc.n	800556a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	605a      	str	r2, [r3, #4]
 800551a:	e026      	b.n	800556a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	68d8      	ldr	r0, [r3, #12]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005524:	461a      	mov	r2, r3
 8005526:	68b9      	ldr	r1, [r7, #8]
 8005528:	f002 f882 	bl	8007630 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	68da      	ldr	r2, [r3, #12]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005534:	425b      	negs	r3, r3
 8005536:	441a      	add	r2, r3
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	68da      	ldr	r2, [r3, #12]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	429a      	cmp	r2, r3
 8005546:	d207      	bcs.n	8005558 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005550:	425b      	negs	r3, r3
 8005552:	441a      	add	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2b02      	cmp	r3, #2
 800555c:	d105      	bne.n	800556a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d002      	beq.n	800556a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	3b01      	subs	r3, #1
 8005568:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	1c5a      	adds	r2, r3, #1
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005572:	697b      	ldr	r3, [r7, #20]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3718      	adds	r7, #24
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558a:	2b00      	cmp	r3, #0
 800558c:	d018      	beq.n	80055c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005596:	441a      	add	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68da      	ldr	r2, [r3, #12]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d303      	bcc.n	80055b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68d9      	ldr	r1, [r3, #12]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b8:	461a      	mov	r2, r3
 80055ba:	6838      	ldr	r0, [r7, #0]
 80055bc:	f002 f838 	bl	8007630 <memcpy>
	}
}
 80055c0:	bf00      	nop
 80055c2:	3708      	adds	r7, #8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80055d0:	f001 fc9a 	bl	8006f08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055dc:	e011      	b.n	8005602 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d012      	beq.n	800560c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	3324      	adds	r3, #36	@ 0x24
 80055ea:	4618      	mov	r0, r3
 80055ec:	f000 fd5c 	bl	80060a8 <xTaskRemoveFromEventList>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d001      	beq.n	80055fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80055f6:	f000 fe35 	bl	8006264 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80055fa:	7bfb      	ldrb	r3, [r7, #15]
 80055fc:	3b01      	subs	r3, #1
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005606:	2b00      	cmp	r3, #0
 8005608:	dce9      	bgt.n	80055de <prvUnlockQueue+0x16>
 800560a:	e000      	b.n	800560e <prvUnlockQueue+0x46>
					break;
 800560c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	22ff      	movs	r2, #255	@ 0xff
 8005612:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005616:	f001 fca9 	bl	8006f6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800561a:	f001 fc75 	bl	8006f08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005624:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005626:	e011      	b.n	800564c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d012      	beq.n	8005656 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	3310      	adds	r3, #16
 8005634:	4618      	mov	r0, r3
 8005636:	f000 fd37 	bl	80060a8 <xTaskRemoveFromEventList>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d001      	beq.n	8005644 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005640:	f000 fe10 	bl	8006264 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005644:	7bbb      	ldrb	r3, [r7, #14]
 8005646:	3b01      	subs	r3, #1
 8005648:	b2db      	uxtb	r3, r3
 800564a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800564c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005650:	2b00      	cmp	r3, #0
 8005652:	dce9      	bgt.n	8005628 <prvUnlockQueue+0x60>
 8005654:	e000      	b.n	8005658 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005656:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	22ff      	movs	r2, #255	@ 0xff
 800565c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005660:	f001 fc84 	bl	8006f6c <vPortExitCritical>
}
 8005664:	bf00      	nop
 8005666:	3710      	adds	r7, #16
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005674:	f001 fc48 	bl	8006f08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567c:	2b00      	cmp	r3, #0
 800567e:	d102      	bne.n	8005686 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005680:	2301      	movs	r3, #1
 8005682:	60fb      	str	r3, [r7, #12]
 8005684:	e001      	b.n	800568a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005686:	2300      	movs	r3, #0
 8005688:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800568a:	f001 fc6f 	bl	8006f6c <vPortExitCritical>

	return xReturn;
 800568e:	68fb      	ldr	r3, [r7, #12]
}
 8005690:	4618      	mov	r0, r3
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056a0:	f001 fc32 	bl	8006f08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d102      	bne.n	80056b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80056b0:	2301      	movs	r3, #1
 80056b2:	60fb      	str	r3, [r7, #12]
 80056b4:	e001      	b.n	80056ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80056b6:	2300      	movs	r3, #0
 80056b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056ba:	f001 fc57 	bl	8006f6c <vPortExitCritical>

	return xReturn;
 80056be:	68fb      	ldr	r3, [r7, #12]
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3710      	adds	r7, #16
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056d2:	2300      	movs	r3, #0
 80056d4:	60fb      	str	r3, [r7, #12]
 80056d6:	e014      	b.n	8005702 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80056d8:	4a0f      	ldr	r2, [pc, #60]	@ (8005718 <vQueueAddToRegistry+0x50>)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10b      	bne.n	80056fc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80056e4:	490c      	ldr	r1, [pc, #48]	@ (8005718 <vQueueAddToRegistry+0x50>)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	683a      	ldr	r2, [r7, #0]
 80056ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80056ee:	4a0a      	ldr	r2, [pc, #40]	@ (8005718 <vQueueAddToRegistry+0x50>)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	00db      	lsls	r3, r3, #3
 80056f4:	4413      	add	r3, r2
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80056fa:	e006      	b.n	800570a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	3301      	adds	r3, #1
 8005700:	60fb      	str	r3, [r7, #12]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2b07      	cmp	r3, #7
 8005706:	d9e7      	bls.n	80056d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005708:	bf00      	nop
 800570a:	bf00      	nop
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	20000974 	.word	0x20000974

0800571c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800571c:	b580      	push	{r7, lr}
 800571e:	b086      	sub	sp, #24
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800572c:	f001 fbec 	bl	8006f08 <vPortEnterCritical>
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005736:	b25b      	sxtb	r3, r3
 8005738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573c:	d103      	bne.n	8005746 <vQueueWaitForMessageRestricted+0x2a>
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800574c:	b25b      	sxtb	r3, r3
 800574e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005752:	d103      	bne.n	800575c <vQueueWaitForMessageRestricted+0x40>
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800575c:	f001 fc06 	bl	8006f6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005764:	2b00      	cmp	r3, #0
 8005766:	d106      	bne.n	8005776 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	3324      	adds	r3, #36	@ 0x24
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	68b9      	ldr	r1, [r7, #8]
 8005770:	4618      	mov	r0, r3
 8005772:	f000 fc6d 	bl	8006050 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005776:	6978      	ldr	r0, [r7, #20]
 8005778:	f7ff ff26 	bl	80055c8 <prvUnlockQueue>
	}
 800577c:	bf00      	nop
 800577e:	3718      	adds	r7, #24
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005784:	b580      	push	{r7, lr}
 8005786:	b08e      	sub	sp, #56	@ 0x38
 8005788:	af04      	add	r7, sp, #16
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
 8005790:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005794:	2b00      	cmp	r3, #0
 8005796:	d10b      	bne.n	80057b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800579c:	f383 8811 	msr	BASEPRI, r3
 80057a0:	f3bf 8f6f 	isb	sy
 80057a4:	f3bf 8f4f 	dsb	sy
 80057a8:	623b      	str	r3, [r7, #32]
}
 80057aa:	bf00      	nop
 80057ac:	bf00      	nop
 80057ae:	e7fd      	b.n	80057ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80057b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d10b      	bne.n	80057ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80057b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ba:	f383 8811 	msr	BASEPRI, r3
 80057be:	f3bf 8f6f 	isb	sy
 80057c2:	f3bf 8f4f 	dsb	sy
 80057c6:	61fb      	str	r3, [r7, #28]
}
 80057c8:	bf00      	nop
 80057ca:	bf00      	nop
 80057cc:	e7fd      	b.n	80057ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80057ce:	23a8      	movs	r3, #168	@ 0xa8
 80057d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	2ba8      	cmp	r3, #168	@ 0xa8
 80057d6:	d00b      	beq.n	80057f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80057d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057dc:	f383 8811 	msr	BASEPRI, r3
 80057e0:	f3bf 8f6f 	isb	sy
 80057e4:	f3bf 8f4f 	dsb	sy
 80057e8:	61bb      	str	r3, [r7, #24]
}
 80057ea:	bf00      	nop
 80057ec:	bf00      	nop
 80057ee:	e7fd      	b.n	80057ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80057f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d01e      	beq.n	8005836 <xTaskCreateStatic+0xb2>
 80057f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d01b      	beq.n	8005836 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80057fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005800:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005804:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005806:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580a:	2202      	movs	r2, #2
 800580c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005810:	2300      	movs	r3, #0
 8005812:	9303      	str	r3, [sp, #12]
 8005814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005816:	9302      	str	r3, [sp, #8]
 8005818:	f107 0314 	add.w	r3, r7, #20
 800581c:	9301      	str	r3, [sp, #4]
 800581e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	68b9      	ldr	r1, [r7, #8]
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f000 f851 	bl	80058d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800582e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005830:	f000 f8f6 	bl	8005a20 <prvAddNewTaskToReadyList>
 8005834:	e001      	b.n	800583a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005836:	2300      	movs	r3, #0
 8005838:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800583a:	697b      	ldr	r3, [r7, #20]
	}
 800583c:	4618      	mov	r0, r3
 800583e:	3728      	adds	r7, #40	@ 0x28
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005844:	b580      	push	{r7, lr}
 8005846:	b08c      	sub	sp, #48	@ 0x30
 8005848:	af04      	add	r7, sp, #16
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	603b      	str	r3, [r7, #0]
 8005850:	4613      	mov	r3, r2
 8005852:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005854:	88fb      	ldrh	r3, [r7, #6]
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	4618      	mov	r0, r3
 800585a:	f001 fc77 	bl	800714c <pvPortMalloc>
 800585e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00e      	beq.n	8005884 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005866:	20a8      	movs	r0, #168	@ 0xa8
 8005868:	f001 fc70 	bl	800714c <pvPortMalloc>
 800586c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d003      	beq.n	800587c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	697a      	ldr	r2, [r7, #20]
 8005878:	631a      	str	r2, [r3, #48]	@ 0x30
 800587a:	e005      	b.n	8005888 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800587c:	6978      	ldr	r0, [r7, #20]
 800587e:	f001 fd33 	bl	80072e8 <vPortFree>
 8005882:	e001      	b.n	8005888 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005884:	2300      	movs	r3, #0
 8005886:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d017      	beq.n	80058be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800588e:	69fb      	ldr	r3, [r7, #28]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005896:	88fa      	ldrh	r2, [r7, #6]
 8005898:	2300      	movs	r3, #0
 800589a:	9303      	str	r3, [sp, #12]
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	9302      	str	r3, [sp, #8]
 80058a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058a2:	9301      	str	r3, [sp, #4]
 80058a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	68b9      	ldr	r1, [r7, #8]
 80058ac:	68f8      	ldr	r0, [r7, #12]
 80058ae:	f000 f80f 	bl	80058d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058b2:	69f8      	ldr	r0, [r7, #28]
 80058b4:	f000 f8b4 	bl	8005a20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80058b8:	2301      	movs	r3, #1
 80058ba:	61bb      	str	r3, [r7, #24]
 80058bc:	e002      	b.n	80058c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058be:	f04f 33ff 	mov.w	r3, #4294967295
 80058c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80058c4:	69bb      	ldr	r3, [r7, #24]
	}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3720      	adds	r7, #32
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
	...

080058d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b088      	sub	sp, #32
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
 80058dc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80058de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	461a      	mov	r2, r3
 80058e8:	21a5      	movs	r1, #165	@ 0xa5
 80058ea:	f001 fe1d 	bl	8007528 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80058ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80058f8:	3b01      	subs	r3, #1
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	4413      	add	r3, r2
 80058fe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	f023 0307 	bic.w	r3, r3, #7
 8005906:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	f003 0307 	and.w	r3, r3, #7
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00b      	beq.n	800592a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005916:	f383 8811 	msr	BASEPRI, r3
 800591a:	f3bf 8f6f 	isb	sy
 800591e:	f3bf 8f4f 	dsb	sy
 8005922:	617b      	str	r3, [r7, #20]
}
 8005924:	bf00      	nop
 8005926:	bf00      	nop
 8005928:	e7fd      	b.n	8005926 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d01f      	beq.n	8005970 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005930:	2300      	movs	r3, #0
 8005932:	61fb      	str	r3, [r7, #28]
 8005934:	e012      	b.n	800595c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	4413      	add	r3, r2
 800593c:	7819      	ldrb	r1, [r3, #0]
 800593e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	4413      	add	r3, r2
 8005944:	3334      	adds	r3, #52	@ 0x34
 8005946:	460a      	mov	r2, r1
 8005948:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	4413      	add	r3, r2
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d006      	beq.n	8005964 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	3301      	adds	r3, #1
 800595a:	61fb      	str	r3, [r7, #28]
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	2b0f      	cmp	r3, #15
 8005960:	d9e9      	bls.n	8005936 <prvInitialiseNewTask+0x66>
 8005962:	e000      	b.n	8005966 <prvInitialiseNewTask+0x96>
			{
				break;
 8005964:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005968:	2200      	movs	r2, #0
 800596a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800596e:	e003      	b.n	8005978 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597a:	2b37      	cmp	r3, #55	@ 0x37
 800597c:	d901      	bls.n	8005982 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800597e:	2337      	movs	r3, #55	@ 0x37
 8005980:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005984:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005986:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800598c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800598e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005990:	2200      	movs	r2, #0
 8005992:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005996:	3304      	adds	r3, #4
 8005998:	4618      	mov	r0, r3
 800599a:	f7ff f965 	bl	8004c68 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	3318      	adds	r3, #24
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7ff f960 	bl	8004c68 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80059a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059ac:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80059b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059bc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80059be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c0:	2200      	movs	r2, #0
 80059c2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80059ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d0:	3354      	adds	r3, #84	@ 0x54
 80059d2:	224c      	movs	r2, #76	@ 0x4c
 80059d4:	2100      	movs	r1, #0
 80059d6:	4618      	mov	r0, r3
 80059d8:	f001 fda6 	bl	8007528 <memset>
 80059dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059de:	4a0d      	ldr	r2, [pc, #52]	@ (8005a14 <prvInitialiseNewTask+0x144>)
 80059e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80059e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e4:	4a0c      	ldr	r2, [pc, #48]	@ (8005a18 <prvInitialiseNewTask+0x148>)
 80059e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80059e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ea:	4a0c      	ldr	r2, [pc, #48]	@ (8005a1c <prvInitialiseNewTask+0x14c>)
 80059ec:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059ee:	683a      	ldr	r2, [r7, #0]
 80059f0:	68f9      	ldr	r1, [r7, #12]
 80059f2:	69b8      	ldr	r0, [r7, #24]
 80059f4:	f001 f95a 	bl	8006cac <pxPortInitialiseStack>
 80059f8:	4602      	mov	r2, r0
 80059fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80059fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d002      	beq.n	8005a0a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a0a:	bf00      	nop
 8005a0c:	3720      	adds	r7, #32
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	20004c08 	.word	0x20004c08
 8005a18:	20004c70 	.word	0x20004c70
 8005a1c:	20004cd8 	.word	0x20004cd8

08005a20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005a28:	f001 fa6e 	bl	8006f08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8005ae4 <prvAddNewTaskToReadyList+0xc4>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	3301      	adds	r3, #1
 8005a32:	4a2c      	ldr	r2, [pc, #176]	@ (8005ae4 <prvAddNewTaskToReadyList+0xc4>)
 8005a34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005a36:	4b2c      	ldr	r3, [pc, #176]	@ (8005ae8 <prvAddNewTaskToReadyList+0xc8>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d109      	bne.n	8005a52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a3e:	4a2a      	ldr	r2, [pc, #168]	@ (8005ae8 <prvAddNewTaskToReadyList+0xc8>)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a44:	4b27      	ldr	r3, [pc, #156]	@ (8005ae4 <prvAddNewTaskToReadyList+0xc4>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d110      	bne.n	8005a6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a4c:	f000 fc2e 	bl	80062ac <prvInitialiseTaskLists>
 8005a50:	e00d      	b.n	8005a6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a52:	4b26      	ldr	r3, [pc, #152]	@ (8005aec <prvAddNewTaskToReadyList+0xcc>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d109      	bne.n	8005a6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a5a:	4b23      	ldr	r3, [pc, #140]	@ (8005ae8 <prvAddNewTaskToReadyList+0xc8>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d802      	bhi.n	8005a6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a68:	4a1f      	ldr	r2, [pc, #124]	@ (8005ae8 <prvAddNewTaskToReadyList+0xc8>)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a6e:	4b20      	ldr	r3, [pc, #128]	@ (8005af0 <prvAddNewTaskToReadyList+0xd0>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	3301      	adds	r3, #1
 8005a74:	4a1e      	ldr	r2, [pc, #120]	@ (8005af0 <prvAddNewTaskToReadyList+0xd0>)
 8005a76:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a78:	4b1d      	ldr	r3, [pc, #116]	@ (8005af0 <prvAddNewTaskToReadyList+0xd0>)
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a84:	4b1b      	ldr	r3, [pc, #108]	@ (8005af4 <prvAddNewTaskToReadyList+0xd4>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d903      	bls.n	8005a94 <prvAddNewTaskToReadyList+0x74>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a90:	4a18      	ldr	r2, [pc, #96]	@ (8005af4 <prvAddNewTaskToReadyList+0xd4>)
 8005a92:	6013      	str	r3, [r2, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a98:	4613      	mov	r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	4413      	add	r3, r2
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	4a15      	ldr	r2, [pc, #84]	@ (8005af8 <prvAddNewTaskToReadyList+0xd8>)
 8005aa2:	441a      	add	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	3304      	adds	r3, #4
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	4610      	mov	r0, r2
 8005aac:	f7ff f8e9 	bl	8004c82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005ab0:	f001 fa5c 	bl	8006f6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8005aec <prvAddNewTaskToReadyList+0xcc>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00e      	beq.n	8005ada <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005abc:	4b0a      	ldr	r3, [pc, #40]	@ (8005ae8 <prvAddNewTaskToReadyList+0xc8>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d207      	bcs.n	8005ada <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005aca:	4b0c      	ldr	r3, [pc, #48]	@ (8005afc <prvAddNewTaskToReadyList+0xdc>)
 8005acc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ad0:	601a      	str	r2, [r3, #0]
 8005ad2:	f3bf 8f4f 	dsb	sy
 8005ad6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ada:	bf00      	nop
 8005adc:	3708      	adds	r7, #8
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}
 8005ae2:	bf00      	nop
 8005ae4:	20000e88 	.word	0x20000e88
 8005ae8:	200009b4 	.word	0x200009b4
 8005aec:	20000e94 	.word	0x20000e94
 8005af0:	20000ea4 	.word	0x20000ea4
 8005af4:	20000e90 	.word	0x20000e90
 8005af8:	200009b8 	.word	0x200009b8
 8005afc:	e000ed04 	.word	0xe000ed04

08005b00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d018      	beq.n	8005b44 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005b12:	4b14      	ldr	r3, [pc, #80]	@ (8005b64 <vTaskDelay+0x64>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00b      	beq.n	8005b32 <vTaskDelay+0x32>
	__asm volatile
 8005b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b1e:	f383 8811 	msr	BASEPRI, r3
 8005b22:	f3bf 8f6f 	isb	sy
 8005b26:	f3bf 8f4f 	dsb	sy
 8005b2a:	60bb      	str	r3, [r7, #8]
}
 8005b2c:	bf00      	nop
 8005b2e:	bf00      	nop
 8005b30:	e7fd      	b.n	8005b2e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005b32:	f000 f88b 	bl	8005c4c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005b36:	2100      	movs	r1, #0
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 fd09 	bl	8006550 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005b3e:	f000 f893 	bl	8005c68 <xTaskResumeAll>
 8005b42:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d107      	bne.n	8005b5a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005b4a:	4b07      	ldr	r3, [pc, #28]	@ (8005b68 <vTaskDelay+0x68>)
 8005b4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b50:	601a      	str	r2, [r3, #0]
 8005b52:	f3bf 8f4f 	dsb	sy
 8005b56:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b5a:	bf00      	nop
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	20000eb0 	.word	0x20000eb0
 8005b68:	e000ed04 	.word	0xe000ed04

08005b6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b08a      	sub	sp, #40	@ 0x28
 8005b70:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b72:	2300      	movs	r3, #0
 8005b74:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b7a:	463a      	mov	r2, r7
 8005b7c:	1d39      	adds	r1, r7, #4
 8005b7e:	f107 0308 	add.w	r3, r7, #8
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7ff f81c 	bl	8004bc0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b88:	6839      	ldr	r1, [r7, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	9202      	str	r2, [sp, #8]
 8005b90:	9301      	str	r3, [sp, #4]
 8005b92:	2300      	movs	r3, #0
 8005b94:	9300      	str	r3, [sp, #0]
 8005b96:	2300      	movs	r3, #0
 8005b98:	460a      	mov	r2, r1
 8005b9a:	4924      	ldr	r1, [pc, #144]	@ (8005c2c <vTaskStartScheduler+0xc0>)
 8005b9c:	4824      	ldr	r0, [pc, #144]	@ (8005c30 <vTaskStartScheduler+0xc4>)
 8005b9e:	f7ff fdf1 	bl	8005784 <xTaskCreateStatic>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	4a23      	ldr	r2, [pc, #140]	@ (8005c34 <vTaskStartScheduler+0xc8>)
 8005ba6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ba8:	4b22      	ldr	r3, [pc, #136]	@ (8005c34 <vTaskStartScheduler+0xc8>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d002      	beq.n	8005bb6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	e001      	b.n	8005bba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d102      	bne.n	8005bc6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005bc0:	f000 fd1a 	bl	80065f8 <xTimerCreateTimerTask>
 8005bc4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d11b      	bne.n	8005c04 <vTaskStartScheduler+0x98>
	__asm volatile
 8005bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd0:	f383 8811 	msr	BASEPRI, r3
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	f3bf 8f4f 	dsb	sy
 8005bdc:	613b      	str	r3, [r7, #16]
}
 8005bde:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005be0:	4b15      	ldr	r3, [pc, #84]	@ (8005c38 <vTaskStartScheduler+0xcc>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	3354      	adds	r3, #84	@ 0x54
 8005be6:	4a15      	ldr	r2, [pc, #84]	@ (8005c3c <vTaskStartScheduler+0xd0>)
 8005be8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005bea:	4b15      	ldr	r3, [pc, #84]	@ (8005c40 <vTaskStartScheduler+0xd4>)
 8005bec:	f04f 32ff 	mov.w	r2, #4294967295
 8005bf0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005bf2:	4b14      	ldr	r3, [pc, #80]	@ (8005c44 <vTaskStartScheduler+0xd8>)
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005bf8:	4b13      	ldr	r3, [pc, #76]	@ (8005c48 <vTaskStartScheduler+0xdc>)
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005bfe:	f001 f8df 	bl	8006dc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c02:	e00f      	b.n	8005c24 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0a:	d10b      	bne.n	8005c24 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c10:	f383 8811 	msr	BASEPRI, r3
 8005c14:	f3bf 8f6f 	isb	sy
 8005c18:	f3bf 8f4f 	dsb	sy
 8005c1c:	60fb      	str	r3, [r7, #12]
}
 8005c1e:	bf00      	nop
 8005c20:	bf00      	nop
 8005c22:	e7fd      	b.n	8005c20 <vTaskStartScheduler+0xb4>
}
 8005c24:	bf00      	nop
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	0800771c 	.word	0x0800771c
 8005c30:	0800627d 	.word	0x0800627d
 8005c34:	20000eac 	.word	0x20000eac
 8005c38:	200009b4 	.word	0x200009b4
 8005c3c:	20000010 	.word	0x20000010
 8005c40:	20000ea8 	.word	0x20000ea8
 8005c44:	20000e94 	.word	0x20000e94
 8005c48:	20000e8c 	.word	0x20000e8c

08005c4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005c50:	4b04      	ldr	r3, [pc, #16]	@ (8005c64 <vTaskSuspendAll+0x18>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	3301      	adds	r3, #1
 8005c56:	4a03      	ldr	r2, [pc, #12]	@ (8005c64 <vTaskSuspendAll+0x18>)
 8005c58:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005c5a:	bf00      	nop
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	20000eb0 	.word	0x20000eb0

08005c68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c72:	2300      	movs	r3, #0
 8005c74:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c76:	4b42      	ldr	r3, [pc, #264]	@ (8005d80 <xTaskResumeAll+0x118>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10b      	bne.n	8005c96 <xTaskResumeAll+0x2e>
	__asm volatile
 8005c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c82:	f383 8811 	msr	BASEPRI, r3
 8005c86:	f3bf 8f6f 	isb	sy
 8005c8a:	f3bf 8f4f 	dsb	sy
 8005c8e:	603b      	str	r3, [r7, #0]
}
 8005c90:	bf00      	nop
 8005c92:	bf00      	nop
 8005c94:	e7fd      	b.n	8005c92 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c96:	f001 f937 	bl	8006f08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c9a:	4b39      	ldr	r3, [pc, #228]	@ (8005d80 <xTaskResumeAll+0x118>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	4a37      	ldr	r2, [pc, #220]	@ (8005d80 <xTaskResumeAll+0x118>)
 8005ca2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ca4:	4b36      	ldr	r3, [pc, #216]	@ (8005d80 <xTaskResumeAll+0x118>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d162      	bne.n	8005d72 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005cac:	4b35      	ldr	r3, [pc, #212]	@ (8005d84 <xTaskResumeAll+0x11c>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d05e      	beq.n	8005d72 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cb4:	e02f      	b.n	8005d16 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cb6:	4b34      	ldr	r3, [pc, #208]	@ (8005d88 <xTaskResumeAll+0x120>)
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	3318      	adds	r3, #24
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7ff f83a 	bl	8004d3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	3304      	adds	r3, #4
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff f835 	bl	8004d3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cd6:	4b2d      	ldr	r3, [pc, #180]	@ (8005d8c <xTaskResumeAll+0x124>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d903      	bls.n	8005ce6 <xTaskResumeAll+0x7e>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d8c <xTaskResumeAll+0x124>)
 8005ce4:	6013      	str	r3, [r2, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cea:	4613      	mov	r3, r2
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4413      	add	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	4a27      	ldr	r2, [pc, #156]	@ (8005d90 <xTaskResumeAll+0x128>)
 8005cf4:	441a      	add	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	3304      	adds	r3, #4
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	4610      	mov	r0, r2
 8005cfe:	f7fe ffc0 	bl	8004c82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d06:	4b23      	ldr	r3, [pc, #140]	@ (8005d94 <xTaskResumeAll+0x12c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d302      	bcc.n	8005d16 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005d10:	4b21      	ldr	r3, [pc, #132]	@ (8005d98 <xTaskResumeAll+0x130>)
 8005d12:	2201      	movs	r2, #1
 8005d14:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d16:	4b1c      	ldr	r3, [pc, #112]	@ (8005d88 <xTaskResumeAll+0x120>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1cb      	bne.n	8005cb6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d24:	f000 fb66 	bl	80063f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005d28:	4b1c      	ldr	r3, [pc, #112]	@ (8005d9c <xTaskResumeAll+0x134>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d010      	beq.n	8005d56 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d34:	f000 f846 	bl	8005dc4 <xTaskIncrementTick>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d002      	beq.n	8005d44 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005d3e:	4b16      	ldr	r3, [pc, #88]	@ (8005d98 <xTaskResumeAll+0x130>)
 8005d40:	2201      	movs	r2, #1
 8005d42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	3b01      	subs	r3, #1
 8005d48:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1f1      	bne.n	8005d34 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005d50:	4b12      	ldr	r3, [pc, #72]	@ (8005d9c <xTaskResumeAll+0x134>)
 8005d52:	2200      	movs	r2, #0
 8005d54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d56:	4b10      	ldr	r3, [pc, #64]	@ (8005d98 <xTaskResumeAll+0x130>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d009      	beq.n	8005d72 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d62:	4b0f      	ldr	r3, [pc, #60]	@ (8005da0 <xTaskResumeAll+0x138>)
 8005d64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d68:	601a      	str	r2, [r3, #0]
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d72:	f001 f8fb 	bl	8006f6c <vPortExitCritical>

	return xAlreadyYielded;
 8005d76:	68bb      	ldr	r3, [r7, #8]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	20000eb0 	.word	0x20000eb0
 8005d84:	20000e88 	.word	0x20000e88
 8005d88:	20000e48 	.word	0x20000e48
 8005d8c:	20000e90 	.word	0x20000e90
 8005d90:	200009b8 	.word	0x200009b8
 8005d94:	200009b4 	.word	0x200009b4
 8005d98:	20000e9c 	.word	0x20000e9c
 8005d9c:	20000e98 	.word	0x20000e98
 8005da0:	e000ed04 	.word	0xe000ed04

08005da4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005daa:	4b05      	ldr	r3, [pc, #20]	@ (8005dc0 <xTaskGetTickCount+0x1c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005db0:	687b      	ldr	r3, [r7, #4]
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	370c      	adds	r7, #12
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	20000e8c 	.word	0x20000e8c

08005dc4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b086      	sub	sp, #24
 8005dc8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005dce:	4b4f      	ldr	r3, [pc, #316]	@ (8005f0c <xTaskIncrementTick+0x148>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f040 8090 	bne.w	8005ef8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005dd8:	4b4d      	ldr	r3, [pc, #308]	@ (8005f10 <xTaskIncrementTick+0x14c>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	3301      	adds	r3, #1
 8005dde:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005de0:	4a4b      	ldr	r2, [pc, #300]	@ (8005f10 <xTaskIncrementTick+0x14c>)
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d121      	bne.n	8005e30 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005dec:	4b49      	ldr	r3, [pc, #292]	@ (8005f14 <xTaskIncrementTick+0x150>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00b      	beq.n	8005e0e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfa:	f383 8811 	msr	BASEPRI, r3
 8005dfe:	f3bf 8f6f 	isb	sy
 8005e02:	f3bf 8f4f 	dsb	sy
 8005e06:	603b      	str	r3, [r7, #0]
}
 8005e08:	bf00      	nop
 8005e0a:	bf00      	nop
 8005e0c:	e7fd      	b.n	8005e0a <xTaskIncrementTick+0x46>
 8005e0e:	4b41      	ldr	r3, [pc, #260]	@ (8005f14 <xTaskIncrementTick+0x150>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	60fb      	str	r3, [r7, #12]
 8005e14:	4b40      	ldr	r3, [pc, #256]	@ (8005f18 <xTaskIncrementTick+0x154>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a3e      	ldr	r2, [pc, #248]	@ (8005f14 <xTaskIncrementTick+0x150>)
 8005e1a:	6013      	str	r3, [r2, #0]
 8005e1c:	4a3e      	ldr	r2, [pc, #248]	@ (8005f18 <xTaskIncrementTick+0x154>)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6013      	str	r3, [r2, #0]
 8005e22:	4b3e      	ldr	r3, [pc, #248]	@ (8005f1c <xTaskIncrementTick+0x158>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3301      	adds	r3, #1
 8005e28:	4a3c      	ldr	r2, [pc, #240]	@ (8005f1c <xTaskIncrementTick+0x158>)
 8005e2a:	6013      	str	r3, [r2, #0]
 8005e2c:	f000 fae2 	bl	80063f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e30:	4b3b      	ldr	r3, [pc, #236]	@ (8005f20 <xTaskIncrementTick+0x15c>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d349      	bcc.n	8005ece <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e3a:	4b36      	ldr	r3, [pc, #216]	@ (8005f14 <xTaskIncrementTick+0x150>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d104      	bne.n	8005e4e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e44:	4b36      	ldr	r3, [pc, #216]	@ (8005f20 <xTaskIncrementTick+0x15c>)
 8005e46:	f04f 32ff 	mov.w	r2, #4294967295
 8005e4a:	601a      	str	r2, [r3, #0]
					break;
 8005e4c:	e03f      	b.n	8005ece <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e4e:	4b31      	ldr	r3, [pc, #196]	@ (8005f14 <xTaskIncrementTick+0x150>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e5e:	693a      	ldr	r2, [r7, #16]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d203      	bcs.n	8005e6e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e66:	4a2e      	ldr	r2, [pc, #184]	@ (8005f20 <xTaskIncrementTick+0x15c>)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005e6c:	e02f      	b.n	8005ece <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	3304      	adds	r3, #4
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7fe ff62 	bl	8004d3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d004      	beq.n	8005e8a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	3318      	adds	r3, #24
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7fe ff59 	bl	8004d3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e8e:	4b25      	ldr	r3, [pc, #148]	@ (8005f24 <xTaskIncrementTick+0x160>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d903      	bls.n	8005e9e <xTaskIncrementTick+0xda>
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9a:	4a22      	ldr	r2, [pc, #136]	@ (8005f24 <xTaskIncrementTick+0x160>)
 8005e9c:	6013      	str	r3, [r2, #0]
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	4413      	add	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4a1f      	ldr	r2, [pc, #124]	@ (8005f28 <xTaskIncrementTick+0x164>)
 8005eac:	441a      	add	r2, r3
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	3304      	adds	r3, #4
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	4610      	mov	r0, r2
 8005eb6:	f7fe fee4 	bl	8004c82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8005f2c <xTaskIncrementTick+0x168>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d3b8      	bcc.n	8005e3a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ecc:	e7b5      	b.n	8005e3a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ece:	4b17      	ldr	r3, [pc, #92]	@ (8005f2c <xTaskIncrementTick+0x168>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ed4:	4914      	ldr	r1, [pc, #80]	@ (8005f28 <xTaskIncrementTick+0x164>)
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	4413      	add	r3, r2
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	440b      	add	r3, r1
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d901      	bls.n	8005eea <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005eea:	4b11      	ldr	r3, [pc, #68]	@ (8005f30 <xTaskIncrementTick+0x16c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d007      	beq.n	8005f02 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	617b      	str	r3, [r7, #20]
 8005ef6:	e004      	b.n	8005f02 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005ef8:	4b0e      	ldr	r3, [pc, #56]	@ (8005f34 <xTaskIncrementTick+0x170>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	3301      	adds	r3, #1
 8005efe:	4a0d      	ldr	r2, [pc, #52]	@ (8005f34 <xTaskIncrementTick+0x170>)
 8005f00:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005f02:	697b      	ldr	r3, [r7, #20]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3718      	adds	r7, #24
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	20000eb0 	.word	0x20000eb0
 8005f10:	20000e8c 	.word	0x20000e8c
 8005f14:	20000e40 	.word	0x20000e40
 8005f18:	20000e44 	.word	0x20000e44
 8005f1c:	20000ea0 	.word	0x20000ea0
 8005f20:	20000ea8 	.word	0x20000ea8
 8005f24:	20000e90 	.word	0x20000e90
 8005f28:	200009b8 	.word	0x200009b8
 8005f2c:	200009b4 	.word	0x200009b4
 8005f30:	20000e9c 	.word	0x20000e9c
 8005f34:	20000e98 	.word	0x20000e98

08005f38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f3e:	4b2b      	ldr	r3, [pc, #172]	@ (8005fec <vTaskSwitchContext+0xb4>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d003      	beq.n	8005f4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f46:	4b2a      	ldr	r3, [pc, #168]	@ (8005ff0 <vTaskSwitchContext+0xb8>)
 8005f48:	2201      	movs	r2, #1
 8005f4a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f4c:	e047      	b.n	8005fde <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005f4e:	4b28      	ldr	r3, [pc, #160]	@ (8005ff0 <vTaskSwitchContext+0xb8>)
 8005f50:	2200      	movs	r2, #0
 8005f52:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f54:	4b27      	ldr	r3, [pc, #156]	@ (8005ff4 <vTaskSwitchContext+0xbc>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	60fb      	str	r3, [r7, #12]
 8005f5a:	e011      	b.n	8005f80 <vTaskSwitchContext+0x48>
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10b      	bne.n	8005f7a <vTaskSwitchContext+0x42>
	__asm volatile
 8005f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f66:	f383 8811 	msr	BASEPRI, r3
 8005f6a:	f3bf 8f6f 	isb	sy
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	607b      	str	r3, [r7, #4]
}
 8005f74:	bf00      	nop
 8005f76:	bf00      	nop
 8005f78:	e7fd      	b.n	8005f76 <vTaskSwitchContext+0x3e>
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	60fb      	str	r3, [r7, #12]
 8005f80:	491d      	ldr	r1, [pc, #116]	@ (8005ff8 <vTaskSwitchContext+0xc0>)
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	4613      	mov	r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	4413      	add	r3, r2
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	440b      	add	r3, r1
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d0e3      	beq.n	8005f5c <vTaskSwitchContext+0x24>
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	4613      	mov	r3, r2
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	4413      	add	r3, r2
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	4a16      	ldr	r2, [pc, #88]	@ (8005ff8 <vTaskSwitchContext+0xc0>)
 8005fa0:	4413      	add	r3, r2
 8005fa2:	60bb      	str	r3, [r7, #8]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	685a      	ldr	r2, [r3, #4]
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	605a      	str	r2, [r3, #4]
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	3308      	adds	r3, #8
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d104      	bne.n	8005fc4 <vTaskSwitchContext+0x8c>
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	685a      	ldr	r2, [r3, #4]
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	605a      	str	r2, [r3, #4]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	4a0c      	ldr	r2, [pc, #48]	@ (8005ffc <vTaskSwitchContext+0xc4>)
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	4a09      	ldr	r2, [pc, #36]	@ (8005ff4 <vTaskSwitchContext+0xbc>)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005fd4:	4b09      	ldr	r3, [pc, #36]	@ (8005ffc <vTaskSwitchContext+0xc4>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	3354      	adds	r3, #84	@ 0x54
 8005fda:	4a09      	ldr	r2, [pc, #36]	@ (8006000 <vTaskSwitchContext+0xc8>)
 8005fdc:	6013      	str	r3, [r2, #0]
}
 8005fde:	bf00      	nop
 8005fe0:	3714      	adds	r7, #20
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	20000eb0 	.word	0x20000eb0
 8005ff0:	20000e9c 	.word	0x20000e9c
 8005ff4:	20000e90 	.word	0x20000e90
 8005ff8:	200009b8 	.word	0x200009b8
 8005ffc:	200009b4 	.word	0x200009b4
 8006000:	20000010 	.word	0x20000010

08006004 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10b      	bne.n	800602c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006018:	f383 8811 	msr	BASEPRI, r3
 800601c:	f3bf 8f6f 	isb	sy
 8006020:	f3bf 8f4f 	dsb	sy
 8006024:	60fb      	str	r3, [r7, #12]
}
 8006026:	bf00      	nop
 8006028:	bf00      	nop
 800602a:	e7fd      	b.n	8006028 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800602c:	4b07      	ldr	r3, [pc, #28]	@ (800604c <vTaskPlaceOnEventList+0x48>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	3318      	adds	r3, #24
 8006032:	4619      	mov	r1, r3
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f7fe fe48 	bl	8004cca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800603a:	2101      	movs	r1, #1
 800603c:	6838      	ldr	r0, [r7, #0]
 800603e:	f000 fa87 	bl	8006550 <prvAddCurrentTaskToDelayedList>
}
 8006042:	bf00      	nop
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	200009b4 	.word	0x200009b4

08006050 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10b      	bne.n	800607a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006066:	f383 8811 	msr	BASEPRI, r3
 800606a:	f3bf 8f6f 	isb	sy
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	617b      	str	r3, [r7, #20]
}
 8006074:	bf00      	nop
 8006076:	bf00      	nop
 8006078:	e7fd      	b.n	8006076 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800607a:	4b0a      	ldr	r3, [pc, #40]	@ (80060a4 <vTaskPlaceOnEventListRestricted+0x54>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3318      	adds	r3, #24
 8006080:	4619      	mov	r1, r3
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f7fe fdfd 	bl	8004c82 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d002      	beq.n	8006094 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800608e:	f04f 33ff 	mov.w	r3, #4294967295
 8006092:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006094:	6879      	ldr	r1, [r7, #4]
 8006096:	68b8      	ldr	r0, [r7, #8]
 8006098:	f000 fa5a 	bl	8006550 <prvAddCurrentTaskToDelayedList>
	}
 800609c:	bf00      	nop
 800609e:	3718      	adds	r7, #24
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	200009b4 	.word	0x200009b4

080060a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b086      	sub	sp, #24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10b      	bne.n	80060d6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80060be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c2:	f383 8811 	msr	BASEPRI, r3
 80060c6:	f3bf 8f6f 	isb	sy
 80060ca:	f3bf 8f4f 	dsb	sy
 80060ce:	60fb      	str	r3, [r7, #12]
}
 80060d0:	bf00      	nop
 80060d2:	bf00      	nop
 80060d4:	e7fd      	b.n	80060d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	3318      	adds	r3, #24
 80060da:	4618      	mov	r0, r3
 80060dc:	f7fe fe2e 	bl	8004d3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060e0:	4b1d      	ldr	r3, [pc, #116]	@ (8006158 <xTaskRemoveFromEventList+0xb0>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d11d      	bne.n	8006124 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	3304      	adds	r3, #4
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7fe fe25 	bl	8004d3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060f6:	4b19      	ldr	r3, [pc, #100]	@ (800615c <xTaskRemoveFromEventList+0xb4>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d903      	bls.n	8006106 <xTaskRemoveFromEventList+0x5e>
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006102:	4a16      	ldr	r2, [pc, #88]	@ (800615c <xTaskRemoveFromEventList+0xb4>)
 8006104:	6013      	str	r3, [r2, #0]
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800610a:	4613      	mov	r3, r2
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	4413      	add	r3, r2
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	4a13      	ldr	r2, [pc, #76]	@ (8006160 <xTaskRemoveFromEventList+0xb8>)
 8006114:	441a      	add	r2, r3
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	3304      	adds	r3, #4
 800611a:	4619      	mov	r1, r3
 800611c:	4610      	mov	r0, r2
 800611e:	f7fe fdb0 	bl	8004c82 <vListInsertEnd>
 8006122:	e005      	b.n	8006130 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	3318      	adds	r3, #24
 8006128:	4619      	mov	r1, r3
 800612a:	480e      	ldr	r0, [pc, #56]	@ (8006164 <xTaskRemoveFromEventList+0xbc>)
 800612c:	f7fe fda9 	bl	8004c82 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006134:	4b0c      	ldr	r3, [pc, #48]	@ (8006168 <xTaskRemoveFromEventList+0xc0>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800613a:	429a      	cmp	r2, r3
 800613c:	d905      	bls.n	800614a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800613e:	2301      	movs	r3, #1
 8006140:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006142:	4b0a      	ldr	r3, [pc, #40]	@ (800616c <xTaskRemoveFromEventList+0xc4>)
 8006144:	2201      	movs	r2, #1
 8006146:	601a      	str	r2, [r3, #0]
 8006148:	e001      	b.n	800614e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800614a:	2300      	movs	r3, #0
 800614c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800614e:	697b      	ldr	r3, [r7, #20]
}
 8006150:	4618      	mov	r0, r3
 8006152:	3718      	adds	r7, #24
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	20000eb0 	.word	0x20000eb0
 800615c:	20000e90 	.word	0x20000e90
 8006160:	200009b8 	.word	0x200009b8
 8006164:	20000e48 	.word	0x20000e48
 8006168:	200009b4 	.word	0x200009b4
 800616c:	20000e9c 	.word	0x20000e9c

08006170 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006178:	4b06      	ldr	r3, [pc, #24]	@ (8006194 <vTaskInternalSetTimeOutState+0x24>)
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006180:	4b05      	ldr	r3, [pc, #20]	@ (8006198 <vTaskInternalSetTimeOutState+0x28>)
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	605a      	str	r2, [r3, #4]
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	20000ea0 	.word	0x20000ea0
 8006198:	20000e8c 	.word	0x20000e8c

0800619c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b088      	sub	sp, #32
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10b      	bne.n	80061c4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	613b      	str	r3, [r7, #16]
}
 80061be:	bf00      	nop
 80061c0:	bf00      	nop
 80061c2:	e7fd      	b.n	80061c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10b      	bne.n	80061e2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80061ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	60fb      	str	r3, [r7, #12]
}
 80061dc:	bf00      	nop
 80061de:	bf00      	nop
 80061e0:	e7fd      	b.n	80061de <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80061e2:	f000 fe91 	bl	8006f08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80061e6:	4b1d      	ldr	r3, [pc, #116]	@ (800625c <xTaskCheckForTimeOut+0xc0>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	69ba      	ldr	r2, [r7, #24]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061fe:	d102      	bne.n	8006206 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006200:	2300      	movs	r3, #0
 8006202:	61fb      	str	r3, [r7, #28]
 8006204:	e023      	b.n	800624e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <xTaskCheckForTimeOut+0xc4>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d007      	beq.n	8006222 <xTaskCheckForTimeOut+0x86>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	69ba      	ldr	r2, [r7, #24]
 8006218:	429a      	cmp	r2, r3
 800621a:	d302      	bcc.n	8006222 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800621c:	2301      	movs	r3, #1
 800621e:	61fb      	str	r3, [r7, #28]
 8006220:	e015      	b.n	800624e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	429a      	cmp	r2, r3
 800622a:	d20b      	bcs.n	8006244 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	1ad2      	subs	r2, r2, r3
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f7ff ff99 	bl	8006170 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800623e:	2300      	movs	r3, #0
 8006240:	61fb      	str	r3, [r7, #28]
 8006242:	e004      	b.n	800624e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	2200      	movs	r2, #0
 8006248:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800624a:	2301      	movs	r3, #1
 800624c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800624e:	f000 fe8d 	bl	8006f6c <vPortExitCritical>

	return xReturn;
 8006252:	69fb      	ldr	r3, [r7, #28]
}
 8006254:	4618      	mov	r0, r3
 8006256:	3720      	adds	r7, #32
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}
 800625c:	20000e8c 	.word	0x20000e8c
 8006260:	20000ea0 	.word	0x20000ea0

08006264 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006264:	b480      	push	{r7}
 8006266:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006268:	4b03      	ldr	r3, [pc, #12]	@ (8006278 <vTaskMissedYield+0x14>)
 800626a:	2201      	movs	r2, #1
 800626c:	601a      	str	r2, [r3, #0]
}
 800626e:	bf00      	nop
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr
 8006278:	20000e9c 	.word	0x20000e9c

0800627c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006284:	f000 f852 	bl	800632c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006288:	4b06      	ldr	r3, [pc, #24]	@ (80062a4 <prvIdleTask+0x28>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d9f9      	bls.n	8006284 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006290:	4b05      	ldr	r3, [pc, #20]	@ (80062a8 <prvIdleTask+0x2c>)
 8006292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80062a0:	e7f0      	b.n	8006284 <prvIdleTask+0x8>
 80062a2:	bf00      	nop
 80062a4:	200009b8 	.word	0x200009b8
 80062a8:	e000ed04 	.word	0xe000ed04

080062ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80062b2:	2300      	movs	r3, #0
 80062b4:	607b      	str	r3, [r7, #4]
 80062b6:	e00c      	b.n	80062d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	4613      	mov	r3, r2
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	4413      	add	r3, r2
 80062c0:	009b      	lsls	r3, r3, #2
 80062c2:	4a12      	ldr	r2, [pc, #72]	@ (800630c <prvInitialiseTaskLists+0x60>)
 80062c4:	4413      	add	r3, r2
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7fe fcae 	bl	8004c28 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	3301      	adds	r3, #1
 80062d0:	607b      	str	r3, [r7, #4]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2b37      	cmp	r3, #55	@ 0x37
 80062d6:	d9ef      	bls.n	80062b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80062d8:	480d      	ldr	r0, [pc, #52]	@ (8006310 <prvInitialiseTaskLists+0x64>)
 80062da:	f7fe fca5 	bl	8004c28 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80062de:	480d      	ldr	r0, [pc, #52]	@ (8006314 <prvInitialiseTaskLists+0x68>)
 80062e0:	f7fe fca2 	bl	8004c28 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80062e4:	480c      	ldr	r0, [pc, #48]	@ (8006318 <prvInitialiseTaskLists+0x6c>)
 80062e6:	f7fe fc9f 	bl	8004c28 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80062ea:	480c      	ldr	r0, [pc, #48]	@ (800631c <prvInitialiseTaskLists+0x70>)
 80062ec:	f7fe fc9c 	bl	8004c28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80062f0:	480b      	ldr	r0, [pc, #44]	@ (8006320 <prvInitialiseTaskLists+0x74>)
 80062f2:	f7fe fc99 	bl	8004c28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006324 <prvInitialiseTaskLists+0x78>)
 80062f8:	4a05      	ldr	r2, [pc, #20]	@ (8006310 <prvInitialiseTaskLists+0x64>)
 80062fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80062fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006328 <prvInitialiseTaskLists+0x7c>)
 80062fe:	4a05      	ldr	r2, [pc, #20]	@ (8006314 <prvInitialiseTaskLists+0x68>)
 8006300:	601a      	str	r2, [r3, #0]
}
 8006302:	bf00      	nop
 8006304:	3708      	adds	r7, #8
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	200009b8 	.word	0x200009b8
 8006310:	20000e18 	.word	0x20000e18
 8006314:	20000e2c 	.word	0x20000e2c
 8006318:	20000e48 	.word	0x20000e48
 800631c:	20000e5c 	.word	0x20000e5c
 8006320:	20000e74 	.word	0x20000e74
 8006324:	20000e40 	.word	0x20000e40
 8006328:	20000e44 	.word	0x20000e44

0800632c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006332:	e019      	b.n	8006368 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006334:	f000 fde8 	bl	8006f08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006338:	4b10      	ldr	r3, [pc, #64]	@ (800637c <prvCheckTasksWaitingTermination+0x50>)
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	3304      	adds	r3, #4
 8006344:	4618      	mov	r0, r3
 8006346:	f7fe fcf9 	bl	8004d3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800634a:	4b0d      	ldr	r3, [pc, #52]	@ (8006380 <prvCheckTasksWaitingTermination+0x54>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	3b01      	subs	r3, #1
 8006350:	4a0b      	ldr	r2, [pc, #44]	@ (8006380 <prvCheckTasksWaitingTermination+0x54>)
 8006352:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006354:	4b0b      	ldr	r3, [pc, #44]	@ (8006384 <prvCheckTasksWaitingTermination+0x58>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	3b01      	subs	r3, #1
 800635a:	4a0a      	ldr	r2, [pc, #40]	@ (8006384 <prvCheckTasksWaitingTermination+0x58>)
 800635c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800635e:	f000 fe05 	bl	8006f6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f810 	bl	8006388 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006368:	4b06      	ldr	r3, [pc, #24]	@ (8006384 <prvCheckTasksWaitingTermination+0x58>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1e1      	bne.n	8006334 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006370:	bf00      	nop
 8006372:	bf00      	nop
 8006374:	3708      	adds	r7, #8
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	20000e5c 	.word	0x20000e5c
 8006380:	20000e88 	.word	0x20000e88
 8006384:	20000e70 	.word	0x20000e70

08006388 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	3354      	adds	r3, #84	@ 0x54
 8006394:	4618      	mov	r0, r3
 8006396:	f001 f8cf 	bl	8007538 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d108      	bne.n	80063b6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a8:	4618      	mov	r0, r3
 80063aa:	f000 ff9d 	bl	80072e8 <vPortFree>
				vPortFree( pxTCB );
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 ff9a 	bl	80072e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80063b4:	e019      	b.n	80063ea <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d103      	bne.n	80063c8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 ff91 	bl	80072e8 <vPortFree>
	}
 80063c6:	e010      	b.n	80063ea <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d00b      	beq.n	80063ea <prvDeleteTCB+0x62>
	__asm volatile
 80063d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d6:	f383 8811 	msr	BASEPRI, r3
 80063da:	f3bf 8f6f 	isb	sy
 80063de:	f3bf 8f4f 	dsb	sy
 80063e2:	60fb      	str	r3, [r7, #12]
}
 80063e4:	bf00      	nop
 80063e6:	bf00      	nop
 80063e8:	e7fd      	b.n	80063e6 <prvDeleteTCB+0x5e>
	}
 80063ea:	bf00      	nop
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
	...

080063f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063fa:	4b0c      	ldr	r3, [pc, #48]	@ (800642c <prvResetNextTaskUnblockTime+0x38>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d104      	bne.n	800640e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006404:	4b0a      	ldr	r3, [pc, #40]	@ (8006430 <prvResetNextTaskUnblockTime+0x3c>)
 8006406:	f04f 32ff 	mov.w	r2, #4294967295
 800640a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800640c:	e008      	b.n	8006420 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800640e:	4b07      	ldr	r3, [pc, #28]	@ (800642c <prvResetNextTaskUnblockTime+0x38>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	4a04      	ldr	r2, [pc, #16]	@ (8006430 <prvResetNextTaskUnblockTime+0x3c>)
 800641e:	6013      	str	r3, [r2, #0]
}
 8006420:	bf00      	nop
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr
 800642c:	20000e40 	.word	0x20000e40
 8006430:	20000ea8 	.word	0x20000ea8

08006434 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800643a:	4b0b      	ldr	r3, [pc, #44]	@ (8006468 <xTaskGetSchedulerState+0x34>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d102      	bne.n	8006448 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006442:	2301      	movs	r3, #1
 8006444:	607b      	str	r3, [r7, #4]
 8006446:	e008      	b.n	800645a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006448:	4b08      	ldr	r3, [pc, #32]	@ (800646c <xTaskGetSchedulerState+0x38>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d102      	bne.n	8006456 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006450:	2302      	movs	r3, #2
 8006452:	607b      	str	r3, [r7, #4]
 8006454:	e001      	b.n	800645a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006456:	2300      	movs	r3, #0
 8006458:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800645a:	687b      	ldr	r3, [r7, #4]
	}
 800645c:	4618      	mov	r0, r3
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr
 8006468:	20000e94 	.word	0x20000e94
 800646c:	20000eb0 	.word	0x20000eb0

08006470 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006470:	b580      	push	{r7, lr}
 8006472:	b086      	sub	sp, #24
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800647c:	2300      	movs	r3, #0
 800647e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d058      	beq.n	8006538 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006486:	4b2f      	ldr	r3, [pc, #188]	@ (8006544 <xTaskPriorityDisinherit+0xd4>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	693a      	ldr	r2, [r7, #16]
 800648c:	429a      	cmp	r2, r3
 800648e:	d00b      	beq.n	80064a8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006494:	f383 8811 	msr	BASEPRI, r3
 8006498:	f3bf 8f6f 	isb	sy
 800649c:	f3bf 8f4f 	dsb	sy
 80064a0:	60fb      	str	r3, [r7, #12]
}
 80064a2:	bf00      	nop
 80064a4:	bf00      	nop
 80064a6:	e7fd      	b.n	80064a4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10b      	bne.n	80064c8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80064b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b4:	f383 8811 	msr	BASEPRI, r3
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	60bb      	str	r3, [r7, #8]
}
 80064c2:	bf00      	nop
 80064c4:	bf00      	nop
 80064c6:	e7fd      	b.n	80064c4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064cc:	1e5a      	subs	r2, r3, #1
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064da:	429a      	cmp	r2, r3
 80064dc:	d02c      	beq.n	8006538 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d128      	bne.n	8006538 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	3304      	adds	r3, #4
 80064ea:	4618      	mov	r0, r3
 80064ec:	f7fe fc26 	bl	8004d3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006508:	4b0f      	ldr	r3, [pc, #60]	@ (8006548 <xTaskPriorityDisinherit+0xd8>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	429a      	cmp	r2, r3
 800650e:	d903      	bls.n	8006518 <xTaskPriorityDisinherit+0xa8>
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006514:	4a0c      	ldr	r2, [pc, #48]	@ (8006548 <xTaskPriorityDisinherit+0xd8>)
 8006516:	6013      	str	r3, [r2, #0]
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800651c:	4613      	mov	r3, r2
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	4413      	add	r3, r2
 8006522:	009b      	lsls	r3, r3, #2
 8006524:	4a09      	ldr	r2, [pc, #36]	@ (800654c <xTaskPriorityDisinherit+0xdc>)
 8006526:	441a      	add	r2, r3
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	3304      	adds	r3, #4
 800652c:	4619      	mov	r1, r3
 800652e:	4610      	mov	r0, r2
 8006530:	f7fe fba7 	bl	8004c82 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006534:	2301      	movs	r3, #1
 8006536:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006538:	697b      	ldr	r3, [r7, #20]
	}
 800653a:	4618      	mov	r0, r3
 800653c:	3718      	adds	r7, #24
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	200009b4 	.word	0x200009b4
 8006548:	20000e90 	.word	0x20000e90
 800654c:	200009b8 	.word	0x200009b8

08006550 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800655a:	4b21      	ldr	r3, [pc, #132]	@ (80065e0 <prvAddCurrentTaskToDelayedList+0x90>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006560:	4b20      	ldr	r3, [pc, #128]	@ (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	3304      	adds	r3, #4
 8006566:	4618      	mov	r0, r3
 8006568:	f7fe fbe8 	bl	8004d3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006572:	d10a      	bne.n	800658a <prvAddCurrentTaskToDelayedList+0x3a>
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d007      	beq.n	800658a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800657a:	4b1a      	ldr	r3, [pc, #104]	@ (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	3304      	adds	r3, #4
 8006580:	4619      	mov	r1, r3
 8006582:	4819      	ldr	r0, [pc, #100]	@ (80065e8 <prvAddCurrentTaskToDelayedList+0x98>)
 8006584:	f7fe fb7d 	bl	8004c82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006588:	e026      	b.n	80065d8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4413      	add	r3, r2
 8006590:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006592:	4b14      	ldr	r3, [pc, #80]	@ (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800659a:	68ba      	ldr	r2, [r7, #8]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d209      	bcs.n	80065b6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065a2:	4b12      	ldr	r3, [pc, #72]	@ (80065ec <prvAddCurrentTaskToDelayedList+0x9c>)
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	4b0f      	ldr	r3, [pc, #60]	@ (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	3304      	adds	r3, #4
 80065ac:	4619      	mov	r1, r3
 80065ae:	4610      	mov	r0, r2
 80065b0:	f7fe fb8b 	bl	8004cca <vListInsert>
}
 80065b4:	e010      	b.n	80065d8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065b6:	4b0e      	ldr	r3, [pc, #56]	@ (80065f0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	4b0a      	ldr	r3, [pc, #40]	@ (80065e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	3304      	adds	r3, #4
 80065c0:	4619      	mov	r1, r3
 80065c2:	4610      	mov	r0, r2
 80065c4:	f7fe fb81 	bl	8004cca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80065c8:	4b0a      	ldr	r3, [pc, #40]	@ (80065f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68ba      	ldr	r2, [r7, #8]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d202      	bcs.n	80065d8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80065d2:	4a08      	ldr	r2, [pc, #32]	@ (80065f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	6013      	str	r3, [r2, #0]
}
 80065d8:	bf00      	nop
 80065da:	3710      	adds	r7, #16
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	20000e8c 	.word	0x20000e8c
 80065e4:	200009b4 	.word	0x200009b4
 80065e8:	20000e74 	.word	0x20000e74
 80065ec:	20000e44 	.word	0x20000e44
 80065f0:	20000e40 	.word	0x20000e40
 80065f4:	20000ea8 	.word	0x20000ea8

080065f8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b08a      	sub	sp, #40	@ 0x28
 80065fc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80065fe:	2300      	movs	r3, #0
 8006600:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006602:	f000 fb13 	bl	8006c2c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006606:	4b1d      	ldr	r3, [pc, #116]	@ (800667c <xTimerCreateTimerTask+0x84>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d021      	beq.n	8006652 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800660e:	2300      	movs	r3, #0
 8006610:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006612:	2300      	movs	r3, #0
 8006614:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006616:	1d3a      	adds	r2, r7, #4
 8006618:	f107 0108 	add.w	r1, r7, #8
 800661c:	f107 030c 	add.w	r3, r7, #12
 8006620:	4618      	mov	r0, r3
 8006622:	f7fe fae7 	bl	8004bf4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006626:	6879      	ldr	r1, [r7, #4]
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	9202      	str	r2, [sp, #8]
 800662e:	9301      	str	r3, [sp, #4]
 8006630:	2302      	movs	r3, #2
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	2300      	movs	r3, #0
 8006636:	460a      	mov	r2, r1
 8006638:	4911      	ldr	r1, [pc, #68]	@ (8006680 <xTimerCreateTimerTask+0x88>)
 800663a:	4812      	ldr	r0, [pc, #72]	@ (8006684 <xTimerCreateTimerTask+0x8c>)
 800663c:	f7ff f8a2 	bl	8005784 <xTaskCreateStatic>
 8006640:	4603      	mov	r3, r0
 8006642:	4a11      	ldr	r2, [pc, #68]	@ (8006688 <xTimerCreateTimerTask+0x90>)
 8006644:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006646:	4b10      	ldr	r3, [pc, #64]	@ (8006688 <xTimerCreateTimerTask+0x90>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800664e:	2301      	movs	r3, #1
 8006650:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d10b      	bne.n	8006670 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800665c:	f383 8811 	msr	BASEPRI, r3
 8006660:	f3bf 8f6f 	isb	sy
 8006664:	f3bf 8f4f 	dsb	sy
 8006668:	613b      	str	r3, [r7, #16]
}
 800666a:	bf00      	nop
 800666c:	bf00      	nop
 800666e:	e7fd      	b.n	800666c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006670:	697b      	ldr	r3, [r7, #20]
}
 8006672:	4618      	mov	r0, r3
 8006674:	3718      	adds	r7, #24
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	20000ee4 	.word	0x20000ee4
 8006680:	08007724 	.word	0x08007724
 8006684:	080067c5 	.word	0x080067c5
 8006688:	20000ee8 	.word	0x20000ee8

0800668c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b08a      	sub	sp, #40	@ 0x28
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
 8006698:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800669a:	2300      	movs	r3, #0
 800669c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d10b      	bne.n	80066bc <xTimerGenericCommand+0x30>
	__asm volatile
 80066a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a8:	f383 8811 	msr	BASEPRI, r3
 80066ac:	f3bf 8f6f 	isb	sy
 80066b0:	f3bf 8f4f 	dsb	sy
 80066b4:	623b      	str	r3, [r7, #32]
}
 80066b6:	bf00      	nop
 80066b8:	bf00      	nop
 80066ba:	e7fd      	b.n	80066b8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80066bc:	4b19      	ldr	r3, [pc, #100]	@ (8006724 <xTimerGenericCommand+0x98>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d02a      	beq.n	800671a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	2b05      	cmp	r3, #5
 80066d4:	dc18      	bgt.n	8006708 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80066d6:	f7ff fead 	bl	8006434 <xTaskGetSchedulerState>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d109      	bne.n	80066f4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80066e0:	4b10      	ldr	r3, [pc, #64]	@ (8006724 <xTimerGenericCommand+0x98>)
 80066e2:	6818      	ldr	r0, [r3, #0]
 80066e4:	f107 0110 	add.w	r1, r7, #16
 80066e8:	2300      	movs	r3, #0
 80066ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ec:	f7fe fc5a 	bl	8004fa4 <xQueueGenericSend>
 80066f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80066f2:	e012      	b.n	800671a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80066f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006724 <xTimerGenericCommand+0x98>)
 80066f6:	6818      	ldr	r0, [r3, #0]
 80066f8:	f107 0110 	add.w	r1, r7, #16
 80066fc:	2300      	movs	r3, #0
 80066fe:	2200      	movs	r2, #0
 8006700:	f7fe fc50 	bl	8004fa4 <xQueueGenericSend>
 8006704:	6278      	str	r0, [r7, #36]	@ 0x24
 8006706:	e008      	b.n	800671a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006708:	4b06      	ldr	r3, [pc, #24]	@ (8006724 <xTimerGenericCommand+0x98>)
 800670a:	6818      	ldr	r0, [r3, #0]
 800670c:	f107 0110 	add.w	r1, r7, #16
 8006710:	2300      	movs	r3, #0
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	f7fe fd48 	bl	80051a8 <xQueueGenericSendFromISR>
 8006718:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800671a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800671c:	4618      	mov	r0, r3
 800671e:	3728      	adds	r7, #40	@ 0x28
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}
 8006724:	20000ee4 	.word	0x20000ee4

08006728 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b088      	sub	sp, #32
 800672c:	af02      	add	r7, sp, #8
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006732:	4b23      	ldr	r3, [pc, #140]	@ (80067c0 <prvProcessExpiredTimer+0x98>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	3304      	adds	r3, #4
 8006740:	4618      	mov	r0, r3
 8006742:	f7fe fafb 	bl	8004d3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800674c:	f003 0304 	and.w	r3, r3, #4
 8006750:	2b00      	cmp	r3, #0
 8006752:	d023      	beq.n	800679c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	699a      	ldr	r2, [r3, #24]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	18d1      	adds	r1, r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	683a      	ldr	r2, [r7, #0]
 8006760:	6978      	ldr	r0, [r7, #20]
 8006762:	f000 f8d5 	bl	8006910 <prvInsertTimerInActiveList>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d020      	beq.n	80067ae <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800676c:	2300      	movs	r3, #0
 800676e:	9300      	str	r3, [sp, #0]
 8006770:	2300      	movs	r3, #0
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	2100      	movs	r1, #0
 8006776:	6978      	ldr	r0, [r7, #20]
 8006778:	f7ff ff88 	bl	800668c <xTimerGenericCommand>
 800677c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d114      	bne.n	80067ae <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006788:	f383 8811 	msr	BASEPRI, r3
 800678c:	f3bf 8f6f 	isb	sy
 8006790:	f3bf 8f4f 	dsb	sy
 8006794:	60fb      	str	r3, [r7, #12]
}
 8006796:	bf00      	nop
 8006798:	bf00      	nop
 800679a:	e7fd      	b.n	8006798 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067a2:	f023 0301 	bic.w	r3, r3, #1
 80067a6:	b2da      	uxtb	r2, r3
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	6978      	ldr	r0, [r7, #20]
 80067b4:	4798      	blx	r3
}
 80067b6:	bf00      	nop
 80067b8:	3718      	adds	r7, #24
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	20000edc 	.word	0x20000edc

080067c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80067cc:	f107 0308 	add.w	r3, r7, #8
 80067d0:	4618      	mov	r0, r3
 80067d2:	f000 f859 	bl	8006888 <prvGetNextExpireTime>
 80067d6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	4619      	mov	r1, r3
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f000 f805 	bl	80067ec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80067e2:	f000 f8d7 	bl	8006994 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80067e6:	bf00      	nop
 80067e8:	e7f0      	b.n	80067cc <prvTimerTask+0x8>
	...

080067ec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80067f6:	f7ff fa29 	bl	8005c4c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80067fa:	f107 0308 	add.w	r3, r7, #8
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 f866 	bl	80068d0 <prvSampleTimeNow>
 8006804:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d130      	bne.n	800686e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10a      	bne.n	8006828 <prvProcessTimerOrBlockTask+0x3c>
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	429a      	cmp	r2, r3
 8006818:	d806      	bhi.n	8006828 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800681a:	f7ff fa25 	bl	8005c68 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800681e:	68f9      	ldr	r1, [r7, #12]
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f7ff ff81 	bl	8006728 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006826:	e024      	b.n	8006872 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d008      	beq.n	8006840 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800682e:	4b13      	ldr	r3, [pc, #76]	@ (800687c <prvProcessTimerOrBlockTask+0x90>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d101      	bne.n	800683c <prvProcessTimerOrBlockTask+0x50>
 8006838:	2301      	movs	r3, #1
 800683a:	e000      	b.n	800683e <prvProcessTimerOrBlockTask+0x52>
 800683c:	2300      	movs	r3, #0
 800683e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006840:	4b0f      	ldr	r3, [pc, #60]	@ (8006880 <prvProcessTimerOrBlockTask+0x94>)
 8006842:	6818      	ldr	r0, [r3, #0]
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	1ad3      	subs	r3, r2, r3
 800684a:	683a      	ldr	r2, [r7, #0]
 800684c:	4619      	mov	r1, r3
 800684e:	f7fe ff65 	bl	800571c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006852:	f7ff fa09 	bl	8005c68 <xTaskResumeAll>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d10a      	bne.n	8006872 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800685c:	4b09      	ldr	r3, [pc, #36]	@ (8006884 <prvProcessTimerOrBlockTask+0x98>)
 800685e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006862:	601a      	str	r2, [r3, #0]
 8006864:	f3bf 8f4f 	dsb	sy
 8006868:	f3bf 8f6f 	isb	sy
}
 800686c:	e001      	b.n	8006872 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800686e:	f7ff f9fb 	bl	8005c68 <xTaskResumeAll>
}
 8006872:	bf00      	nop
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	20000ee0 	.word	0x20000ee0
 8006880:	20000ee4 	.word	0x20000ee4
 8006884:	e000ed04 	.word	0xe000ed04

08006888 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006888:	b480      	push	{r7}
 800688a:	b085      	sub	sp, #20
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006890:	4b0e      	ldr	r3, [pc, #56]	@ (80068cc <prvGetNextExpireTime+0x44>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d101      	bne.n	800689e <prvGetNextExpireTime+0x16>
 800689a:	2201      	movs	r2, #1
 800689c:	e000      	b.n	80068a0 <prvGetNextExpireTime+0x18>
 800689e:	2200      	movs	r2, #0
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d105      	bne.n	80068b8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068ac:	4b07      	ldr	r3, [pc, #28]	@ (80068cc <prvGetNextExpireTime+0x44>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	60fb      	str	r3, [r7, #12]
 80068b6:	e001      	b.n	80068bc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80068b8:	2300      	movs	r3, #0
 80068ba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80068bc:	68fb      	ldr	r3, [r7, #12]
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3714      	adds	r7, #20
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop
 80068cc:	20000edc 	.word	0x20000edc

080068d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80068d8:	f7ff fa64 	bl	8005da4 <xTaskGetTickCount>
 80068dc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80068de:	4b0b      	ldr	r3, [pc, #44]	@ (800690c <prvSampleTimeNow+0x3c>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d205      	bcs.n	80068f4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80068e8:	f000 f93a 	bl	8006b60 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	601a      	str	r2, [r3, #0]
 80068f2:	e002      	b.n	80068fa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80068fa:	4a04      	ldr	r2, [pc, #16]	@ (800690c <prvSampleTimeNow+0x3c>)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006900:	68fb      	ldr	r3, [r7, #12]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	20000eec 	.word	0x20000eec

08006910 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b086      	sub	sp, #24
 8006914:	af00      	add	r7, sp, #0
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	607a      	str	r2, [r7, #4]
 800691c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800691e:	2300      	movs	r3, #0
 8006920:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800692e:	68ba      	ldr	r2, [r7, #8]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	429a      	cmp	r2, r3
 8006934:	d812      	bhi.n	800695c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	1ad2      	subs	r2, r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	429a      	cmp	r2, r3
 8006942:	d302      	bcc.n	800694a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006944:	2301      	movs	r3, #1
 8006946:	617b      	str	r3, [r7, #20]
 8006948:	e01b      	b.n	8006982 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800694a:	4b10      	ldr	r3, [pc, #64]	@ (800698c <prvInsertTimerInActiveList+0x7c>)
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	3304      	adds	r3, #4
 8006952:	4619      	mov	r1, r3
 8006954:	4610      	mov	r0, r2
 8006956:	f7fe f9b8 	bl	8004cca <vListInsert>
 800695a:	e012      	b.n	8006982 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	429a      	cmp	r2, r3
 8006962:	d206      	bcs.n	8006972 <prvInsertTimerInActiveList+0x62>
 8006964:	68ba      	ldr	r2, [r7, #8]
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	429a      	cmp	r2, r3
 800696a:	d302      	bcc.n	8006972 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800696c:	2301      	movs	r3, #1
 800696e:	617b      	str	r3, [r7, #20]
 8006970:	e007      	b.n	8006982 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006972:	4b07      	ldr	r3, [pc, #28]	@ (8006990 <prvInsertTimerInActiveList+0x80>)
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	3304      	adds	r3, #4
 800697a:	4619      	mov	r1, r3
 800697c:	4610      	mov	r0, r2
 800697e:	f7fe f9a4 	bl	8004cca <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006982:	697b      	ldr	r3, [r7, #20]
}
 8006984:	4618      	mov	r0, r3
 8006986:	3718      	adds	r7, #24
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}
 800698c:	20000ee0 	.word	0x20000ee0
 8006990:	20000edc 	.word	0x20000edc

08006994 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b08e      	sub	sp, #56	@ 0x38
 8006998:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800699a:	e0ce      	b.n	8006b3a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	da19      	bge.n	80069d6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80069a2:	1d3b      	adds	r3, r7, #4
 80069a4:	3304      	adds	r3, #4
 80069a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80069a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d10b      	bne.n	80069c6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80069ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b2:	f383 8811 	msr	BASEPRI, r3
 80069b6:	f3bf 8f6f 	isb	sy
 80069ba:	f3bf 8f4f 	dsb	sy
 80069be:	61fb      	str	r3, [r7, #28]
}
 80069c0:	bf00      	nop
 80069c2:	bf00      	nop
 80069c4:	e7fd      	b.n	80069c2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80069c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069cc:	6850      	ldr	r0, [r2, #4]
 80069ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069d0:	6892      	ldr	r2, [r2, #8]
 80069d2:	4611      	mov	r1, r2
 80069d4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f2c0 80ae 	blt.w	8006b3a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80069e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d004      	beq.n	80069f4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ec:	3304      	adds	r3, #4
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7fe f9a4 	bl	8004d3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069f4:	463b      	mov	r3, r7
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7ff ff6a 	bl	80068d0 <prvSampleTimeNow>
 80069fc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2b09      	cmp	r3, #9
 8006a02:	f200 8097 	bhi.w	8006b34 <prvProcessReceivedCommands+0x1a0>
 8006a06:	a201      	add	r2, pc, #4	@ (adr r2, 8006a0c <prvProcessReceivedCommands+0x78>)
 8006a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a0c:	08006a35 	.word	0x08006a35
 8006a10:	08006a35 	.word	0x08006a35
 8006a14:	08006a35 	.word	0x08006a35
 8006a18:	08006aab 	.word	0x08006aab
 8006a1c:	08006abf 	.word	0x08006abf
 8006a20:	08006b0b 	.word	0x08006b0b
 8006a24:	08006a35 	.word	0x08006a35
 8006a28:	08006a35 	.word	0x08006a35
 8006a2c:	08006aab 	.word	0x08006aab
 8006a30:	08006abf 	.word	0x08006abf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a3a:	f043 0301 	orr.w	r3, r3, #1
 8006a3e:	b2da      	uxtb	r2, r3
 8006a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006a46:	68ba      	ldr	r2, [r7, #8]
 8006a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a4a:	699b      	ldr	r3, [r3, #24]
 8006a4c:	18d1      	adds	r1, r2, r3
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a54:	f7ff ff5c 	bl	8006910 <prvInsertTimerInActiveList>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d06c      	beq.n	8006b38 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a60:	6a1b      	ldr	r3, [r3, #32]
 8006a62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a6c:	f003 0304 	and.w	r3, r3, #4
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d061      	beq.n	8006b38 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a78:	699b      	ldr	r3, [r3, #24]
 8006a7a:	441a      	add	r2, r3
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	9300      	str	r3, [sp, #0]
 8006a80:	2300      	movs	r3, #0
 8006a82:	2100      	movs	r1, #0
 8006a84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a86:	f7ff fe01 	bl	800668c <xTimerGenericCommand>
 8006a8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006a8c:	6a3b      	ldr	r3, [r7, #32]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d152      	bne.n	8006b38 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a96:	f383 8811 	msr	BASEPRI, r3
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	f3bf 8f4f 	dsb	sy
 8006aa2:	61bb      	str	r3, [r7, #24]
}
 8006aa4:	bf00      	nop
 8006aa6:	bf00      	nop
 8006aa8:	e7fd      	b.n	8006aa6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ab0:	f023 0301 	bic.w	r3, r3, #1
 8006ab4:	b2da      	uxtb	r2, r3
 8006ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006abc:	e03d      	b.n	8006b3a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ac4:	f043 0301 	orr.w	r3, r3, #1
 8006ac8:	b2da      	uxtb	r2, r3
 8006aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006acc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006ad0:	68ba      	ldr	r2, [r7, #8]
 8006ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad8:	699b      	ldr	r3, [r3, #24]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10b      	bne.n	8006af6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae2:	f383 8811 	msr	BASEPRI, r3
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	617b      	str	r3, [r7, #20]
}
 8006af0:	bf00      	nop
 8006af2:	bf00      	nop
 8006af4:	e7fd      	b.n	8006af2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af8:	699a      	ldr	r2, [r3, #24]
 8006afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afc:	18d1      	adds	r1, r2, r3
 8006afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b04:	f7ff ff04 	bl	8006910 <prvInsertTimerInActiveList>
					break;
 8006b08:	e017      	b.n	8006b3a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d103      	bne.n	8006b20 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006b18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b1a:	f000 fbe5 	bl	80072e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006b1e:	e00c      	b.n	8006b3a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b26:	f023 0301 	bic.w	r3, r3, #1
 8006b2a:	b2da      	uxtb	r2, r3
 8006b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006b32:	e002      	b.n	8006b3a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006b34:	bf00      	nop
 8006b36:	e000      	b.n	8006b3a <prvProcessReceivedCommands+0x1a6>
					break;
 8006b38:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b3a:	4b08      	ldr	r3, [pc, #32]	@ (8006b5c <prvProcessReceivedCommands+0x1c8>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	1d39      	adds	r1, r7, #4
 8006b40:	2200      	movs	r2, #0
 8006b42:	4618      	mov	r0, r3
 8006b44:	f7fe fbce 	bl	80052e4 <xQueueReceive>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f47f af26 	bne.w	800699c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006b50:	bf00      	nop
 8006b52:	bf00      	nop
 8006b54:	3730      	adds	r7, #48	@ 0x30
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	20000ee4 	.word	0x20000ee4

08006b60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b088      	sub	sp, #32
 8006b64:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b66:	e049      	b.n	8006bfc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b68:	4b2e      	ldr	r3, [pc, #184]	@ (8006c24 <prvSwitchTimerLists+0xc4>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b72:	4b2c      	ldr	r3, [pc, #176]	@ (8006c24 <prvSwitchTimerLists+0xc4>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	3304      	adds	r3, #4
 8006b80:	4618      	mov	r0, r3
 8006b82:	f7fe f8db 	bl	8004d3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b94:	f003 0304 	and.w	r3, r3, #4
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d02f      	beq.n	8006bfc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	693a      	ldr	r2, [r7, #16]
 8006ba2:	4413      	add	r3, r2
 8006ba4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006ba6:	68ba      	ldr	r2, [r7, #8]
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d90e      	bls.n	8006bcc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	68ba      	ldr	r2, [r7, #8]
 8006bb2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006bba:	4b1a      	ldr	r3, [pc, #104]	@ (8006c24 <prvSwitchTimerLists+0xc4>)
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	3304      	adds	r3, #4
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	4610      	mov	r0, r2
 8006bc6:	f7fe f880 	bl	8004cca <vListInsert>
 8006bca:	e017      	b.n	8006bfc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006bcc:	2300      	movs	r3, #0
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	2100      	movs	r1, #0
 8006bd6:	68f8      	ldr	r0, [r7, #12]
 8006bd8:	f7ff fd58 	bl	800668c <xTimerGenericCommand>
 8006bdc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d10b      	bne.n	8006bfc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	603b      	str	r3, [r7, #0]
}
 8006bf6:	bf00      	nop
 8006bf8:	bf00      	nop
 8006bfa:	e7fd      	b.n	8006bf8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006bfc:	4b09      	ldr	r3, [pc, #36]	@ (8006c24 <prvSwitchTimerLists+0xc4>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1b0      	bne.n	8006b68 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006c06:	4b07      	ldr	r3, [pc, #28]	@ (8006c24 <prvSwitchTimerLists+0xc4>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006c0c:	4b06      	ldr	r3, [pc, #24]	@ (8006c28 <prvSwitchTimerLists+0xc8>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a04      	ldr	r2, [pc, #16]	@ (8006c24 <prvSwitchTimerLists+0xc4>)
 8006c12:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006c14:	4a04      	ldr	r2, [pc, #16]	@ (8006c28 <prvSwitchTimerLists+0xc8>)
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	6013      	str	r3, [r2, #0]
}
 8006c1a:	bf00      	nop
 8006c1c:	3718      	adds	r7, #24
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	20000edc 	.word	0x20000edc
 8006c28:	20000ee0 	.word	0x20000ee0

08006c2c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006c32:	f000 f969 	bl	8006f08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006c36:	4b15      	ldr	r3, [pc, #84]	@ (8006c8c <prvCheckForValidListAndQueue+0x60>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d120      	bne.n	8006c80 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006c3e:	4814      	ldr	r0, [pc, #80]	@ (8006c90 <prvCheckForValidListAndQueue+0x64>)
 8006c40:	f7fd fff2 	bl	8004c28 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006c44:	4813      	ldr	r0, [pc, #76]	@ (8006c94 <prvCheckForValidListAndQueue+0x68>)
 8006c46:	f7fd ffef 	bl	8004c28 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006c4a:	4b13      	ldr	r3, [pc, #76]	@ (8006c98 <prvCheckForValidListAndQueue+0x6c>)
 8006c4c:	4a10      	ldr	r2, [pc, #64]	@ (8006c90 <prvCheckForValidListAndQueue+0x64>)
 8006c4e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006c50:	4b12      	ldr	r3, [pc, #72]	@ (8006c9c <prvCheckForValidListAndQueue+0x70>)
 8006c52:	4a10      	ldr	r2, [pc, #64]	@ (8006c94 <prvCheckForValidListAndQueue+0x68>)
 8006c54:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006c56:	2300      	movs	r3, #0
 8006c58:	9300      	str	r3, [sp, #0]
 8006c5a:	4b11      	ldr	r3, [pc, #68]	@ (8006ca0 <prvCheckForValidListAndQueue+0x74>)
 8006c5c:	4a11      	ldr	r2, [pc, #68]	@ (8006ca4 <prvCheckForValidListAndQueue+0x78>)
 8006c5e:	2110      	movs	r1, #16
 8006c60:	200a      	movs	r0, #10
 8006c62:	f7fe f8ff 	bl	8004e64 <xQueueGenericCreateStatic>
 8006c66:	4603      	mov	r3, r0
 8006c68:	4a08      	ldr	r2, [pc, #32]	@ (8006c8c <prvCheckForValidListAndQueue+0x60>)
 8006c6a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006c6c:	4b07      	ldr	r3, [pc, #28]	@ (8006c8c <prvCheckForValidListAndQueue+0x60>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d005      	beq.n	8006c80 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006c74:	4b05      	ldr	r3, [pc, #20]	@ (8006c8c <prvCheckForValidListAndQueue+0x60>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	490b      	ldr	r1, [pc, #44]	@ (8006ca8 <prvCheckForValidListAndQueue+0x7c>)
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f7fe fd24 	bl	80056c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c80:	f000 f974 	bl	8006f6c <vPortExitCritical>
}
 8006c84:	bf00      	nop
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}
 8006c8a:	bf00      	nop
 8006c8c:	20000ee4 	.word	0x20000ee4
 8006c90:	20000eb4 	.word	0x20000eb4
 8006c94:	20000ec8 	.word	0x20000ec8
 8006c98:	20000edc 	.word	0x20000edc
 8006c9c:	20000ee0 	.word	0x20000ee0
 8006ca0:	20000f90 	.word	0x20000f90
 8006ca4:	20000ef0 	.word	0x20000ef0
 8006ca8:	0800772c 	.word	0x0800772c

08006cac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006cac:	b480      	push	{r7}
 8006cae:	b085      	sub	sp, #20
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	3b04      	subs	r3, #4
 8006cbc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006cc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	3b04      	subs	r3, #4
 8006cca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	f023 0201 	bic.w	r2, r3, #1
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	3b04      	subs	r3, #4
 8006cda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006cdc:	4a0c      	ldr	r2, [pc, #48]	@ (8006d10 <pxPortInitialiseStack+0x64>)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	3b14      	subs	r3, #20
 8006ce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	3b04      	subs	r3, #4
 8006cf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f06f 0202 	mvn.w	r2, #2
 8006cfa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	3b20      	subs	r3, #32
 8006d00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006d02:	68fb      	ldr	r3, [r7, #12]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3714      	adds	r7, #20
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr
 8006d10:	08006d15 	.word	0x08006d15

08006d14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006d14:	b480      	push	{r7}
 8006d16:	b085      	sub	sp, #20
 8006d18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006d1e:	4b13      	ldr	r3, [pc, #76]	@ (8006d6c <prvTaskExitError+0x58>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d26:	d00b      	beq.n	8006d40 <prvTaskExitError+0x2c>
	__asm volatile
 8006d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2c:	f383 8811 	msr	BASEPRI, r3
 8006d30:	f3bf 8f6f 	isb	sy
 8006d34:	f3bf 8f4f 	dsb	sy
 8006d38:	60fb      	str	r3, [r7, #12]
}
 8006d3a:	bf00      	nop
 8006d3c:	bf00      	nop
 8006d3e:	e7fd      	b.n	8006d3c <prvTaskExitError+0x28>
	__asm volatile
 8006d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	60bb      	str	r3, [r7, #8]
}
 8006d52:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006d54:	bf00      	nop
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d0fc      	beq.n	8006d56 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006d5c:	bf00      	nop
 8006d5e:	bf00      	nop
 8006d60:	3714      	adds	r7, #20
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	2000000c 	.word	0x2000000c

08006d70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006d70:	4b07      	ldr	r3, [pc, #28]	@ (8006d90 <pxCurrentTCBConst2>)
 8006d72:	6819      	ldr	r1, [r3, #0]
 8006d74:	6808      	ldr	r0, [r1, #0]
 8006d76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d7a:	f380 8809 	msr	PSP, r0
 8006d7e:	f3bf 8f6f 	isb	sy
 8006d82:	f04f 0000 	mov.w	r0, #0
 8006d86:	f380 8811 	msr	BASEPRI, r0
 8006d8a:	4770      	bx	lr
 8006d8c:	f3af 8000 	nop.w

08006d90 <pxCurrentTCBConst2>:
 8006d90:	200009b4 	.word	0x200009b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d94:	bf00      	nop
 8006d96:	bf00      	nop

08006d98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006d98:	4808      	ldr	r0, [pc, #32]	@ (8006dbc <prvPortStartFirstTask+0x24>)
 8006d9a:	6800      	ldr	r0, [r0, #0]
 8006d9c:	6800      	ldr	r0, [r0, #0]
 8006d9e:	f380 8808 	msr	MSP, r0
 8006da2:	f04f 0000 	mov.w	r0, #0
 8006da6:	f380 8814 	msr	CONTROL, r0
 8006daa:	b662      	cpsie	i
 8006dac:	b661      	cpsie	f
 8006dae:	f3bf 8f4f 	dsb	sy
 8006db2:	f3bf 8f6f 	isb	sy
 8006db6:	df00      	svc	0
 8006db8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006dba:	bf00      	nop
 8006dbc:	e000ed08 	.word	0xe000ed08

08006dc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006dc6:	4b47      	ldr	r3, [pc, #284]	@ (8006ee4 <xPortStartScheduler+0x124>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a47      	ldr	r2, [pc, #284]	@ (8006ee8 <xPortStartScheduler+0x128>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d10b      	bne.n	8006de8 <xPortStartScheduler+0x28>
	__asm volatile
 8006dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd4:	f383 8811 	msr	BASEPRI, r3
 8006dd8:	f3bf 8f6f 	isb	sy
 8006ddc:	f3bf 8f4f 	dsb	sy
 8006de0:	613b      	str	r3, [r7, #16]
}
 8006de2:	bf00      	nop
 8006de4:	bf00      	nop
 8006de6:	e7fd      	b.n	8006de4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006de8:	4b3e      	ldr	r3, [pc, #248]	@ (8006ee4 <xPortStartScheduler+0x124>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a3f      	ldr	r2, [pc, #252]	@ (8006eec <xPortStartScheduler+0x12c>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d10b      	bne.n	8006e0a <xPortStartScheduler+0x4a>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	60fb      	str	r3, [r7, #12]
}
 8006e04:	bf00      	nop
 8006e06:	bf00      	nop
 8006e08:	e7fd      	b.n	8006e06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006e0a:	4b39      	ldr	r3, [pc, #228]	@ (8006ef0 <xPortStartScheduler+0x130>)
 8006e0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	22ff      	movs	r2, #255	@ 0xff
 8006e1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006e24:	78fb      	ldrb	r3, [r7, #3]
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	4b31      	ldr	r3, [pc, #196]	@ (8006ef4 <xPortStartScheduler+0x134>)
 8006e30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006e32:	4b31      	ldr	r3, [pc, #196]	@ (8006ef8 <xPortStartScheduler+0x138>)
 8006e34:	2207      	movs	r2, #7
 8006e36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e38:	e009      	b.n	8006e4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006e3a:	4b2f      	ldr	r3, [pc, #188]	@ (8006ef8 <xPortStartScheduler+0x138>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	4a2d      	ldr	r2, [pc, #180]	@ (8006ef8 <xPortStartScheduler+0x138>)
 8006e42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006e44:	78fb      	ldrb	r3, [r7, #3]
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	005b      	lsls	r3, r3, #1
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e4e:	78fb      	ldrb	r3, [r7, #3]
 8006e50:	b2db      	uxtb	r3, r3
 8006e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e56:	2b80      	cmp	r3, #128	@ 0x80
 8006e58:	d0ef      	beq.n	8006e3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006e5a:	4b27      	ldr	r3, [pc, #156]	@ (8006ef8 <xPortStartScheduler+0x138>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f1c3 0307 	rsb	r3, r3, #7
 8006e62:	2b04      	cmp	r3, #4
 8006e64:	d00b      	beq.n	8006e7e <xPortStartScheduler+0xbe>
	__asm volatile
 8006e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e6a:	f383 8811 	msr	BASEPRI, r3
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	f3bf 8f4f 	dsb	sy
 8006e76:	60bb      	str	r3, [r7, #8]
}
 8006e78:	bf00      	nop
 8006e7a:	bf00      	nop
 8006e7c:	e7fd      	b.n	8006e7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ef8 <xPortStartScheduler+0x138>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	021b      	lsls	r3, r3, #8
 8006e84:	4a1c      	ldr	r2, [pc, #112]	@ (8006ef8 <xPortStartScheduler+0x138>)
 8006e86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006e88:	4b1b      	ldr	r3, [pc, #108]	@ (8006ef8 <xPortStartScheduler+0x138>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e90:	4a19      	ldr	r2, [pc, #100]	@ (8006ef8 <xPortStartScheduler+0x138>)
 8006e92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	b2da      	uxtb	r2, r3
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e9c:	4b17      	ldr	r3, [pc, #92]	@ (8006efc <xPortStartScheduler+0x13c>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a16      	ldr	r2, [pc, #88]	@ (8006efc <xPortStartScheduler+0x13c>)
 8006ea2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006ea6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006ea8:	4b14      	ldr	r3, [pc, #80]	@ (8006efc <xPortStartScheduler+0x13c>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a13      	ldr	r2, [pc, #76]	@ (8006efc <xPortStartScheduler+0x13c>)
 8006eae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006eb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006eb4:	f000 f8da 	bl	800706c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006eb8:	4b11      	ldr	r3, [pc, #68]	@ (8006f00 <xPortStartScheduler+0x140>)
 8006eba:	2200      	movs	r2, #0
 8006ebc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006ebe:	f000 f8f9 	bl	80070b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006ec2:	4b10      	ldr	r3, [pc, #64]	@ (8006f04 <xPortStartScheduler+0x144>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a0f      	ldr	r2, [pc, #60]	@ (8006f04 <xPortStartScheduler+0x144>)
 8006ec8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006ecc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006ece:	f7ff ff63 	bl	8006d98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006ed2:	f7ff f831 	bl	8005f38 <vTaskSwitchContext>
	prvTaskExitError();
 8006ed6:	f7ff ff1d 	bl	8006d14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006eda:	2300      	movs	r3, #0
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3718      	adds	r7, #24
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	e000ed00 	.word	0xe000ed00
 8006ee8:	410fc271 	.word	0x410fc271
 8006eec:	410fc270 	.word	0x410fc270
 8006ef0:	e000e400 	.word	0xe000e400
 8006ef4:	20000fe0 	.word	0x20000fe0
 8006ef8:	20000fe4 	.word	0x20000fe4
 8006efc:	e000ed20 	.word	0xe000ed20
 8006f00:	2000000c 	.word	0x2000000c
 8006f04:	e000ef34 	.word	0xe000ef34

08006f08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f12:	f383 8811 	msr	BASEPRI, r3
 8006f16:	f3bf 8f6f 	isb	sy
 8006f1a:	f3bf 8f4f 	dsb	sy
 8006f1e:	607b      	str	r3, [r7, #4]
}
 8006f20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006f22:	4b10      	ldr	r3, [pc, #64]	@ (8006f64 <vPortEnterCritical+0x5c>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	3301      	adds	r3, #1
 8006f28:	4a0e      	ldr	r2, [pc, #56]	@ (8006f64 <vPortEnterCritical+0x5c>)
 8006f2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8006f64 <vPortEnterCritical+0x5c>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d110      	bne.n	8006f56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006f34:	4b0c      	ldr	r3, [pc, #48]	@ (8006f68 <vPortEnterCritical+0x60>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00b      	beq.n	8006f56 <vPortEnterCritical+0x4e>
	__asm volatile
 8006f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	603b      	str	r3, [r7, #0]
}
 8006f50:	bf00      	nop
 8006f52:	bf00      	nop
 8006f54:	e7fd      	b.n	8006f52 <vPortEnterCritical+0x4a>
	}
}
 8006f56:	bf00      	nop
 8006f58:	370c      	adds	r7, #12
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	2000000c 	.word	0x2000000c
 8006f68:	e000ed04 	.word	0xe000ed04

08006f6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006f72:	4b12      	ldr	r3, [pc, #72]	@ (8006fbc <vPortExitCritical+0x50>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d10b      	bne.n	8006f92 <vPortExitCritical+0x26>
	__asm volatile
 8006f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f7e:	f383 8811 	msr	BASEPRI, r3
 8006f82:	f3bf 8f6f 	isb	sy
 8006f86:	f3bf 8f4f 	dsb	sy
 8006f8a:	607b      	str	r3, [r7, #4]
}
 8006f8c:	bf00      	nop
 8006f8e:	bf00      	nop
 8006f90:	e7fd      	b.n	8006f8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f92:	4b0a      	ldr	r3, [pc, #40]	@ (8006fbc <vPortExitCritical+0x50>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	3b01      	subs	r3, #1
 8006f98:	4a08      	ldr	r2, [pc, #32]	@ (8006fbc <vPortExitCritical+0x50>)
 8006f9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f9c:	4b07      	ldr	r3, [pc, #28]	@ (8006fbc <vPortExitCritical+0x50>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d105      	bne.n	8006fb0 <vPortExitCritical+0x44>
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	f383 8811 	msr	BASEPRI, r3
}
 8006fae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr
 8006fbc:	2000000c 	.word	0x2000000c

08006fc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006fc0:	f3ef 8009 	mrs	r0, PSP
 8006fc4:	f3bf 8f6f 	isb	sy
 8006fc8:	4b15      	ldr	r3, [pc, #84]	@ (8007020 <pxCurrentTCBConst>)
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	f01e 0f10 	tst.w	lr, #16
 8006fd0:	bf08      	it	eq
 8006fd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006fd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fda:	6010      	str	r0, [r2, #0]
 8006fdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006fe0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006fe4:	f380 8811 	msr	BASEPRI, r0
 8006fe8:	f3bf 8f4f 	dsb	sy
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f7fe ffa2 	bl	8005f38 <vTaskSwitchContext>
 8006ff4:	f04f 0000 	mov.w	r0, #0
 8006ff8:	f380 8811 	msr	BASEPRI, r0
 8006ffc:	bc09      	pop	{r0, r3}
 8006ffe:	6819      	ldr	r1, [r3, #0]
 8007000:	6808      	ldr	r0, [r1, #0]
 8007002:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007006:	f01e 0f10 	tst.w	lr, #16
 800700a:	bf08      	it	eq
 800700c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007010:	f380 8809 	msr	PSP, r0
 8007014:	f3bf 8f6f 	isb	sy
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	f3af 8000 	nop.w

08007020 <pxCurrentTCBConst>:
 8007020:	200009b4 	.word	0x200009b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007024:	bf00      	nop
 8007026:	bf00      	nop

08007028 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
	__asm volatile
 800702e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	607b      	str	r3, [r7, #4]
}
 8007040:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007042:	f7fe febf 	bl	8005dc4 <xTaskIncrementTick>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d003      	beq.n	8007054 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800704c:	4b06      	ldr	r3, [pc, #24]	@ (8007068 <xPortSysTickHandler+0x40>)
 800704e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007052:	601a      	str	r2, [r3, #0]
 8007054:	2300      	movs	r3, #0
 8007056:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	f383 8811 	msr	BASEPRI, r3
}
 800705e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007060:	bf00      	nop
 8007062:	3708      	adds	r7, #8
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}
 8007068:	e000ed04 	.word	0xe000ed04

0800706c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800706c:	b480      	push	{r7}
 800706e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007070:	4b0b      	ldr	r3, [pc, #44]	@ (80070a0 <vPortSetupTimerInterrupt+0x34>)
 8007072:	2200      	movs	r2, #0
 8007074:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007076:	4b0b      	ldr	r3, [pc, #44]	@ (80070a4 <vPortSetupTimerInterrupt+0x38>)
 8007078:	2200      	movs	r2, #0
 800707a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800707c:	4b0a      	ldr	r3, [pc, #40]	@ (80070a8 <vPortSetupTimerInterrupt+0x3c>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a0a      	ldr	r2, [pc, #40]	@ (80070ac <vPortSetupTimerInterrupt+0x40>)
 8007082:	fba2 2303 	umull	r2, r3, r2, r3
 8007086:	099b      	lsrs	r3, r3, #6
 8007088:	4a09      	ldr	r2, [pc, #36]	@ (80070b0 <vPortSetupTimerInterrupt+0x44>)
 800708a:	3b01      	subs	r3, #1
 800708c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800708e:	4b04      	ldr	r3, [pc, #16]	@ (80070a0 <vPortSetupTimerInterrupt+0x34>)
 8007090:	2207      	movs	r2, #7
 8007092:	601a      	str	r2, [r3, #0]
}
 8007094:	bf00      	nop
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop
 80070a0:	e000e010 	.word	0xe000e010
 80070a4:	e000e018 	.word	0xe000e018
 80070a8:	20000000 	.word	0x20000000
 80070ac:	10624dd3 	.word	0x10624dd3
 80070b0:	e000e014 	.word	0xe000e014

080070b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80070b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80070c4 <vPortEnableVFP+0x10>
 80070b8:	6801      	ldr	r1, [r0, #0]
 80070ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80070be:	6001      	str	r1, [r0, #0]
 80070c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80070c2:	bf00      	nop
 80070c4:	e000ed88 	.word	0xe000ed88

080070c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80070c8:	b480      	push	{r7}
 80070ca:	b085      	sub	sp, #20
 80070cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80070ce:	f3ef 8305 	mrs	r3, IPSR
 80070d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2b0f      	cmp	r3, #15
 80070d8:	d915      	bls.n	8007106 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80070da:	4a18      	ldr	r2, [pc, #96]	@ (800713c <vPortValidateInterruptPriority+0x74>)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	4413      	add	r3, r2
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80070e4:	4b16      	ldr	r3, [pc, #88]	@ (8007140 <vPortValidateInterruptPriority+0x78>)
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	7afa      	ldrb	r2, [r7, #11]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d20b      	bcs.n	8007106 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80070ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f2:	f383 8811 	msr	BASEPRI, r3
 80070f6:	f3bf 8f6f 	isb	sy
 80070fa:	f3bf 8f4f 	dsb	sy
 80070fe:	607b      	str	r3, [r7, #4]
}
 8007100:	bf00      	nop
 8007102:	bf00      	nop
 8007104:	e7fd      	b.n	8007102 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007106:	4b0f      	ldr	r3, [pc, #60]	@ (8007144 <vPortValidateInterruptPriority+0x7c>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800710e:	4b0e      	ldr	r3, [pc, #56]	@ (8007148 <vPortValidateInterruptPriority+0x80>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	429a      	cmp	r2, r3
 8007114:	d90b      	bls.n	800712e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711a:	f383 8811 	msr	BASEPRI, r3
 800711e:	f3bf 8f6f 	isb	sy
 8007122:	f3bf 8f4f 	dsb	sy
 8007126:	603b      	str	r3, [r7, #0]
}
 8007128:	bf00      	nop
 800712a:	bf00      	nop
 800712c:	e7fd      	b.n	800712a <vPortValidateInterruptPriority+0x62>
	}
 800712e:	bf00      	nop
 8007130:	3714      	adds	r7, #20
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	e000e3f0 	.word	0xe000e3f0
 8007140:	20000fe0 	.word	0x20000fe0
 8007144:	e000ed0c 	.word	0xe000ed0c
 8007148:	20000fe4 	.word	0x20000fe4

0800714c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b08a      	sub	sp, #40	@ 0x28
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007154:	2300      	movs	r3, #0
 8007156:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007158:	f7fe fd78 	bl	8005c4c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800715c:	4b5c      	ldr	r3, [pc, #368]	@ (80072d0 <pvPortMalloc+0x184>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d101      	bne.n	8007168 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007164:	f000 f924 	bl	80073b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007168:	4b5a      	ldr	r3, [pc, #360]	@ (80072d4 <pvPortMalloc+0x188>)
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4013      	ands	r3, r2
 8007170:	2b00      	cmp	r3, #0
 8007172:	f040 8095 	bne.w	80072a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d01e      	beq.n	80071ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800717c:	2208      	movs	r2, #8
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4413      	add	r3, r2
 8007182:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f003 0307 	and.w	r3, r3, #7
 800718a:	2b00      	cmp	r3, #0
 800718c:	d015      	beq.n	80071ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f023 0307 	bic.w	r3, r3, #7
 8007194:	3308      	adds	r3, #8
 8007196:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f003 0307 	and.w	r3, r3, #7
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00b      	beq.n	80071ba <pvPortMalloc+0x6e>
	__asm volatile
 80071a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a6:	f383 8811 	msr	BASEPRI, r3
 80071aa:	f3bf 8f6f 	isb	sy
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	617b      	str	r3, [r7, #20]
}
 80071b4:	bf00      	nop
 80071b6:	bf00      	nop
 80071b8:	e7fd      	b.n	80071b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d06f      	beq.n	80072a0 <pvPortMalloc+0x154>
 80071c0:	4b45      	ldr	r3, [pc, #276]	@ (80072d8 <pvPortMalloc+0x18c>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d86a      	bhi.n	80072a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80071ca:	4b44      	ldr	r3, [pc, #272]	@ (80072dc <pvPortMalloc+0x190>)
 80071cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80071ce:	4b43      	ldr	r3, [pc, #268]	@ (80072dc <pvPortMalloc+0x190>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80071d4:	e004      	b.n	80071e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80071d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80071da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80071e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d903      	bls.n	80071f2 <pvPortMalloc+0xa6>
 80071ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1f1      	bne.n	80071d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80071f2:	4b37      	ldr	r3, [pc, #220]	@ (80072d0 <pvPortMalloc+0x184>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d051      	beq.n	80072a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80071fc:	6a3b      	ldr	r3, [r7, #32]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2208      	movs	r2, #8
 8007202:	4413      	add	r3, r2
 8007204:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	6a3b      	ldr	r3, [r7, #32]
 800720c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800720e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007210:	685a      	ldr	r2, [r3, #4]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	1ad2      	subs	r2, r2, r3
 8007216:	2308      	movs	r3, #8
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	429a      	cmp	r2, r3
 800721c:	d920      	bls.n	8007260 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800721e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4413      	add	r3, r2
 8007224:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	f003 0307 	and.w	r3, r3, #7
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00b      	beq.n	8007248 <pvPortMalloc+0xfc>
	__asm volatile
 8007230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007234:	f383 8811 	msr	BASEPRI, r3
 8007238:	f3bf 8f6f 	isb	sy
 800723c:	f3bf 8f4f 	dsb	sy
 8007240:	613b      	str	r3, [r7, #16]
}
 8007242:	bf00      	nop
 8007244:	bf00      	nop
 8007246:	e7fd      	b.n	8007244 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724a:	685a      	ldr	r2, [r3, #4]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	1ad2      	subs	r2, r2, r3
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007256:	687a      	ldr	r2, [r7, #4]
 8007258:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800725a:	69b8      	ldr	r0, [r7, #24]
 800725c:	f000 f90a 	bl	8007474 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007260:	4b1d      	ldr	r3, [pc, #116]	@ (80072d8 <pvPortMalloc+0x18c>)
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	4a1b      	ldr	r2, [pc, #108]	@ (80072d8 <pvPortMalloc+0x18c>)
 800726c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800726e:	4b1a      	ldr	r3, [pc, #104]	@ (80072d8 <pvPortMalloc+0x18c>)
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	4b1b      	ldr	r3, [pc, #108]	@ (80072e0 <pvPortMalloc+0x194>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	429a      	cmp	r2, r3
 8007278:	d203      	bcs.n	8007282 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800727a:	4b17      	ldr	r3, [pc, #92]	@ (80072d8 <pvPortMalloc+0x18c>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a18      	ldr	r2, [pc, #96]	@ (80072e0 <pvPortMalloc+0x194>)
 8007280:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007284:	685a      	ldr	r2, [r3, #4]
 8007286:	4b13      	ldr	r3, [pc, #76]	@ (80072d4 <pvPortMalloc+0x188>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	431a      	orrs	r2, r3
 800728c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007292:	2200      	movs	r2, #0
 8007294:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007296:	4b13      	ldr	r3, [pc, #76]	@ (80072e4 <pvPortMalloc+0x198>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	3301      	adds	r3, #1
 800729c:	4a11      	ldr	r2, [pc, #68]	@ (80072e4 <pvPortMalloc+0x198>)
 800729e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80072a0:	f7fe fce2 	bl	8005c68 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80072a4:	69fb      	ldr	r3, [r7, #28]
 80072a6:	f003 0307 	and.w	r3, r3, #7
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d00b      	beq.n	80072c6 <pvPortMalloc+0x17a>
	__asm volatile
 80072ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b2:	f383 8811 	msr	BASEPRI, r3
 80072b6:	f3bf 8f6f 	isb	sy
 80072ba:	f3bf 8f4f 	dsb	sy
 80072be:	60fb      	str	r3, [r7, #12]
}
 80072c0:	bf00      	nop
 80072c2:	bf00      	nop
 80072c4:	e7fd      	b.n	80072c2 <pvPortMalloc+0x176>
	return pvReturn;
 80072c6:	69fb      	ldr	r3, [r7, #28]
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3728      	adds	r7, #40	@ 0x28
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	20004bf0 	.word	0x20004bf0
 80072d4:	20004c04 	.word	0x20004c04
 80072d8:	20004bf4 	.word	0x20004bf4
 80072dc:	20004be8 	.word	0x20004be8
 80072e0:	20004bf8 	.word	0x20004bf8
 80072e4:	20004bfc 	.word	0x20004bfc

080072e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d04f      	beq.n	800739a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80072fa:	2308      	movs	r3, #8
 80072fc:	425b      	negs	r3, r3
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	4413      	add	r3, r2
 8007302:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	4b25      	ldr	r3, [pc, #148]	@ (80073a4 <vPortFree+0xbc>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4013      	ands	r3, r2
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10b      	bne.n	800732e <vPortFree+0x46>
	__asm volatile
 8007316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731a:	f383 8811 	msr	BASEPRI, r3
 800731e:	f3bf 8f6f 	isb	sy
 8007322:	f3bf 8f4f 	dsb	sy
 8007326:	60fb      	str	r3, [r7, #12]
}
 8007328:	bf00      	nop
 800732a:	bf00      	nop
 800732c:	e7fd      	b.n	800732a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d00b      	beq.n	800734e <vPortFree+0x66>
	__asm volatile
 8007336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800733a:	f383 8811 	msr	BASEPRI, r3
 800733e:	f3bf 8f6f 	isb	sy
 8007342:	f3bf 8f4f 	dsb	sy
 8007346:	60bb      	str	r3, [r7, #8]
}
 8007348:	bf00      	nop
 800734a:	bf00      	nop
 800734c:	e7fd      	b.n	800734a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	685a      	ldr	r2, [r3, #4]
 8007352:	4b14      	ldr	r3, [pc, #80]	@ (80073a4 <vPortFree+0xbc>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4013      	ands	r3, r2
 8007358:	2b00      	cmp	r3, #0
 800735a:	d01e      	beq.n	800739a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d11a      	bne.n	800739a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	685a      	ldr	r2, [r3, #4]
 8007368:	4b0e      	ldr	r3, [pc, #56]	@ (80073a4 <vPortFree+0xbc>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	43db      	mvns	r3, r3
 800736e:	401a      	ands	r2, r3
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007374:	f7fe fc6a 	bl	8005c4c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	4b0a      	ldr	r3, [pc, #40]	@ (80073a8 <vPortFree+0xc0>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4413      	add	r3, r2
 8007382:	4a09      	ldr	r2, [pc, #36]	@ (80073a8 <vPortFree+0xc0>)
 8007384:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007386:	6938      	ldr	r0, [r7, #16]
 8007388:	f000 f874 	bl	8007474 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800738c:	4b07      	ldr	r3, [pc, #28]	@ (80073ac <vPortFree+0xc4>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	3301      	adds	r3, #1
 8007392:	4a06      	ldr	r2, [pc, #24]	@ (80073ac <vPortFree+0xc4>)
 8007394:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007396:	f7fe fc67 	bl	8005c68 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800739a:	bf00      	nop
 800739c:	3718      	adds	r7, #24
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	20004c04 	.word	0x20004c04
 80073a8:	20004bf4 	.word	0x20004bf4
 80073ac:	20004c00 	.word	0x20004c00

080073b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80073b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80073ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80073bc:	4b27      	ldr	r3, [pc, #156]	@ (800745c <prvHeapInit+0xac>)
 80073be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f003 0307 	and.w	r3, r3, #7
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d00c      	beq.n	80073e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	3307      	adds	r3, #7
 80073ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f023 0307 	bic.w	r3, r3, #7
 80073d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80073d8:	68ba      	ldr	r2, [r7, #8]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	4a1f      	ldr	r2, [pc, #124]	@ (800745c <prvHeapInit+0xac>)
 80073e0:	4413      	add	r3, r2
 80073e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80073e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007460 <prvHeapInit+0xb0>)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80073ee:	4b1c      	ldr	r3, [pc, #112]	@ (8007460 <prvHeapInit+0xb0>)
 80073f0:	2200      	movs	r2, #0
 80073f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	68ba      	ldr	r2, [r7, #8]
 80073f8:	4413      	add	r3, r2
 80073fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80073fc:	2208      	movs	r2, #8
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	1a9b      	subs	r3, r3, r2
 8007402:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f023 0307 	bic.w	r3, r3, #7
 800740a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	4a15      	ldr	r2, [pc, #84]	@ (8007464 <prvHeapInit+0xb4>)
 8007410:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007412:	4b14      	ldr	r3, [pc, #80]	@ (8007464 <prvHeapInit+0xb4>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	2200      	movs	r2, #0
 8007418:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800741a:	4b12      	ldr	r3, [pc, #72]	@ (8007464 <prvHeapInit+0xb4>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2200      	movs	r2, #0
 8007420:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	1ad2      	subs	r2, r2, r3
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007430:	4b0c      	ldr	r3, [pc, #48]	@ (8007464 <prvHeapInit+0xb4>)
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	4a0a      	ldr	r2, [pc, #40]	@ (8007468 <prvHeapInit+0xb8>)
 800743e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	4a09      	ldr	r2, [pc, #36]	@ (800746c <prvHeapInit+0xbc>)
 8007446:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007448:	4b09      	ldr	r3, [pc, #36]	@ (8007470 <prvHeapInit+0xc0>)
 800744a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800744e:	601a      	str	r2, [r3, #0]
}
 8007450:	bf00      	nop
 8007452:	3714      	adds	r7, #20
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr
 800745c:	20000fe8 	.word	0x20000fe8
 8007460:	20004be8 	.word	0x20004be8
 8007464:	20004bf0 	.word	0x20004bf0
 8007468:	20004bf8 	.word	0x20004bf8
 800746c:	20004bf4 	.word	0x20004bf4
 8007470:	20004c04 	.word	0x20004c04

08007474 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007474:	b480      	push	{r7}
 8007476:	b085      	sub	sp, #20
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800747c:	4b28      	ldr	r3, [pc, #160]	@ (8007520 <prvInsertBlockIntoFreeList+0xac>)
 800747e:	60fb      	str	r3, [r7, #12]
 8007480:	e002      	b.n	8007488 <prvInsertBlockIntoFreeList+0x14>
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	60fb      	str	r3, [r7, #12]
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	429a      	cmp	r2, r3
 8007490:	d8f7      	bhi.n	8007482 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	68ba      	ldr	r2, [r7, #8]
 800749c:	4413      	add	r3, r2
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d108      	bne.n	80074b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	685a      	ldr	r2, [r3, #4]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	441a      	add	r2, r3
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	68ba      	ldr	r2, [r7, #8]
 80074c0:	441a      	add	r2, r3
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d118      	bne.n	80074fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	4b15      	ldr	r3, [pc, #84]	@ (8007524 <prvInsertBlockIntoFreeList+0xb0>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d00d      	beq.n	80074f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	685a      	ldr	r2, [r3, #4]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	441a      	add	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	601a      	str	r2, [r3, #0]
 80074f0:	e008      	b.n	8007504 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80074f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007524 <prvInsertBlockIntoFreeList+0xb0>)
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	601a      	str	r2, [r3, #0]
 80074fa:	e003      	b.n	8007504 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	429a      	cmp	r2, r3
 800750a:	d002      	beq.n	8007512 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007512:	bf00      	nop
 8007514:	3714      	adds	r7, #20
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr
 800751e:	bf00      	nop
 8007520:	20004be8 	.word	0x20004be8
 8007524:	20004bf0 	.word	0x20004bf0

08007528 <memset>:
 8007528:	4402      	add	r2, r0
 800752a:	4603      	mov	r3, r0
 800752c:	4293      	cmp	r3, r2
 800752e:	d100      	bne.n	8007532 <memset+0xa>
 8007530:	4770      	bx	lr
 8007532:	f803 1b01 	strb.w	r1, [r3], #1
 8007536:	e7f9      	b.n	800752c <memset+0x4>

08007538 <_reclaim_reent>:
 8007538:	4b29      	ldr	r3, [pc, #164]	@ (80075e0 <_reclaim_reent+0xa8>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4283      	cmp	r3, r0
 800753e:	b570      	push	{r4, r5, r6, lr}
 8007540:	4604      	mov	r4, r0
 8007542:	d04b      	beq.n	80075dc <_reclaim_reent+0xa4>
 8007544:	69c3      	ldr	r3, [r0, #28]
 8007546:	b1ab      	cbz	r3, 8007574 <_reclaim_reent+0x3c>
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	b16b      	cbz	r3, 8007568 <_reclaim_reent+0x30>
 800754c:	2500      	movs	r5, #0
 800754e:	69e3      	ldr	r3, [r4, #28]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	5959      	ldr	r1, [r3, r5]
 8007554:	2900      	cmp	r1, #0
 8007556:	d13b      	bne.n	80075d0 <_reclaim_reent+0x98>
 8007558:	3504      	adds	r5, #4
 800755a:	2d80      	cmp	r5, #128	@ 0x80
 800755c:	d1f7      	bne.n	800754e <_reclaim_reent+0x16>
 800755e:	69e3      	ldr	r3, [r4, #28]
 8007560:	4620      	mov	r0, r4
 8007562:	68d9      	ldr	r1, [r3, #12]
 8007564:	f000 f872 	bl	800764c <_free_r>
 8007568:	69e3      	ldr	r3, [r4, #28]
 800756a:	6819      	ldr	r1, [r3, #0]
 800756c:	b111      	cbz	r1, 8007574 <_reclaim_reent+0x3c>
 800756e:	4620      	mov	r0, r4
 8007570:	f000 f86c 	bl	800764c <_free_r>
 8007574:	6961      	ldr	r1, [r4, #20]
 8007576:	b111      	cbz	r1, 800757e <_reclaim_reent+0x46>
 8007578:	4620      	mov	r0, r4
 800757a:	f000 f867 	bl	800764c <_free_r>
 800757e:	69e1      	ldr	r1, [r4, #28]
 8007580:	b111      	cbz	r1, 8007588 <_reclaim_reent+0x50>
 8007582:	4620      	mov	r0, r4
 8007584:	f000 f862 	bl	800764c <_free_r>
 8007588:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800758a:	b111      	cbz	r1, 8007592 <_reclaim_reent+0x5a>
 800758c:	4620      	mov	r0, r4
 800758e:	f000 f85d 	bl	800764c <_free_r>
 8007592:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007594:	b111      	cbz	r1, 800759c <_reclaim_reent+0x64>
 8007596:	4620      	mov	r0, r4
 8007598:	f000 f858 	bl	800764c <_free_r>
 800759c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800759e:	b111      	cbz	r1, 80075a6 <_reclaim_reent+0x6e>
 80075a0:	4620      	mov	r0, r4
 80075a2:	f000 f853 	bl	800764c <_free_r>
 80075a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80075a8:	b111      	cbz	r1, 80075b0 <_reclaim_reent+0x78>
 80075aa:	4620      	mov	r0, r4
 80075ac:	f000 f84e 	bl	800764c <_free_r>
 80075b0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80075b2:	b111      	cbz	r1, 80075ba <_reclaim_reent+0x82>
 80075b4:	4620      	mov	r0, r4
 80075b6:	f000 f849 	bl	800764c <_free_r>
 80075ba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80075bc:	b111      	cbz	r1, 80075c4 <_reclaim_reent+0x8c>
 80075be:	4620      	mov	r0, r4
 80075c0:	f000 f844 	bl	800764c <_free_r>
 80075c4:	6a23      	ldr	r3, [r4, #32]
 80075c6:	b14b      	cbz	r3, 80075dc <_reclaim_reent+0xa4>
 80075c8:	4620      	mov	r0, r4
 80075ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80075ce:	4718      	bx	r3
 80075d0:	680e      	ldr	r6, [r1, #0]
 80075d2:	4620      	mov	r0, r4
 80075d4:	f000 f83a 	bl	800764c <_free_r>
 80075d8:	4631      	mov	r1, r6
 80075da:	e7bb      	b.n	8007554 <_reclaim_reent+0x1c>
 80075dc:	bd70      	pop	{r4, r5, r6, pc}
 80075de:	bf00      	nop
 80075e0:	20000010 	.word	0x20000010

080075e4 <__libc_init_array>:
 80075e4:	b570      	push	{r4, r5, r6, lr}
 80075e6:	4d0d      	ldr	r5, [pc, #52]	@ (800761c <__libc_init_array+0x38>)
 80075e8:	4c0d      	ldr	r4, [pc, #52]	@ (8007620 <__libc_init_array+0x3c>)
 80075ea:	1b64      	subs	r4, r4, r5
 80075ec:	10a4      	asrs	r4, r4, #2
 80075ee:	2600      	movs	r6, #0
 80075f0:	42a6      	cmp	r6, r4
 80075f2:	d109      	bne.n	8007608 <__libc_init_array+0x24>
 80075f4:	4d0b      	ldr	r5, [pc, #44]	@ (8007624 <__libc_init_array+0x40>)
 80075f6:	4c0c      	ldr	r4, [pc, #48]	@ (8007628 <__libc_init_array+0x44>)
 80075f8:	f000 f87e 	bl	80076f8 <_init>
 80075fc:	1b64      	subs	r4, r4, r5
 80075fe:	10a4      	asrs	r4, r4, #2
 8007600:	2600      	movs	r6, #0
 8007602:	42a6      	cmp	r6, r4
 8007604:	d105      	bne.n	8007612 <__libc_init_array+0x2e>
 8007606:	bd70      	pop	{r4, r5, r6, pc}
 8007608:	f855 3b04 	ldr.w	r3, [r5], #4
 800760c:	4798      	blx	r3
 800760e:	3601      	adds	r6, #1
 8007610:	e7ee      	b.n	80075f0 <__libc_init_array+0xc>
 8007612:	f855 3b04 	ldr.w	r3, [r5], #4
 8007616:	4798      	blx	r3
 8007618:	3601      	adds	r6, #1
 800761a:	e7f2      	b.n	8007602 <__libc_init_array+0x1e>
 800761c:	08007778 	.word	0x08007778
 8007620:	08007778 	.word	0x08007778
 8007624:	08007778 	.word	0x08007778
 8007628:	0800777c 	.word	0x0800777c

0800762c <__retarget_lock_acquire_recursive>:
 800762c:	4770      	bx	lr

0800762e <__retarget_lock_release_recursive>:
 800762e:	4770      	bx	lr

08007630 <memcpy>:
 8007630:	440a      	add	r2, r1
 8007632:	4291      	cmp	r1, r2
 8007634:	f100 33ff 	add.w	r3, r0, #4294967295
 8007638:	d100      	bne.n	800763c <memcpy+0xc>
 800763a:	4770      	bx	lr
 800763c:	b510      	push	{r4, lr}
 800763e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007642:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007646:	4291      	cmp	r1, r2
 8007648:	d1f9      	bne.n	800763e <memcpy+0xe>
 800764a:	bd10      	pop	{r4, pc}

0800764c <_free_r>:
 800764c:	b538      	push	{r3, r4, r5, lr}
 800764e:	4605      	mov	r5, r0
 8007650:	2900      	cmp	r1, #0
 8007652:	d041      	beq.n	80076d8 <_free_r+0x8c>
 8007654:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007658:	1f0c      	subs	r4, r1, #4
 800765a:	2b00      	cmp	r3, #0
 800765c:	bfb8      	it	lt
 800765e:	18e4      	addlt	r4, r4, r3
 8007660:	f000 f83e 	bl	80076e0 <__malloc_lock>
 8007664:	4a1d      	ldr	r2, [pc, #116]	@ (80076dc <_free_r+0x90>)
 8007666:	6813      	ldr	r3, [r2, #0]
 8007668:	b933      	cbnz	r3, 8007678 <_free_r+0x2c>
 800766a:	6063      	str	r3, [r4, #4]
 800766c:	6014      	str	r4, [r2, #0]
 800766e:	4628      	mov	r0, r5
 8007670:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007674:	f000 b83a 	b.w	80076ec <__malloc_unlock>
 8007678:	42a3      	cmp	r3, r4
 800767a:	d908      	bls.n	800768e <_free_r+0x42>
 800767c:	6820      	ldr	r0, [r4, #0]
 800767e:	1821      	adds	r1, r4, r0
 8007680:	428b      	cmp	r3, r1
 8007682:	bf01      	itttt	eq
 8007684:	6819      	ldreq	r1, [r3, #0]
 8007686:	685b      	ldreq	r3, [r3, #4]
 8007688:	1809      	addeq	r1, r1, r0
 800768a:	6021      	streq	r1, [r4, #0]
 800768c:	e7ed      	b.n	800766a <_free_r+0x1e>
 800768e:	461a      	mov	r2, r3
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	b10b      	cbz	r3, 8007698 <_free_r+0x4c>
 8007694:	42a3      	cmp	r3, r4
 8007696:	d9fa      	bls.n	800768e <_free_r+0x42>
 8007698:	6811      	ldr	r1, [r2, #0]
 800769a:	1850      	adds	r0, r2, r1
 800769c:	42a0      	cmp	r0, r4
 800769e:	d10b      	bne.n	80076b8 <_free_r+0x6c>
 80076a0:	6820      	ldr	r0, [r4, #0]
 80076a2:	4401      	add	r1, r0
 80076a4:	1850      	adds	r0, r2, r1
 80076a6:	4283      	cmp	r3, r0
 80076a8:	6011      	str	r1, [r2, #0]
 80076aa:	d1e0      	bne.n	800766e <_free_r+0x22>
 80076ac:	6818      	ldr	r0, [r3, #0]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	6053      	str	r3, [r2, #4]
 80076b2:	4408      	add	r0, r1
 80076b4:	6010      	str	r0, [r2, #0]
 80076b6:	e7da      	b.n	800766e <_free_r+0x22>
 80076b8:	d902      	bls.n	80076c0 <_free_r+0x74>
 80076ba:	230c      	movs	r3, #12
 80076bc:	602b      	str	r3, [r5, #0]
 80076be:	e7d6      	b.n	800766e <_free_r+0x22>
 80076c0:	6820      	ldr	r0, [r4, #0]
 80076c2:	1821      	adds	r1, r4, r0
 80076c4:	428b      	cmp	r3, r1
 80076c6:	bf04      	itt	eq
 80076c8:	6819      	ldreq	r1, [r3, #0]
 80076ca:	685b      	ldreq	r3, [r3, #4]
 80076cc:	6063      	str	r3, [r4, #4]
 80076ce:	bf04      	itt	eq
 80076d0:	1809      	addeq	r1, r1, r0
 80076d2:	6021      	streq	r1, [r4, #0]
 80076d4:	6054      	str	r4, [r2, #4]
 80076d6:	e7ca      	b.n	800766e <_free_r+0x22>
 80076d8:	bd38      	pop	{r3, r4, r5, pc}
 80076da:	bf00      	nop
 80076dc:	20004d44 	.word	0x20004d44

080076e0 <__malloc_lock>:
 80076e0:	4801      	ldr	r0, [pc, #4]	@ (80076e8 <__malloc_lock+0x8>)
 80076e2:	f7ff bfa3 	b.w	800762c <__retarget_lock_acquire_recursive>
 80076e6:	bf00      	nop
 80076e8:	20004d40 	.word	0x20004d40

080076ec <__malloc_unlock>:
 80076ec:	4801      	ldr	r0, [pc, #4]	@ (80076f4 <__malloc_unlock+0x8>)
 80076ee:	f7ff bf9e 	b.w	800762e <__retarget_lock_release_recursive>
 80076f2:	bf00      	nop
 80076f4:	20004d40 	.word	0x20004d40

080076f8 <_init>:
 80076f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076fa:	bf00      	nop
 80076fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076fe:	bc08      	pop	{r3}
 8007700:	469e      	mov	lr, r3
 8007702:	4770      	bx	lr

08007704 <_fini>:
 8007704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007706:	bf00      	nop
 8007708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800770a:	bc08      	pop	{r3}
 800770c:	469e      	mov	lr, r3
 800770e:	4770      	bx	lr
