<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf67.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<a name="bms_V_{"></a><a name="subkey_V_{"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>v0</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>v1</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>v2</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>v3</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>v4</b></a> <br><nobr><a name="bm_V"></a>v5 <a href="../xscinstruct_hh/WLDR.htm"><b>1</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>2</b></a> </nobr><br><a name="bm_V"></a><a href="../xscinstruct_hh/WSTR.htm"><b>V5</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>v6</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>v7</b></a> <br><nobr><a name="bms_V_A"></a><a name="subkey_V_A"></a>vaddr <a href="../instruct64_hh/6400506.htm"><b>1</b></a> <a href="../instruct64_hh/6400554.htm"><b>2</b></a> <a href="../instruct64_hh/6400548.htm"><b>3</b></a> <a href="../instruct64_hh/6400547.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_V"></a>val <a href="../instruct64_hh/6400199.htm"><b>1</b></a> <a href="../instruct64_hh/6400283.htm"><b>2</b></a> <a href="../instruct64_hh/6400281.htm"><b>3</b></a> <a href="../instruct64_hh/6400279.htm"><b>4</b></a> <a href="../instruct64_hh/6400365.htm"><b>5</b></a> <a href="../instruct64_hh/6400381.htm"><b>6</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.htm"><b>7</b></a> <a href="../instruct64_hh/6400166.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_V"></a>valid <a href="../instruct32_hh/vc147.htm"><b>1</b></a> <a href="../instruct64_hh/6400299.htm"><b>2</b></a> <a href="../instruct32_hh/vc163.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_V"></a>value <a href="../instruct64_hh/6400491.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>2</b></a> <a href="../instruct64_hh/6400510.htm"><b>3</b></a> <a href="../instruct32_hh/vc46.htm"><b>4</b></a> <a href="../instruct32_hh/operations.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>8</b></a> <a href="../instruct64_hh/6400558.htm"><b>9</b></a> <a href="../instruct64_hh/6400526.htm"><b>10</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).htm"><b>11</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>12</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>13</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_SWI.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>18</b></a> <a href="../instruct64_hh/brl-operation.htm"><b>19</b></a> <a href="../instruct32_hh/vc127.htm"><b>20</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>21</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>22</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>23</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>25</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>26</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>27</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>28</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>29</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>30</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>31</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>32</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).htm"><b>33</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>34</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>35</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>36</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>37</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>38</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>39</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>40</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>41</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>42</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>43</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).htm"><b>44</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>45</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>46</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).htm"><b>47</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).htm"><b>48</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).htm"><b>49</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>50</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>51</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>52</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>53</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).htm"><b>54</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>55</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).htm"><b>56</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).htm"><b>57</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>58</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).htm"><b>59</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>60</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).htm"><b>61</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>62</b></a> <a href="../instruct64_hh/6400154.htm"><b>63</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>64</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).htm"><b>65</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>66</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>67</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>68</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>69</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>70</b></a> <a href="../instruct32_hh/vc312.htm"><b>71</b></a> <a href="../instruct32_hh/vc311.htm"><b>72</b></a> </nobr><br><a name="bm_V"></a><a href="../xscinstruct_hh/WCMPGT.htm"><b>values</b></a> <br><nobr><a name="bm_V"></a>variable_form <a href="../instruct64_hh/6400341.htm"><b>1</b></a> <a href="../instruct64_hh/6400340.htm"><b>2</b></a> <a href="../instruct64_hh/6400337.htm"><b>3</b></a> <a href="../instruct64_hh/6400336.htm"><b>4</b></a> </nobr><br><a name="bm_V"></a><a href="../instruct32_hh/vc283.htm"><b>various</b></a> <br><a name="bms_V_C"></a><a name="subkey_V_C"></a><a href="../xscinstruct_hh/Conditional_Execution.htm"><b>VC</b></a> <br><a name="bm_V"></a><a href="../xscinstruct_hh/notational_conventions.htm"><b>vc</b></a> <br><a name="bms_V_E"></a><a name="subkey_V_E"></a><a href="../instruct32_hh/vc140.htm"><b>vector_number</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc46.htm"><b>Vendor</b></a> <br><nobr><a name="bm_V"></a>verr <a href="../instruct32_hh/vc321.htm"><b>1</b></a> <a href="../instruct32_hh/vc157.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_V"></a>verw <a href="../instruct32_hh/vc321.htm"><b>1</b></a> <a href="../instruct32_hh/vc157.htm"><b>2</b></a> </nobr><br><nobr><a name="bms_V_F"></a><a name="subkey_V_F"></a>vf <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>2</b></a> </nobr><br><nobr><a name="bms_V_H"></a><a name="subkey_V_H"></a>vhpt <a href="../Itanium2_HH/Events642/hpw_data_references.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw_retired.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET1.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET0.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET1.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET0.html"><b>7</b></a> <a href="../instruct64_hh/6400548.htm"><b>8</b></a> <a href="../instruct64_hh/6400523.htm"><b>9</b></a> <a href="../Itanium2_HH/Events642/loads_retired.html"><b>10</b></a> <a href="../instruct64_hh/loadrs_-_Load_Register_Stack_Instruction.htm"><b>11</b></a> <a href="../Itanium2_HH/Events642/uc_loads_retired.html"><b>12</b></a> <a href="../Itanium2_HH/Events642/stores_retired.html"><b>13</b></a> <a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.htm"><b>14</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>15</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.htm"><b>16</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.htm"><b>17</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>18</b></a> <a href="../instruct64_hh/tak_-_translation_access_key_instruction.htm"><b>19</b></a> <a href="../Itanium2_HH/Events642/about_l1_data_cache_events.htm"><b>20</b></a> <a href="../Itanium2_HH/Events642/about_tlb_events.htm"><b>21</b></a> </nobr><br><a name="bm_V"></a><a name="subkey_V_H"></a><a href="../instruct64_hh/6400547.htm"><b>VHPT</b></a> <br><a name="bms_V_I"></a><a name="subkey_V_I"></a><a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>vic_buf_full</b></a> <br><a name="bm_V"></a><a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>vic_pend</b></a> <br><nobr><a name="bm_V"></a>vif <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/vc143.htm"><b>2</b></a> <a href="../instruct32_hh/vc247.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_V"></a>vip <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/vc143.htm"><b>2</b></a> <a href="../instruct32_hh/vc247.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_V"></a>virtual <a href="../instruct32_hh/vc32.htm"><b>1</b></a> <a href="../instruct32_hh/vc143.htm"><b>2</b></a> <a href="../instruct32_hh/vc140.htm"><b>3</b></a> <a href="../instruct32_hh/vc139.htm"><b>4</b></a> <a href="../instruct32_hh/vc137.htm"><b>5</b></a> <a href="../instruct32_hh/vc149.htm"><b>6</b></a> <a href="../instruct32_hh/vc145.htm"><b>7</b></a> <a href="../instruct32_hh/vc220.htm"><b>8</b></a> <a href="../instruct32_hh/vc219.htm"><b>9</b></a> <a href="../instruct32_hh/vc247.htm"><b>10</b></a> <a href="../instruct32_hh/vc268.htm"><b>11</b></a> <a href="../instruct32_hh/vc26.htm"><b>12</b></a> <a href="../instruct32_hh/vc277.htm"><b>13</b></a> <a href="../instruct32_hh/vc303.htm"><b>14</b></a> </nobr><br><a name="bm_V"></a><a href="../instruct64_hh/6400554.htm"><b>virtual_address</b></a> <br><a name="bm_V"></a><a href="../Pentium4_HH/Events4/mob_load_replays_retired.htm"><b>visual</b></a> <br><nobr><a name="bms_V_M"></a><a name="subkey_V_M"></a>VM <a href="../instruct32_hh/vc220.htm"><b>1</b></a> <a href="../instruct32_hh/vc219.htm"><b>2</b></a> <a href="../instruct32_hh/vc26.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_V"></a>vm <a href="../instruct32_hh/vc32.htm"><b>1</b></a> <a href="../instruct32_hh/vc143.htm"><b>2</b></a> <a href="../instruct32_hh/vc140.htm"><b>3</b></a> <a href="../instruct32_hh/vc139.htm"><b>4</b></a> <a href="../instruct32_hh/vc137.htm"><b>5</b></a> <a href="../instruct32_hh/vc145.htm"><b>6</b></a> <a href="../instruct32_hh/vc247.htm"><b>7</b></a> <a href="../instruct32_hh/vc268.htm"><b>8</b></a> <a href="../instruct32_hh/vc277.htm"><b>9</b></a> <a href="../instruct32_hh/vc311.htm"><b>10</b></a> <a href="../instruct32_hh/vc303.htm"><b>11</b></a> </nobr><br><a name="bm_V"></a><a href="../instruct32_hh/vc311.htm"><b>vm86</b></a> <br><nobr><a name="bm_V"></a>vme <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/vc140.htm"><b>2</b></a> </nobr><br><nobr><a name="bms_V_O"></a><a name="subkey_V_O"></a>void <a href="../instruct32_hh/vc153.htm"><b>1</b></a> <a href="../instruct32_hh/vc172.htm"><b>2</b></a> <a href="../instruct32_hh/vc187.htm"><b>3</b></a> <a href="../instruct32_hh/vc184.htm"><b>4</b></a> <a href="../instruct32_hh/vc183.htm"><b>5</b></a> <a href="../instruct32_hh/vc191.htm"><b>6</b></a> <a href="../instruct32_hh/vc190.htm"><b>7</b></a> <a href="../instruct32_hh/vc188.htm"><b>8</b></a> <a href="../instruct32_hh/vc202.htm"><b>9</b></a> <a href="../instruct32_hh/vc287.htm"><b>10</b></a> <a href="../instruct32_hh/vc31.htm"><b>11</b></a> </nobr><br><a name="bm_V"></a><a href="../instruct32_hh/vc31.htm"><b>void_mm_clflush</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc79.htm"><b>void_mm_empty</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc153.htm"><b>void_mm_lfence</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc167.htm"><b>void_mm_maskmove_si64</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc166.htm"><b>void_mm_maskmoveu_si128</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc172.htm"><b>void_mm_mfence</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc249.htm"><b>void_mm_prefetch</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc287.htm"><b>void_mm_sfence</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc180.htm"><b>void_mm_store_pd</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc181.htm"><b>void_mm_store_ps</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc203.htm"><b>void_mm_store_ss</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc205.htm"><b>void_mm_storeu_pd</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc206.htm"><b>void_mm_storeu_ps</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc196.htm"><b>void_mm_stream_pd</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc198.htm"><b>void_mm_stream_pi</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc197.htm"><b>void_mm_stream_ps</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc194.htm"><b>void_mm_stream_si128</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc195.htm"><b>void_mm_stream_si32</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/ERB/load_port_ratio.htm"><b>volatile</b></a> <br><a name="bm_V"></a><a href="../Pentium4_HH/Lips/pentium(r)_processor.htm"><b>voltage</b></a> <br><a name="bms_V_R"></a><a name="subkey_V_R"></a><a href="../Pentium4_HH/Lips/pentium(r)_processor.htm"><b>vr</b></a> <br><a name="bm_V"></a><a href="../Pentium4_HH/Lips/pentium(r)_processor.htm"><b>vrt</b></a> <br><a name="bms_V_S"></a><a name="subkey_V_S"></a><a href="../xscinstruct_hh/notational_conventions.htm"><b>vs</b></a> <br><a name="bm_V"></a><a name="subkey_V_S"></a><a href="../xscinstruct_hh/Conditional_Execution.htm"><b>VS</b></a> <br><a name="bms_V_T"></a><a name="subkey_V_T"></a><a href="../PentiumM_HH/AdviceB_HH/new_advice_for_pentium_m_processors.htm"><b>vtable</b></a> <br><nobr><a name="bm_V"></a>vtune <a href="../PentiumM_HH/EventsB/ev3_074.htm"><b>1</b></a> <a href="../PentiumM_HH/EventsB/ev3_073.htm"><b>2</b></a> <a href="../PentiumM_HH/EventsB/ev3_072.htm"><b>3</b></a> <a href="../PentiumM_HH/EventsB/ev3_071.htm"><b>4</b></a> <a href="../PentiumM_HH/EventsB/ev3_070.htm"><b>5</b></a> <a href="../PentiumM_HH/EventsB/ev3_069.htm"><b>6</b></a> <a href="../PentiumM_HH/EventsB/data_memory_references_all.htm"><b>7</b></a> <a href="../PentiumM_HH/EventsB/cycles_l2_data_bus_busy_transferring_data_to_cpu.htm"><b>8</b></a> <a href="../PentiumM_HH/EventsB/cycles_l2_data_bus_busy.htm"><b>9</b></a> <a href="../PentiumM_HH/EventsB/ev3_091.htm"><b>10</b></a> <a href="../PentiumM_HH/EventsB/ev3_090.htm"><b>11</b></a> <a href="../PentiumM_HH/EventsB/ev3_089.htm"><b>12</b></a> <a href="../PentiumM_HH/EventsB/ev3_088.htm"><b>13</b></a> <a href="../PentiumM_HH/EventsB/ev3_087.htm"><b>14</b></a> <a href="../PentiumM_HH/EventsB/ev3_086.htm"><b>15</b></a> <a href="../PentiumM_HH/EventsB/ev3_085.htm"><b>16</b></a> <a href="../PentiumM_HH/EventsB/ev3_084.htm"><b>17</b></a> <a href="../PentiumM_HH/EventsB/ev3_083.htm"><b>18</b></a> <a href="../PentiumM_HH/EventsB/ev3_082.htm"><b>19</b></a> <a href="../PentiumM_HH/EventsB/ev3_081.htm"><b>20</b></a> <a href="../PentiumM_HH/EventsB/ev3_078.htm"><b>21</b></a> <a href="../Pentium4_HH/Events4/streaming_simd_extensions_input_assists.htm"><b>22</b></a> <a href="../Pentium4_HH/Events4/x87_input_assists.htm"><b>23</b></a> <a href="../Pentium4_HH/Events4/unknown_pentium(r)_4_processor_event.htm"><b>24</b></a> <a href="../xscinstruct_hh/inst_undef.htm"><b>25</b></a> <a href="../PentiumM_HH/EventsB/instruction_tlb_misses.htm"><b>26</b></a> <a href="../PentiumM_HH/EventsB/hardware_interrupts_received.htm"><b>27</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.htm"><b>28</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.htm"><b>29</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_v_pen.htm"><b>30</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_u_pen.htm"><b>31</b></a> <a href="../Pentium4_HH/Lips/lipsbasic_block.htm"><b>32</b></a> <a href="../Pentium4_HH/Lips/lipsbank_conflict.htm"><b>33</b></a> <a href="../PentiumM_HH/EventsB/l2_address_strobes__address_bus_utilization.htm"><b>34</b></a> <a href="../PentiumM_HH/EventsB/l1_lines_allocated.htm"><b>35</b></a> <a href="../Pentium4_HH/Lips/lipspenalty_and_pairing_issues_in_th.htm"><b>36</b></a> <a href="../Pentium4_HH/Lips/lipslabel.htm"><b>37</b></a> <a href="../PentiumM_HH/EventsB/Length_Changing_Prefix_Stall.htm"><b>38</b></a> <a href="../PentiumM_HH/EventsB/l2_lines_allocated_(hardware-prefetched_only).htm"><b>39</b></a> <a href="../PentiumM_HH/EventsB/l2_lines_allocated_(excluding_hardware-prefetched).htm"><b>40</b></a> <a href="../Pentium4_HH/Lips/lipsrep_prefix.htm"><b>41</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>42</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.htm"><b>43</b></a> <a href="../Pentium4_HH/Lips/lipsprefetch_penalties.htm"><b>44</b></a> <a href="../PentiumM_HH/EventsB/misaligned_data_memory_reference.htm"><b>45</b></a> <a href="../Pentium4_HH/Lips/Static_Assembly_Analysis.htm"><b>46</b></a> <a href="../Pentium4_HH/Lips/LipsUnreachable_Code.htm"><b>47</b></a> <a href="../Pentium4_HH/Lips/lipsshow_indications.htm"><b>48</b></a> <a href="../PentiumM_HH/EventsB/taken_branch_retired.htm"><b>49</b></a> <a href="../PentiumM_HH/EventsB/taken_branch_mispredictions.htm"><b>50</b></a> <a href="../Pentium4_HH/Advice4_HH/cautionary_statement.htm"><b>51</b></a> <a href="../PentiumM_HH/EventsB/transitions_from_floating-point_to_mmxtm_instructions.htm"><b>52</b></a> <a href="../PentiumM_HH/EventsB/transition_from_mmxtm_instructions_to_fp_instructions.htm"><b>53</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/cautionary_statement.htm"><b>54</b></a> <a href="../XScale_HH/XscEvents/about_events.htm"><b>55</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>56</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Non-Halted_Clockticks_Instructions_Retired_(Non-Halted_CPI).htm"><b>57</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Clockticks_per_Instructions_Retired.htm"><b>58</b></a> <a href="../Pentium4_HH/ER4/non-halted_clockticks_instructions_retired_(non-halted_cpi).htm"><b>59</b></a> <a href="../Pentium4_HH/ER4/Clockticks_per_Instructions_Retired.htm"><b>60</b></a> <a href="../PentiumM_HH/AdviceB_HH/significant_floating_point_activity.htm"><b>61</b></a> <a href="../Pentium4_HH/Events4/Clockticks.htm"><b>62</b></a> <a href="../PentiumM_HH/EventsB/clocks_while_interrupts_masked_and_an_interrupt_is_pending.htm"><b>63</b></a> <a href="../PentiumM_HH/EventsB/clocks_while_interrupts_masked.htm"><b>64</b></a> <a href="../PentiumM_HH/EventsB/bogus_branches.htm"><b>65</b></a> <a href="../Pentium4_HH/Events4/non-halted_clocktick.htm"><b>66</b></a> </nobr><br><a name="bms_V_V"></a><a name="subkey_V_V"></a><a href="../xscinstruct_hh/WALIGNR.htm"><b>vv</b></a> <br><a name="bm_V"></a><a href="../xscinstruct_hh/WALIGNI.htm"><b>vvv</b></a> <br>
<br><br>
<nobr><a name="bm_W"></a><a name="subkey_W"></a>W <a href="../ht_index.htm"><b>1</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_W"></a>w <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>5</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>7</b></a> <a href="../ht_index.htm"><b>8</b></a> <a href="../instruct32_hh/intrins_api.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>16</b></a> <a href="../instruct32_hh/vc140.htm"><b>17</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>18</b></a> <a href="../xscinstruct_hh/TMOVMSK.htm"><b>19</b></a> <a href="../xscinstruct_hh/TINSR.htm"><b>20</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>21</b></a> <a href="../xscinstruct_hh/TEXTRC.htm"><b>22</b></a> <a href="../xscinstruct_hh/TBCST.htm"><b>23</b></a> <a href="../xscinstruct_hh/TANDC.htm"><b>24</b></a> <a href="../xscinstruct_hh/WMIN.htm"><b>25</b></a> <a href="../xscinstruct_hh/WMAX.htm"><b>26</b></a> <a href="../xscinstruct_hh/WLDR.htm"><b>27</b></a> <a href="../xscinstruct_hh/WCMPGT.htm"><b>28</b></a> <a href="../xscinstruct_hh/WCMPEQ.htm"><b>29</b></a> <a href="../xscinstruct_hh/WADD.htm"><b>30</b></a> <a href="../xscinstruct_hh/WACC.htm"><b>31</b></a> <a href="../xscinstruct_hh/TORC.htm"><b>32</b></a> <a href="../xscinstruct_hh/WUNPCKIL.htm"><b>33</b></a> <a href="../xscinstruct_hh/WUNPCKIH.htm"><b>34</b></a> <a href="../xscinstruct_hh/WUNPCKEL.htm"><b>35</b></a> <a href="../xscinstruct_hh/WUNPCKEH.htm"><b>36</b></a> <a href="../xscinstruct_hh/WSUB.htm"><b>37</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>38</b></a> <a href="../xscinstruct_hh/WSRL.htm"><b>39</b></a> <a href="../xscinstruct_hh/WSRA.htm"><b>40</b></a> <a href="../xscinstruct_hh/WSLL.htm"><b>41</b></a> <a href="../xscinstruct_hh/WROR.htm"><b>42</b></a> <a href="../xscinstruct_hh/WPACK.htm"><b>43</b></a> <a href="../xscinstruct_hh/WMOV.htm"><b>44</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).htm"><b>45</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).htm"><b>46</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>47</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>48</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>49</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).htm"><b>50</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).htm"><b>51</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>52</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).htm"><b>53</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).htm"><b>54</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>55</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>56</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>57</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).htm"><b>58</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>59</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>60</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>61</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>62</b></a> </nobr><br><nobr><a name="bms_W_A"></a><a name="subkey_W_A"></a>wacc <a href="../xscinstruct_hh/WMIN.htm"><b>1</b></a> <a href="../xscinstruct_hh/WMAX.htm"><b>2</b></a> <a href="../xscinstruct_hh/WAVG2.htm"><b>3</b></a> <a href="../xscinstruct_hh/WADD.htm"><b>4</b></a> <a href="../xscinstruct_hh/WACC.htm"><b>5</b></a> <a href="../xscinstruct_hh/WSUB.htm"><b>6</b></a> <a href="../xscinstruct_hh/WSAD.htm"><b>7</b></a> <a href="../xscinstruct_hh/WMOV.htm"><b>8</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>9</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>10</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>WACC</b></a> <br><a name="bm_W"></a><a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>waccb</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/WACC.htm"><b>wacclength</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>WADD</b></a> <br><nobr><a name="bm_W"></a>wadd <a href="../xscinstruct_hh/WMIN.htm"><b>1</b></a> <a href="../xscinstruct_hh/WMAX.htm"><b>2</b></a> <a href="../xscinstruct_hh/WAVG2.htm"><b>3</b></a> <a href="../xscinstruct_hh/WADD.htm"><b>4</b></a> <a href="../xscinstruct_hh/WACC.htm"><b>5</b></a> <a href="../xscinstruct_hh/WSUB.htm"><b>6</b></a> <a href="../xscinstruct_hh/WSAD.htm"><b>7</b></a> <a href="../xscinstruct_hh/WMOV.htm"><b>8</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>9</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.htm"><b>10</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>11</b></a> </nobr><br><nobr><a name="bm_W"></a>waddb <a href="../XScale_HH/LipsXSc/CDP_RES.htm"><b>1</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>2</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/WADD.htm"><b>waddlengthsign</b></a> <br><nobr><a name="bm_W"></a>wait <a href="../instruct32_hh/vc322.htm"><b>1</b></a> <a href="../instruct32_hh/ra_mode_except.htm"><b>2</b></a> <a href="../instruct32_hh/vc126.htm"><b>3</b></a> </nobr><br><a name="bm_W"></a><a href="../instruct32_hh/vc172.htm"><b>wait_on_following_loads_and_stores_until</b></a> <br><a name="bm_W"></a><a href="../instruct32_hh/vc153.htm"><b>wait_on_following_loads_until</b></a> <br><a name="bm_W"></a><a href="../instruct32_hh/vc287.htm"><b>wait_on_following_stores_until</b></a> <br><nobr><a name="bm_W"></a>waligni <a href="../xscinstruct_hh/WALIGNR.htm"><b>1</b></a> <a href="../xscinstruct_hh/WALIGNI.htm"><b>2</b></a> <a href="../xscinstruct_hh/WUNPCKIL.htm"><b>3</b></a> <a href="../xscinstruct_hh/WUNPCKIH.htm"><b>4</b></a> <a href="../xscinstruct_hh/WUNPCKEL.htm"><b>5</b></a> <a href="../xscinstruct_hh/WUNPCKEH.htm"><b>6</b></a> <a href="../xscinstruct_hh/WSHUFH.htm"><b>7</b></a> <a href="../xscinstruct_hh/WPACK.htm"><b>8</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>9</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>WALIGNI</b></a> <br><nobr><a name="bm_W"></a>walignr <a href="../xscinstruct_hh/WALIGNR.htm"><b>1</b></a> <a href="../xscinstruct_hh/WALIGNI.htm"><b>2</b></a> <a href="../xscinstruct_hh/WUNPCKIL.htm"><b>3</b></a> <a href="../xscinstruct_hh/WUNPCKIH.htm"><b>4</b></a> <a href="../xscinstruct_hh/WUNPCKEL.htm"><b>5</b></a> <a href="../xscinstruct_hh/WUNPCKEH.htm"><b>6</b></a> <a href="../xscinstruct_hh/WSHUFH.htm"><b>7</b></a> <a href="../xscinstruct_hh/WPACK.htm"><b>8</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>9</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>WALIGNR</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/WALIGNR.htm"><b>walignrreg</b></a> <br><nobr><a name="bm_W"></a>wand <a href="../xscinstruct_hh/WCMPGT.htm"><b>1</b></a> <a href="../xscinstruct_hh/WCMPEQ.htm"><b>2</b></a> <a href="../xscinstruct_hh/WAND.htm"><b>3</b></a> <a href="../xscinstruct_hh/WSRL.htm"><b>4</b></a> <a href="../xscinstruct_hh/WSRA.htm"><b>5</b></a> <a href="../xscinstruct_hh/WSLL.htm"><b>6</b></a> <a href="../xscinstruct_hh/WROR.htm"><b>7</b></a> <a href="../xscinstruct_hh/WOR.htm"><b>8</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>9</b></a> <a href="../xscinstruct_hh/WXOR.htm"><b>10</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>11</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>12</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>13</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>WAND</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>WANDN</b></a> <br><nobr><a name="bm_W"></a>wandn <a href="../xscinstruct_hh/WCMPGT.htm"><b>1</b></a> <a href="../xscinstruct_hh/WCMPEQ.htm"><b>2</b></a> <a href="../xscinstruct_hh/WANDN.htm"><b>3</b></a> <a href="../xscinstruct_hh/WAND.htm"><b>4</b></a> <a href="../xscinstruct_hh/WSRL.htm"><b>5</b></a> <a href="../xscinstruct_hh/WSRA.htm"><b>6</b></a> <a href="../xscinstruct_hh/WSLL.htm"><b>7</b></a> <a href="../xscinstruct_hh/WROR.htm"><b>8</b></a> <a href="../xscinstruct_hh/WOR.htm"><b>9</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>10</b></a> <a href="../xscinstruct_hh/WXOR.htm"><b>11</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>12</b></a> </nobr><br><a name="bm_W"></a><a href="../instruct64_hh/6400146.htm"><b>war</b></a> <br><a name="bm_W"></a><a href="../instruct64_hh/brl_-_branch_long_instruction.htm"><b>WAR</b></a> <br><a name="bm_W"></a><a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>warning</b></a> <br><a name="bm_W"></a><a href="../Pentium4_HH/Lips/lipspenalty_and_pairing_issues_in_th.htm"><b>warnings</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>WAVG2</b></a> <br><nobr><a name="bm_W"></a>wavg2 <a href="../xscinstruct_hh/WMIN.htm"><b>1</b></a> <a href="../xscinstruct_hh/WMAX.htm"><b>2</b></a> <a href="../xscinstruct_hh/WAVG2.htm"><b>3</b></a> <a href="../xscinstruct_hh/WADD.htm"><b>4</b></a> <a href="../xscinstruct_hh/WACC.htm"><b>5</b></a> <a href="../xscinstruct_hh/WSUB.htm"><b>6</b></a> <a href="../xscinstruct_hh/WSAD.htm"><b>7</b></a> <a href="../xscinstruct_hh/WMOV.htm"><b>8</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>9</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>10</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/WAVG2.htm"><b>wavg2length</b></a> <br><br><br></p><p class="ftsbody" align="center"><a href="whlstf69.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

