

================================================================
== Vitis HLS Report for 'td_fused_axi_out_top'
================================================================
* Date:           Sat Mar 20 14:58:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        td_fused_axi_out_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.204 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   196006|   196006|  1.960 ms|  1.960 ms|  196007|  196007|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3  |   196004|   196004|         9|          4|          4|  49000|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     218|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       0|       0|   12|
|Multiplexer      |        -|     -|       -|     171|    -|
|Register         |        -|     -|     169|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     169|     389|   12|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    3|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_10s_9ns_8ns_16_4_1_U1  |mac_muladd_10s_9ns_8ns_16_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory | Module| BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-------+---------+---+----+-----+-------+-----+------+-------------+
    |fmaps_U  |fmaps  |        0|  0|   0|   12|  49000|   64|     1|      3136000|
    +---------+-------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |       |        0|  0|   0|   12|  49000|   64|     1|      3136000|
    +---------+-------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_248_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln17_fu_260_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln18_1_fu_392_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln18_fu_340_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln19_fu_413_p2         |         +|   0|  0|  17|          10|           3|
    |add_ln25_fu_372_p2         |         +|   0|  0|  17|          10|          10|
    |sub_ln25_fu_312_p2         |         -|   0|  0|  16|           9|           9|
    |and_ln17_fu_334_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_527           |       and|   0|  0|   2|           1|           1|
    |ap_condition_531           |       and|   0|  0|   2|           1|           1|
    |ap_condition_535           |       and|   0|  0|   2|           1|           1|
    |ap_condition_539           |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_254_p2        |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln18_fu_266_p2        |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln19_fu_328_p2        |      icmp|   0|  0|  11|          10|           6|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln18_fu_346_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln17_1_fu_280_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln17_fu_272_p3      |    select|   0|  0|   4|           1|           1|
    |select_ln18_1_fu_360_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln18_2_fu_398_p3    |    select|   0|  0|  12|           1|           1|
    |select_ln18_fu_352_p3      |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln17_fu_322_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 218|         124|          88|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c_phi_fu_213_p4                 |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten13_phi_fu_180_p4  |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten_phi_fu_202_p4    |   9|          2|   12|         24|
    |ap_phi_mux_phi_ln25_phi_fu_224_p4          |   9|          2|   10|         20|
    |ap_phi_mux_r_phi_fu_191_p4                 |   9|          2|    4|          8|
    |c_reg_209                                  |   9|          2|    4|          8|
    |indvar_flatten13_reg_176                   |   9|          2|   16|         32|
    |indvar_flatten_reg_198                     |   9|          2|   12|         24|
    |phi_ln25_reg_220                           |   9|          2|   10|         20|
    |r_reg_187                                  |   9|          2|    4|          8|
    |stream_out_TDATA_blk_n                     |   9|          2|    1|          2|
    |stream_out_TDATA_int_regslice              |  26|          5|   16|         80|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 171|         36|  111|        275|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln17_1_reg_462               |  16|   0|   16|          0|
    |add_ln19_reg_511                 |  10|   0|   10|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_reg_209                        |   4|   0|    4|          0|
    |icmp_ln17_reg_467                |   1|   0|    1|          0|
    |icmp_ln17_reg_467_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten13_reg_176         |  16|   0|   16|          0|
    |indvar_flatten_reg_198           |  12|   0|   12|          0|
    |lshr_ln_reg_491                  |   8|   0|    8|          0|
    |phi_ln25_reg_220                 |  10|   0|   10|          0|
    |r_reg_187                        |   4|   0|    4|          0|
    |select_ln17_1_reg_471            |   4|   0|    4|          0|
    |select_ln18_1_reg_481            |   4|   0|    4|          0|
    |select_ln18_2_reg_496            |  12|   0|   12|          0|
    |select_ln18_reg_476              |  10|   0|   10|          0|
    |tmp_2_reg_521                    |  16|   0|   16|          0|
    |tmp_3_reg_526                    |  16|   0|   16|          0|
    |tmp_4_reg_531                    |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 169|   0|  169|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  td_fused_axi_out_top|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  td_fused_axi_out_top|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  td_fused_axi_out_top|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  td_fused_axi_out_top|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  td_fused_axi_out_top|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  td_fused_axi_out_top|  return value|
|val_r              |   in|   16|     ap_none|                 val_r|        scalar|
|stream_out_TDATA   |  out|   16|        axis|   stream_out_V_data_V|       pointer|
|stream_out_TVALID  |  out|    1|        axis|   stream_out_V_last_V|       pointer|
|stream_out_TREADY  |   in|    1|        axis|   stream_out_V_last_V|       pointer|
|stream_out_TLAST   |  out|    1|        axis|   stream_out_V_last_V|       pointer|
|stream_out_TKEEP   |  out|    2|        axis|   stream_out_V_keep_V|       pointer|
|stream_out_TSTRB   |  out|    2|        axis|   stream_out_V_strb_V|       pointer|
+-------------------+-----+-----+------------+----------------------+--------------+

