module ROM_F(		  input clk, enable, 
						  input  [19:0] addr1,
                    output wire [15:0] data);

parameter file = "image.txt";


reg [7:0] rom [307199:0];

always @(posedge clk) begin
  if(enable) begin
  data <= {rom[addr1], rom[addr1+1]};
end
end
endmodule