INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sources_1/imports/Downloads/bram_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sim_1/imports/Downloads/conv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
