

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Tue Jul 18 15:59:09 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      289|      289| 1.445 us | 1.445 us |  290|  290| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                      |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |               Instance               |               Module              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |Block_codeRepl1107_proc46_U0          |Block_codeRepl1107_proc46          |      289|      289|  1.445 us |  1.445 us |  289|  289|   none   |
        |Block_myproject_axi_exit1109_proc_U0  |Block_myproject_axi_exit1109_proc  |       10|       10| 50.000 ns | 50.000 ns |   10|   10|   none   |
        |myproject_U0                          |myproject                          |      287|      287|  1.435 us |  1.435 us |  258|  258| dataflow |
        +--------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        0|      -|     170|   1468|    -|
|Instance         |        2|      2|    6374|  13922|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|    6544|  15392|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       6|     28|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+------+-------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+------+-------+-----+
    |Block_codeRepl1107_proc46_U0          |Block_codeRepl1107_proc46          |        0|      0|  4108|  11996|    0|
    |Block_myproject_axi_exit1109_proc_U0  |Block_myproject_axi_exit1109_proc  |        0|      0|   805|   1024|    0|
    |myproject_U0                          |myproject                          |        2|      2|  1461|    902|    0|
    +--------------------------------------+-----------------------------------+---------+-------+------+-------+-----+
    |Total                                 |                                   |        2|      2|  6374|  13922|    0|
    +--------------------------------------+-----------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |in_local_V_data_V_0_U   |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_10_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_11_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_12_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_13_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_14_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_15_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_16_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_17_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_18_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_19_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_1_U   |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_20_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_21_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_22_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_23_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_24_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_25_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_26_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_27_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_28_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_29_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_2_U   |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_30_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_31_U  |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_3_U   |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_4_U   |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_5_U   |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_6_U   |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_7_U   |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_8_U   |        0|  5|   0|    -|     1|   32|       32|
    |in_local_V_data_V_9_U   |        0|  5|   0|    -|     1|   32|       32|
    |is_last_1_i_0_loc_c_U   |        0|  5|   0|    -|     3|    1|        3|
    |out_local_V_data_0_V_U  |        0|  5|   0|    -|     1|   32|       32|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |Total                   |        0|170|   0|    0|    36| 1057|     1059|
    +------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_codeRepl1107_proc46_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0|   2|           1|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

