

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config13_s'
================================================================
* Date:           Tue Jul 18 15:03:32 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  7.947 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  79.474 ns|  79.474 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 12 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 13 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 14 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 15 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 16 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 17 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln1549 = icmp_slt  i16 %p_read_6, i16 %p_read_5"   --->   Operation 18 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln1549_1 = icmp_slt  i16 %p_read_4, i16 %p_read_3"   --->   Operation 19 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1549 = xor i1 %icmp_ln1549, i1 1"   --->   Operation 20 'xor' 'xor_ln1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1549, i16 %p_read_6, i16 %p_read_5" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 21 'select' 'select_ln65' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1549_1 = xor i1 %icmp_ln1549_1, i1 1"   --->   Operation 22 'xor' 'xor_ln1549_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1549_1, i16 %p_read_4, i16 %p_read_3" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 23 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln1549_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1"   --->   Operation 24 'icmp' 'icmp_ln1549_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1549_2 = xor i1 %icmp_ln1549_2, i1 1"   --->   Operation 25 'xor' 'xor_ln1549_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1549_2, i16 %select_ln65, i16 %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 26 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln1549_3 = icmp_slt  i16 %p_read_2, i16 %p_read_1"   --->   Operation 27 'icmp' 'icmp_ln1549_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.73>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%xor_ln1549_3 = xor i1 %icmp_ln1549_3, i1 1"   --->   Operation 28 'xor' 'xor_ln1549_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln65_3 = select i1 %xor_ln1549_3, i16 %p_read_2, i16 %p_read_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 29 'select' 'select_ln65_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln1549_4 = icmp_slt  i16 %select_ln65_2, i16 %select_ln65_3"   --->   Operation 30 'icmp' 'icmp_ln1549_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1549_4 = xor i1 %icmp_ln1549_4, i1 1"   --->   Operation 31 'xor' 'xor_ln1549_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.80ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1549_4, i16 %select_ln65_2, i16 %select_ln65_3" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 32 'select' 'x_max_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.54>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i16 %p_read_6"   --->   Operation 33 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i16 %x_max_V"   --->   Operation 34 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.54ns)   --->   "%ret_V = sub i17 %sext_ln1246, i17 %sext_ln1246_1"   --->   Operation 35 'sub' 'ret_V' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 36 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 37 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln794 = xor i1 %p_Result_7, i1 1"   --->   Operation 38 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%overflow = and i1 %p_Result_8, i1 %xor_ln794"   --->   Operation 39 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln340 = xor i1 %p_Result_7, i1 %p_Result_8"   --->   Operation 40 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1246_2 = sext i16 %p_read_5"   --->   Operation 41 'sext' 'sext_ln1246_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.54ns)   --->   "%ret_V_1 = sub i17 %sext_ln1246_2, i17 %sext_ln1246_1"   --->   Operation 42 'sub' 'ret_V_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 43 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 44 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln794_1 = xor i1 %p_Result_9, i1 1"   --->   Operation 45 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%overflow_1 = and i1 %p_Result_10, i1 %xor_ln794_1"   --->   Operation 46 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln340_1 = xor i1 %p_Result_9, i1 %p_Result_10"   --->   Operation 47 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1246_3 = sext i16 %p_read_4"   --->   Operation 48 'sext' 'sext_ln1246_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.54ns)   --->   "%ret_V_2 = sub i17 %sext_ln1246_3, i17 %sext_ln1246_1"   --->   Operation 49 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 50 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 51 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln794_2 = xor i1 %p_Result_11, i1 1"   --->   Operation 52 'xor' 'xor_ln794_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%overflow_2 = and i1 %p_Result_12, i1 %xor_ln794_2"   --->   Operation 53 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln340_2 = xor i1 %p_Result_11, i1 %p_Result_12"   --->   Operation 54 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1246_4 = sext i16 %p_read_3"   --->   Operation 55 'sext' 'sext_ln1246_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.54ns)   --->   "%ret_V_3 = sub i17 %sext_ln1246_4, i17 %sext_ln1246_1"   --->   Operation 56 'sub' 'ret_V_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 57 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 58 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln794_3 = xor i1 %p_Result_13, i1 1"   --->   Operation 59 'xor' 'xor_ln794_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%overflow_3 = and i1 %p_Result_14, i1 %xor_ln794_3"   --->   Operation 60 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln340_3 = xor i1 %p_Result_13, i1 %p_Result_14"   --->   Operation 61 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1246_5 = sext i16 %p_read_2"   --->   Operation 62 'sext' 'sext_ln1246_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.54ns)   --->   "%ret_V_4 = sub i17 %sext_ln1246_5, i17 %sext_ln1246_1"   --->   Operation 63 'sub' 'ret_V_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 64 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15"   --->   Operation 65 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%xor_ln794_4 = xor i1 %p_Result_15, i1 1"   --->   Operation 66 'xor' 'xor_ln794_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%overflow_4 = and i1 %p_Result_16, i1 %xor_ln794_4"   --->   Operation 67 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%xor_ln340_4 = xor i1 %p_Result_15, i1 %p_Result_16"   --->   Operation 68 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1246_6 = sext i16 %p_read_1"   --->   Operation 69 'sext' 'sext_ln1246_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.54ns)   --->   "%ret_V_5 = sub i17 %sext_ln1246_6, i17 %sext_ln1246_1"   --->   Operation 70 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 16"   --->   Operation 71 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 15"   --->   Operation 72 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%xor_ln794_5 = xor i1 %p_Result_17, i1 1"   --->   Operation 73 'xor' 'xor_ln794_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%overflow_5 = and i1 %p_Result_18, i1 %xor_ln794_5"   --->   Operation 74 'and' 'overflow_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%xor_ln340_5 = xor i1 %p_Result_17, i1 %p_Result_18"   --->   Operation 75 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%select_ln384 = select i1 %overflow, i10 511, i10 512"   --->   Operation 76 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 77 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%y = select i1 %xor_ln340, i10 %select_ln384, i10 %tmp"   --->   Operation 78 'select' 'y' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%select_ln384_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 79 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 80 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_1 = select i1 %xor_ln340_1, i10 %select_ln384_1, i10 %tmp_1"   --->   Operation 81 'select' 'y_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln384_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 82 'select' 'select_ln384_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 83 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_2 = select i1 %xor_ln340_2, i10 %select_ln384_2, i10 %tmp_2"   --->   Operation 84 'select' 'y_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%select_ln384_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 85 'select' 'select_ln384_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 86 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_3 = select i1 %xor_ln340_3, i10 %select_ln384_3, i10 %tmp_3"   --->   Operation 87 'select' 'y_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%select_ln384_4 = select i1 %overflow_4, i10 511, i10 512"   --->   Operation 88 'select' 'select_ln384_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y_4)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15"   --->   Operation 89 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_4 = select i1 %xor_ln340_4, i10 %select_ln384_4, i10 %tmp_4"   --->   Operation 90 'select' 'y_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%select_ln384_5 = select i1 %overflow_5, i10 511, i10 512"   --->   Operation 91 'select' 'select_ln384_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node y_5)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_5, i32 6, i32 15"   --->   Operation 92 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_5 = select i1 %xor_ln340_5, i10 %select_ln384_5, i10 %tmp_5"   --->   Operation 93 'select' 'y_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (2.77ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'load' 'r_V_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 98 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (2.77ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 99 'load' 'r_V_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln255_5 = zext i10 %y_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 100 'zext' 'zext_ln255_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%exp_table_addr_5 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 101 'getelementptr' 'exp_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [2/2] (2.77ns)   --->   "%r_V_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 102 'load' 'r_V_5' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 103 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 104 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 105 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 106 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 107 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 108 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 109 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 110 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (2.77ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 111 'load' 'r_V_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 112 [1/2] (2.77ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 112 'load' 'r_V_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 113 [1/2] (2.77ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 113 'load' 'r_V_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 114 [1/2] (2.77ns)   --->   "%r_V_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 114 'load' 'r_V_5' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 115 [1/2] (2.77ns)   --->   "%r_V = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 115 'load' 'r_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 116 [1/2] (2.77ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 116 'load' 'r_V_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 117 [1/2] (2.77ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 117 'load' 'r_V_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 118 [1/1] (1.56ns)   --->   "%add_ln712 = add i18 %r_V, i18 %r_V_2"   --->   Operation 118 'add' 'add_ln712' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2 = add i18 %r_V_4, i18 %r_V_5"   --->   Operation 119 'add' 'add_ln712_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 120 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%add_ln712_3 = add i18 %add_ln712_2, i18 %r_V_3"   --->   Operation 120 'add' 'add_ln712_3' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1 = add i18 %add_ln712, i18 %r_V_1"   --->   Operation 121 'add' 'add_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 122 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln712_3, i18 %add_ln712_1"   --->   Operation 122 'add' 'exp_sum_V' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%y_6 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17"   --->   Operation 123 'partselect' 'y_6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_6" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 124 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 125 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [2/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 126 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 127 [1/2] (2.77ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 127 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 7.94>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln216 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 128 'specpipeline' 'specpipeline_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i18 %inv_exp_sum_V"   --->   Operation 129 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i18 %r_V"   --->   Operation 130 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (7.94ns)   --->   "%mul_ln1168 = mul i28 %sext_ln1171, i28 %sext_ln1171_1"   --->   Operation 131 'mul' 'mul_ln1168' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168, i32 12, i32 27"   --->   Operation 132 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i18 %r_V_1"   --->   Operation 133 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (7.94ns)   --->   "%mul_ln1168_1 = mul i28 %sext_ln1171, i28 %sext_ln1171_2"   --->   Operation 134 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_1, i32 12, i32 27"   --->   Operation 135 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i18 %r_V_2"   --->   Operation 136 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (7.94ns)   --->   "%mul_ln1168_2 = mul i28 %sext_ln1171, i28 %sext_ln1171_3"   --->   Operation 137 'mul' 'mul_ln1168_2' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_2, i32 12, i32 27"   --->   Operation 138 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i18 %r_V_3"   --->   Operation 139 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (7.94ns)   --->   "%mul_ln1168_3 = mul i28 %sext_ln1171, i28 %sext_ln1171_4"   --->   Operation 140 'mul' 'mul_ln1168_3' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_3, i32 12, i32 27"   --->   Operation 141 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i18 %r_V_4"   --->   Operation 142 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (7.94ns)   --->   "%mul_ln1168_4 = mul i28 %sext_ln1171, i28 %sext_ln1171_5"   --->   Operation 143 'mul' 'mul_ln1168_4' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_4, i32 12, i32 27"   --->   Operation 144 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i18 %r_V_5"   --->   Operation 145 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (7.94ns)   --->   "%mul_ln1168_5 = mul i28 %sext_ln1171, i28 %sext_ln1171_6"   --->   Operation 146 'mul' 'mul_ln1168_5' <Predicate = true> <Delay = 7.94> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln1168_5, i32 12, i32 27"   --->   Operation 147 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 148 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i16 %trunc_ln717_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 149 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i16 %trunc_ln717_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 150 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i16 %trunc_ln717_3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 151 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i16 %trunc_ln717_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 152 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i16 %trunc_ln717_5" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 153 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i96 %mrv_5" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 154 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1           (read         ) [ 011110000000]
p_read_2           (read         ) [ 011110000000]
p_read_3           (read         ) [ 011110000000]
p_read_4           (read         ) [ 011110000000]
p_read_5           (read         ) [ 011110000000]
p_read_6           (read         ) [ 011110000000]
icmp_ln1549        (icmp         ) [ 011000000000]
icmp_ln1549_1      (icmp         ) [ 011000000000]
xor_ln1549         (xor          ) [ 000000000000]
select_ln65        (select       ) [ 000000000000]
xor_ln1549_1       (xor          ) [ 000000000000]
select_ln65_1      (select       ) [ 000000000000]
icmp_ln1549_2      (icmp         ) [ 000000000000]
xor_ln1549_2       (xor          ) [ 000000000000]
select_ln65_2      (select       ) [ 010100000000]
icmp_ln1549_3      (icmp         ) [ 010100000000]
xor_ln1549_3       (xor          ) [ 000000000000]
select_ln65_3      (select       ) [ 000000000000]
icmp_ln1549_4      (icmp         ) [ 000000000000]
xor_ln1549_4       (xor          ) [ 000000000000]
x_max_V            (select       ) [ 010010000000]
sext_ln1246        (sext         ) [ 000000000000]
sext_ln1246_1      (sext         ) [ 000000000000]
ret_V              (sub          ) [ 000000000000]
p_Result_7         (bitselect    ) [ 000000000000]
p_Result_8         (bitselect    ) [ 000000000000]
xor_ln794          (xor          ) [ 000000000000]
overflow           (and          ) [ 000000000000]
xor_ln340          (xor          ) [ 000000000000]
sext_ln1246_2      (sext         ) [ 000000000000]
ret_V_1            (sub          ) [ 000000000000]
p_Result_9         (bitselect    ) [ 000000000000]
p_Result_10        (bitselect    ) [ 000000000000]
xor_ln794_1        (xor          ) [ 000000000000]
overflow_1         (and          ) [ 000000000000]
xor_ln340_1        (xor          ) [ 000000000000]
sext_ln1246_3      (sext         ) [ 000000000000]
ret_V_2            (sub          ) [ 000000000000]
p_Result_11        (bitselect    ) [ 000000000000]
p_Result_12        (bitselect    ) [ 000000000000]
xor_ln794_2        (xor          ) [ 000000000000]
overflow_2         (and          ) [ 000000000000]
xor_ln340_2        (xor          ) [ 000000000000]
sext_ln1246_4      (sext         ) [ 000000000000]
ret_V_3            (sub          ) [ 000000000000]
p_Result_13        (bitselect    ) [ 000000000000]
p_Result_14        (bitselect    ) [ 000000000000]
xor_ln794_3        (xor          ) [ 000000000000]
overflow_3         (and          ) [ 000000000000]
xor_ln340_3        (xor          ) [ 000000000000]
sext_ln1246_5      (sext         ) [ 000000000000]
ret_V_4            (sub          ) [ 000000000000]
p_Result_15        (bitselect    ) [ 000000000000]
p_Result_16        (bitselect    ) [ 000000000000]
xor_ln794_4        (xor          ) [ 000000000000]
overflow_4         (and          ) [ 000000000000]
xor_ln340_4        (xor          ) [ 000000000000]
sext_ln1246_6      (sext         ) [ 000000000000]
ret_V_5            (sub          ) [ 000000000000]
p_Result_17        (bitselect    ) [ 000000000000]
p_Result_18        (bitselect    ) [ 000000000000]
xor_ln794_5        (xor          ) [ 000000000000]
overflow_5         (and          ) [ 000000000000]
xor_ln340_5        (xor          ) [ 000000000000]
select_ln384       (select       ) [ 000000000000]
tmp                (partselect   ) [ 000000000000]
y                  (select       ) [ 010001100000]
select_ln384_1     (select       ) [ 000000000000]
tmp_1              (partselect   ) [ 000000000000]
y_1                (select       ) [ 010001100000]
select_ln384_2     (select       ) [ 000000000000]
tmp_2              (partselect   ) [ 000000000000]
y_2                (select       ) [ 010001100000]
select_ln384_3     (select       ) [ 000000000000]
tmp_3              (partselect   ) [ 000000000000]
y_3                (select       ) [ 010001000000]
select_ln384_4     (select       ) [ 000000000000]
tmp_4              (partselect   ) [ 000000000000]
y_4                (select       ) [ 010001000000]
select_ln384_5     (select       ) [ 000000000000]
tmp_5              (partselect   ) [ 000000000000]
y_5                (select       ) [ 010001000000]
zext_ln255_3       (zext         ) [ 000000000000]
exp_table_addr_3   (getelementptr) [ 010000100000]
zext_ln255_4       (zext         ) [ 000000000000]
exp_table_addr_4   (getelementptr) [ 010000100000]
zext_ln255_5       (zext         ) [ 000000000000]
exp_table_addr_5   (getelementptr) [ 010000100000]
zext_ln255         (zext         ) [ 000000000000]
exp_table_addr     (getelementptr) [ 010000010000]
zext_ln255_1       (zext         ) [ 000000000000]
exp_table_addr_1   (getelementptr) [ 010000010000]
zext_ln255_2       (zext         ) [ 000000000000]
exp_table_addr_2   (getelementptr) [ 010000010000]
r_V_3              (load         ) [ 010000011111]
r_V_4              (load         ) [ 010000011111]
r_V_5              (load         ) [ 010000011111]
r_V                (load         ) [ 010000001111]
r_V_1              (load         ) [ 010000001111]
r_V_2              (load         ) [ 010000001111]
add_ln712          (add          ) [ 010000001000]
add_ln712_2        (add          ) [ 000000000000]
add_ln712_3        (add          ) [ 010000001000]
add_ln712_1        (add          ) [ 000000000000]
exp_sum_V          (add          ) [ 000000000000]
y_6                (partselect   ) [ 010000000100]
zext_ln265         (zext         ) [ 000000000000]
invert_table_addr  (getelementptr) [ 010000000010]
inv_exp_sum_V      (load         ) [ 010000000001]
specpipeline_ln216 (specpipeline ) [ 000000000000]
sext_ln1171        (sext         ) [ 000000000000]
sext_ln1171_1      (sext         ) [ 000000000000]
mul_ln1168         (mul          ) [ 000000000000]
trunc_ln           (partselect   ) [ 000000000000]
sext_ln1171_2      (sext         ) [ 000000000000]
mul_ln1168_1       (mul          ) [ 000000000000]
trunc_ln717_1      (partselect   ) [ 000000000000]
sext_ln1171_3      (sext         ) [ 000000000000]
mul_ln1168_2       (mul          ) [ 000000000000]
trunc_ln717_2      (partselect   ) [ 000000000000]
sext_ln1171_4      (sext         ) [ 000000000000]
mul_ln1168_3       (mul          ) [ 000000000000]
trunc_ln717_3      (partselect   ) [ 000000000000]
sext_ln1171_5      (sext         ) [ 000000000000]
mul_ln1168_4       (mul          ) [ 000000000000]
trunc_ln717_4      (partselect   ) [ 000000000000]
sext_ln1171_6      (sext         ) [ 000000000000]
mul_ln1168_5       (mul          ) [ 000000000000]
trunc_ln717_5      (partselect   ) [ 000000000000]
mrv                (insertvalue  ) [ 000000000000]
mrv_1              (insertvalue  ) [ 000000000000]
mrv_2              (insertvalue  ) [ 000000000000]
mrv_3              (insertvalue  ) [ 000000000000]
mrv_4              (insertvalue  ) [ 000000000000]
mrv_5              (insertvalue  ) [ 000000000000]
ret_ln270          (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="invert_table">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_2_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_3_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_4_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_5_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_6_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="exp_table_addr_3_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_3/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="18" slack="0"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="8" bw="10" slack="0"/>
<pin id="111" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="112" dir="0" index="10" bw="0" slack="0"/>
<pin id="114" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="115" dir="0" index="13" bw="18" slack="0"/>
<pin id="116" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="119" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="120" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="20" bw="10" slack="2147483647"/>
<pin id="123" dir="0" index="21" bw="18" slack="2147483647"/>
<pin id="124" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="18" slack="0"/>
<pin id="109" dir="1" index="7" bw="18" slack="1"/>
<pin id="113" dir="1" index="11" bw="18" slack="0"/>
<pin id="117" dir="1" index="15" bw="18" slack="1"/>
<pin id="121" dir="1" index="19" bw="18" slack="1"/>
<pin id="125" dir="1" index="23" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_3/5 r_V_4/5 r_V_5/5 r_V/6 r_V_1/6 r_V_2/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exp_table_addr_4_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="18" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_4/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="exp_table_addr_5_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="18" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_5/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="exp_table_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="18" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exp_table_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="18" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_1/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="exp_table_addr_2_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="18" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_2/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="invert_table_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="18" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table_addr/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln1549_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln1549_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln1549_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln65_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="1"/>
<pin id="200" dir="0" index="2" bw="16" slack="1"/>
<pin id="201" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln1549_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln65_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="1"/>
<pin id="211" dir="0" index="2" bw="16" slack="1"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln1549_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_2/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln1549_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549_2/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln65_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="16" slack="0"/>
<pin id="230" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln1549_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="0" index="1" bw="16" slack="1"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_3/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xor_ln1549_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549_3/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln65_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="2"/>
<pin id="246" dir="0" index="2" bw="16" slack="2"/>
<pin id="247" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_3/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln1549_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_4/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln1549_4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1549_4/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="x_max_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="1"/>
<pin id="263" dir="0" index="2" bw="16" slack="0"/>
<pin id="264" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln1246_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="3"/>
<pin id="269" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln1246_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_1/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="ret_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_7_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="17" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Result_8_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="17" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln794_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="overflow_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln340_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln1246_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="3"/>
<pin id="315" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_2/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="ret_V_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_9_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="17" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_10_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="17" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln794_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="overflow_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln340_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln1246_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="3"/>
<pin id="358" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_3/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ret_V_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_11_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="17" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_12_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="17" slack="0"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="xor_ln794_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_2/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="overflow_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln340_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln1246_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="3"/>
<pin id="401" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_4/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="ret_V_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Result_13_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="17" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_14_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="17" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln794_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_3/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="overflow_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="xor_ln340_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln1246_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="3"/>
<pin id="444" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_5/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="ret_V_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="0"/>
<pin id="448" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_Result_15_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="17" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Result_16_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="17" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="xor_ln794_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_4/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="overflow_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln340_4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sext_ln1246_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="3"/>
<pin id="487" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_6/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="ret_V_5_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Result_17_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="17" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Result_18_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="17" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln794_5_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_5/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="overflow_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_5/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln340_5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln384_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="0" index="2" bw="10" slack="0"/>
<pin id="532" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="0" index="1" bw="17" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="0" index="3" bw="5" slack="0"/>
<pin id="541" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="y_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="10" slack="0"/>
<pin id="549" dir="0" index="2" bw="10" slack="0"/>
<pin id="550" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln384_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="10" slack="0"/>
<pin id="557" dir="0" index="2" bw="10" slack="0"/>
<pin id="558" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_1/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="0"/>
<pin id="564" dir="0" index="1" bw="17" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="0" index="3" bw="5" slack="0"/>
<pin id="567" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="y_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="10" slack="0"/>
<pin id="575" dir="0" index="2" bw="10" slack="0"/>
<pin id="576" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln384_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="0" index="2" bw="10" slack="0"/>
<pin id="584" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_2/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="0"/>
<pin id="590" dir="0" index="1" bw="17" slack="0"/>
<pin id="591" dir="0" index="2" bw="4" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="y_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="0" index="2" bw="10" slack="0"/>
<pin id="602" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln384_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="10" slack="0"/>
<pin id="609" dir="0" index="2" bw="10" slack="0"/>
<pin id="610" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_3/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="17" slack="0"/>
<pin id="617" dir="0" index="2" bw="4" slack="0"/>
<pin id="618" dir="0" index="3" bw="5" slack="0"/>
<pin id="619" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="y_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="10" slack="0"/>
<pin id="627" dir="0" index="2" bw="10" slack="0"/>
<pin id="628" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_3/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln384_4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="0" index="2" bw="10" slack="0"/>
<pin id="636" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_4/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_4_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="0" index="1" bw="17" slack="0"/>
<pin id="643" dir="0" index="2" bw="4" slack="0"/>
<pin id="644" dir="0" index="3" bw="5" slack="0"/>
<pin id="645" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="y_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="10" slack="0"/>
<pin id="653" dir="0" index="2" bw="10" slack="0"/>
<pin id="654" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_4/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln384_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="0" index="2" bw="10" slack="0"/>
<pin id="662" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_5/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="0"/>
<pin id="668" dir="0" index="1" bw="17" slack="0"/>
<pin id="669" dir="0" index="2" bw="4" slack="0"/>
<pin id="670" dir="0" index="3" bw="5" slack="0"/>
<pin id="671" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="y_5_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="10" slack="0"/>
<pin id="679" dir="0" index="2" bw="10" slack="0"/>
<pin id="680" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_5/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln255_3_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln255_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="1"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln255_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="1"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_5/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln255_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="2"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln255_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="2"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln255_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="2"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln712_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="18" slack="0"/>
<pin id="710" dir="0" index="1" bw="18" slack="0"/>
<pin id="711" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln712_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="18" slack="1"/>
<pin id="716" dir="0" index="1" bw="18" slack="1"/>
<pin id="717" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_2/7 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln712_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="18" slack="0"/>
<pin id="720" dir="0" index="1" bw="18" slack="1"/>
<pin id="721" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_3/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln712_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="18" slack="1"/>
<pin id="725" dir="0" index="1" bw="18" slack="1"/>
<pin id="726" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_1/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="exp_sum_V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="18" slack="1"/>
<pin id="729" dir="0" index="1" bw="18" slack="0"/>
<pin id="730" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="y_6_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="0" index="1" bw="18" slack="0"/>
<pin id="735" dir="0" index="2" bw="5" slack="0"/>
<pin id="736" dir="0" index="3" bw="6" slack="0"/>
<pin id="737" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_6/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln265_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="1"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sext_ln1171_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="18" slack="1"/>
<pin id="748" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/11 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln1171_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="18" slack="4"/>
<pin id="751" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_1/11 "/>
</bind>
</comp>

<comp id="752" class="1004" name="mul_ln1168_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="18" slack="0"/>
<pin id="754" dir="0" index="1" bw="18" slack="0"/>
<pin id="755" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/11 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="0" index="1" bw="28" slack="0"/>
<pin id="761" dir="0" index="2" bw="5" slack="0"/>
<pin id="762" dir="0" index="3" bw="6" slack="0"/>
<pin id="763" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sext_ln1171_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="18" slack="4"/>
<pin id="770" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="mul_ln1168_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="18" slack="0"/>
<pin id="773" dir="0" index="1" bw="18" slack="0"/>
<pin id="774" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_1/11 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln717_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="28" slack="0"/>
<pin id="780" dir="0" index="2" bw="5" slack="0"/>
<pin id="781" dir="0" index="3" bw="6" slack="0"/>
<pin id="782" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_1/11 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln1171_3_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="18" slack="4"/>
<pin id="789" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/11 "/>
</bind>
</comp>

<comp id="790" class="1004" name="mul_ln1168_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="18" slack="0"/>
<pin id="792" dir="0" index="1" bw="18" slack="0"/>
<pin id="793" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_2/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln717_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="0"/>
<pin id="798" dir="0" index="1" bw="28" slack="0"/>
<pin id="799" dir="0" index="2" bw="5" slack="0"/>
<pin id="800" dir="0" index="3" bw="6" slack="0"/>
<pin id="801" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_2/11 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln1171_4_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="18" slack="5"/>
<pin id="808" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_4/11 "/>
</bind>
</comp>

<comp id="809" class="1004" name="mul_ln1168_3_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="18" slack="0"/>
<pin id="811" dir="0" index="1" bw="18" slack="0"/>
<pin id="812" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_3/11 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln717_3_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="0"/>
<pin id="817" dir="0" index="1" bw="28" slack="0"/>
<pin id="818" dir="0" index="2" bw="5" slack="0"/>
<pin id="819" dir="0" index="3" bw="6" slack="0"/>
<pin id="820" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_3/11 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sext_ln1171_5_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="18" slack="5"/>
<pin id="827" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_5/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="mul_ln1168_4_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="18" slack="0"/>
<pin id="830" dir="0" index="1" bw="18" slack="0"/>
<pin id="831" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_4/11 "/>
</bind>
</comp>

<comp id="834" class="1004" name="trunc_ln717_4_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="0"/>
<pin id="836" dir="0" index="1" bw="28" slack="0"/>
<pin id="837" dir="0" index="2" bw="5" slack="0"/>
<pin id="838" dir="0" index="3" bw="6" slack="0"/>
<pin id="839" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_4/11 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln1171_6_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="18" slack="5"/>
<pin id="846" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_6/11 "/>
</bind>
</comp>

<comp id="847" class="1004" name="mul_ln1168_5_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="18" slack="0"/>
<pin id="849" dir="0" index="1" bw="18" slack="0"/>
<pin id="850" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_5/11 "/>
</bind>
</comp>

<comp id="853" class="1004" name="trunc_ln717_5_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="0"/>
<pin id="855" dir="0" index="1" bw="28" slack="0"/>
<pin id="856" dir="0" index="2" bw="5" slack="0"/>
<pin id="857" dir="0" index="3" bw="6" slack="0"/>
<pin id="858" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_5/11 "/>
</bind>
</comp>

<comp id="863" class="1004" name="mrv_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="96" slack="0"/>
<pin id="865" dir="0" index="1" bw="16" slack="0"/>
<pin id="866" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="mrv_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="96" slack="0"/>
<pin id="871" dir="0" index="1" bw="16" slack="0"/>
<pin id="872" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/11 "/>
</bind>
</comp>

<comp id="875" class="1004" name="mrv_2_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="96" slack="0"/>
<pin id="877" dir="0" index="1" bw="16" slack="0"/>
<pin id="878" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="mrv_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="96" slack="0"/>
<pin id="883" dir="0" index="1" bw="16" slack="0"/>
<pin id="884" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="mrv_4_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="96" slack="0"/>
<pin id="889" dir="0" index="1" bw="16" slack="0"/>
<pin id="890" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/11 "/>
</bind>
</comp>

<comp id="893" class="1004" name="mrv_5_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="96" slack="0"/>
<pin id="895" dir="0" index="1" bw="16" slack="0"/>
<pin id="896" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/11 "/>
</bind>
</comp>

<comp id="899" class="1005" name="p_read_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="1"/>
<pin id="901" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="p_read_2_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="1"/>
<pin id="908" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="913" class="1005" name="p_read_3_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="1"/>
<pin id="915" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="919" class="1005" name="p_read_4_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="1"/>
<pin id="921" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="925" class="1005" name="p_read_5_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="1"/>
<pin id="927" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="931" class="1005" name="p_read_6_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="1"/>
<pin id="933" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln1549_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1549 "/>
</bind>
</comp>

<comp id="942" class="1005" name="icmp_ln1549_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1549_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="select_ln65_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="1"/>
<pin id="949" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_2 "/>
</bind>
</comp>

<comp id="953" class="1005" name="icmp_ln1549_3_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1549_3 "/>
</bind>
</comp>

<comp id="958" class="1005" name="x_max_V_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="1"/>
<pin id="960" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_max_V "/>
</bind>
</comp>

<comp id="963" class="1005" name="y_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="10" slack="2"/>
<pin id="965" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="968" class="1005" name="y_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="10" slack="2"/>
<pin id="970" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="y_2_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="10" slack="2"/>
<pin id="975" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="y_3_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="10" slack="1"/>
<pin id="980" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="983" class="1005" name="y_4_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="10" slack="1"/>
<pin id="985" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_4 "/>
</bind>
</comp>

<comp id="988" class="1005" name="y_5_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="10" slack="1"/>
<pin id="990" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_5 "/>
</bind>
</comp>

<comp id="993" class="1005" name="exp_table_addr_3_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="10" slack="1"/>
<pin id="995" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_3 "/>
</bind>
</comp>

<comp id="998" class="1005" name="exp_table_addr_4_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="10" slack="1"/>
<pin id="1000" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_4 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="exp_table_addr_5_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="10" slack="1"/>
<pin id="1005" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_5 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="exp_table_addr_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="10" slack="1"/>
<pin id="1010" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr "/>
</bind>
</comp>

<comp id="1013" class="1005" name="exp_table_addr_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="10" slack="1"/>
<pin id="1015" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="exp_table_addr_2_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="10" slack="1"/>
<pin id="1020" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="r_V_3_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="18" slack="1"/>
<pin id="1025" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="r_V_4_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="18" slack="1"/>
<pin id="1031" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="r_V_5_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="18" slack="1"/>
<pin id="1037" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="r_V_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="18" slack="4"/>
<pin id="1043" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1046" class="1005" name="r_V_1_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="18" slack="1"/>
<pin id="1048" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="r_V_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="18" slack="4"/>
<pin id="1054" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="add_ln712_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="18" slack="1"/>
<pin id="1059" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="add_ln712_3_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="18" slack="1"/>
<pin id="1064" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_3 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="y_6_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="10" slack="1"/>
<pin id="1069" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_6 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="invert_table_addr_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="10" slack="1"/>
<pin id="1074" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table_addr "/>
</bind>
</comp>

<comp id="1077" class="1005" name="inv_exp_sum_V_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="18" slack="1"/>
<pin id="1079" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="126"><net_src comp="94" pin="3"/><net_sink comp="101" pin=13"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="101" pin=10"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="101" pin=8"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="101" pin=5"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="88" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="82" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="76" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="70" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="197" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="197" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="208" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="243" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="273" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="279" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="287" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="279" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="287" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="270" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="316" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="322" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="330" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="322" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="330" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="270" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="22" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="359" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="24" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="365" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="18" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="373" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="365" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="373" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="270" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="20" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="20" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="402" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="24" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="408" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="18" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="416" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="408" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="416" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="270" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="20" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="22" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="20" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="445" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="24" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="451" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="18" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="459" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="451" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="459" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="270" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="20" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="22" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="20" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="488" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="494" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="18" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="502" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="494" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="502" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="301" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="26" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="28" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="542"><net_src comp="30" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="273" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="32" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="24" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="551"><net_src comp="307" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="528" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="536" pin="4"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="344" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="26" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="28" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="568"><net_src comp="30" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="316" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="32" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="24" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="577"><net_src comp="350" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="554" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="562" pin="4"/><net_sink comp="572" pin=2"/></net>

<net id="585"><net_src comp="387" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="26" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="594"><net_src comp="30" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="359" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="32" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="24" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="393" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="580" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="588" pin="4"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="430" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="26" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="28" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="620"><net_src comp="30" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="402" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="32" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="24" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="629"><net_src comp="436" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="606" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="614" pin="4"/><net_sink comp="624" pin=2"/></net>

<net id="637"><net_src comp="473" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="26" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="28" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="646"><net_src comp="30" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="445" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="32" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="24" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="655"><net_src comp="479" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="632" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="640" pin="4"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="516" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="26" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="28" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="672"><net_src comp="30" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="488" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="32" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="24" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="681"><net_src comp="522" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="658" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="666" pin="4"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="695"><net_src comp="692" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="703"><net_src comp="700" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="712"><net_src comp="101" pin="11"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="101" pin="3"/><net_sink comp="708" pin=1"/></net>

<net id="722"><net_src comp="714" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="731"><net_src comp="723" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="36" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="727" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="38" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="40" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="756"><net_src comp="746" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="764"><net_src comp="50" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="52" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="54" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="775"><net_src comp="746" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="783"><net_src comp="50" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="52" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="54" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="794"><net_src comp="746" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="802"><net_src comp="50" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="52" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="805"><net_src comp="54" pin="0"/><net_sink comp="796" pin=3"/></net>

<net id="813"><net_src comp="746" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="821"><net_src comp="50" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="809" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="52" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="54" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="832"><net_src comp="746" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="840"><net_src comp="50" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="828" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="842"><net_src comp="52" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="843"><net_src comp="54" pin="0"/><net_sink comp="834" pin=3"/></net>

<net id="851"><net_src comp="746" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="859"><net_src comp="50" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="847" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="52" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="54" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="867"><net_src comp="56" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="758" pin="4"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="777" pin="4"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="796" pin="4"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="815" pin="4"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="881" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="834" pin="4"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="853" pin="4"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="58" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="909"><net_src comp="64" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="916"><net_src comp="70" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="922"><net_src comp="76" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="928"><net_src comp="82" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="934"><net_src comp="88" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="940"><net_src comp="180" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="945"><net_src comp="186" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="950"><net_src comp="226" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="956"><net_src comp="234" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="961"><net_src comp="260" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="966"><net_src comp="546" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="971"><net_src comp="572" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="976"><net_src comp="598" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="981"><net_src comp="624" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="986"><net_src comp="650" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="991"><net_src comp="676" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="996"><net_src comp="94" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="101" pin=13"/></net>

<net id="1001"><net_src comp="127" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="101" pin=10"/></net>

<net id="1006"><net_src comp="135" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="101" pin=8"/></net>

<net id="1011"><net_src comp="143" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="101" pin=5"/></net>

<net id="1016"><net_src comp="151" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="1021"><net_src comp="159" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1026"><net_src comp="101" pin="23"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1032"><net_src comp="101" pin="19"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1038"><net_src comp="101" pin="15"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1044"><net_src comp="101" pin="11"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1049"><net_src comp="101" pin="7"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1055"><net_src comp="101" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1060"><net_src comp="708" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1065"><net_src comp="718" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1070"><net_src comp="732" pin="4"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1075"><net_src comp="167" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1080"><net_src comp="174" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="746" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read1 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read2 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read3 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read4 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : p_read5 | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : exp_table | {5 6 7 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13> : invert_table | {9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln1549_2 : 1
		xor_ln1549_2 : 2
		select_ln65_2 : 2
	State 3
		icmp_ln1549_4 : 1
		xor_ln1549_4 : 2
		x_max_V : 2
	State 4
		ret_V : 1
		p_Result_7 : 2
		p_Result_8 : 2
		xor_ln794 : 3
		overflow : 3
		xor_ln340 : 3
		ret_V_1 : 1
		p_Result_9 : 2
		p_Result_10 : 2
		xor_ln794_1 : 3
		overflow_1 : 3
		xor_ln340_1 : 3
		ret_V_2 : 1
		p_Result_11 : 2
		p_Result_12 : 2
		xor_ln794_2 : 3
		overflow_2 : 3
		xor_ln340_2 : 3
		ret_V_3 : 1
		p_Result_13 : 2
		p_Result_14 : 2
		xor_ln794_3 : 3
		overflow_3 : 3
		xor_ln340_3 : 3
		ret_V_4 : 1
		p_Result_15 : 2
		p_Result_16 : 2
		xor_ln794_4 : 3
		overflow_4 : 3
		xor_ln340_4 : 3
		ret_V_5 : 1
		p_Result_17 : 2
		p_Result_18 : 2
		xor_ln794_5 : 3
		overflow_5 : 3
		xor_ln340_5 : 3
		select_ln384 : 3
		tmp : 2
		y : 4
		select_ln384_1 : 3
		tmp_1 : 2
		y_1 : 4
		select_ln384_2 : 3
		tmp_2 : 2
		y_2 : 4
		select_ln384_3 : 3
		tmp_3 : 2
		y_3 : 4
		select_ln384_4 : 3
		tmp_4 : 2
		y_4 : 4
		select_ln384_5 : 3
		tmp_5 : 2
		y_5 : 4
	State 5
		exp_table_addr_3 : 1
		r_V_3 : 2
		exp_table_addr_4 : 1
		r_V_4 : 2
		exp_table_addr_5 : 1
		r_V_5 : 2
	State 6
		exp_table_addr : 1
		r_V : 2
		exp_table_addr_1 : 1
		r_V_1 : 2
		exp_table_addr_2 : 1
		r_V_2 : 2
	State 7
		add_ln712 : 1
		add_ln712_3 : 1
	State 8
		exp_sum_V : 1
		y_6 : 2
	State 9
		invert_table_addr : 1
		inv_exp_sum_V : 2
	State 10
	State 11
		mul_ln1168 : 1
		trunc_ln : 2
		mul_ln1168_1 : 1
		trunc_ln717_1 : 2
		mul_ln1168_2 : 1
		trunc_ln717_2 : 2
		mul_ln1168_3 : 1
		trunc_ln717_3 : 2
		mul_ln1168_4 : 1
		trunc_ln717_4 : 2
		mul_ln1168_5 : 1
		trunc_ln717_5 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		ret_ln270 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln1168_fu_752   |    0    |    0    |   366   |
|          |  mul_ln1168_1_fu_771  |    0    |    0    |   366   |
|    mul   |  mul_ln1168_2_fu_790  |    0    |    0    |   366   |
|          |  mul_ln1168_3_fu_809  |    0    |    0    |   366   |
|          |  mul_ln1168_4_fu_828  |    0    |    0    |   366   |
|          |  mul_ln1168_5_fu_847  |    0    |    0    |   366   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln65_fu_197  |    0    |    0    |    16   |
|          |  select_ln65_1_fu_208 |    0    |    0    |    16   |
|          |  select_ln65_2_fu_226 |    0    |    0    |    16   |
|          |  select_ln65_3_fu_243 |    0    |    0    |    16   |
|          |     x_max_V_fu_260    |    0    |    0    |    16   |
|          |  select_ln384_fu_528  |    0    |    0    |    10   |
|          |        y_fu_546       |    0    |    0    |    10   |
|          | select_ln384_1_fu_554 |    0    |    0    |    10   |
|  select  |       y_1_fu_572      |    0    |    0    |    10   |
|          | select_ln384_2_fu_580 |    0    |    0    |    10   |
|          |       y_2_fu_598      |    0    |    0    |    10   |
|          | select_ln384_3_fu_606 |    0    |    0    |    10   |
|          |       y_3_fu_624      |    0    |    0    |    10   |
|          | select_ln384_4_fu_632 |    0    |    0    |    10   |
|          |       y_4_fu_650      |    0    |    0    |    10   |
|          | select_ln384_5_fu_658 |    0    |    0    |    10   |
|          |       y_5_fu_676      |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|          |      ret_V_fu_273     |    0    |    0    |    16   |
|          |     ret_V_1_fu_316    |    0    |    0    |    16   |
|    sub   |     ret_V_2_fu_359    |    0    |    0    |    16   |
|          |     ret_V_3_fu_402    |    0    |    0    |    16   |
|          |     ret_V_4_fu_445    |    0    |    0    |    16   |
|          |     ret_V_5_fu_488    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln712_fu_708   |    0    |    0    |    18   |
|          |   add_ln712_2_fu_714  |    0    |    0    |    18   |
|    add   |   add_ln712_3_fu_718  |    0    |    0    |    18   |
|          |   add_ln712_1_fu_723  |    0    |    0    |    18   |
|          |    exp_sum_V_fu_727   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln1549_fu_180  |    0    |    0    |    7    |
|          |  icmp_ln1549_1_fu_186 |    0    |    0    |    7    |
|   icmp   |  icmp_ln1549_2_fu_214 |    0    |    0    |    7    |
|          |  icmp_ln1549_3_fu_234 |    0    |    0    |    7    |
|          |  icmp_ln1549_4_fu_249 |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|          |   xor_ln1549_fu_192   |    0    |    0    |    1    |
|          |  xor_ln1549_1_fu_203  |    0    |    0    |    1    |
|          |  xor_ln1549_2_fu_220  |    0    |    0    |    1    |
|          |  xor_ln1549_3_fu_238  |    0    |    0    |    1    |
|          |  xor_ln1549_4_fu_254  |    0    |    0    |    1    |
|          |    xor_ln794_fu_295   |    0    |    0    |    1    |
|          |    xor_ln340_fu_307   |    0    |    0    |    1    |
|          |   xor_ln794_1_fu_338  |    0    |    0    |    1    |
|    xor   |   xor_ln340_1_fu_350  |    0    |    0    |    1    |
|          |   xor_ln794_2_fu_381  |    0    |    0    |    1    |
|          |   xor_ln340_2_fu_393  |    0    |    0    |    1    |
|          |   xor_ln794_3_fu_424  |    0    |    0    |    1    |
|          |   xor_ln340_3_fu_436  |    0    |    0    |    1    |
|          |   xor_ln794_4_fu_467  |    0    |    0    |    1    |
|          |   xor_ln340_4_fu_479  |    0    |    0    |    1    |
|          |   xor_ln794_5_fu_510  |    0    |    0    |    1    |
|          |   xor_ln340_5_fu_522  |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|          |    overflow_fu_301    |    0    |    0    |    1    |
|          |   overflow_1_fu_344   |    0    |    0    |    1    |
|    and   |   overflow_2_fu_387   |    0    |    0    |    1    |
|          |   overflow_3_fu_430   |    0    |    0    |    1    |
|          |   overflow_4_fu_473   |    0    |    0    |    1    |
|          |   overflow_5_fu_516   |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|          |  p_read_1_read_fu_58  |    0    |    0    |    0    |
|          |  p_read_2_read_fu_64  |    0    |    0    |    0    |
|   read   |  p_read_3_read_fu_70  |    0    |    0    |    0    |
|          |  p_read_4_read_fu_76  |    0    |    0    |    0    |
|          |  p_read_5_read_fu_82  |    0    |    0    |    0    |
|          |  p_read_6_read_fu_88  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1246_fu_267  |    0    |    0    |    0    |
|          |  sext_ln1246_1_fu_270 |    0    |    0    |    0    |
|          |  sext_ln1246_2_fu_313 |    0    |    0    |    0    |
|          |  sext_ln1246_3_fu_356 |    0    |    0    |    0    |
|          |  sext_ln1246_4_fu_399 |    0    |    0    |    0    |
|          |  sext_ln1246_5_fu_442 |    0    |    0    |    0    |
|   sext   |  sext_ln1246_6_fu_485 |    0    |    0    |    0    |
|          |   sext_ln1171_fu_746  |    0    |    0    |    0    |
|          |  sext_ln1171_1_fu_749 |    0    |    0    |    0    |
|          |  sext_ln1171_2_fu_768 |    0    |    0    |    0    |
|          |  sext_ln1171_3_fu_787 |    0    |    0    |    0    |
|          |  sext_ln1171_4_fu_806 |    0    |    0    |    0    |
|          |  sext_ln1171_5_fu_825 |    0    |    0    |    0    |
|          |  sext_ln1171_6_fu_844 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_7_fu_279   |    0    |    0    |    0    |
|          |   p_Result_8_fu_287   |    0    |    0    |    0    |
|          |   p_Result_9_fu_322   |    0    |    0    |    0    |
|          |   p_Result_10_fu_330  |    0    |    0    |    0    |
|          |   p_Result_11_fu_365  |    0    |    0    |    0    |
| bitselect|   p_Result_12_fu_373  |    0    |    0    |    0    |
|          |   p_Result_13_fu_408  |    0    |    0    |    0    |
|          |   p_Result_14_fu_416  |    0    |    0    |    0    |
|          |   p_Result_15_fu_451  |    0    |    0    |    0    |
|          |   p_Result_16_fu_459  |    0    |    0    |    0    |
|          |   p_Result_17_fu_494  |    0    |    0    |    0    |
|          |   p_Result_18_fu_502  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_536      |    0    |    0    |    0    |
|          |      tmp_1_fu_562     |    0    |    0    |    0    |
|          |      tmp_2_fu_588     |    0    |    0    |    0    |
|          |      tmp_3_fu_614     |    0    |    0    |    0    |
|          |      tmp_4_fu_640     |    0    |    0    |    0    |
|          |      tmp_5_fu_666     |    0    |    0    |    0    |
|partselect|       y_6_fu_732      |    0    |    0    |    0    |
|          |    trunc_ln_fu_758    |    0    |    0    |    0    |
|          |  trunc_ln717_1_fu_777 |    0    |    0    |    0    |
|          |  trunc_ln717_2_fu_796 |    0    |    0    |    0    |
|          |  trunc_ln717_3_fu_815 |    0    |    0    |    0    |
|          |  trunc_ln717_4_fu_834 |    0    |    0    |    0    |
|          |  trunc_ln717_5_fu_853 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  zext_ln255_3_fu_684  |    0    |    0    |    0    |
|          |  zext_ln255_4_fu_688  |    0    |    0    |    0    |
|          |  zext_ln255_5_fu_692  |    0    |    0    |    0    |
|   zext   |   zext_ln255_fu_696   |    0    |    0    |    0    |
|          |  zext_ln255_1_fu_700  |    0    |    0    |    0    |
|          |  zext_ln255_2_fu_704  |    0    |    0    |    0    |
|          |   zext_ln265_fu_742   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_863      |    0    |    0    |    0    |
|          |      mrv_1_fu_869     |    0    |    0    |    0    |
|insertvalue|      mrv_2_fu_875     |    0    |    0    |    0    |
|          |      mrv_3_fu_881     |    0    |    0    |    0    |
|          |      mrv_4_fu_887     |    0    |    0    |    0    |
|          |      mrv_5_fu_893     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   2640  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   add_ln712_3_reg_1062   |   18   |
|    add_ln712_reg_1057    |   18   |
| exp_table_addr_1_reg_1013|   10   |
| exp_table_addr_2_reg_1018|   10   |
| exp_table_addr_3_reg_993 |   10   |
| exp_table_addr_4_reg_998 |   10   |
| exp_table_addr_5_reg_1003|   10   |
|  exp_table_addr_reg_1008 |   10   |
|   icmp_ln1549_1_reg_942  |    1   |
|   icmp_ln1549_3_reg_953  |    1   |
|    icmp_ln1549_reg_937   |    1   |
|  inv_exp_sum_V_reg_1077  |   18   |
|invert_table_addr_reg_1072|   10   |
|     p_read_1_reg_899     |   16   |
|     p_read_2_reg_906     |   16   |
|     p_read_3_reg_913     |   16   |
|     p_read_4_reg_919     |   16   |
|     p_read_5_reg_925     |   16   |
|     p_read_6_reg_931     |   16   |
|      r_V_1_reg_1046      |   18   |
|      r_V_2_reg_1052      |   18   |
|      r_V_3_reg_1023      |   18   |
|      r_V_4_reg_1029      |   18   |
|      r_V_5_reg_1035      |   18   |
|       r_V_reg_1041       |   18   |
|   select_ln65_2_reg_947  |   16   |
|      x_max_V_reg_958     |   16   |
|        y_1_reg_968       |   10   |
|        y_2_reg_973       |   10   |
|        y_3_reg_978       |   10   |
|        y_4_reg_983       |   10   |
|        y_5_reg_988       |   10   |
|       y_6_reg_1067       |   10   |
|         y_reg_963        |   10   |
+--------------------------+--------+
|           Total          |   433  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_101 |  p5  |   2  |  18  |   36   ||    9    |
| grp_access_fu_101 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_101 |  p13 |   2  |  18  |   36   ||    9    |
| grp_access_fu_174 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  ||  9.086  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  2640  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   63   |
|  Register |    -   |    -   |   433  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   433  |  2703  |
+-----------+--------+--------+--------+--------+
