#  RISC-V-SoC-Tapeout-Program_VSD

This repository serves as a structured record of my weekly contributions and learnings from the **VSD RISC-V SoC Tapeout Program**.  
Each entry consolidates tasks, outcomes, and technical insights, enabling a transparent view of my progress as I advance through this training.

---

## 📅 Week 1 — Foundations of RISC-V SoC Design

### ✅ Tasks & Status

| Task                | Description                                                         | Status       |
|---------------------|---------------------------------------------------------------------|--------------|
| Environment Setup   | Installed and configured the required open-source EDA tools.        | ✅ Completed |
| RTL Exploration     | Reviewed the basic RTL structure of a RISC-V core.                  | ✅ Completed |
| Program Orientation | Attended introductory sessions outlining program flow & objectives. | ✅ Completed |

---

### 🌟 Key Learnings
- Understood the **layered design flow** from RTL to GDSII in SoC implementation.  
- Gained familiarity with **open-source tools** used in the tapeout ecosystem.  
- Recognized the importance of **version control** and **documentation** in hardware design projects.  

---

### 🙏 Acknowledgment
I express my gratitude to the **VSD team, mentors, and collaborating organizations** for their guidance in initiating this technical journey. Their support has been pivotal in establishing a solid foundation for the program.
