// Seed: 4203710585
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input wor id_14
);
  assign id_9 = id_7;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input wor id_2
    , id_13,
    output wor id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    output logic id_7,
    output wire id_8
    , id_14,
    output tri id_9,
    input wand id_10,
    input supply1 id_11
);
  wire id_15;
  ;
  initial id_7 <= 1'b0;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_4,
      id_0,
      id_2,
      id_4,
      id_1,
      id_9,
      id_1,
      id_10,
      id_10,
      id_6,
      id_4
  );
  assign modCall_1.id_9 = 0;
endmodule
