void T_1 F_1 ( void )\r\n{\r\nlong V_1 ;\r\nunsigned int V_2 ;\r\nstruct V_3 V_4 ;\r\nstruct V_5 V_6 ;\r\nstruct V_7 V_8 ;\r\n#ifdef F_2\r\nstruct V_9 V_10 ;\r\n#endif\r\nF_3 ( V_11 L_1 ) ;\r\nV_1 = F_4 ( & V_4 , & V_6 , 0 ) ;\r\nif ( V_1 == V_12 ) {\r\nV_13 = V_14 ;\r\nF_5 ( L_2 ) ;\r\nreturn;\r\n}\r\n#ifdef F_2\r\nV_1 = F_6 ( & V_10 ) ;\r\nif ( V_1 == V_12 ) {\r\nV_13 = V_15 ;\r\nF_5 ( L_3 ) ;\r\nV_16 = V_10 . V_17 ;\r\nV_18 = V_10 . V_19 ;\r\nF_7 ( L_4 ,\r\nV_16 , V_18 ) ;\r\nreturn;\r\n}\r\n#endif\r\nV_1 = F_8 ( & V_8 ) ;\r\nV_2 = ( V_8 . V_20 >> ( 4 + 7 ) ) & 0x1f ;\r\nswitch ( V_2 ) {\r\ncase 0x4 :\r\ncase 0x6 :\r\ncase 0x7 :\r\ncase 0x8 :\r\ncase 0xA :\r\ncase 0xC :\r\nV_13 = V_21 ;\r\nF_5 ( L_5 ) ;\r\nreturn;\r\ndefault:\r\nF_5 ( L_6 ) ;\r\nF_9 ( L_7 ) ;\r\n}\r\n}\r\nstatic void T_1\r\nF_10 ( T_2 * V_22 , unsigned long V_23 ,\r\nunsigned long V_24 )\r\n{\r\nif ( F_11 ( ( ( V_23 & ( V_25 - 1 ) ) != 0 )\r\n|| ( ( V_24 & ( ( 1UL << V_26 ) - 1 ) ) != 0 ) ) ) {\r\nF_9 ( L_8 ) ;\r\n}\r\nV_22 -> V_27 = ( V_23 >> V_28 ) ;\r\nV_22 -> V_29 = ( V_24 >> V_26 ) ;\r\n}\r\nstatic void T_1 F_12 ( void )\r\n{\r\nunsigned long V_30 ;\r\nV_30 = ( F_13 ( V_31 -> V_32 ) >> V_28 ) ;\r\nF_10 ( V_33 , 0UL , V_30 ) ;\r\nV_34 = 1 ;\r\n}\r\nstatic int T_1\r\nF_14 ( T_3 V_35 , T_3 V_36 )\r\n{\r\nT_4 * V_37 ;\r\nunsigned long V_38 ;\r\nunsigned long V_39 ;\r\nlong V_1 ;\r\nstruct V_40 * V_41 ;\r\nV_37 = F_15 ( sizeof ( * V_37 ) , V_42 ) ;\r\nif ( ! V_37 )\r\nF_9 ( L_9 ) ;\r\nV_1 = F_16 ( & V_38 , V_35 , V_36 ,\r\nV_43 , V_37 ) ;\r\nif ( V_1 != V_12 ) {\r\nF_17 ( V_37 ) ;\r\nreturn V_1 ;\r\n}\r\nV_39 = V_37 -> V_44 ;\r\nV_41 = F_18 ( F_19 ( V_39 ) , & ( V_37 -> V_45 ) ) ;\r\nif ( ! V_41 ) {\r\nF_17 ( V_37 ) ;\r\nreturn V_12 ;\r\n}\r\nV_41 -> V_35 = V_35 ;\r\nV_41 -> V_36 = V_36 ;\r\nV_41 -> V_46 = V_37 -> V_46 ;\r\nV_41 -> V_47 = V_37 -> V_48 ;\r\nV_41 -> V_49 = V_37 -> V_50 [ 0 ] ;\r\nF_20 ( V_41 ) ;\r\n#ifdef F_21\r\nswitch ( F_22 ( V_41 -> V_46 ) ) {\r\nT_4 V_51 ;\r\nunsigned long V_52 ;\r\ncase V_53 :\r\nF_3 ( V_54 L_10 ,\r\nV_37 -> V_50 [ 0 ] ) ;\r\nbreak;\r\ncase V_55 :\r\nF_3 ( V_54\r\nL_11 ,\r\nV_37 -> V_50 [ 0 ] , V_37 -> V_50 [ 1 ] ,\r\nV_37 -> V_50 [ 2 ] ) ;\r\nbreak;\r\ncase V_56 :\r\nF_3 ( V_54 L_12 , V_35 ) ;\r\nbreak;\r\ncase V_57 :\r\nF_3 ( V_54 L_13 ) ;\r\ngoto V_58;\r\ncase V_59 :\r\nF_3 ( V_54 L_14 ) ;\r\ngoto V_58;\r\ncase V_60 :\r\nF_3 ( V_54 L_15 ) ;\r\nV_58:\r\nF_16 ( & V_38 , V_35 , V_36 ,\r\nV_61 , & V_51 ) ;\r\nF_3 ( V_54 L_16 , V_37 -> V_50 [ 1 ] ) ;\r\nfor ( V_52 = 0 ; V_52 < V_37 -> V_50 [ 1 ] ; V_52 ++ ) {\r\nF_3 ( V_54\r\nL_17 ,\r\nV_52 , V_37 -> V_50 [ 2 + V_52 * 3 ] ,\r\nV_37 -> V_50 [ 3 + V_52 * 3 ] ,\r\nV_37 -> V_50 [ 4 + V_52 * 3 ] ) ;\r\nF_3 ( V_54\r\nL_18 ,\r\nV_52 , V_51 . V_50 [ 2 + V_52 * 3 ] ,\r\nV_51 . V_50 [ 3 + V_52 * 3 ] ,\r\nV_51 . V_50 [ 4 + V_52 * 3 ] ) ;\r\n}\r\nF_3 ( V_54 L_19 ) ;\r\nbreak;\r\n}\r\n#endif\r\nF_17 ( V_37 ) ;\r\nreturn V_12 ;\r\n}\r\nstatic void T_1 F_23 ( void )\r\n{\r\nunsigned long V_62 ;\r\nstruct V_63 V_64 [ V_65 + 1 ] ;\r\nstruct V_63 * V_66 ;\r\nT_2 * V_22 ;\r\nlong V_1 ;\r\nint V_67 ;\r\nunsigned long V_68 ;\r\nint V_52 ;\r\nV_68 = ( V_65 + 1 ) * sizeof( struct V_63 ) ;\r\nV_1 = F_24 ( & V_62 , V_64 , V_68 , 0L ) ;\r\nif ( ( V_1 != V_12 )\r\n|| ( ( V_62 % sizeof( struct V_63 ) ) != 0 ) ) {\r\nF_3 ( L_20 ) ;\r\nF_3 ( V_69 L_21\r\nL_22 ) ;\r\nF_12 () ;\r\nreturn;\r\n}\r\nV_67 = V_62 / sizeof( struct V_63 ) ;\r\nif ( V_67 > V_65 ) {\r\nF_3 ( V_69 L_23 ) ;\r\nF_3 ( V_69 L_24 ) ;\r\n}\r\nV_34 = 0 ;\r\nV_66 = V_64 ;\r\nV_22 = V_33 ;\r\nfor ( V_52 = 0 ; V_52 < V_67 ; V_52 ++ , V_66 ++ ) {\r\nif ( ( V_66 -> V_70 != V_71 )\r\n|| ( V_66 -> V_72 != V_73 )\r\n|| ( V_66 -> V_29 == 0 )\r\n|| ( ( V_66 -> V_74 != V_75 )\r\n&& ( V_66 -> V_74 != V_76 )\r\n&& ( V_66 -> V_74 != V_77 ) ) ) {\r\ncontinue;\r\n}\r\nif ( V_34 == V_78 ) {\r\nF_3 ( V_69 L_23 ) ;\r\nF_3 ( V_69 L_25 ) ;\r\nbreak;\r\n}\r\nF_10 ( V_22 ++ , V_66 -> V_79 , V_66 -> V_29 ) ;\r\nV_34 ++ ;\r\n}\r\n}\r\nstatic int T_1 F_25 ( void )\r\n{\r\nint V_1 ;\r\nT_3 V_36 = 0 ;\r\nstruct V_9 V_10 ;\r\nV_1 = F_6 ( & V_10 ) ;\r\nif ( V_1 != V_12 ) {\r\nreturn 0 ;\r\n}\r\n#ifdef F_21\r\nF_3 ( V_54 L_26 , V_10 . V_17 ,\r\nV_10 . V_19 ) ;\r\n#endif\r\nwhile ( V_12 == F_14 ( V_10 . V_19 , V_36 ) ) {\r\nV_36 ++ ;\r\n}\r\nreturn V_36 ;\r\n}\r\nstatic void T_1 F_26 ( void )\r\n{\r\nstruct V_80 V_81 ;\r\nstruct V_82 V_64 [ V_78 ] ;\r\nstruct V_82 * V_66 ;\r\nT_2 * V_22 ;\r\nlong V_1 ;\r\nint V_67 ;\r\nint V_52 ;\r\nV_1 = F_27 ( & V_81 , V_64 ,\r\n( unsigned long ) V_78 ) ;\r\nif ( V_1 != V_12 ) {\r\nF_12 () ;\r\nreturn;\r\n}\r\nif ( V_81 . V_83 > V_78 ) {\r\nF_3 ( V_69 L_23 ) ;\r\nF_3 ( V_69 L_25 ) ;\r\n}\r\nV_67 = ( int ) V_81 . V_84 ;\r\nV_34 = 0 ;\r\nV_66 = V_64 ;\r\nV_22 = V_33 ;\r\nfor ( V_52 = 0 ; V_52 < V_67 ; V_52 ++ , V_66 ++ ) {\r\nF_10 ( V_22 ++ , V_66 -> V_79 , V_66 -> V_29 ) ;\r\nV_34 ++ ;\r\n}\r\n}\r\nstatic struct V_40 * T_1\r\nF_28 ( struct V_85 * V_81 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstruct V_40 * V_41 ;\r\nint V_1 = F_29 ( V_81 , V_6 ) ;\r\nif ( V_1 != V_12 )\r\nreturn NULL ;\r\nV_41 = F_18 ( V_81 -> V_86 , & V_6 -> V_87 ) ;\r\nif ( V_41 == NULL )\r\nreturn NULL ;\r\nF_20 ( V_41 ) ;\r\nreturn V_41 ;\r\n}\r\nstatic void T_1 F_30 ( void )\r\n{\r\nint V_50 ;\r\nfor ( V_50 = 0 ; V_50 < 16 ; V_50 ++ ) {\r\nstruct V_40 * V_41 ;\r\nstruct V_5 V_6 ;\r\nstruct V_85 V_81 ;\r\nunsigned int V_88 ;\r\nmemset ( V_6 . V_87 . V_89 , 0xff , 6 ) ;\r\nV_6 . V_87 . V_50 = V_50 ;\r\nV_41 = F_28 ( & V_81 , & V_6 ) ;\r\nif ( ( ! V_41 ) || ( V_41 -> V_90 . V_91 != V_92 ) )\r\ncontinue;\r\nmemset ( V_6 . V_87 . V_89 , 0xff , 4 ) ;\r\nV_6 . V_87 . V_89 [ 4 ] = V_50 ;\r\nfor ( V_88 = 0 ; V_88 < 16 ; V_88 ++ ) {\r\nV_6 . V_87 . V_89 [ 5 ] = 0 ;\r\nV_6 . V_87 . V_50 = V_88 ;\r\nF_28 ( & V_81 , & V_6 ) ;\r\n}\r\n}\r\n}\r\nstatic void T_1\r\nF_31 ( struct V_40 * V_41 , int V_93 ,\r\nint V_94 )\r\n{\r\nint V_52 ;\r\nlong V_1 ;\r\nstruct V_95 V_96 ;\r\nV_41 -> V_97 = F_32 ( V_93 , sizeof( * V_41 -> V_97 ) , V_42 ) ;\r\nif( ! V_41 -> V_97 ) {\r\nF_3 ( V_98 L_27 ,\r\n__FILE__ , V_99 ) ;\r\nreturn;\r\n}\r\nfor( V_52 = 1 ; V_52 <= V_93 ; ++ V_52 ) {\r\nV_1 = F_33 ( & V_96 ,\r\nV_94 , V_52 ) ;\r\nif( V_12 == V_1 ) {\r\nV_41 -> V_97 [ V_41 -> V_93 ] = ( unsigned long ) V_96 . V_100 ;\r\nV_41 -> V_93 ++ ;\r\n} else {\r\nF_3 ( V_69\r\nL_28 ,\r\nV_1 , V_52 ) ;\r\n}\r\n}\r\n}\r\nstatic void T_1 F_34 ( void )\r\n{\r\nint V_52 ;\r\nlong V_1 = V_12 ;\r\nfor ( V_52 = 0 ; V_52 < 256 ; V_52 ++ ) {\r\nstruct V_40 * V_41 ;\r\nstruct V_3 V_4 ;\r\nstruct V_5 V_6 ;\r\nV_1 = F_4 ( & V_4 ,\r\n& V_6 , V_52 ) ;\r\nif ( ( V_1 == V_101 ) || ( V_1 == V_102 ) )\r\nbreak;\r\nif ( V_1 != V_12 )\r\ncontinue;\r\nV_41 = F_18 ( V_4 . V_100 , & V_6 . V_87 ) ;\r\nif ( ! V_41 )\r\ncontinue;\r\nF_20 ( V_41 ) ;\r\nif ( ! V_4 . V_103 )\r\ncontinue;\r\nF_31 ( V_41 , V_4 . V_103 , V_52 ) ;\r\n}\r\nF_35 () ;\r\nreturn;\r\n}\r\nvoid T_1 F_36 ( void )\r\n{\r\nswitch ( V_13 ) {\r\ncase V_15 :\r\nF_23 () ;\r\nbreak;\r\ncase V_14 :\r\nF_26 () ;\r\nbreak;\r\ncase V_21 :\r\nF_12 () ;\r\nreturn;\r\ndefault:\r\nF_9 ( L_29 ) ;\r\n}\r\nif ( V_34 == 0 || V_33 [ 0 ] . V_27 != 0 ) {\r\nF_3 ( V_69 L_30 ) ;\r\nF_3 ( V_69 L_24 ) ;\r\nF_12 () ;\r\n}\r\n}\r\nvoid T_1 F_37 ( void )\r\n{\r\nF_3 ( V_11 L_31 ) ;\r\nF_38 () ;\r\nswitch ( V_13 ) {\r\ncase V_15 :\r\nF_25 () ;\r\nbreak;\r\ncase V_14 :\r\nF_34 () ;\r\nbreak;\r\ncase V_21 :\r\nF_30 () ;\r\nbreak;\r\ndefault:\r\nF_9 ( L_29 ) ;\r\n}\r\nF_3 ( V_11 L_32 ) ;\r\nF_39 () ;\r\n}
