// Seed: 113567017
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_9 = -1;
  wire id_10, id_11;
  logic [7:0] id_12, id_13, id_14;
  wire id_15, id_16, id_17 = 1;
  tri0 id_18 = id_17;
  assign id_6 = id_7;
  wire id_19 = -1;
  wire id_20;
  assign id_17 = id_19;
  assign id_3  = 1;
  assign id_1  = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_14 = id_13;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_13,
      id_13,
      id_5,
      id_9,
      id_13,
      id_14
  );
  assign modCall_1.type_23 = 0;
  wire id_15;
endmodule : SymbolIdentifier
