$date
	Sun Apr 27 21:05:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fifo $end
$var wire 1 ! clk $end
$var wire 32 " data_in [31:0] $end
$var wire 1 # rd_en $end
$var wire 1 $ rst $end
$var wire 1 % wr_en $end
$var wire 1 & full $end
$var wire 1 ' empty $end
$var parameter 32 ( DW $end
$var parameter 32 ) N $end
$var reg 3 * counter [2:0] $end
$var reg 32 + data_out [31:0] $end
$var reg 2 , read_ptr [1:0] $end
$var reg 2 - write_ptr [1:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b100000 (
$end
#0
$dumpvars
b0 -
b0 ,
bx +
b0 *
1'
0&
0%
1$
0#
b0 "
1!
$end
#5
0!
#10
1!
0$
#15
0!
#20
0'
b1 *
b1 -
1!
b1010 "
1%
#25
0!
#30
b10 *
b10 -
1!
b10100 "
#35
0!
#40
b11 *
b11 -
1!
b11110 "
#45
0!
#50
1&
b100 *
b0 -
1!
b101000 "
#55
0!
#60
1!
0%
#65
0!
#70
0&
b11 *
b1 ,
b1010 +
1!
1#
#75
0!
#80
b10 *
b10 ,
b10100 +
1!
#85
0!
#90
b1 *
b11 ,
b11110 +
1!
#95
0!
#100
1'
b0 *
b0 ,
b101000 +
1!
#105
0!
#110
0'
b1 *
b1 -
1!
b110010 "
1%
#115
0!
#120
b1 ,
b110010 +
b10 -
1!
b111100 "
#125
0!
#130
1!
0#
0%
#135
0!
#140
1!
#145
0!
#150
1!
#155
0!
#160
1!
#165
0!
#170
1!
#175
0!
#180
1!
#185
0!
#191
