Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 4BC1D785954
	for <lists+amd-gfx@lfdr.de>; Wed, 23 Aug 2023 15:29:25 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id E5FDB10E079;
	Wed, 23 Aug 2023 13:29:23 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-oi1-x22e.google.com (mail-oi1-x22e.google.com
 [IPv6:2607:f8b0:4864:20::22e])
 by gabe.freedesktop.org (Postfix) with ESMTPS id AAA5B10E079
 for <amd-gfx@lists.freedesktop.org>; Wed, 23 Aug 2023 13:29:22 +0000 (UTC)
Received: by mail-oi1-x22e.google.com with SMTP id
 5614622812f47-3a81154c5f5so3733135b6e.1
 for <amd-gfx@lists.freedesktop.org>; Wed, 23 Aug 2023 06:29:22 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20221208; t=1692797362; x=1693402162;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=VsWwW4v4K3YQTgF7+dmJ41KCsIEtXPo1rPFN2/bzpIs=;
 b=nd5ihRELbN1pMag0hyMCbFrJ4jmU2ijozCEXNaNScZuUyXpdsAz6peq0uyW5t0RkNS
 MpRsBtEw25XOosyrEM/tE6kCedulrGpyAc7F4M8iGRto0cEc9YHuDx+iM67AYiYGxRae
 ySGsgJHmWOyk54LJYqjbzbv8kaOuESNGAlLnjQzQ5fIcPGnAIu/cWEhTbkhWU+VE30VT
 ihEUzGTdu6rBcCeSOTbeq5wNjl5dKc1X4G4DMQZ/ojWC0DrzVkF1HTg9i/RkJGn/3S37
 VDtH2H9EggjixLVJp9XzQk2qKoBecwWXwwZ7S70n7FR62OB2SE56hkGUoTAyBUjfR6WM
 qH6A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20221208; t=1692797362; x=1693402162;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=VsWwW4v4K3YQTgF7+dmJ41KCsIEtXPo1rPFN2/bzpIs=;
 b=T5tzvrJZNwN1dxqRywru6gLjmBY+SKoxNe4KKeWT7LpT2n6IYw6JLJWzRn2+k3suvg
 KJe7m0wRl3n2H8a0LoqCMZrHY2w7ZaM+Cg40kko+y9Z79LmYADbstmjGbqtXrk/rAwB/
 GAVau9M2Aw4XrCXO8JMNLpDf+DLAuGNIZkUpEjbI/tE+ZnRODB0Xn3TnN3yh+/S7IVON
 aDJZM3VHDoV2Wz84jD5s5eqahCILxZHmD4vSFxUZCJi9WSI+5OAqiSlM2whnHVq8AL1e
 LyxZqJHXytZaI5ECntBDs+ECmqfCz3ZLYV6k9aNZG4ZEK7XTTld91AqEhkP48T+T8rNs
 Ttrw==
X-Gm-Message-State: AOJu0YxRBtVmtgJLsBd1diUQQcZCTS1DpCQQ161n3SDsYpt4qa5V4T7t
 xqDzdqrs3j2qJMv7ZZQvQ6bHXZuLmqJ0UdVxnNFvMzi4
X-Google-Smtp-Source: AGHT+IHDYifm6ox28BzLq3ESHaKtACS8I64VArtHq2c5LkqY5daV6SoHR6tny7ktAhg/AcaZ0DWu6WRIkyBGfPY1LVg=
X-Received: by 2002:a05:6808:1490:b0:3a8:5001:e077 with SMTP id
 e16-20020a056808149000b003a85001e077mr15310900oiw.53.1692797360688; Wed, 23
 Aug 2023 06:29:20 -0700 (PDT)
MIME-Version: 1.0
References: <20230823063406.1195151-1-evan.quan@amd.com>
 <20230823063406.1195151-3-evan.quan@amd.com>
In-Reply-To: <20230823063406.1195151-3-evan.quan@amd.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Wed, 23 Aug 2023 09:29:09 -0400
Message-ID: <CADnq5_N4vB_mDX0ofpc8ivonAZ3vu3xPOHj3KHoy2UB_L0rgxA@mail.gmail.com>
Subject: Re: [V2 3/8] drm/amd/pm: add fan mode OD setting support for SMU13
To: Evan Quan <evan.quan@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Alexander.Deucher@amd.com, amd-gfx@lists.freedesktop.org
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Wed, Aug 23, 2023 at 2:45=E2=80=AFAM Evan Quan <evan.quan@amd.com> wrote=
:
>
> Add SMU13 fan mode OD setting support.
>
> Signed-off-by: Evan Quan <evan.quan@amd.com>
> --
> v1->v2:
>   - add missing kerneldoc for the new interface(Alex)
> ---
>  Documentation/gpu/amdgpu/thermal.rst          |   6 +
>  .../gpu/drm/amd/include/kgd_pp_interface.h    |   4 +-
>  drivers/gpu/drm/amd/pm/amdgpu_pm.c            | 200 +++++++++++++++++-
>  drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h       |   4 +
>  drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c     |   2 +
>  drivers/gpu/drm/amd/pm/swsmu/inc/smu_types.h  |   1 +
>  .../drm/amd/pm/swsmu/smu13/smu_v13_0_0_ppt.c  |  35 ++-
>  .../drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c  |  35 ++-
>  8 files changed, 279 insertions(+), 8 deletions(-)
>
> diff --git a/Documentation/gpu/amdgpu/thermal.rst b/Documentation/gpu/amd=
gpu/thermal.rst
> index 5e27e4eb3959..8757ec7f0136 100644
> --- a/Documentation/gpu/amdgpu/thermal.rst
> +++ b/Documentation/gpu/amdgpu/thermal.rst
> @@ -64,6 +64,12 @@ gpu_metrics
>  .. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
>     :doc: gpu_metrics
>
> +fan_mode
> +--------
> +
> +.. kernel-doc:: drivers/gpu/drm/amd/pm/amdgpu_pm.c
> +   :doc: fan_mode
> +
>  GFXOFF
>  =3D=3D=3D=3D=3D=3D
>
> diff --git a/drivers/gpu/drm/amd/include/kgd_pp_interface.h b/drivers/gpu=
/drm/amd/include/kgd_pp_interface.h
> index 84c5224d994c..020c9ce1f735 100644
> --- a/drivers/gpu/drm/amd/include/kgd_pp_interface.h
> +++ b/drivers/gpu/drm/amd/include/kgd_pp_interface.h
> @@ -113,6 +113,7 @@ enum pp_clock_type {
>         OD_RANGE,
>         OD_VDDGFX_OFFSET,
>         OD_CCLK,
> +       OD_FAN_MODE,
>  };
>
>  enum amd_pp_sensors {
> @@ -186,7 +187,8 @@ enum PP_OD_DPM_TABLE_COMMAND {
>         PP_OD_EDIT_VDDC_CURVE,
>         PP_OD_RESTORE_DEFAULT_TABLE,
>         PP_OD_COMMIT_DPM_TABLE,
> -       PP_OD_EDIT_VDDGFX_OFFSET
> +       PP_OD_EDIT_VDDGFX_OFFSET,
> +       PP_OD_EDIT_FAN_MODE,
>  };
>
>  struct pp_states_info {
> diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/=
amdgpu_pm.c
> index beb3303fc832..d53d60903fe9 100644
> --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> @@ -3383,7 +3383,205 @@ static const struct attribute_group *hwmon_groups=
[] =3D {
>         NULL
>  };
>
> -static struct od_feature_set amdgpu_od_set;
> +static int amdgpu_retrieve_od_settings(struct amdgpu_device *adev,
> +                                      enum pp_clock_type od_type,
> +                                      char *buf)
> +{
> +       int size =3D 0;
> +       int ret;
> +
> +       if (amdgpu_in_reset(adev))
> +               return -EPERM;
> +       if (adev->in_suspend && !adev->in_runpm)
> +               return -EPERM;
> +
> +       ret =3D pm_runtime_get_sync(adev->dev);
> +       if (ret < 0) {
> +               pm_runtime_put_autosuspend(adev->dev);
> +               return ret;
> +       }
> +
> +       size =3D amdgpu_dpm_print_clock_levels(adev, od_type, buf);
> +       if (size =3D=3D 0)
> +               size =3D sysfs_emit(buf, "\n");
> +
> +       pm_runtime_mark_last_busy(adev->dev);
> +       pm_runtime_put_autosuspend(adev->dev);
> +
> +       return size;
> +}
> +
> +static int parse_input_od_command_lines(const char *buf,
> +                                       size_t count,
> +                                       u32 *type,
> +                                       long *params,
> +                                       uint32_t *num_of_params)
> +{
> +       const char delimiter[3] =3D {' ', '\n', '\0'};
> +       uint32_t parameter_size =3D 0;
> +       char buf_cpy[128] =3D {0};
> +       char *tmp_str, *sub_str;
> +       int ret;
> +
> +       if (count > sizeof(buf_cpy) - 1)
> +               return -EINVAL;
> +
> +       memcpy(buf_cpy, buf, count);
> +       tmp_str =3D buf_cpy;
> +
> +       /* skip heading spaces */
> +       while (isspace(*tmp_str))
> +               tmp_str++;
> +
> +       switch (*tmp_str) {
> +       case 'c':
> +               *type =3D PP_OD_COMMIT_DPM_TABLE;
> +               return 0;
> +       default:
> +               break;
> +       }
> +
> +       while ((sub_str =3D strsep(&tmp_str, delimiter)) !=3D NULL) {
> +               if (strlen(sub_str) =3D=3D 0)
> +                       continue;
> +
> +               ret =3D kstrtol(sub_str, 0, &params[parameter_size]);
> +               if (ret)
> +                       return -EINVAL;
> +               parameter_size++;
> +
> +               while (isspace(*tmp_str))
> +                       tmp_str++;
> +       }
> +
> +       *num_of_params =3D parameter_size;
> +
> +       return 0;
> +}
> +
> +static int
> +amdgpu_distribute_custom_od_settings(struct amdgpu_device *adev,
> +                                    enum PP_OD_DPM_TABLE_COMMAND cmd_typ=
e,
> +                                    const char *in_buf,
> +                                    size_t count)
> +{
> +       uint32_t parameter_size =3D 0;
> +       long parameter[64];
> +       int ret;
> +
> +       if (amdgpu_in_reset(adev))
> +               return -EPERM;
> +       if (adev->in_suspend && !adev->in_runpm)
> +               return -EPERM;
> +
> +       ret =3D parse_input_od_command_lines(in_buf,
> +                                          count,
> +                                          &cmd_type,
> +                                          parameter,
> +                                          &parameter_size);
> +       if (ret)
> +               return ret;
> +
> +       ret =3D pm_runtime_get_sync(adev->dev);
> +       if (ret < 0)
> +               goto err_out0;
> +
> +       ret =3D amdgpu_dpm_odn_edit_dpm_table(adev,
> +                                           cmd_type,
> +                                           parameter,
> +                                           parameter_size);
> +       if (ret)
> +               goto err_out1;
> +
> +       if (cmd_type =3D=3D PP_OD_COMMIT_DPM_TABLE) {
> +               ret =3D amdgpu_dpm_dispatch_task(adev,
> +                                              AMD_PP_TASK_READJUST_POWER=
_STATE,
> +                                              NULL);
> +               if (ret)
> +                       goto err_out1;
> +       }
> +
> +       pm_runtime_mark_last_busy(adev->dev);
> +       pm_runtime_put_autosuspend(adev->dev);
> +
> +       return count;
> +
> +err_out1:
> +       pm_runtime_mark_last_busy(adev->dev);
> +err_out0:
> +       pm_runtime_put_autosuspend(adev->dev);
> +
> +       return ret;
> +}
> +
> +/**
> + * DOC: fan_mode
> + *
> + * The amdgpu driver provides a sysfs API for checking and adjusting the=
 fan
> + * control mode.
> + *
> + * Reading back the file shows you current fan control mode (e.g. '0' fo=
r auto
> + * mode and '1' for manual mode) and permitted settings if changable.

typo: changeable

Also what does manual vs auto mean in this case?  Is the idea that you
need to switch to manual mode before you make any other adjustments
(fan curve or acoustic) or is this some independent setting?

Alex

> + *
> + * Writing an integer to the file, sets the fan control mode correspondi=
ngly.
> + *
> + * When you have finished the editing, write "c" (commit) to the file to=
 commit
> + * your changes.
> + */
> +static ssize_t fan_mode_show(struct kobject *kobj,
> +                            struct kobj_attribute *attr,
> +                            char *buf)
> +{
> +       struct od_kobj *container =3D container_of(kobj, struct od_kobj, =
kobj);
> +       struct amdgpu_device *adev =3D (struct amdgpu_device *)container-=
>priv;
> +
> +       return (ssize_t)amdgpu_retrieve_od_settings(adev, OD_FAN_MODE, bu=
f);
> +}
> +
> +static ssize_t fan_mode_store(struct kobject *kobj,
> +                             struct kobj_attribute *attr,
> +                             const char *buf,
> +                             size_t count)
> +{
> +       struct od_kobj *container =3D container_of(kobj, struct od_kobj, =
kobj);
> +       struct amdgpu_device *adev =3D (struct amdgpu_device *)container-=
>priv;
> +
> +       return (ssize_t)amdgpu_distribute_custom_od_settings(adev,
> +                                                            PP_OD_EDIT_F=
AN_MODE,
> +                                                            buf,
> +                                                            count);
> +}
> +
> +static umode_t fan_mode_visible(struct amdgpu_device *adev)
> +{
> +       umode_t umode =3D 0000;
> +
> +       if (adev->pm.od_feature_mask & OD_OPS_SUPPORT_FAN_MODE_RETRIEVE)
> +               umode |=3D S_IRUSR | S_IRGRP | S_IROTH;
> +
> +       if (adev->pm.od_feature_mask & OD_OPS_SUPPORT_FAN_MODE_SET)
> +               umode |=3D S_IWUSR;
> +
> +       return umode;
> +}
> +
> +static struct od_feature_set amdgpu_od_set =3D {
> +       .containers =3D {
> +               [0] =3D {
> +                       .name =3D "fan_ctrl",
> +                       .sub_feature =3D {
> +                               [0] =3D {
> +                                       .name =3D "fan_mode",
> +                                       .ops =3D {
> +                                               .is_visible =3D fan_mode_=
visible,
> +                                               .show =3D fan_mode_show,
> +                                               .store =3D fan_mode_store=
,
> +                                       },
> +                               },
> +                       },
> +               },
> +       },
> +};
>
>  static void od_kobj_release(struct kobject *kobj)
>  {
> diff --git a/drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h b/drivers/gpu/drm/am=
d/pm/inc/amdgpu_dpm.h
> index 4cab6a2efb63..b54f84e2408a 100644
> --- a/drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h
> +++ b/drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h
> @@ -314,6 +314,9 @@ struct config_table_setting
>         uint16_t fclk_average_tau;
>  };
>
> +#define OD_OPS_SUPPORT_FAN_MODE_RETRIEVE               BIT(0)
> +#define OD_OPS_SUPPORT_FAN_MODE_SET                    BIT(1)
> +
>  struct amdgpu_pm {
>         struct mutex            mutex;
>         u32                     current_sclk;
> @@ -368,6 +371,7 @@ struct amdgpu_pm {
>         enum amdgpu_runpm_mode rpm_mode;
>
>         struct list_head        od_kobj_list;
> +       uint32_t                od_feature_mask;
>  };
>
>  int amdgpu_dpm_read_sensor(struct amdgpu_device *adev, enum amd_pp_senso=
rs sensor,
> diff --git a/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c b/drivers/gpu/drm/=
amd/pm/swsmu/amdgpu_smu.c
> index f005a90c35af..01ccfd219d6b 100644
> --- a/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
> +++ b/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
> @@ -2481,6 +2481,8 @@ static enum smu_clk_type smu_convert_to_smuclk(enum=
 pp_clock_type type)
>                 clk_type =3D SMU_OD_VDDGFX_OFFSET; break;
>         case OD_CCLK:
>                 clk_type =3D SMU_OD_CCLK; break;
> +       case OD_FAN_MODE:
> +               clk_type =3D SMU_OD_FAN_MODE; break;
>         default:
>                 clk_type =3D SMU_CLK_COUNT; break;
>         }
> diff --git a/drivers/gpu/drm/amd/pm/swsmu/inc/smu_types.h b/drivers/gpu/d=
rm/amd/pm/swsmu/inc/smu_types.h
> index e57265cf637c..498000850212 100644
> --- a/drivers/gpu/drm/amd/pm/swsmu/inc/smu_types.h
> +++ b/drivers/gpu/drm/amd/pm/swsmu/inc/smu_types.h
> @@ -280,6 +280,7 @@ enum smu_clk_type {
>         SMU_OD_VDDC_CURVE,
>         SMU_OD_RANGE,
>         SMU_OD_VDDGFX_OFFSET,
> +       SMU_OD_FAN_MODE,
>         SMU_CLK_COUNT,
>  };
>
> diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_0_ppt.c b/drive=
rs/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_0_ppt.c
> index 1041ba22f8f8..45b42e43f9a3 100644
> --- a/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_0_ppt.c
> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_0_ppt.c
> @@ -101,6 +101,7 @@
>  #define PP_OD_FEATURE_UCLK_FMIN                                2
>  #define PP_OD_FEATURE_UCLK_FMAX                                3
>  #define PP_OD_FEATURE_GFX_VF_CURVE                     4
> +#define PP_OD_FEATURE_FAN_MODE                         5
>
>  #define LINK_SPEED_MAX                                 3
>
> @@ -1110,6 +1111,10 @@ static void smu_v13_0_0_get_od_setting_limits(stru=
ct smu_context *smu,
>                 od_min_setting =3D overdrive_lowerlimits->VoltageOffsetPe=
rZoneBoundary;
>                 od_max_setting =3D overdrive_upperlimits->VoltageOffsetPe=
rZoneBoundary;
>                 break;
> +       case PP_OD_FEATURE_FAN_MODE:
> +               od_min_setting =3D overdrive_lowerlimits->FanMode;
> +               od_max_setting =3D overdrive_upperlimits->FanMode;
> +               break;
>         default:
>                 od_min_setting =3D od_max_setting =3D INT_MAX;
>                 break;
> @@ -1329,6 +1334,16 @@ static int smu_v13_0_0_print_clk_levels(struct smu=
_context *smu,
>                                       od_table->OverDriveTable.VoltageOff=
setPerZoneBoundary[0]);
>                 break;
>
> +       case SMU_OD_FAN_MODE:
> +               if (!smu_v13_0_0_is_od_feature_supported(smu,
> +                                                        PP_OD_FEATURE_FA=
N_CURVE_BIT))
> +                       break;
> +
> +               size +=3D sysfs_emit_at(buf, size, "OD_FAN_MODE:\n");
> +               size +=3D sysfs_emit_at(buf, size, "%d\n",
> +                                       (int)od_table->OverDriveTable.Fan=
Mode);
> +               break;
> +
>         case SMU_OD_RANGE:
>                 if (!smu_v13_0_0_is_od_feature_supported(smu, PP_OD_FEATU=
RE_GFXCLK_BIT) &&
>                     !smu_v13_0_0_is_od_feature_supported(smu, PP_OD_FEATU=
RE_UCLK_BIT) &&
> @@ -1789,6 +1804,15 @@ static ssize_t smu_v13_0_0_get_gpu_metrics(struct =
smu_context *smu,
>         return sizeof(struct gpu_metrics_v1_3);
>  }
>
> +static void smu_v13_0_0_set_supported_od_feature_mask(struct smu_context=
 *smu)
> +{
> +       struct amdgpu_device *adev =3D smu->adev;
> +
> +       if (smu_v13_0_0_is_od_feature_supported(smu,
> +                                               PP_OD_FEATURE_FAN_CURVE_B=
IT))
> +               adev->pm.od_feature_mask |=3D OD_OPS_SUPPORT_FAN_MODE_RET=
RIEVE;
> +}
> +
>  static int smu_v13_0_0_set_default_od_settings(struct smu_context *smu)
>  {
>         OverDriveTableExternal_t *od_table =3D
> @@ -1838,8 +1862,12 @@ static int smu_v13_0_0_set_default_od_settings(str=
uct smu_context *smu)
>                 for (i =3D 0; i < PP_NUM_OD_VF_CURVE_POINTS; i++)
>                         user_od_table->OverDriveTable.VoltageOffsetPerZon=
eBoundary[i] =3D
>                                 user_od_table_bak.OverDriveTable.VoltageO=
ffsetPerZoneBoundary[i];
> +               user_od_table->OverDriveTable.FanMode =3D
> +                       user_od_table_bak.OverDriveTable.FanMode;
>         }
>
> +       smu_v13_0_0_set_supported_od_feature_mask(smu);
> +
>         return 0;
>  }
>
> @@ -1850,9 +1878,10 @@ static int smu_v13_0_0_restore_user_od_settings(st=
ruct smu_context *smu)
>         OverDriveTableExternal_t *user_od_table =3D table_context->user_o=
verdrive_table;
>         int res;
>
> -       user_od_table->OverDriveTable.FeatureCtrlMask =3D 1U << PP_OD_FEA=
TURE_GFXCLK_BIT |
> -                                                       1U << PP_OD_FEATU=
RE_UCLK_BIT |
> -                                                       1U << PP_OD_FEATU=
RE_GFX_VF_CURVE_BIT;
> +       user_od_table->OverDriveTable.FeatureCtrlMask =3D BIT(PP_OD_FEATU=
RE_GFXCLK_BIT) |
> +                                                       BIT(PP_OD_FEATURE=
_UCLK_BIT) |
> +                                                       BIT(PP_OD_FEATURE=
_GFX_VF_CURVE_BIT) |
> +                                                       BIT(PP_OD_FEATURE=
_FAN_CURVE_BIT);
>         res =3D smu_v13_0_0_upload_overdrive_table(smu, user_od_table);
>         user_od_table->OverDriveTable.FeatureCtrlMask =3D 0;
>         if (res =3D=3D 0)
> diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c b/drive=
rs/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c
> index 328765f89c94..28c2e4b0e55d 100644
> --- a/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c
> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c
> @@ -77,6 +77,7 @@
>  #define PP_OD_FEATURE_UCLK_FMIN                                2
>  #define PP_OD_FEATURE_UCLK_FMAX                                3
>  #define PP_OD_FEATURE_GFX_VF_CURVE                     4
> +#define PP_OD_FEATURE_FAN_MODE                         5
>
>  #define LINK_SPEED_MAX                                 3
>
> @@ -1096,6 +1097,10 @@ static void smu_v13_0_7_get_od_setting_limits(stru=
ct smu_context *smu,
>                 od_min_setting =3D overdrive_lowerlimits->VoltageOffsetPe=
rZoneBoundary;
>                 od_max_setting =3D overdrive_upperlimits->VoltageOffsetPe=
rZoneBoundary;
>                 break;
> +       case PP_OD_FEATURE_FAN_MODE:
> +               od_min_setting =3D overdrive_lowerlimits->FanMode;
> +               od_max_setting =3D overdrive_upperlimits->FanMode;
> +               break;
>         default:
>                 od_min_setting =3D od_max_setting =3D INT_MAX;
>                 break;
> @@ -1315,6 +1320,16 @@ static int smu_v13_0_7_print_clk_levels(struct smu=
_context *smu,
>                                       od_table->OverDriveTable.VoltageOff=
setPerZoneBoundary[0]);
>                 break;
>
> +       case SMU_OD_FAN_MODE:
> +               if (!smu_v13_0_7_is_od_feature_supported(smu,
> +                                                        PP_OD_FEATURE_FA=
N_CURVE_BIT))
> +                       break;
> +
> +               size +=3D sysfs_emit_at(buf, size, "OD_FAN_MODE:\n");
> +               size +=3D sysfs_emit_at(buf, size, "%d\n",
> +                                       (int)od_table->OverDriveTable.Fan=
Mode);
> +               break;
> +
>         case SMU_OD_RANGE:
>                 if (!smu_v13_0_7_is_od_feature_supported(smu, PP_OD_FEATU=
RE_GFXCLK_BIT) &&
>                     !smu_v13_0_7_is_od_feature_supported(smu, PP_OD_FEATU=
RE_UCLK_BIT) &&
> @@ -1770,6 +1785,15 @@ static ssize_t smu_v13_0_7_get_gpu_metrics(struct =
smu_context *smu,
>         return sizeof(struct gpu_metrics_v1_3);
>  }
>
> +static void smu_v13_0_7_set_supported_od_feature_mask(struct smu_context=
 *smu)
> +{
> +       struct amdgpu_device *adev =3D smu->adev;
> +
> +       if (smu_v13_0_7_is_od_feature_supported(smu,
> +                                               PP_OD_FEATURE_FAN_CURVE_B=
IT))
> +               adev->pm.od_feature_mask |=3D OD_OPS_SUPPORT_FAN_MODE_RET=
RIEVE;
> +}
> +
>  static int smu_v13_0_7_set_default_od_settings(struct smu_context *smu)
>  {
>         OverDriveTableExternal_t *od_table =3D
> @@ -1819,8 +1843,12 @@ static int smu_v13_0_7_set_default_od_settings(str=
uct smu_context *smu)
>                 for (i =3D 0; i < PP_NUM_OD_VF_CURVE_POINTS; i++)
>                         user_od_table->OverDriveTable.VoltageOffsetPerZon=
eBoundary[i] =3D
>                                 user_od_table_bak.OverDriveTable.VoltageO=
ffsetPerZoneBoundary[i];
> +               user_od_table->OverDriveTable.FanMode =3D
> +                       user_od_table_bak.OverDriveTable.FanMode;
>         }
>
> +       smu_v13_0_7_set_supported_od_feature_mask(smu);
> +
>         return 0;
>  }
>
> @@ -1831,9 +1859,10 @@ static int smu_v13_0_7_restore_user_od_settings(st=
ruct smu_context *smu)
>         OverDriveTableExternal_t *user_od_table =3D table_context->user_o=
verdrive_table;
>         int res;
>
> -       user_od_table->OverDriveTable.FeatureCtrlMask =3D 1U << PP_OD_FEA=
TURE_GFXCLK_BIT |
> -                                                       1U << PP_OD_FEATU=
RE_UCLK_BIT |
> -                                                       1U << PP_OD_FEATU=
RE_GFX_VF_CURVE_BIT;
> +       user_od_table->OverDriveTable.FeatureCtrlMask =3D BIT(PP_OD_FEATU=
RE_GFXCLK_BIT) |
> +                                                       BIT(PP_OD_FEATURE=
_UCLK_BIT) |
> +                                                       BIT(PP_OD_FEATURE=
_GFX_VF_CURVE_BIT) |
> +                                                       BIT(PP_OD_FEATURE=
_FAN_CURVE_BIT);
>         res =3D smu_v13_0_7_upload_overdrive_table(smu, user_od_table);
>         user_od_table->OverDriveTable.FeatureCtrlMask =3D 0;
>         if (res =3D=3D 0)
> --
> 2.34.1
>
