
GenIgniSys_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a2b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000038c0  0801a440  0801a440  0001b440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dd00  0801dd00  0001f248  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801dd00  0801dd00  0001ed00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dd08  0801dd08  0001f248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801dd08  0801dd08  0001ed08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801dd0c  0801dd0c  0001ed0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000248  20000000  0801dd10  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001f248  2**0
                  CONTENTS
 10 .bss          000022bc  20000248  20000248  0001f248  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20002504  20002504  0001f248  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001f248  2**0
                  CONTENTS, READONLY
 13 .debug_info   000305e6  00000000  00000000  0001f278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000748a  00000000  00000000  0004f85e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000021d8  00000000  00000000  00056ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b3f  00000000  00000000  00058ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a481  00000000  00000000  0005a9ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000319de  00000000  00000000  00084e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de0e3  00000000  00000000  000b685e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00194941  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a0fc  00000000  00000000  00194984  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  0019ea80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801a428 	.word	0x0801a428

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0801a428 	.word	0x0801a428

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f824 	bl	8000cf4 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <__udivmoddi4>:
 8000cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cf8:	9d08      	ldr	r5, [sp, #32]
 8000cfa:	468e      	mov	lr, r1
 8000cfc:	4604      	mov	r4, r0
 8000cfe:	4688      	mov	r8, r1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d14a      	bne.n	8000d9a <__udivmoddi4+0xa6>
 8000d04:	428a      	cmp	r2, r1
 8000d06:	4617      	mov	r7, r2
 8000d08:	d962      	bls.n	8000dd0 <__udivmoddi4+0xdc>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	b14e      	cbz	r6, 8000d24 <__udivmoddi4+0x30>
 8000d10:	f1c6 0320 	rsb	r3, r6, #32
 8000d14:	fa01 f806 	lsl.w	r8, r1, r6
 8000d18:	fa20 f303 	lsr.w	r3, r0, r3
 8000d1c:	40b7      	lsls	r7, r6
 8000d1e:	ea43 0808 	orr.w	r8, r3, r8
 8000d22:	40b4      	lsls	r4, r6
 8000d24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d28:	fa1f fc87 	uxth.w	ip, r7
 8000d2c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d30:	0c23      	lsrs	r3, r4, #16
 8000d32:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d36:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x62>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d48:	f080 80ea 	bcs.w	8000f20 <__udivmoddi4+0x22c>
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	f240 80e7 	bls.w	8000f20 <__udivmoddi4+0x22c>
 8000d52:	3902      	subs	r1, #2
 8000d54:	443b      	add	r3, r7
 8000d56:	1a9a      	subs	r2, r3, r2
 8000d58:	b2a3      	uxth	r3, r4
 8000d5a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d5e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d66:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6a:	459c      	cmp	ip, r3
 8000d6c:	d909      	bls.n	8000d82 <__udivmoddi4+0x8e>
 8000d6e:	18fb      	adds	r3, r7, r3
 8000d70:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d74:	f080 80d6 	bcs.w	8000f24 <__udivmoddi4+0x230>
 8000d78:	459c      	cmp	ip, r3
 8000d7a:	f240 80d3 	bls.w	8000f24 <__udivmoddi4+0x230>
 8000d7e:	443b      	add	r3, r7
 8000d80:	3802      	subs	r0, #2
 8000d82:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d86:	eba3 030c 	sub.w	r3, r3, ip
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	b11d      	cbz	r5, 8000d96 <__udivmoddi4+0xa2>
 8000d8e:	40f3      	lsrs	r3, r6
 8000d90:	2200      	movs	r2, #0
 8000d92:	e9c5 3200 	strd	r3, r2, [r5]
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d905      	bls.n	8000daa <__udivmoddi4+0xb6>
 8000d9e:	b10d      	cbz	r5, 8000da4 <__udivmoddi4+0xb0>
 8000da0:	e9c5 0100 	strd	r0, r1, [r5]
 8000da4:	2100      	movs	r1, #0
 8000da6:	4608      	mov	r0, r1
 8000da8:	e7f5      	b.n	8000d96 <__udivmoddi4+0xa2>
 8000daa:	fab3 f183 	clz	r1, r3
 8000dae:	2900      	cmp	r1, #0
 8000db0:	d146      	bne.n	8000e40 <__udivmoddi4+0x14c>
 8000db2:	4573      	cmp	r3, lr
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0xc8>
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f200 8105 	bhi.w	8000fc6 <__udivmoddi4+0x2d2>
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	4690      	mov	r8, r2
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d0e5      	beq.n	8000d96 <__udivmoddi4+0xa2>
 8000dca:	e9c5 4800 	strd	r4, r8, [r5]
 8000dce:	e7e2      	b.n	8000d96 <__udivmoddi4+0xa2>
 8000dd0:	2a00      	cmp	r2, #0
 8000dd2:	f000 8090 	beq.w	8000ef6 <__udivmoddi4+0x202>
 8000dd6:	fab2 f682 	clz	r6, r2
 8000dda:	2e00      	cmp	r6, #0
 8000ddc:	f040 80a4 	bne.w	8000f28 <__udivmoddi4+0x234>
 8000de0:	1a8a      	subs	r2, r1, r2
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000de8:	b280      	uxth	r0, r0
 8000dea:	b2bc      	uxth	r4, r7
 8000dec:	2101      	movs	r1, #1
 8000dee:	fbb2 fcfe 	udiv	ip, r2, lr
 8000df2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000df6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfa:	fb04 f20c 	mul.w	r2, r4, ip
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d907      	bls.n	8000e12 <__udivmoddi4+0x11e>
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e08:	d202      	bcs.n	8000e10 <__udivmoddi4+0x11c>
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	f200 80e0 	bhi.w	8000fd0 <__udivmoddi4+0x2dc>
 8000e10:	46c4      	mov	ip, r8
 8000e12:	1a9b      	subs	r3, r3, r2
 8000e14:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e18:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e1c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e20:	fb02 f404 	mul.w	r4, r2, r4
 8000e24:	429c      	cmp	r4, r3
 8000e26:	d907      	bls.n	8000e38 <__udivmoddi4+0x144>
 8000e28:	18fb      	adds	r3, r7, r3
 8000e2a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0x142>
 8000e30:	429c      	cmp	r4, r3
 8000e32:	f200 80ca 	bhi.w	8000fca <__udivmoddi4+0x2d6>
 8000e36:	4602      	mov	r2, r0
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e3e:	e7a5      	b.n	8000d8c <__udivmoddi4+0x98>
 8000e40:	f1c1 0620 	rsb	r6, r1, #32
 8000e44:	408b      	lsls	r3, r1
 8000e46:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4a:	431f      	orrs	r7, r3
 8000e4c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e50:	fa20 f306 	lsr.w	r3, r0, r6
 8000e54:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e58:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e5c:	4323      	orrs	r3, r4
 8000e5e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e62:	fa1f fc87 	uxth.w	ip, r7
 8000e66:	fbbe f0f9 	udiv	r0, lr, r9
 8000e6a:	0c1c      	lsrs	r4, r3, #16
 8000e6c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e70:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e74:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e78:	45a6      	cmp	lr, r4
 8000e7a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e7e:	d909      	bls.n	8000e94 <__udivmoddi4+0x1a0>
 8000e80:	193c      	adds	r4, r7, r4
 8000e82:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e86:	f080 809c 	bcs.w	8000fc2 <__udivmoddi4+0x2ce>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	f240 8099 	bls.w	8000fc2 <__udivmoddi4+0x2ce>
 8000e90:	3802      	subs	r0, #2
 8000e92:	443c      	add	r4, r7
 8000e94:	eba4 040e 	sub.w	r4, r4, lr
 8000e98:	fa1f fe83 	uxth.w	lr, r3
 8000e9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ea4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ea8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eac:	45a4      	cmp	ip, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1ce>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eb6:	f080 8082 	bcs.w	8000fbe <__udivmoddi4+0x2ca>
 8000eba:	45a4      	cmp	ip, r4
 8000ebc:	d97f      	bls.n	8000fbe <__udivmoddi4+0x2ca>
 8000ebe:	3b02      	subs	r3, #2
 8000ec0:	443c      	add	r4, r7
 8000ec2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ec6:	eba4 040c 	sub.w	r4, r4, ip
 8000eca:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ece:	4564      	cmp	r4, ip
 8000ed0:	4673      	mov	r3, lr
 8000ed2:	46e1      	mov	r9, ip
 8000ed4:	d362      	bcc.n	8000f9c <__udivmoddi4+0x2a8>
 8000ed6:	d05f      	beq.n	8000f98 <__udivmoddi4+0x2a4>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x1fe>
 8000eda:	ebb8 0203 	subs.w	r2, r8, r3
 8000ede:	eb64 0409 	sbc.w	r4, r4, r9
 8000ee2:	fa04 f606 	lsl.w	r6, r4, r6
 8000ee6:	fa22 f301 	lsr.w	r3, r2, r1
 8000eea:	431e      	orrs	r6, r3
 8000eec:	40cc      	lsrs	r4, r1
 8000eee:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	e74f      	b.n	8000d96 <__udivmoddi4+0xa2>
 8000ef6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000efa:	0c01      	lsrs	r1, r0, #16
 8000efc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f00:	b280      	uxth	r0, r0
 8000f02:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f06:	463b      	mov	r3, r7
 8000f08:	4638      	mov	r0, r7
 8000f0a:	463c      	mov	r4, r7
 8000f0c:	46b8      	mov	r8, r7
 8000f0e:	46be      	mov	lr, r7
 8000f10:	2620      	movs	r6, #32
 8000f12:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f16:	eba2 0208 	sub.w	r2, r2, r8
 8000f1a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f1e:	e766      	b.n	8000dee <__udivmoddi4+0xfa>
 8000f20:	4601      	mov	r1, r0
 8000f22:	e718      	b.n	8000d56 <__udivmoddi4+0x62>
 8000f24:	4610      	mov	r0, r2
 8000f26:	e72c      	b.n	8000d82 <__udivmoddi4+0x8e>
 8000f28:	f1c6 0220 	rsb	r2, r6, #32
 8000f2c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f30:	40b7      	lsls	r7, r6
 8000f32:	40b1      	lsls	r1, r6
 8000f34:	fa20 f202 	lsr.w	r2, r0, r2
 8000f38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f42:	b2bc      	uxth	r4, r7
 8000f44:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f48:	0c11      	lsrs	r1, r2, #16
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb08 f904 	mul.w	r9, r8, r4
 8000f52:	40b0      	lsls	r0, r6
 8000f54:	4589      	cmp	r9, r1
 8000f56:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f5a:	b280      	uxth	r0, r0
 8000f5c:	d93e      	bls.n	8000fdc <__udivmoddi4+0x2e8>
 8000f5e:	1879      	adds	r1, r7, r1
 8000f60:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f64:	d201      	bcs.n	8000f6a <__udivmoddi4+0x276>
 8000f66:	4589      	cmp	r9, r1
 8000f68:	d81f      	bhi.n	8000faa <__udivmoddi4+0x2b6>
 8000f6a:	eba1 0109 	sub.w	r1, r1, r9
 8000f6e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f72:	fb09 f804 	mul.w	r8, r9, r4
 8000f76:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7a:	b292      	uxth	r2, r2
 8000f7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f80:	4542      	cmp	r2, r8
 8000f82:	d229      	bcs.n	8000fd8 <__udivmoddi4+0x2e4>
 8000f84:	18ba      	adds	r2, r7, r2
 8000f86:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8a:	d2c4      	bcs.n	8000f16 <__udivmoddi4+0x222>
 8000f8c:	4542      	cmp	r2, r8
 8000f8e:	d2c2      	bcs.n	8000f16 <__udivmoddi4+0x222>
 8000f90:	f1a9 0102 	sub.w	r1, r9, #2
 8000f94:	443a      	add	r2, r7
 8000f96:	e7be      	b.n	8000f16 <__udivmoddi4+0x222>
 8000f98:	45f0      	cmp	r8, lr
 8000f9a:	d29d      	bcs.n	8000ed8 <__udivmoddi4+0x1e4>
 8000f9c:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	46e1      	mov	r9, ip
 8000fa8:	e796      	b.n	8000ed8 <__udivmoddi4+0x1e4>
 8000faa:	eba7 0909 	sub.w	r9, r7, r9
 8000fae:	4449      	add	r1, r9
 8000fb0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fb4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb8:	fb09 f804 	mul.w	r8, r9, r4
 8000fbc:	e7db      	b.n	8000f76 <__udivmoddi4+0x282>
 8000fbe:	4673      	mov	r3, lr
 8000fc0:	e77f      	b.n	8000ec2 <__udivmoddi4+0x1ce>
 8000fc2:	4650      	mov	r0, sl
 8000fc4:	e766      	b.n	8000e94 <__udivmoddi4+0x1a0>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e6fd      	b.n	8000dc6 <__udivmoddi4+0xd2>
 8000fca:	443b      	add	r3, r7
 8000fcc:	3a02      	subs	r2, #2
 8000fce:	e733      	b.n	8000e38 <__udivmoddi4+0x144>
 8000fd0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd4:	443b      	add	r3, r7
 8000fd6:	e71c      	b.n	8000e12 <__udivmoddi4+0x11e>
 8000fd8:	4649      	mov	r1, r9
 8000fda:	e79c      	b.n	8000f16 <__udivmoddi4+0x222>
 8000fdc:	eba1 0109 	sub.w	r1, r1, r9
 8000fe0:	46c4      	mov	ip, r8
 8000fe2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe6:	fb09 f804 	mul.w	r8, r9, r4
 8000fea:	e7c4      	b.n	8000f76 <__udivmoddi4+0x282>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <BTS7960_Init>:
/* @Brief initialize BTS driver
 *
 * @param drv: pointer to the BTS7960_Error_te driver structure
 * @retval error status
 * */
BTS7960_Error_te BTS7960_Init(BTS7960_ts *drv){
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	/*Check the valid parameters*/

	drv->enable = 0;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
	drv->start = 0;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2200      	movs	r2, #0
 8001002:	705a      	strb	r2, [r3, #1]
	drv->dir = BTS7960_DIR_NONE;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2200      	movs	r2, #0
 8001008:	709a      	strb	r2, [r3, #2]
	drv->duty = 0;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	609a      	str	r2, [r3, #8]
	drv->error = BTS7960_ERR_OK;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2200      	movs	r2, #0
 8001016:	751a      	strb	r2, [r3, #20]


	return BTS7960_ERR_OK;
 8001018:	2300      	movs	r3, #0
}
 800101a:	4618      	mov	r0, r3
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <BTS7960_Enable>:

/*@brief enable*/
BTS7960_Error_te BTS7960_Enable(BTS7960_ts *drv){
 8001026:	b480      	push	{r7}
 8001028:	b083      	sub	sp, #12
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
	/*Check the valid parameters*/
	if(drv == NULL){
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d102      	bne.n	800103a <BTS7960_Enable+0x14>
		return BTS7960_ERR_NULL_PTR;
 8001034:	f04f 33ff 	mov.w	r3, #4294967295
 8001038:	e003      	b.n	8001042 <BTS7960_Enable+0x1c>
	}
	drv->enable = 1;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
	return BTS7960_ERR_OK;
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <BTS7960_Disable>:

/*@brief disable*/
BTS7960_Error_te BTS7960_Disable(BTS7960_ts *drv){
 800104e:	b480      	push	{r7}
 8001050:	b083      	sub	sp, #12
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
	/*Check the valid parameters*/
	if(drv == NULL){
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <BTS7960_Disable+0x14>
		return BTS7960_ERR_NULL_PTR;
 800105c:	f04f 33ff 	mov.w	r3, #4294967295
 8001060:	e003      	b.n	800106a <BTS7960_Disable+0x1c>
	}
	drv->enable = 0;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
	return BTS7960_ERR_OK;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <BTS7960_Start>:

/*@brief enable*/
BTS7960_Error_te BTS7960_Start(BTS7960_ts *drv){
 8001076:	b580      	push	{r7, lr}
 8001078:	b082      	sub	sp, #8
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
	/*Check the valid parameters*/
	if(drv == NULL){
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d102      	bne.n	800108a <BTS7960_Start+0x14>
		return BTS7960_ERR_NULL_PTR;
 8001084:	f04f 33ff 	mov.w	r3, #4294967295
 8001088:	e043      	b.n	8001112 <BTS7960_Start+0x9c>
	}



	if(drv->dir != BTS7960_DIR_RIGHT && drv->dir != BTS7960_DIR_LEFT){
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	789b      	ldrb	r3, [r3, #2]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d006      	beq.n	80010a0 <BTS7960_Start+0x2a>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	789b      	ldrb	r3, [r3, #2]
 8001096:	2b02      	cmp	r3, #2
 8001098:	d002      	beq.n	80010a0 <BTS7960_Start+0x2a>
		return BTS7960_ERR_INVLD_DIR;
 800109a:	f06f 0301 	mvn.w	r3, #1
 800109e:	e038      	b.n	8001112 <BTS7960_Start+0x9c>
	}

	/* Turn off left and write enable
	 * Turn off left and write pwm
	 * */
	if(drv->start){
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	785b      	ldrb	r3, [r3, #1]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <BTS7960_Start+0x36>
		return BTS7960_ERR_OK;
 80010a8:	2300      	movs	r3, #0
 80010aa:	e032      	b.n	8001112 <BTS7960_Start+0x9c>
	}
//	BTS7960_Stop(drv);
	drv->rightPin(BTS7960_HIGH);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	2001      	movs	r0, #1
 80010b2:	4798      	blx	r3
	drv->leftPin(BTS7960_HIGH);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69db      	ldr	r3, [r3, #28]
 80010b8:	2001      	movs	r0, #1
 80010ba:	4798      	blx	r3
	/*Delay to stable the MOSFET*/
	drv->delay_us(2);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010c0:	2002      	movs	r0, #2
 80010c2:	4798      	blx	r3

	/*CHeck the direction*/
	switch (drv->dir) {
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	789b      	ldrb	r3, [r3, #2]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d002      	beq.n	80010d2 <BTS7960_Start+0x5c>
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d00e      	beq.n	80010ee <BTS7960_Start+0x78>
 80010d0:	e01b      	b.n	800110a <BTS7960_Start+0x94>
		case BTS7960_DIR_RIGHT:
			/* Enable right pin
			 * Start right PWM
			 * */
			if(drv->startPWM(BTS7960_DIR_RIGHT) == BTS7960_ERR_OK){
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010d6:	2001      	movs	r0, #1
 80010d8:	4798      	blx	r3
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d103      	bne.n	80010e8 <BTS7960_Start+0x72>
//				drv->rightPin(BTS7960_HIGH);
				drv->start = 1;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2201      	movs	r2, #1
 80010e4:	705a      	strb	r2, [r3, #1]
			}else{
				return BTS7960_ERR_START_PWM;
			}
			break;
 80010e6:	e013      	b.n	8001110 <BTS7960_Start+0x9a>
				return BTS7960_ERR_START_PWM;
 80010e8:	f06f 0304 	mvn.w	r3, #4
 80010ec:	e011      	b.n	8001112 <BTS7960_Start+0x9c>
		case BTS7960_DIR_LEFT:
			/* Enable left pin
			 * Start left PWM
			 * */
			if(drv->startPWM(BTS7960_DIR_LEFT) == BTS7960_ERR_OK){
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010f2:	2002      	movs	r0, #2
 80010f4:	4798      	blx	r3
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d103      	bne.n	8001104 <BTS7960_Start+0x8e>
//				drv->leftPin(BTS7960_HIGH);
				drv->start = 1;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2201      	movs	r2, #1
 8001100:	705a      	strb	r2, [r3, #1]
			}else{
				return BTS7960_ERR_START_PWM;
			}
			break;
 8001102:	e005      	b.n	8001110 <BTS7960_Start+0x9a>
				return BTS7960_ERR_START_PWM;
 8001104:	f06f 0304 	mvn.w	r3, #4
 8001108:	e003      	b.n	8001112 <BTS7960_Start+0x9c>
		default:
			return BTS7960_ERR_INVLD_DIR;
 800110a:	f06f 0301 	mvn.w	r3, #1
 800110e:	e000      	b.n	8001112 <BTS7960_Start+0x9c>
			break;
	}

	/*TODO: Write code later*/
	return BTS7960_ERR_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <BTS7960_Stop>:

BTS7960_Error_te BTS7960_Stop(BTS7960_ts *drv){
 800111a:	b580      	push	{r7, lr}
 800111c:	b084      	sub	sp, #16
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
	/*Check the valid parameters*/
	if(drv == NULL){
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d102      	bne.n	800112e <BTS7960_Stop+0x14>
		return BTS7960_ERR_NULL_PTR;
 8001128:	f04f 33ff 	mov.w	r3, #4294967295
 800112c:	e01c      	b.n	8001168 <BTS7960_Stop+0x4e>
	}
	/*Turn off left and write enable*/
	drv->rightPin(BTS7960_LOW);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6a1b      	ldr	r3, [r3, #32]
 8001132:	2000      	movs	r0, #0
 8001134:	4798      	blx	r3
	drv->leftPin(BTS7960_LOW);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	2000      	movs	r0, #0
 800113c:	4798      	blx	r3

	/*Turn off left and write pwm*/
	BTS7960_Error_te error;
	error = drv->stopPWM(BTS7960_DIR_RIGHT);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001142:	2001      	movs	r0, #1
 8001144:	4798      	blx	r3
 8001146:	4603      	mov	r3, r0
 8001148:	73fb      	strb	r3, [r7, #15]
	if(error == BTS7960_ERR_OK){
 800114a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d108      	bne.n	8001164 <BTS7960_Stop+0x4a>
		error = drv->stopPWM(BTS7960_DIR_LEFT);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001156:	2002      	movs	r0, #2
 8001158:	4798      	blx	r3
 800115a:	4603      	mov	r3, r0
 800115c:	73fb      	strb	r3, [r7, #15]
		drv->start = 0;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	705a      	strb	r2, [r3, #1]
	}
	return error;
 8001164:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <BTS7960_SetDir>:


BTS7960_Error_te BTS7960_SetDir(BTS7960_ts *drv, BTS7960_Direction_te dir){
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	460b      	mov	r3, r1
 800117a:	70fb      	strb	r3, [r7, #3]
	/*Check the valid parameters*/
	if(drv == NULL){
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d102      	bne.n	8001188 <BTS7960_SetDir+0x18>
		return BTS7960_ERR_NULL_PTR;
 8001182:	f04f 33ff 	mov.w	r3, #4294967295
 8001186:	e010      	b.n	80011aa <BTS7960_SetDir+0x3a>
	}if(dir != BTS7960_DIR_RIGHT && dir != BTS7960_DIR_LEFT){
 8001188:	78fb      	ldrb	r3, [r7, #3]
 800118a:	2b01      	cmp	r3, #1
 800118c:	d005      	beq.n	800119a <BTS7960_SetDir+0x2a>
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	2b02      	cmp	r3, #2
 8001192:	d002      	beq.n	800119a <BTS7960_SetDir+0x2a>
		return BTS7960_ERR_INVLD_DIR;
 8001194:	f06f 0301 	mvn.w	r3, #1
 8001198:	e007      	b.n	80011aa <BTS7960_SetDir+0x3a>
	}

	/*Make sure the the BTS7960 driver is not running*/
	if(!drv->start){
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	785b      	ldrb	r3, [r3, #1]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d102      	bne.n	80011a8 <BTS7960_SetDir+0x38>
		drv->dir = dir;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	78fa      	ldrb	r2, [r7, #3]
 80011a6:	709a      	strb	r2, [r3, #2]
	}
	return BTS7960_ERR_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
	...

080011b8 <BTS7960_SetDuty>:



BTS7960_Error_te BTS7960_SetDuty(BTS7960_ts *drv, float duty){
 80011b8:	b5b0      	push	{r4, r5, r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	ed87 0a00 	vstr	s0, [r7]
	/*Check the valid parameters*/
	if(drv == NULL){
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d102      	bne.n	80011d0 <BTS7960_SetDuty+0x18>
		return BTS7960_ERR_NULL_PTR;
 80011ca:	f04f 33ff 	mov.w	r3, #4294967295
 80011ce:	e057      	b.n	8001280 <BTS7960_SetDuty+0xc8>
	}if(!(duty >=0 && duty <= BTS7960_PWM_RESOLUTION)){
 80011d0:	edd7 7a00 	vldr	s15, [r7]
 80011d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011dc:	bfac      	ite	ge
 80011de:	2301      	movge	r3, #1
 80011e0:	2300      	movlt	r3, #0
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	f083 0301 	eor.w	r3, r3, #1
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d110      	bne.n	8001210 <BTS7960_SetDuty+0x58>
 80011ee:	edd7 7a00 	vldr	s15, [r7]
 80011f2:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001288 <BTS7960_SetDuty+0xd0>
 80011f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fe:	bf94      	ite	ls
 8001200:	2301      	movls	r3, #1
 8001202:	2300      	movhi	r3, #0
 8001204:	b2db      	uxtb	r3, r3
 8001206:	f083 0301 	eor.w	r3, r3, #1
 800120a:	b2db      	uxtb	r3, r3
 800120c:	2b00      	cmp	r3, #0
 800120e:	d002      	beq.n	8001216 <BTS7960_SetDuty+0x5e>
		return BTS7960_ERR_INVLD_SPEED;
 8001210:	f06f 0302 	mvn.w	r3, #2
 8001214:	e034      	b.n	8001280 <BTS7960_SetDuty+0xc8>
	}
	drv->duty = duty;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	683a      	ldr	r2, [r7, #0]
 800121a:	609a      	str	r2, [r3, #8]
	float dutyCycle = (duty*(BTS7960_PWM_RESOLUTION-drv->dutyOffset)/100.0)+drv->dutyOffset;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001222:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001288 <BTS7960_SetDuty+0xd0>
 8001226:	ee37 7a67 	vsub.f32	s14, s14, s15
 800122a:	edd7 7a00 	vldr	s15, [r7]
 800122e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001232:	ee17 0a90 	vmov	r0, s15
 8001236:	f7ff f987 	bl	8000548 <__aeabi_f2d>
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	4b13      	ldr	r3, [pc, #76]	@ (800128c <BTS7960_SetDuty+0xd4>)
 8001240:	f7ff fb04 	bl	800084c <__aeabi_ddiv>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4614      	mov	r4, r2
 800124a:	461d      	mov	r5, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f979 	bl	8000548 <__aeabi_f2d>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4620      	mov	r0, r4
 800125c:	4629      	mov	r1, r5
 800125e:	f7ff f815 	bl	800028c <__adddf3>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	4610      	mov	r0, r2
 8001268:	4619      	mov	r1, r3
 800126a:	f7ff fcbd 	bl	8000be8 <__aeabi_d2f>
 800126e:	4603      	mov	r3, r0
 8001270:	60fb      	str	r3, [r7, #12]
	drv->setDuty(drv, dutyCycle);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	ed97 0a03 	vldr	s0, [r7, #12]
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	4798      	blx	r3

	return BTS7960_ERR_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bdb0      	pop	{r4, r5, r7, pc}
 8001288:	42c80000 	.word	0x42c80000
 800128c:	40590000 	.word	0x40590000

08001290 <BTS7960_Init_If>:


BTS7960_Error_te BTS7860_InitTimer(void);


void BTS7960_Init_If(BTS7960_ts *drv){
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	/*Check the parameters validity*/
	if(drv == NULL){
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d102      	bne.n	80012a4 <BTS7960_Init_If+0x14>
		dbg_print("BTS7960 ERROR: Driver null pointer!");
 800129e:	480c      	ldr	r0, [pc, #48]	@ (80012d0 <BTS7960_Init_If+0x40>)
 80012a0:	f002 fc9e 	bl	8003be0 <dbg_print>
	}

	drv->leftPin = BTS7960_LeftPin_If;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4a0b      	ldr	r2, [pc, #44]	@ (80012d4 <BTS7960_Init_If+0x44>)
 80012a8:	61da      	str	r2, [r3, #28]
	drv->rightPin = BTS7960_RightPin_If;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a0a      	ldr	r2, [pc, #40]	@ (80012d8 <BTS7960_Init_If+0x48>)
 80012ae:	621a      	str	r2, [r3, #32]
	drv->startPWM = BTS7960_StartPWM_If;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4a0a      	ldr	r2, [pc, #40]	@ (80012dc <BTS7960_Init_If+0x4c>)
 80012b4:	629a      	str	r2, [r3, #40]	@ 0x28
	drv->stopPWM = BTS7960_StopPWM_If;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a09      	ldr	r2, [pc, #36]	@ (80012e0 <BTS7960_Init_If+0x50>)
 80012ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	drv->setDuty = BTS7960_SetDuty_If;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a09      	ldr	r2, [pc, #36]	@ (80012e4 <BTS7960_Init_If+0x54>)
 80012c0:	631a      	str	r2, [r3, #48]	@ 0x30
	drv->delay_us = BTS7960_DelayUS_If;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a08      	ldr	r2, [pc, #32]	@ (80012e8 <BTS7960_Init_If+0x58>)
 80012c6:	635a      	str	r2, [r3, #52]	@ 0x34

//	BTS7860_InitTimer();
//	__HAL_TIM_SET_AUTORELOAD(BTS7960_TIMER, drv->period);
//	__HAL_TIM_SET_COMPARE(&BTS7960_TIMER,BTS7960_R_PWM_CH, 45);
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	0801a440 	.word	0x0801a440
 80012d4:	080012ed 	.word	0x080012ed
 80012d8:	0800131d 	.word	0x0800131d
 80012dc:	08001349 	.word	0x08001349
 80012e0:	08001389 	.word	0x08001389
 80012e4:	080013c9 	.word	0x080013c9
 80012e8:	080014f9 	.word	0x080014f9

080012ec <BTS7960_LeftPin_If>:


void BTS7960_LeftPin_If(uint8_t status){
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	71fb      	strb	r3, [r7, #7]
//	dbg_print("BTS7960: Left %s!\r\n",(status ? "Enabled" : "Disabled"));
	HAL_GPIO_WritePin(BTS7960_L_EN_PORT, BTS7960_L_EN_PIN,
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	bf14      	ite	ne
 80012fc:	2301      	movne	r3, #1
 80012fe:	2300      	moveq	r3, #0
 8001300:	b2db      	uxtb	r3, r3
 8001302:	461a      	mov	r2, r3
 8001304:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001308:	4803      	ldr	r0, [pc, #12]	@ (8001318 <BTS7960_LeftPin_If+0x2c>)
 800130a:	f009 f8e3 	bl	800a4d4 <HAL_GPIO_WritePin>
			(status ? GPIO_PIN_SET : GPIO_PIN_RESET));
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40020c00 	.word	0x40020c00

0800131c <BTS7960_RightPin_If>:

void BTS7960_RightPin_If(uint8_t status){
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
//	dbg_print("BTS7960: Right %s!\r\n",(status ? "Enabled" : "Disabled"));
	HAL_GPIO_WritePin(BTS7960_R_EN_PORT, BTS7960_R_EN_PIN,
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b00      	cmp	r3, #0
 800132a:	bf14      	ite	ne
 800132c:	2301      	movne	r3, #1
 800132e:	2300      	moveq	r3, #0
 8001330:	b2db      	uxtb	r3, r3
 8001332:	461a      	mov	r2, r3
 8001334:	2140      	movs	r1, #64	@ 0x40
 8001336:	4803      	ldr	r0, [pc, #12]	@ (8001344 <BTS7960_RightPin_If+0x28>)
 8001338:	f009 f8cc 	bl	800a4d4 <HAL_GPIO_WritePin>
			(status ? GPIO_PIN_SET : GPIO_PIN_RESET));
}
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40020800 	.word	0x40020800

08001348 <BTS7960_StartPWM_If>:

BTS7960_Error_te BTS7960_StartPWM_If(BTS7960_Direction_te dir){
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
//	dbg_print("BTS7960: Start PWM [Dir:%d]\r\n", dir);
	switch (dir) {
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d002      	beq.n	800135e <BTS7960_StartPWM_If+0x16>
 8001358:	2b02      	cmp	r3, #2
 800135a:	d005      	beq.n	8001368 <BTS7960_StartPWM_If+0x20>
 800135c:	e009      	b.n	8001372 <BTS7960_StartPWM_If+0x2a>
		case BTS7960_DIR_RIGHT:
			HAL_TIM_PWM_Start(&BTS7960_TIMER, BTS7960_R_PWM_CH);
 800135e:	2104      	movs	r1, #4
 8001360:	4808      	ldr	r0, [pc, #32]	@ (8001384 <BTS7960_StartPWM_If+0x3c>)
 8001362:	f00a fd17 	bl	800bd94 <HAL_TIM_PWM_Start>
			break;
 8001366:	e007      	b.n	8001378 <BTS7960_StartPWM_If+0x30>
		case BTS7960_DIR_LEFT:
			HAL_TIM_PWM_Start(&BTS7960_TIMER, BTS7960_L_PWM_CH);
 8001368:	2100      	movs	r1, #0
 800136a:	4806      	ldr	r0, [pc, #24]	@ (8001384 <BTS7960_StartPWM_If+0x3c>)
 800136c:	f00a fd12 	bl	800bd94 <HAL_TIM_PWM_Start>
			break;
 8001370:	e002      	b.n	8001378 <BTS7960_StartPWM_If+0x30>
		default:
			return BTS7960_ERR_INVLD_DIR;
 8001372:	f06f 0301 	mvn.w	r3, #1
 8001376:	e000      	b.n	800137a <BTS7960_StartPWM_If+0x32>
			break;
	}

	return BTS7960_ERR_OK;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000acc 	.word	0x20000acc

08001388 <BTS7960_StopPWM_If>:


BTS7960_Error_te BTS7960_StopPWM_If(BTS7960_Direction_te dir){
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
//	dbg_print("BTS7960: Stop PWM [Dir:%d]\r\n", dir);
	switch (dir) {
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d002      	beq.n	800139e <BTS7960_StopPWM_If+0x16>
 8001398:	2b02      	cmp	r3, #2
 800139a:	d005      	beq.n	80013a8 <BTS7960_StopPWM_If+0x20>
 800139c:	e009      	b.n	80013b2 <BTS7960_StopPWM_If+0x2a>
		case BTS7960_DIR_RIGHT:
			HAL_TIM_PWM_Stop(&BTS7960_TIMER, BTS7960_R_PWM_CH);
 800139e:	2104      	movs	r1, #4
 80013a0:	4808      	ldr	r0, [pc, #32]	@ (80013c4 <BTS7960_StopPWM_If+0x3c>)
 80013a2:	f00a fdbf 	bl	800bf24 <HAL_TIM_PWM_Stop>
			break;
 80013a6:	e007      	b.n	80013b8 <BTS7960_StopPWM_If+0x30>
		case BTS7960_DIR_LEFT:
			HAL_TIM_PWM_Stop(&BTS7960_TIMER, BTS7960_L_PWM_CH);
 80013a8:	2100      	movs	r1, #0
 80013aa:	4806      	ldr	r0, [pc, #24]	@ (80013c4 <BTS7960_StopPWM_If+0x3c>)
 80013ac:	f00a fdba 	bl	800bf24 <HAL_TIM_PWM_Stop>
			break;
 80013b0:	e002      	b.n	80013b8 <BTS7960_StopPWM_If+0x30>
		default:
			return BTS7960_ERR_INVLD_DIR;
 80013b2:	f06f 0301 	mvn.w	r3, #1
 80013b6:	e000      	b.n	80013ba <BTS7960_StopPWM_If+0x32>
			break;
	}
	return BTS7960_ERR_OK;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000acc 	.word	0x20000acc

080013c8 <BTS7960_SetDuty_If>:

BTS7960_Error_te BTS7960_SetDuty_If(struct BTS7960 *drv, float duty){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	ed87 0a00 	vstr	s0, [r7]
	/*TODO: duty +=20;*/
//	duty +=20;

//	dbg_print("BTS7960: Set Duty %u, Period: %u\r\n",duty, BTS7960_TIMER.Init.Period);
	if(drv->start) {
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	785b      	ldrb	r3, [r3, #1]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d007      	beq.n	80013ec <BTS7960_SetDuty_If+0x24>
		HAL_TIM_PWM_Stop(&BTS7960_TIMER, TIM_CHANNEL_1);
 80013dc:	2100      	movs	r1, #0
 80013de:	483f      	ldr	r0, [pc, #252]	@ (80014dc <BTS7960_SetDuty_If+0x114>)
 80013e0:	f00a fda0 	bl	800bf24 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&BTS7960_TIMER, TIM_CHANNEL_2);
 80013e4:	2104      	movs	r1, #4
 80013e6:	483d      	ldr	r0, [pc, #244]	@ (80014dc <BTS7960_SetDuty_If+0x114>)
 80013e8:	f00a fd9c 	bl	800bf24 <HAL_TIM_PWM_Stop>
	}

	duty = duty*((BTS7960_TIMER.Init.Period+1)/BTS7960_PWM_RESOLUTION);
 80013ec:	4b3b      	ldr	r3, [pc, #236]	@ (80014dc <BTS7960_SetDuty_If+0x114>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	3301      	adds	r3, #1
 80013f2:	ee07 3a90 	vmov	s15, r3
 80013f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013fa:	eddf 6a39 	vldr	s13, [pc, #228]	@ 80014e0 <BTS7960_SetDuty_If+0x118>
 80013fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001402:	ed97 7a00 	vldr	s14, [r7]
 8001406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800140a:	edc7 7a00 	vstr	s15, [r7]
//	dbg_print("BTS7960_If: Duty %0.2f, Period: %u\r\n",duty, BTS7960_TIMER.Init.Period);
	if(duty > BTS7960_TIMER.Init.Period){
 800140e:	4b33      	ldr	r3, [pc, #204]	@ (80014dc <BTS7960_SetDuty_If+0x114>)
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	ee07 3a90 	vmov	s15, r3
 8001416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800141a:	ed97 7a00 	vldr	s14, [r7]
 800141e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001426:	dd0d      	ble.n	8001444 <BTS7960_SetDuty_If+0x7c>
		dbg_print("BTS7960 ERROR: Invalid Duty %u, Period: %u\r\n",duty,BTS7960_TIMER.Init.Period);
 8001428:	6838      	ldr	r0, [r7, #0]
 800142a:	f7ff f88d 	bl	8000548 <__aeabi_f2d>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	492a      	ldr	r1, [pc, #168]	@ (80014dc <BTS7960_SetDuty_If+0x114>)
 8001434:	68c9      	ldr	r1, [r1, #12]
 8001436:	9100      	str	r1, [sp, #0]
 8001438:	482a      	ldr	r0, [pc, #168]	@ (80014e4 <BTS7960_SetDuty_If+0x11c>)
 800143a:	f002 fbd1 	bl	8003be0 <dbg_print>
		return BTS7960_ERR_INVLD_VALUE;
 800143e:	f06f 0303 	mvn.w	r3, #3
 8001442:	e046      	b.n	80014d2 <BTS7960_SetDuty_If+0x10a>
	}
	HAL_StatusTypeDef ret = HAL_OK;
 8001444:	2300      	movs	r3, #0
 8001446:	73fb      	strb	r3, [r7, #15]
	sConfigOC.Pulse = duty;
 8001448:	edd7 7a00 	vldr	s15, [r7]
 800144c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001450:	ee17 2a90 	vmov	r2, s15
 8001454:	4b24      	ldr	r3, [pc, #144]	@ (80014e8 <BTS7960_SetDuty_If+0x120>)
 8001456:	605a      	str	r2, [r3, #4]
	switch (drv->dir) {
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	789b      	ldrb	r3, [r3, #2]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d002      	beq.n	8001466 <BTS7960_SetDuty_If+0x9e>
 8001460:	2b02      	cmp	r3, #2
 8001462:	d00a      	beq.n	800147a <BTS7960_SetDuty_If+0xb2>
 8001464:	e013      	b.n	800148e <BTS7960_SetDuty_If+0xc6>
		case BTS7960_DIR_RIGHT:
//			ret = HAL_TIM_PWM_ConfigChannel(&BTS7960_TIMER, &sConfigOC, BTS7960_R_PWM_CH);
			__HAL_TIM_SET_COMPARE(&BTS7960_TIMER,BTS7960_R_PWM_CH, duty);
 8001466:	4b1d      	ldr	r3, [pc, #116]	@ (80014dc <BTS7960_SetDuty_If+0x114>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	edd7 7a00 	vldr	s15, [r7]
 800146e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001472:	ee17 2a90 	vmov	r2, s15
 8001476:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 8001478:	e00f      	b.n	800149a <BTS7960_SetDuty_If+0xd2>
		case BTS7960_DIR_LEFT:
//			ret = HAL_TIM_PWM_ConfigChannel(&BTS7960_TIMER, &sConfigOC,  BTS7960_L_PWM_CH);
			__HAL_TIM_SET_COMPARE(&BTS7960_TIMER,BTS7960_L_PWM_CH, duty);
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <BTS7960_SetDuty_If+0x114>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	edd7 7a00 	vldr	s15, [r7]
 8001482:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001486:	ee17 2a90 	vmov	r2, s15
 800148a:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 800148c:	e005      	b.n	800149a <BTS7960_SetDuty_If+0xd2>
		default:
			dbg_print("BTS7960 ERROR: Invalid Direction!\r\n");
 800148e:	4817      	ldr	r0, [pc, #92]	@ (80014ec <BTS7960_SetDuty_If+0x124>)
 8001490:	f002 fba6 	bl	8003be0 <dbg_print>
			return BTS7960_ERR_INVLD_DIR;
 8001494:	f06f 0301 	mvn.w	r3, #1
 8001498:	e01b      	b.n	80014d2 <BTS7960_SetDuty_If+0x10a>
			break;
	}

	if ( ret != HAL_OK)
 800149a:	7bfb      	ldrb	r3, [r7, #15]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d005      	beq.n	80014ac <BTS7960_SetDuty_If+0xe4>
	{
	  dbg_print("BTS7960 ERROR: Timer channel 1 config failed!\r\n");
 80014a0:	4813      	ldr	r0, [pc, #76]	@ (80014f0 <BTS7960_SetDuty_If+0x128>)
 80014a2:	f002 fb9d 	bl	8003be0 <dbg_print>
	  return BTS7960_ERR_PWM_CH_CONFIG_FAILED;
 80014a6:	f06f 0307 	mvn.w	r3, #7
 80014aa:	e012      	b.n	80014d2 <BTS7960_SetDuty_If+0x10a>
	}

	if(drv->start) {
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	785b      	ldrb	r3, [r3, #1]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d00d      	beq.n	80014d0 <BTS7960_SetDuty_If+0x108>
		if (BTS7960_StartPWM_If(drv->dir) != BTS7960_ERR_OK){
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	789b      	ldrb	r3, [r3, #2]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff ff45 	bl	8001348 <BTS7960_StartPWM_If>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d005      	beq.n	80014d0 <BTS7960_SetDuty_If+0x108>
			dbg_print("BTS7960 ERROR: PWM Start failed!\r\n");
 80014c4:	480b      	ldr	r0, [pc, #44]	@ (80014f4 <BTS7960_SetDuty_If+0x12c>)
 80014c6:	f002 fb8b 	bl	8003be0 <dbg_print>
			return	BTS7960_ERR_START_PWM;
 80014ca:	f06f 0304 	mvn.w	r3, #4
 80014ce:	e000      	b.n	80014d2 <BTS7960_SetDuty_If+0x10a>
		}
	}
	return BTS7960_ERR_OK;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000acc 	.word	0x20000acc
 80014e0:	42c80000 	.word	0x42c80000
 80014e4:	0801a464 	.word	0x0801a464
 80014e8:	20000264 	.word	0x20000264
 80014ec:	0801a494 	.word	0x0801a494
 80014f0:	0801a4b8 	.word	0x0801a4b8
 80014f4:	0801a4e8 	.word	0x0801a4e8

080014f8 <BTS7960_DelayUS_If>:

void BTS7960_DelayUS_If(uint32_t us){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	HAL_Delay(1);
 8001500:	2001      	movs	r0, #1
 8001502:	f007 ffff 	bl	8009504 <HAL_Delay>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <DM542T_Init>:
 * @param[in,out] drv Pointer to the DM542T stepper driver structure.
 * @return Error code indicating success or failure of initialization.
 *         - DM542T_ERR_OK: Initialization successful.
 *         - DM542T_ERR_NULL_PTR: Null pointer error.
 */
DM542T_Error_te DM542T_Init(DM542T_ts *drv){
 800150e:	b580      	push	{r7, lr}
 8001510:	b084      	sub	sp, #16
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
	if(drv == NULL){
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d102      	bne.n	8001522 <DM542T_Init+0x14>
		return DM542T_ERR_NULL_PTR;
 800151c:	f06f 0301 	mvn.w	r3, #1
 8001520:	e030      	b.n	8001584 <DM542T_Init+0x76>
	}

	drv->enable = 0;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
	drv->fault = 0;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	drv->faultClear = 0;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2200      	movs	r2, #0
 8001534:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	drv->state = DM542T_SM_STATE_NONE_0;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2200      	movs	r2, #0
 800153c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	drv->posAngle = 0.0;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f04f 0200 	mov.w	r2, #0
 8001546:	605a      	str	r2, [r3, #4]
	drv->pps = 0;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	811a      	strh	r2, [r3, #8]
	drv->rpm = 0;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2200      	movs	r2, #0
 8001552:	815a      	strh	r2, [r3, #10]
	drv->isChanged = 0;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	739a      	strb	r2, [r3, #14]
	if(drv->getSysFreq != NULL){
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800155e:	2b00      	cmp	r3, #0
 8001560:	d00e      	beq.n	8001580 <DM542T_Init+0x72>
		uint32_t freq = drv->getSysFreq();
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001566:	4798      	blx	r3
 8001568:	60f8      	str	r0, [r7, #12]
		if(freq == 0U){
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d102      	bne.n	8001576 <DM542T_Init+0x68>
			return DM542T_ERR_INVALID_VALUE;
 8001570:	f06f 0302 	mvn.w	r3, #2
 8001574:	e006      	b.n	8001584 <DM542T_Init+0x76>
		}
		drv->timerConfig.sysFreq = freq;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	68fa      	ldr	r2, [r7, #12]
 800157a:	631a      	str	r2, [r3, #48]	@ 0x30
	}else{
		return DM542T_ERR_NULL_PTR;
	}
	return DM542T_ERR_OK;
 800157c:	2300      	movs	r3, #0
 800157e:	e001      	b.n	8001584 <DM542T_Init+0x76>
		return DM542T_ERR_NULL_PTR;
 8001580:	f06f 0301 	mvn.w	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <DM542T_Enable>:
 * @param[in] drv Pointer to the DM542T stepper driver structure.
 * @return DM542T_Error_te Error status.
 *         - DM542T_ERR_OK: Successfully disabled.
 *         - DM542T_ERR_NULL_PTR: Null pointer error.
 */
DM542T_Error_te DM542T_Enable(DM542T_ts *drv){
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
    if (drv == NULL){
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d102      	bne.n	80015a0 <DM542T_Enable+0x14>
        return DM542T_ERR_NULL_PTR;
 800159a:	f06f 0301 	mvn.w	r3, #1
 800159e:	e01a      	b.n	80015d6 <DM542T_Enable+0x4a>
    }

    drv->enable = 1;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2201      	movs	r2, #1
 80015a4:	701a      	strb	r2, [r3, #0]

    if (drv->enPin != NULL){
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d008      	beq.n	80015c0 <DM542T_Enable+0x34>
        drv->enPin(PIN_SET);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015b2:	2001      	movs	r0, #1
 80015b4:	4798      	blx	r3
    }else{
        return DM542T_ERR_NULL_PTR;
    }

    if (drv->delay_us != NULL){
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d009      	beq.n	80015d2 <DM542T_Enable+0x46>
 80015be:	e002      	b.n	80015c6 <DM542T_Enable+0x3a>
        return DM542T_ERR_NULL_PTR;
 80015c0:	f06f 0301 	mvn.w	r3, #1
 80015c4:	e007      	b.n	80015d6 <DM542T_Enable+0x4a>
        drv->delay_us(DM542T_DELAY_US);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80015ca:	2005      	movs	r0, #5
 80015cc:	4798      	blx	r3
    }else{
        return DM542T_ERR_NULL_PTR;
    }

    return DM542T_ERR_OK;
 80015ce:	2300      	movs	r3, #0
 80015d0:	e001      	b.n	80015d6 <DM542T_Enable+0x4a>
        return DM542T_ERR_NULL_PTR;
 80015d2:	f06f 0301 	mvn.w	r3, #1
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <DM542T_Disable>:
 * @param[in] drv Pointer to the DM542T stepper driver structure.
 * @return DM542T_Error_te Error status.
 *         - DM542T_ERR_OK: Successfully disabled.
 *         - DM542T_ERR_NULL_PTR: Null pointer error.
 */
DM542T_Error_te DM542T_Disable(DM542T_ts *drv){
 80015de:	b580      	push	{r7, lr}
 80015e0:	b082      	sub	sp, #8
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]

    if (drv == NULL){
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d102      	bne.n	80015f2 <DM542T_Disable+0x14>
        return DM542T_ERR_NULL_PTR;
 80015ec:	f06f 0301 	mvn.w	r3, #1
 80015f0:	e01a      	b.n	8001628 <DM542T_Disable+0x4a>
    }

    drv->enable = 0;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]

    if (drv->enPin != NULL){
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d008      	beq.n	8001612 <DM542T_Disable+0x34>
        drv->enPin(PIN_RESET);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001604:	2000      	movs	r0, #0
 8001606:	4798      	blx	r3
    }else{
        return DM542T_ERR_NULL_PTR;
    }

    if (drv->delay_us != NULL){
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800160c:	2b00      	cmp	r3, #0
 800160e:	d009      	beq.n	8001624 <DM542T_Disable+0x46>
 8001610:	e002      	b.n	8001618 <DM542T_Disable+0x3a>
        return DM542T_ERR_NULL_PTR;
 8001612:	f06f 0301 	mvn.w	r3, #1
 8001616:	e007      	b.n	8001628 <DM542T_Disable+0x4a>
        drv->delay_us(DM542T_DELAY_US);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800161c:	2005      	movs	r0, #5
 800161e:	4798      	blx	r3
    }else{
        return DM542T_ERR_NULL_PTR;
    }

    return DM542T_ERR_OK;
 8001620:	2300      	movs	r3, #0
 8001622:	e001      	b.n	8001628 <DM542T_Disable+0x4a>
        return DM542T_ERR_NULL_PTR;
 8001624:	f06f 0301 	mvn.w	r3, #1
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <DM542T_StartPulse>:
 * @return DM542T_Error_te Error status.
 *         - DM542T_ERR_OK: PWM started successfully.
 *         - DM542T_ERR_NULL_PTR: Null pointer error.
 *         - DM542T_ERR_PWM_START_FAILED: Failed to start PWM.
 */
DM542T_Error_te DM542T_StartPulse(DM542T_ts *drv){
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]

    if (drv == NULL){
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d102      	bne.n	8001644 <DM542T_StartPulse+0x14>
        return DM542T_ERR_NULL_PTR;
 800163e:	f06f 0301 	mvn.w	r3, #1
 8001642:	e01e      	b.n	8001682 <DM542T_StartPulse+0x52>
    }

    drv->start = 1;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	705a      	strb	r2, [r3, #1]

    if (drv->startPWM != NULL){
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800164e:	2b00      	cmp	r3, #0
 8001650:	d008      	beq.n	8001664 <DM542T_StartPulse+0x34>
        if(drv->startPWM() != DM542T_ERR_OK){
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001656:	4798      	blx	r3
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d005      	beq.n	800166a <DM542T_StartPulse+0x3a>
        	return DM542T_ERR_PWM_START_FAILED;
 800165e:	f06f 0303 	mvn.w	r3, #3
 8001662:	e00e      	b.n	8001682 <DM542T_StartPulse+0x52>
        }
    }else{
        return DM542T_ERR_NULL_PTR;
 8001664:	f06f 0301 	mvn.w	r3, #1
 8001668:	e00b      	b.n	8001682 <DM542T_StartPulse+0x52>
    }

    if (drv->delay_us != NULL){
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800166e:	2b00      	cmp	r3, #0
 8001670:	d005      	beq.n	800167e <DM542T_StartPulse+0x4e>
        drv->delay_us(DM542T_DELAY_US);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001676:	2005      	movs	r0, #5
 8001678:	4798      	blx	r3
    }else{
        return DM542T_ERR_NULL_PTR;
    }

    return DM542T_ERR_OK;
 800167a:	2300      	movs	r3, #0
 800167c:	e001      	b.n	8001682 <DM542T_StartPulse+0x52>
        return DM542T_ERR_NULL_PTR;
 800167e:	f06f 0301 	mvn.w	r3, #1
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <DM542T_StopPulse>:
 * @return DM542T_Error_te Error status.
 *         - DM542T_ERR_OK: PWM stopped successfully.
 *         - DM542T_ERR_NULL_PTR: Null pointer error.
 *         - DM542T_ERR_PWM_STOP_FAILED: Failed to stop PWM.
 */
DM542T_Error_te DM542T_StopPulse(DM542T_ts *drv){
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
    if (drv == NULL){
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d102      	bne.n	800169e <DM542T_StopPulse+0x14>
        return DM542T_ERR_NULL_PTR;
 8001698:	f06f 0301 	mvn.w	r3, #1
 800169c:	e01e      	b.n	80016dc <DM542T_StopPulse+0x52>
    }

    drv->start = 0;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2200      	movs	r2, #0
 80016a2:	705a      	strb	r2, [r3, #1]

    if (drv->stopPWM != NULL){
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d008      	beq.n	80016be <DM542T_StopPulse+0x34>
        if(drv->stopPWM() != DM542T_ERR_OK){
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b0:	4798      	blx	r3
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d005      	beq.n	80016c4 <DM542T_StopPulse+0x3a>
        	return DM542T_ERR_PWM_STOP_FAILED;
 80016b8:	f06f 0304 	mvn.w	r3, #4
 80016bc:	e00e      	b.n	80016dc <DM542T_StopPulse+0x52>
        }
    }else{
        return DM542T_ERR_NULL_PTR;
 80016be:	f06f 0301 	mvn.w	r3, #1
 80016c2:	e00b      	b.n	80016dc <DM542T_StopPulse+0x52>
    }

    if (drv->delay_us != NULL){
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d005      	beq.n	80016d8 <DM542T_StopPulse+0x4e>
        drv->delay_us(DM542T_DELAY_US);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80016d0:	2005      	movs	r0, #5
 80016d2:	4798      	blx	r3
    }else{
        return DM542T_ERR_NULL_PTR;
    }

    return DM542T_ERR_OK;
 80016d4:	2300      	movs	r3, #0
 80016d6:	e001      	b.n	80016dc <DM542T_StopPulse+0x52>
        return DM542T_ERR_NULL_PTR;
 80016d8:	f06f 0301 	mvn.w	r3, #1
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <DM542T_SetDir>:
 * @return DM542T_Error_te Error status.
 *         - DM542T_ERR_OK: Direction set successfully.
 *         - DM542T_ERR_NULL_PTR: Null pointer error.
 *         - DM542T_ERR_INVALID_DIR: Invalid direction error.
 */
DM542T_Error_te DM542T_SetDir(DM542T_ts *drv, DM542T_Dir_te dir){
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	70fb      	strb	r3, [r7, #3]
    if (drv == NULL){
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d102      	bne.n	80016fc <DM542T_SetDir+0x18>
        return DM542T_ERR_NULL_PTR;
 80016f6:	f06f 0301 	mvn.w	r3, #1
 80016fa:	e024      	b.n	8001746 <DM542T_SetDir+0x62>
    }

    if (dir != DM542T_DIR_CW && dir != DM542T_DIR_CCW){
 80016fc:	78fb      	ldrb	r3, [r7, #3]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d005      	beq.n	800170e <DM542T_SetDir+0x2a>
 8001702:	78fb      	ldrb	r3, [r7, #3]
 8001704:	2b02      	cmp	r3, #2
 8001706:	d002      	beq.n	800170e <DM542T_SetDir+0x2a>
        return DM542T_ERR_INVALID_VALUE;
 8001708:	f06f 0302 	mvn.w	r3, #2
 800170c:	e01b      	b.n	8001746 <DM542T_SetDir+0x62>
    }

    drv->dir = dir;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	78fa      	ldrb	r2, [r7, #3]
 8001712:	709a      	strb	r2, [r3, #2]

    if (drv->dirPin != NULL){
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001718:	2b00      	cmp	r3, #0
 800171a:	d009      	beq.n	8001730 <DM542T_SetDir+0x4c>
        drv->dirPin(dir);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001720:	78fa      	ldrb	r2, [r7, #3]
 8001722:	4610      	mov	r0, r2
 8001724:	4798      	blx	r3
    }else{
        return DM542T_ERR_NULL_PTR;
    }

    if (drv->delay_us != NULL){
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800172a:	2b00      	cmp	r3, #0
 800172c:	d009      	beq.n	8001742 <DM542T_SetDir+0x5e>
 800172e:	e002      	b.n	8001736 <DM542T_SetDir+0x52>
        return DM542T_ERR_NULL_PTR;
 8001730:	f06f 0301 	mvn.w	r3, #1
 8001734:	e007      	b.n	8001746 <DM542T_SetDir+0x62>
        drv->delay_us(DM542T_DELAY_US);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800173a:	2005      	movs	r0, #5
 800173c:	4798      	blx	r3
    }else{
        return DM542T_ERR_NULL_PTR;
    }

    return DM542T_ERR_OK;
 800173e:	2300      	movs	r3, #0
 8001740:	e001      	b.n	8001746 <DM542T_SetDir+0x62>
        return DM542T_ERR_NULL_PTR;
 8001742:	f06f 0301 	mvn.w	r3, #1
}
 8001746:	4618      	mov	r0, r3
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <DM542T_SetRPM>:
 * 		   - DM542T_ERR:
 *         - DM542T_ERR_OK: RPM set successfully.
 *         - DM542T_ERR_NULL_PTR: Null pointer error.
 *         - DM542T_ERR_INVALID_VALUE: Invalid RPM value.
 */
DM542T_Error_te DM542T_SetRPM(DM542T_ts *drv, float rpm){
 800174e:	b480      	push	{r7}
 8001750:	b083      	sub	sp, #12
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
 8001756:	ed87 0a00 	vstr	s0, [r7]
    if (drv == NULL){
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d102      	bne.n	8001766 <DM542T_SetRPM+0x18>
        return DM542T_ERR_NULL_PTR;
 8001760:	f06f 0301 	mvn.w	r3, #1
 8001764:	e016      	b.n	8001794 <DM542T_SetRPM+0x46>
    }

    if (rpm < 0.0F){
 8001766:	edd7 7a00 	vldr	s15, [r7]
 800176a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800176e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001772:	d502      	bpl.n	800177a <DM542T_SetRPM+0x2c>
        return DM542T_ERR_INVALID_VALUE;
 8001774:	f06f 0302 	mvn.w	r3, #2
 8001778:	e00c      	b.n	8001794 <DM542T_SetRPM+0x46>
//    if (drv->rpm == rpm){
//        return DM542T_ERR_OK;
//    }

    /* Set RPM */
    drv->rpm = rpm;
 800177a:	edd7 7a00 	vldr	s15, [r7]
 800177e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001782:	ee17 3a90 	vmov	r3, s15
 8001786:	b29a      	uxth	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	815a      	strh	r2, [r3, #10]
    drv->isChanged = 1;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2201      	movs	r2, #1
 8001790:	739a      	strb	r2, [r3, #14]
//            return DM542T_ERR_NULL_PTR;
//        }
//    }

//    DM542T_Update(drv);
    return DM542T_ERR_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <DM542T_SetMotorStepAngle>:
 * @return  DM542T_Error_te
 *          - DM542T_ERR_OK: Operation successful.
 *          - DM542T_ERR_NULL_PTR: drv pointer is NULL.
 *          - DM542T_ERR_INVALID_VALUE: Invalid angle value (must be > 0.0F).
 */
DM542T_Error_te DM542T_SetMotorStepAngle(DM542T_ts *drv, float angle){
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	ed87 0a00 	vstr	s0, [r7]
    if (drv == NULL){
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d102      	bne.n	80017b8 <DM542T_SetMotorStepAngle+0x18>
        return DM542T_ERR_NULL_PTR;
 80017b2:	f06f 0301 	mvn.w	r3, #1
 80017b6:	e011      	b.n	80017dc <DM542T_SetMotorStepAngle+0x3c>
    }

    if (angle <= 0.0F){
 80017b8:	edd7 7a00 	vldr	s15, [r7]
 80017bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c4:	d802      	bhi.n	80017cc <DM542T_SetMotorStepAngle+0x2c>
        return DM542T_ERR_INVALID_VALUE;
 80017c6:	f06f 0302 	mvn.w	r3, #2
 80017ca:	e007      	b.n	80017dc <DM542T_SetMotorStepAngle+0x3c>
    }

    drv->motorConfig.stepAngle = angle;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	61da      	str	r2, [r3, #28]
    drv->motorConfig.isChanged = 1;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2201      	movs	r2, #1
 80017d6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    return DM542T_ERR_OK;
 80017da:	2300      	movs	r3, #0
}
 80017dc:	4618      	mov	r0, r3
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <DM542T_SetDriverMicrostep>:

DM542T_Error_te DM542T_SetDriverMicrostep(DM542T_ts *drv, uint16_t microsteps){
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	807b      	strh	r3, [r7, #2]
    if (drv == NULL){
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d102      	bne.n	8001800 <DM542T_SetDriverMicrostep+0x18>
        return DM542T_ERR_NULL_PTR;
 80017fa:	f06f 0301 	mvn.w	r3, #1
 80017fe:	e00c      	b.n	800181a <DM542T_SetDriverMicrostep+0x32>
    }

    if (microsteps == 0){
 8001800:	887b      	ldrh	r3, [r7, #2]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d102      	bne.n	800180c <DM542T_SetDriverMicrostep+0x24>
        return DM542T_ERR_INVALID_VALUE;
 8001806:	f06f 0302 	mvn.w	r3, #2
 800180a:	e006      	b.n	800181a <DM542T_SetDriverMicrostep+0x32>
    }

    drv->drvConfig.microsteps = microsteps;
 800180c:	887a      	ldrh	r2, [r7, #2]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	615a      	str	r2, [r3, #20]
    drv->drvConfig.isChanged = 1;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2201      	movs	r2, #1
 8001816:	761a      	strb	r2, [r3, #24]

    return DM542T_ERR_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
	...

08001828 <DM542T_CalcMotorStepsPerRev>:
 * @return  DM542T_Error_te
 *          - DM542T_ERR_OK: Operation successful.
 *          - DM542T_ERR_NULL_PTR: stepsPerRev pointer is NULL.
 *          - DM542T_ERR_INVALID_VALUE: Invalid angle value (must be > 0.0F).
 */
DM542T_Error_te DM542T_CalcMotorStepsPerRev(uint32_t *stepsPerRev, float angle){
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	ed87 0a00 	vstr	s0, [r7]
    if (stepsPerRev == NULL){
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d102      	bne.n	8001840 <DM542T_CalcMotorStepsPerRev+0x18>
        return DM542T_ERR_NULL_PTR;
 800183a:	f06f 0301 	mvn.w	r3, #1
 800183e:	e016      	b.n	800186e <DM542T_CalcMotorStepsPerRev+0x46>
    }
    if (angle <= 0.0F){
 8001840:	edd7 7a00 	vldr	s15, [r7]
 8001844:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184c:	d802      	bhi.n	8001854 <DM542T_CalcMotorStepsPerRev+0x2c>
        return DM542T_ERR_INVALID_VALUE;
 800184e:	f06f 0302 	mvn.w	r3, #2
 8001852:	e00c      	b.n	800186e <DM542T_CalcMotorStepsPerRev+0x46>
    }
    /*Calculate steps per revolution*/
    *stepsPerRev = ANGLE_MAX/angle;
 8001854:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800187c <DM542T_CalcMotorStepsPerRev+0x54>
 8001858:	ed97 7a00 	vldr	s14, [r7]
 800185c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001864:	ee17 2a90 	vmov	r2, s15
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	601a      	str	r2, [r3, #0]

    return DM542T_ERR_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	43b40000 	.word	0x43b40000

08001880 <DM542T_CalcDriverPPR>:
 *          - DM542T_ERR_OK: Operation successful.
 *          - DM542T_ERR_NULL_PTR: ppr pointer is NULL.
 * @note    This function computes the PPR using the formula:
 *          \f[ PPR = StepsPerRev \times Microsteps \f]
 */
DM542T_Error_te DM542T_CalcDriverPPR(uint32_t *ppr, uint32_t stepsPerRev, uint16_t microsteps){
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	4613      	mov	r3, r2
 800188c:	80fb      	strh	r3, [r7, #6]
    if (ppr == NULL){
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d102      	bne.n	800189a <DM542T_CalcDriverPPR+0x1a>
        return DM542T_ERR_NULL_PTR;
 8001894:	f06f 0301 	mvn.w	r3, #1
 8001898:	e006      	b.n	80018a8 <DM542T_CalcDriverPPR+0x28>
    }

    *ppr =  stepsPerRev * microsteps;
 800189a:	88fb      	ldrh	r3, [r7, #6]
 800189c:	68ba      	ldr	r2, [r7, #8]
 800189e:	fb03 f202 	mul.w	r2, r3, r2
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	601a      	str	r2, [r3, #0]

    return DM542T_ERR_OK;
 80018a6:	2300      	movs	r3, #0
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <DM542T_CalcTimerPeriod>:
 * @return DM542T_Error_te Error code indicating success or failure of calculation.
 *         - DM542T_ERR_OK: Calculation successful.
 *         - DM542T_ERR_NULL_PTR: Null pointer error.
 *         - DM542T_ERR_INVALID_VALUE: Invalid RPM or PPR value.
 */
DM542T_Error_te DM542T_CalcTimerPeriod(DM542T_ts *drv, float rpm){
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	ed87 0a00 	vstr	s0, [r7]
    if (drv == NULL){
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d102      	bne.n	80018cc <DM542T_CalcTimerPeriod+0x18>
        return DM542T_ERR_NULL_PTR;
 80018c6:	f06f 0301 	mvn.w	r3, #1
 80018ca:	e05a      	b.n	8001982 <DM542T_CalcTimerPeriod+0xce>
    }

    if (drv->getTimerPrescaler == NULL){
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d102      	bne.n	80018da <DM542T_CalcTimerPeriod+0x26>
        return DM542T_ERR_NULL_PTR;
 80018d4:	f06f 0301 	mvn.w	r3, #1
 80018d8:	e053      	b.n	8001982 <DM542T_CalcTimerPeriod+0xce>
    }

    drv->timerConfig.prescaler = drv->getTimerPrescaler();
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018de:	4798      	blx	r3
 80018e0:	4602      	mov	r2, r0
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Check for invalid conditions (prescaler, RPM, and PPR) */
    if (drv->timerConfig.prescaler == 0U ||
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d00a      	beq.n	8001904 <DM542T_CalcTimerPeriod+0x50>
 80018ee:	edd7 7a00 	vldr	s15, [r7]
 80018f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fa:	d403      	bmi.n	8001904 <DM542T_CalcTimerPeriod+0x50>
    	rpm < 0.0f || drv->drvConfig.ppr == 0U)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d102      	bne.n	800190a <DM542T_CalcTimerPeriod+0x56>
    {
        return DM542T_ERR_INVALID_VALUE;
 8001904:	f06f 0302 	mvn.w	r3, #2
 8001908:	e03b      	b.n	8001982 <DM542T_CalcTimerPeriod+0xce>
    }

    /* Calculate frequency */
    float freq = (rpm * drv->drvConfig.ppr) / 60.0f;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	691b      	ldr	r3, [r3, #16]
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001916:	edd7 7a00 	vldr	s15, [r7]
 800191a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800191e:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 800198c <DM542T_CalcTimerPeriod+0xd8>
 8001922:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001926:	edc7 7a03 	vstr	s15, [r7, #12]

    /* Prevent division by zero */
    if (freq > 0.0f){
 800192a:	edd7 7a03 	vldr	s15, [r7, #12]
 800192e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001936:	dd1c      	ble.n	8001972 <DM542T_CalcTimerPeriod+0xbe>
        drv->timerConfig.period = drv->timerConfig.sysFreq / ((drv->timerConfig.prescaler + 1.0f) * freq);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193c:	ee07 3a90 	vmov	s15, r3
 8001940:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001948:	ee07 3a90 	vmov	s15, r3
 800194c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001950:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001954:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001958:	edd7 7a03 	vldr	s15, [r7, #12]
 800195c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001960:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001964:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001968:	ee17 2a90 	vmov	r2, s15
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001970:	e002      	b.n	8001978 <DM542T_CalcTimerPeriod+0xc4>
    }else{
    	drv->timerConfig.period = 0;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    drv->timerConfig.isChanged = 1;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return DM542T_ERR_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	42700000 	.word	0x42700000

08001990 <DM542T_Update>:
 * @return DM542T_Error_te Error code indicating success or failure of the update.
 *         - DM542T_ERR_OK: Update successful.
 *         - DM542T_ERR_NULL_PTR: Null pointer error.
 *         - DM542T_ERR_INVALID_VALUE: Invalid RPM or period value.
 */
DM542T_Error_te DM542T_Update(DM542T_ts *drv){
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
    if (drv == NULL){
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d102      	bne.n	80019a4 <DM542T_Update+0x14>
        return DM542T_ERR_NULL_PTR;  // Check for null pointer
 800199e:	f06f 0301 	mvn.w	r3, #1
 80019a2:	e08a      	b.n	8001aba <DM542T_Update+0x12a>
    }
    DM542T_Error_te err = DM542T_ERR_OK;
 80019a4:	2300      	movs	r3, #0
 80019a6:	73fb      	strb	r3, [r7, #15]

    /*If the motor configuration is changed*/
    if(drv->motorConfig.isChanged){
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d017      	beq.n	80019e2 <DM542T_Update+0x52>


		/*Calculate motor steps per revolution*/
		err = DM542T_CalcMotorStepsPerRev(&drv->motorConfig.stepsPerRev,
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f103 0220 	add.w	r2, r3, #32
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	edd3 7a07 	vldr	s15, [r3, #28]
 80019be:	eeb0 0a67 	vmov.f32	s0, s15
 80019c2:	4610      	mov	r0, r2
 80019c4:	f7ff ff30 	bl	8001828 <DM542T_CalcMotorStepsPerRev>
 80019c8:	4603      	mov	r3, r0
 80019ca:	73fb      	strb	r3, [r7, #15]
				drv->motorConfig.stepAngle);
		if(err != DM542T_ERR_OK)
 80019cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d002      	beq.n	80019da <DM542T_Update+0x4a>
		{
			return err;
 80019d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019d8:	e06f      	b.n	8001aba <DM542T_Update+0x12a>
		}
		drv->motorConfig.isChanged = 0;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    }

    /*If the driver configuration is changed*/
    if(drv->drvConfig.isChanged){
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	7e1b      	ldrb	r3, [r3, #24]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d016      	beq.n	8001a18 <DM542T_Update+0x88>


		/*Calculate ppr*/
    	err = DM542T_CalcDriverPPR(&drv->drvConfig.ppr,
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f103 0010 	add.w	r0, r3, #16
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a19      	ldr	r1, [r3, #32]
    			drv->motorConfig.stepsPerRev,
				drv->drvConfig.microsteps);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	695b      	ldr	r3, [r3, #20]
    	err = DM542T_CalcDriverPPR(&drv->drvConfig.ppr,
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	461a      	mov	r2, r3
 80019fc:	f7ff ff40 	bl	8001880 <DM542T_CalcDriverPPR>
 8001a00:	4603      	mov	r3, r0
 8001a02:	73fb      	strb	r3, [r7, #15]
		if(err != DM542T_ERR_OK)
 8001a04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d002      	beq.n	8001a12 <DM542T_Update+0x82>
		{
			return err;
 8001a0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a10:	e053      	b.n	8001aba <DM542T_Update+0x12a>
		}
		// Mark that changes have been applied
		drv->drvConfig.isChanged = 0;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	761a      	strb	r2, [r3, #24]
    }

    /*if motor rpm is changed*/
    if (drv->isChanged){
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	7b9b      	ldrb	r3, [r3, #14]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d04b      	beq.n	8001ab8 <DM542T_Update+0x128>



		// Try to calculate the timer period based on RPM
		DM542T_Error_te err = DM542T_CalcTimerPeriod(drv, drv->rpm);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	895b      	ldrh	r3, [r3, #10]
 8001a24:	ee07 3a90 	vmov	s15, r3
 8001a28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff3f 	bl	80018b4 <DM542T_CalcTimerPeriod>
 8001a36:	4603      	mov	r3, r0
 8001a38:	73bb      	strb	r3, [r7, #14]
		if (err != DM542T_ERR_OK){
 8001a3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d008      	beq.n	8001a54 <DM542T_Update+0xc4>
			dbg_print("DM54T Error: PWM Period Calculation failed, in file:%s, at line:%u\r\n", __FILE__, __LINE__);
 8001a42:	f240 221a 	movw	r2, #538	@ 0x21a
 8001a46:	491f      	ldr	r1, [pc, #124]	@ (8001ac4 <DM542T_Update+0x134>)
 8001a48:	481f      	ldr	r0, [pc, #124]	@ (8001ac8 <DM542T_Update+0x138>)
 8001a4a:	f002 f8c9 	bl	8003be0 <dbg_print>
			return err;  // Return error if calculation failed
 8001a4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001a52:	e032      	b.n	8001aba <DM542T_Update+0x12a>
		}

		// Validate the calculated period
		if (drv->timerConfig.period >= 65356){
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a58:	f64f 724b 	movw	r2, #65355	@ 0xff4b
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d908      	bls.n	8001a72 <DM542T_Update+0xe2>
			dbg_print("DM54T Error: Invalid Period, in file:%s, at line:%u\r\n", __FILE__, __LINE__);
 8001a60:	f44f 7208 	mov.w	r2, #544	@ 0x220
 8001a64:	4917      	ldr	r1, [pc, #92]	@ (8001ac4 <DM542T_Update+0x134>)
 8001a66:	4819      	ldr	r0, [pc, #100]	@ (8001acc <DM542T_Update+0x13c>)
 8001a68:	f002 f8ba 	bl	8003be0 <dbg_print>
			return DM542T_ERR_INVALID_VALUE;  // Invalid period value
 8001a6c:	f06f 0302 	mvn.w	r3, #2
 8001a70:	e023      	b.n	8001aba <DM542T_Update+0x12a>
		}

		// Set the new timer period
		if(drv->setTimerPeriod != NULL){
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d012      	beq.n	8001aa0 <DM542T_Update+0x110>
			if(drv->setTimerPeriod((struct DM542T*)drv, drv->timerConfig.period) != DM542T_ERR_OK){
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a82:	4611      	mov	r1, r2
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	4798      	blx	r3
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d011      	beq.n	8001ab2 <DM542T_Update+0x122>
				dbg_print("DM54T Error: Set Period Failed, in file:%s, at line:%u\r\n", __FILE__, __LINE__);
 8001a8e:	f240 2227 	movw	r2, #551	@ 0x227
 8001a92:	490c      	ldr	r1, [pc, #48]	@ (8001ac4 <DM542T_Update+0x134>)
 8001a94:	480e      	ldr	r0, [pc, #56]	@ (8001ad0 <DM542T_Update+0x140>)
 8001a96:	f002 f8a3 	bl	8003be0 <dbg_print>
				return DM542T_ERR;
 8001a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9e:	e00c      	b.n	8001aba <DM542T_Update+0x12a>
			}
		}else{
			dbg_print("DM54T Error: setTimerPeriod() null pointer function, in file:%s, at line:%u\r\n", __FILE__, __LINE__);
 8001aa0:	f240 222b 	movw	r2, #555	@ 0x22b
 8001aa4:	4907      	ldr	r1, [pc, #28]	@ (8001ac4 <DM542T_Update+0x134>)
 8001aa6:	480b      	ldr	r0, [pc, #44]	@ (8001ad4 <DM542T_Update+0x144>)
 8001aa8:	f002 f89a 	bl	8003be0 <dbg_print>
			return DM542T_ERR_NULL_PTR;
 8001aac:	f06f 0301 	mvn.w	r3, #1
 8001ab0:	e003      	b.n	8001aba <DM542T_Update+0x12a>
		}
		// Mark that changes have been applied
		drv->isChanged = 0;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	739a      	strb	r2, [r3, #14]
    }
    return DM542T_ERR_OK;  // Update successful
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	0801a50c 	.word	0x0801a50c
 8001ac8:	0801a528 	.word	0x0801a528
 8001acc:	0801a570 	.word	0x0801a570
 8001ad0:	0801a5a8 	.word	0x0801a5a8
 8001ad4:	0801a5e4 	.word	0x0801a5e4

08001ad8 <DM542T_InitInterface>:
uint32_t dm542t_getSysFreq_if(void);
void dm542t_delayUS_if(uint32_t us);



void DM542T_InitInterface(DM542T_ts *dm542t){
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	dm542t->init = dm542t_init_if;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a11      	ldr	r2, [pc, #68]	@ (8001b28 <DM542T_InitInterface+0x50>)
 8001ae4:	645a      	str	r2, [r3, #68]	@ 0x44
	dm542t->enPin = dm542t_enPin_if;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a10      	ldr	r2, [pc, #64]	@ (8001b2c <DM542T_InitInterface+0x54>)
 8001aea:	649a      	str	r2, [r3, #72]	@ 0x48
	dm542t->dirPin = dm542t_dirPin_if;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a10      	ldr	r2, [pc, #64]	@ (8001b30 <DM542T_InitInterface+0x58>)
 8001af0:	64da      	str	r2, [r3, #76]	@ 0x4c
	dm542t->timerInit = dm542t_timerInit_if;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a0f      	ldr	r2, [pc, #60]	@ (8001b34 <DM542T_InitInterface+0x5c>)
 8001af6:	651a      	str	r2, [r3, #80]	@ 0x50
	dm542t->startPWM = dm542t_startPWM_if;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a0f      	ldr	r2, [pc, #60]	@ (8001b38 <DM542T_InitInterface+0x60>)
 8001afc:	655a      	str	r2, [r3, #84]	@ 0x54
	dm542t->stopPWM = dm542t_stopPWM_if;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a0e      	ldr	r2, [pc, #56]	@ (8001b3c <DM542T_InitInterface+0x64>)
 8001b02:	659a      	str	r2, [r3, #88]	@ 0x58
	dm542t->setTimerPeriod	= dm542t_setPeriod_if;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a0e      	ldr	r2, [pc, #56]	@ (8001b40 <DM542T_InitInterface+0x68>)
 8001b08:	665a      	str	r2, [r3, #100]	@ 0x64
	dm542t->getTimerPrescaler = dm542t_getPrescaler_if;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b44 <DM542T_InitInterface+0x6c>)
 8001b0e:	65da      	str	r2, [r3, #92]	@ 0x5c
	dm542t->getSysFreq = dm542t_getSysFreq_if;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a0d      	ldr	r2, [pc, #52]	@ (8001b48 <DM542T_InitInterface+0x70>)
 8001b14:	661a      	str	r2, [r3, #96]	@ 0x60
	dm542t->delay_us = dm542t_delayUS_if;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a0c      	ldr	r2, [pc, #48]	@ (8001b4c <DM542T_InitInterface+0x74>)
 8001b1a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	08001b51 	.word	0x08001b51
 8001b2c:	08001b69 	.word	0x08001b69
 8001b30:	08001b95 	.word	0x08001b95
 8001b34:	08001bc5 	.word	0x08001bc5
 8001b38:	08001bdd 	.word	0x08001bdd
 8001b3c:	08001c09 	.word	0x08001c09
 8001b40:	08001c35 	.word	0x08001c35
 8001b44:	08001c69 	.word	0x08001c69
 8001b48:	08001c81 	.word	0x08001c81
 8001b4c:	08001c8f 	.word	0x08001c8f

08001b50 <dm542t_init_if>:


DM542T_Error_te dm542t_init_if(struct DM542T *drv){
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	return DM542T_ERR_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
	...

08001b68 <dm542t_enPin_if>:

void dm542t_enPin_if(uint8_t status){
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(DM542T_EN_PORT, DM542T_EN_PIN,
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	bf0c      	ite	eq
 8001b78:	2301      	moveq	r3, #1
 8001b7a:	2300      	movne	r3, #0
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	461a      	mov	r2, r3
 8001b80:	2180      	movs	r1, #128	@ 0x80
 8001b82:	4803      	ldr	r0, [pc, #12]	@ (8001b90 <dm542t_enPin_if+0x28>)
 8001b84:	f008 fca6 	bl	800a4d4 <HAL_GPIO_WritePin>
			(status? GPIO_PIN_RESET : GPIO_PIN_SET));
//		dbg_print("DM542T: %s\r\n",(status? "Disable" : "Enabled"));
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40020800 	.word	0x40020800

08001b94 <dm542t_dirPin_if>:

void dm542t_dirPin_if(DM542T_Dir_te dir){
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(DM542T_DIR_PORT, DM542T_DIR_PIN,
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	bf14      	ite	ne
 8001ba4:	2301      	movne	r3, #1
 8001ba6:	2300      	moveq	r3, #0
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	461a      	mov	r2, r3
 8001bac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bb0:	4803      	ldr	r0, [pc, #12]	@ (8001bc0 <dm542t_dirPin_if+0x2c>)
 8001bb2:	f008 fc8f 	bl	800a4d4 <HAL_GPIO_WritePin>
			(dir == DM542T_DIR_CW ? GPIO_PIN_RESET : GPIO_PIN_SET));
//		dbg_print("DM542T: Direction %s\r\n",(dir == DM542T_DIR_CW? "CW" : "CCW"));
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40020800 	.word	0x40020800

08001bc4 <dm542t_timerInit_if>:

DM542T_Error_te dm542t_timerInit_if(struct DM542T *drv){
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
	//TODO: to implement later
	return DM542T_ERR_OK;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
	...

08001bdc <dm542t_startPWM_if>:

DM542T_Error_te dm542t_startPWM_if(void){
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0

	if(HAL_TIM_PWM_Start(DM542T_TIMER, DM542T_TIMER_PWM_CHANNEL) != HAL_OK){
 8001be0:	2100      	movs	r1, #0
 8001be2:	4807      	ldr	r0, [pc, #28]	@ (8001c00 <dm542t_startPWM_if+0x24>)
 8001be4:	f00a f8d6 	bl	800bd94 <HAL_TIM_PWM_Start>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d005      	beq.n	8001bfa <dm542t_startPWM_if+0x1e>
		dbg_print("DM542T Error: Start PWM Failed\r\n");
 8001bee:	4805      	ldr	r0, [pc, #20]	@ (8001c04 <dm542t_startPWM_if+0x28>)
 8001bf0:	f001 fff6 	bl	8003be0 <dbg_print>
		return DM542T_ERR_PWM_START_FAILED;
 8001bf4:	f06f 0303 	mvn.w	r3, #3
 8001bf8:	e000      	b.n	8001bfc <dm542t_startPWM_if+0x20>
	}
//		dbg_print("DM542T: Start PWM\r\n");
	return DM542T_ERR_OK;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	200009f4 	.word	0x200009f4
 8001c04:	0801a6f4 	.word	0x0801a6f4

08001c08 <dm542t_stopPWM_if>:

DM542T_Error_te dm542t_stopPWM_if(void){
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0

	if(HAL_TIM_PWM_Stop(DM542T_TIMER, DM542T_TIMER_PWM_CHANNEL) != HAL_OK){
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	4807      	ldr	r0, [pc, #28]	@ (8001c2c <dm542t_stopPWM_if+0x24>)
 8001c10:	f00a f988 	bl	800bf24 <HAL_TIM_PWM_Stop>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d005      	beq.n	8001c26 <dm542t_stopPWM_if+0x1e>
		dbg_print("DM542T Error: Stop PWM Failed\r\n");
 8001c1a:	4805      	ldr	r0, [pc, #20]	@ (8001c30 <dm542t_stopPWM_if+0x28>)
 8001c1c:	f001 ffe0 	bl	8003be0 <dbg_print>
		return DM542T_ERR_PWM_STOP_FAILED;
 8001c20:	f06f 0304 	mvn.w	r3, #4
 8001c24:	e000      	b.n	8001c28 <dm542t_stopPWM_if+0x20>
	}
//		dbg_print("DM542T: Stop PWM\r\n");
	return DM542T_ERR_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	200009f4 	.word	0x200009f4
 8001c30:	0801a718 	.word	0x0801a718

08001c34 <dm542t_setPeriod_if>:

DM542T_Error_te dm542t_setPeriod_if(struct DM542T *drv, uint32_t period){
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]

	__HAL_TIM_SET_AUTORELOAD(DM542T_TIMER, period);
 8001c3e:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <dm542t_setPeriod_if+0x30>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c46:	4a07      	ldr	r2, [pc, #28]	@ (8001c64 <dm542t_setPeriod_if+0x30>)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COUNTER(DM542T_TIMER, period/2);
 8001c4c:	4b05      	ldr	r3, [pc, #20]	@ (8001c64 <dm542t_setPeriod_if+0x30>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	0852      	lsrs	r2, r2, #1
 8001c54:	625a      	str	r2, [r3, #36]	@ 0x24
//		dbg_print("DM542T: set period: %u\r\n", period);
	return DM542T_ERR_OK;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	200009f4 	.word	0x200009f4

08001c68 <dm542t_getPrescaler_if>:

uint32_t dm542t_getPrescaler_if(void){
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0

	return DM542T_TIMER->Init.Prescaler;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	@ (8001c7c <dm542t_getPrescaler_if+0x14>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	200009f4 	.word	0x200009f4

08001c80 <dm542t_getSysFreq_if>:

uint32_t dm542t_getSysFreq_if(void){
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
	return HAL_RCC_GetSysClockFreq();
 8001c84:	f008 ffd0 	bl	800ac28 <HAL_RCC_GetSysClockFreq>
 8001c88:	4603      	mov	r3, r0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <dm542t_delayUS_if>:

void dm542t_delayUS_if(uint32_t us){
 8001c8e:	b480      	push	{r7}
 8001c90:	b085      	sub	sp, #20
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
	/*It will make delay close to 5us*/
	for(uint32_t i = 0; i <= 70; i++){
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	e003      	b.n	8001ca4 <dm542t_delayUS_if+0x16>
		__NOP();
 8001c9c:	bf00      	nop
	for(uint32_t i = 0; i <= 70; i++){
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2b46      	cmp	r3, #70	@ 0x46
 8001ca8:	d9f8      	bls.n	8001c9c <dm542t_delayUS_if+0xe>
	}
}
 8001caa:	bf00      	nop
 8001cac:	bf00      	nop
 8001cae:	3714      	adds	r7, #20
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <Encoder_Init>:
 * @param enc Pointer to the encoder structure.
 * @param htim Pointer to the timer handle used for the encoder.
 * @param resolution Encoder resolution (ticks per revolution).
 * @return ENCODER_ERR_NONE on success, or an error code on failure.
 */
Encoder_Error_te Encoder_Init(Encoder_ts *enc, TIM_HandleTypeDef *htim, uint16_t resolution) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	80fb      	strh	r3, [r7, #6]
	if(enc == NULL || htim == NULL){
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d002      	beq.n	8001cd2 <Encoder_Init+0x1a>
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d102      	bne.n	8001cd8 <Encoder_Init+0x20>
		return ENCODER_ERR_NULL_PTR;
 8001cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd6:	e05f      	b.n	8001d98 <Encoder_Init+0xe0>
	}
    enc->htim = htim;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	635a      	str	r2, [r3, #52]	@ 0x34
    enc->count = 0;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	609a      	str	r2, [r3, #8]
    enc->countPerRev = 0;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	60da      	str	r2, [r3, #12]
    enc->lastCount = 0;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
    enc->countZ = 0;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	615a      	str	r2, [r3, #20]
    enc->dir = ENCODER_DIR_NONE;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	771a      	strb	r2, [r3, #28]
    enc->rpm = 0;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	625a      	str	r2, [r3, #36]	@ 0x24
    enc->resolution = resolution;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	88fa      	ldrh	r2, [r7, #6]
 8001d08:	80da      	strh	r2, [r3, #6]
    enc->ppr = resolution*ENC_COUNT_TYPE;
 8001d0a:	88fb      	ldrh	r3, [r7, #6]
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	809a      	strh	r2, [r3, #4]
    enc->posAngle = 0;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	62da      	str	r2, [r3, #44]	@ 0x2c
    enc->last_timestamp = HAL_GetTick();
 8001d1c:	f007 fbe6 	bl	80094ec <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	631a      	str	r2, [r3, #48]	@ 0x30

    enc->chAInCap.is1stEadgCapturd = 0;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    enc->chAInCap.isCaptured = 0;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	enc->chAInCap.count1 = 0;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	63da      	str	r2, [r3, #60]	@ 0x3c
	enc->chAInCap.count2 = 0;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	641a      	str	r2, [r3, #64]	@ 0x40
	enc->chAInCap.diff = 0;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2200      	movs	r2, #0
 8001d46:	645a      	str	r2, [r3, #68]	@ 0x44
	enc->chAInCap.index = 0;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	65da      	str	r2, [r3, #92]	@ 0x5c
	enc->chAInCap.freq = 0;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f04f 0200 	mov.w	r2, #0
 8001d54:	66da      	str	r2, [r3, #108]	@ 0x6c
	FLTR_InitMedian(&enc->chAInCap.medFltr, FLTR_MED_WINDOW_SIZE);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3370      	adds	r3, #112	@ 0x70
 8001d5a:	2109      	movs	r1, #9
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f000 fab5 	bl	80022cc <FLTR_InitMedian>
	FLTR_InitMovAvg(&enc->chAInCap.movAvgFltr, FLTR_MOV_WINDOW_SIZE);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	33d4      	adds	r3, #212	@ 0xd4
 8001d66:	2109      	movs	r1, #9
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f000 facf 	bl	800230c <FLTR_InitMovAvg>
	memset(enc->chAInCap.diffBuf, 0, 20);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	3348      	adds	r3, #72	@ 0x48
 8001d72:	2214      	movs	r2, #20
 8001d74:	2100      	movs	r1, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f015 ff62 	bl	8017c40 <memset>

//	enc->test.i = 0;
    /*Start Encoder*/
	Encoder_SetCount(enc, 0);
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f000 f8ae 	bl	8001ee0 <Encoder_SetCount>
	Encoder_SetPPR(enc, enc->ppr);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	889b      	ldrh	r3, [r3, #4]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	68f8      	ldr	r0, [r7, #12]
 8001d8c:	f000 f84d 	bl	8001e2a <Encoder_SetPPR>
    Encoder_StartTimer(enc);
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f000 f81a 	bl	8001dca <Encoder_StartTimer>
//    HAL_TIM_IC_Start_IT(enc->htim, TIM_CHANNEL_1);
    return ENCODER_ERR_NONE;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <Encoder_SetResolution>:
 * predefined count type multiplier.
 *
 * @param enc Pointer to the encoder structure to be configured.
 * @param resolution The resolution value to set (e.g., counts per revolution).
 */
void Encoder_SetResolution(Encoder_ts *enc, uint32_t resolution){
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
    enc->resolution = resolution;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	80da      	strh	r2, [r3, #6]
    enc->ppr = resolution*ENC_COUNT_TYPE;
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	809a      	strh	r2, [r3, #4]
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <Encoder_StartTimer>:
/**
 * @brief Starts the timer for the encoder.
 * @param enc Pointer to the encoder structure.
 * @return ENCODER_ERR_NONE on success, or an error code on failure.
 */
Encoder_Error_te Encoder_StartTimer(Encoder_ts *enc){
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b082      	sub	sp, #8
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
	if(HAL_TIM_Encoder_Start(enc->htim, TIM_CHANNEL_ALL) != HAL_OK){
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dd6:	213c      	movs	r1, #60	@ 0x3c
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f00a fb3b 	bl	800c454 <HAL_TIM_Encoder_Start>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d002      	beq.n	8001dea <Encoder_StartTimer+0x20>
		return ENCODER_ERR_TIM_START_FAILED;
 8001de4:	f06f 0302 	mvn.w	r3, #2
 8001de8:	e003      	b.n	8001df2 <Encoder_StartTimer+0x28>
	}
	enc->isStarted = 1;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2201      	movs	r2, #1
 8001dee:	705a      	strb	r2, [r3, #1]
	return ENCODER_ERR_NONE;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <Encoder_StopTimer>:
/**
 * @brief Stops the timer for the encoder.
 * @param enc Pointer to the encoder structure.
 * @return ENCODER_ERR_NONE on success, or an error code on failure.
 */
Encoder_Error_te Encoder_StopTimer(Encoder_ts *enc){
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
	if(HAL_TIM_Encoder_Stop(enc->htim, TIM_CHANNEL_ALL) != HAL_OK){
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e06:	213c      	movs	r1, #60	@ 0x3c
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f00a fbb1 	bl	800c570 <HAL_TIM_Encoder_Stop>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d002      	beq.n	8001e1a <Encoder_StopTimer+0x20>
		return ENCODER_ERR_TIM_START_FAILED;
 8001e14:	f06f 0302 	mvn.w	r3, #2
 8001e18:	e003      	b.n	8001e22 <Encoder_StopTimer+0x28>
	}
	enc->isStarted = 0;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	705a      	strb	r2, [r3, #1]
	return ENCODER_ERR_NONE;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <Encoder_SetPPR>:
/**
 * @brief Sets the pulses per revolution (PPR) for the encoder.
 * @param enc Pointer to the encoder structure.
 * @param ppr Pulses per revolution.
 */
void Encoder_SetPPR(Encoder_ts *enc, uint32_t ppr){
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
 8001e32:	6039      	str	r1, [r7, #0]
	enc->ppr = ppr;
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	809a      	strh	r2, [r3, #4]
	__HAL_TIM_SET_AUTORELOAD(enc->htim, (ppr-1));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	683a      	ldr	r2, [r7, #0]
 8001e44:	3a01      	subs	r2, #1
 8001e46:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	3a01      	subs	r2, #1
 8001e50:	60da      	str	r2, [r3, #12]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <Encoder_Update>:

/**
 * @brief Updates the encoder state, including direction, position, and RPM.
 * @param enc Pointer to the encoder structure.
 */
void Encoder_Update(Encoder_ts *enc) {
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b082      	sub	sp, #8
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]

	enc->dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(enc->htim);//Encoder_GetDir(enc);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0310 	and.w	r3, r3, #16
 8001e72:	2b10      	cmp	r3, #16
 8001e74:	bf0c      	ite	eq
 8001e76:	2301      	moveq	r3, #1
 8001e78:	2300      	movne	r3, #0
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	771a      	strb	r2, [r3, #28]
	Encoder_GetCount(enc);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f819 	bl	8001eba <Encoder_GetCount>

	enc->posAngle = Encoder_CalcPositionAngle(enc->count, enc->ppr);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	889b      	ldrh	r3, [r3, #4]
 8001e92:	4619      	mov	r1, r3
 8001e94:	4610      	mov	r0, r2
 8001e96:	f000 f847 	bl	8001f28 <Encoder_CalcPositionAngle>
 8001e9a:	eef0 7a40 	vmov.f32	s15, s0
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	enc->lastCount = enc->count;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689a      	ldr	r2, [r3, #8]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	611a      	str	r2, [r3, #16]
//	if((uint16_t)enc->count != pos){
//		dbg_print("count:%ld, dir:%d, pos: %d\r\n",enc->count, enc->dir, (uint16_t)enc->posAngle );
//	}
//	pos = enc->count;

	Encoder_CalcRPM(enc);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 f8a9 	bl	8002004 <Encoder_CalcRPM>
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <Encoder_GetCount>:
/**
 * @brief Retrieves the current count from the encoder.
 * @param enc Pointer to the encoder structure.
 * @return The current encoder count as a 32-bit signed integer.
 */
int32_t Encoder_GetCount(Encoder_ts *enc){
 8001eba:	b480      	push	{r7}
 8001ebc:	b083      	sub	sp, #12
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
//	if(enc->dir == 1){
//		/*Down count*/
//		enc->count = ENC_MAX_COUNT_RESOLUTION - __HAL_TIM_GET_COUNTER(enc->htim);
//	}else{
		/*Up count*/
		enc->count = __HAL_TIM_GET_COUNTER(enc->htim);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eca:	461a      	mov	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	609a      	str	r2, [r3, #8]
//	}

	return enc->count;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <Encoder_SetCount>:
 * @brief Sets the encoder count to a specified value.
 * @param enc Pointer to the encoder structure.
 * @param count The desired count value to set.
 * @return ENCODER_ERR_NONE on success, or an error code on failure.
 */
Encoder_Error_te Encoder_SetCount(Encoder_ts *enc, uint32_t count){
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
	/*Stop Timer*/
	if(Encoder_StopTimer(enc) != ENCODER_ERR_NONE){
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7ff ff85 	bl	8001dfa <Encoder_StopTimer>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d002      	beq.n	8001efc <Encoder_SetCount+0x1c>
		return ENCODER_ERR_TIM_STOP_FAILED;
 8001ef6:	f06f 0303 	mvn.w	r3, #3
 8001efa:	e011      	b.n	8001f20 <Encoder_SetCount+0x40>
	}

	/*Modify counter value*/
	__HAL_TIM_SET_COUNTER(enc->htim, count);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	625a      	str	r2, [r3, #36]	@ 0x24
	enc->count = 0;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]

	/*Start Timer*/
	if(Encoder_StartTimer(enc) != ENCODER_ERR_NONE){
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff ff5c 	bl	8001dca <Encoder_StartTimer>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d002      	beq.n	8001f1e <Encoder_SetCount+0x3e>
		return ENCODER_ERR_TIM_START_FAILED;
 8001f18:	f06f 0302 	mvn.w	r3, #2
 8001f1c:	e000      	b.n	8001f20 <Encoder_SetCount+0x40>
	}
	return ENCODER_ERR_NONE;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <Encoder_CalcPositionAngle>:
 * @brief Calculates the position angle based on the encoder count and pulses per revolution (PPR).
 * @param count The current encoder count.
 * @param ppr Pulses per revolution of the encoder.
 * @return The calculated position angle in degrees. Returns `ENCODER_ERR_INVALID_VALUE` for invalid inputs.
 */
float Encoder_CalcPositionAngle(uint32_t count, uint32_t ppr){
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
	if(ppr <= 0 || count > ppr){
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d003      	beq.n	8001f40 <Encoder_CalcPositionAngle+0x18>
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d902      	bls.n	8001f46 <Encoder_CalcPositionAngle+0x1e>
		return ENCODER_ERR_INVALID_VALUE;
 8001f40:	eef8 7a00 	vmov.f32	s15, #128	@ 0xc0000000 -2.0
 8001f44:	e00f      	b.n	8001f66 <Encoder_CalcPositionAngle+0x3e>
	}

	return (float)(ENC_DEGREE_MAX*((float)count/(float)(ppr)));
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	ee07 3a90 	vmov	s15, r3
 8001f4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	ee07 3a90 	vmov	s15, r3
 8001f56:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f5e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001f74 <Encoder_CalcPositionAngle+0x4c>
 8001f62:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001f66:	eeb0 0a67 	vmov.f32	s0, s15
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr
 8001f74:	43b40000 	.word	0x43b40000

08001f78 <Encoder_IndexZCapture>:
 * @brief Handles the Z-index capture event for the encoder.
 *
 * This function resets the encoder count and calculates the RPM based on the time interval between Z-index events.
 * @param enc Pointer to the encoder structure.
 */
void Encoder_IndexZCapture(Encoder_ts *enc){
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

//	dbg_print("enc: count: %d, ang: %d\r\n",enc->count, enc->posAngle);

	enc->countPerRev = __HAL_TIM_GET_COUNTER(enc->htim);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	60da      	str	r2, [r3, #12]
	dbg_print("Enc: Count:%ld\r\n",enc->countPerRev);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	4619      	mov	r1, r3
 8001f92:	4819      	ldr	r0, [pc, #100]	@ (8001ff8 <Encoder_IndexZCapture+0x80>)
 8001f94:	f001 fe24 	bl	8003be0 <dbg_print>
	enc->isZTriged = 1;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	619a      	str	r2, [r3, #24]
	enc->countZ++;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	1c5a      	adds	r2, r3, #1
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	615a      	str	r2, [r3, #20]
	enc->posAngle = 0;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f04f 0200 	mov.w	r2, #0
 8001fae:	62da      	str	r2, [r3, #44]	@ 0x2c
	enc->count = 0;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	609a      	str	r2, [r3, #8]
	Encoder_SetCount(enc,0);
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f7ff ff91 	bl	8001ee0 <Encoder_SetCount>

	/*TODO: Test*/
	uint32_t time = HAL_GetTick();
 8001fbe:	f007 fa95 	bl	80094ec <HAL_GetTick>
 8001fc2:	60f8      	str	r0, [r7, #12]
	static uint32_t lastTime = 0;
	uint16_t deltaTime = time - lastTime;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <Encoder_IndexZCapture+0x84>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	817b      	strh	r3, [r7, #10]
	lastTime = time;
 8001fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ffc <Encoder_IndexZCapture+0x84>)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6013      	str	r3, [r2, #0]
	enc->rpmFromZ = (float)(60000.0f/(float)deltaTime);
 8001fd8:	897b      	ldrh	r3, [r7, #10]
 8001fda:	ee07 3a90 	vmov	s15, r3
 8001fde:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fe2:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8002000 <Encoder_IndexZCapture+0x88>
 8001fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

}
 8001ff0:	bf00      	nop
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	0801a738 	.word	0x0801a738
 8001ffc:	20000280 	.word	0x20000280
 8002000:	476a6000 	.word	0x476a6000

08002004 <Encoder_CalcRPM>:
 * This function applies filtering to the captured data, validates the input, calculates
 * the frequency, and finally computes the RPM based on the encoder's resolution.
 *
 * @param enc Pointer to the encoder structure.
 */
void Encoder_CalcRPM(Encoder_ts *enc){
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]

	if (enc->resolution == 0 ){ //|| enc->chAInCap.index < 5
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	88db      	ldrh	r3, [r3, #6]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d053      	beq.n	80020bc <Encoder_CalcRPM+0xb8>
//		avrgDiff += enc->chAInCap.diffBuf[i];
//	}
//	avrgDiff = avrgDiff/5;
//	enc->chAInCap.index = 0;

	if(enc->chAInCap.diff == enc->chAInCap.lastDiff && enc->chAInCap.isCaptured == 0){return;}
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800201c:	429a      	cmp	r2, r3
 800201e:	d104      	bne.n	800202a <Encoder_CalcRPM+0x26>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8002026:	2b00      	cmp	r3, #0
 8002028:	d04a      	beq.n	80020c0 <Encoder_CalcRPM+0xbc>
	enc->chAInCap.lastDiff = enc->chAInCap.diff;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	661a      	str	r2, [r3, #96]	@ 0x60
	enc->chAInCap.isCaptured = 0;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64



	/*1. Apply Median filter*/
	enc->chAInCap.medFltr.nextValue = enc->chAInCap.diff;//avrgDiff;//
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203e:	ee07 3a90 	vmov	s15, r3
 8002042:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc
	FLTR_ApplyMedian(&enc->chAInCap.medFltr);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3370      	adds	r3, #112	@ 0x70
 8002050:	4618      	mov	r0, r3
 8002052:	f000 f87d 	bl	8002150 <FLTR_ApplyMedian>

	/*1. Apply moving average filter*/
	enc->chAInCap.movAvgFltr.nextValue = enc->chAInCap.medFltr.value;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
	FLTR_ApplyMovAvg(&enc->chAInCap.movAvgFltr);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	33d4      	adds	r3, #212	@ 0xd4
 8002066:	4618      	mov	r0, r3
 8002068:	f000 f8d0 	bl	800220c <FLTR_ApplyMovAvg>

	/* CHeck the data validity*/
	float fltrdValue  = enc->chAInCap.movAvgFltr.value;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8002072:	60fb      	str	r3, [r7, #12]
	if(fltrdValue == 0){
 8002074:	edd7 7a03 	vldr	s15, [r7, #12]
 8002078:	eef5 7a40 	vcmp.f32	s15, #0.0
 800207c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002080:	d020      	beq.n	80020c4 <Encoder_CalcRPM+0xc0>
		return;
	}

	/* calculate frequency*/
	enc->chAInCap.freq =  ((enc->chAInCap.refClk/(float)enc->resolution)/fltrdValue);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	88db      	ldrh	r3, [r3, #6]
 800208c:	ee07 3a90 	vmov	s15, r3
 8002090:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002094:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002098:	ed97 7a03 	vldr	s14, [r7, #12]
 800209c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c

	/*Calculate RPM*/
	enc->rpm = enc->chAInCap.freq * 60.0;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 80020ac:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80020cc <Encoder_CalcRPM+0xc8>
 80020b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 80020ba:	e004      	b.n	80020c6 <Encoder_CalcRPM+0xc2>
		return;
 80020bc:	bf00      	nop
 80020be:	e002      	b.n	80020c6 <Encoder_CalcRPM+0xc2>
	if(enc->chAInCap.diff == enc->chAInCap.lastDiff && enc->chAInCap.isCaptured == 0){return;}
 80020c0:	bf00      	nop
 80020c2:	e000      	b.n	80020c6 <Encoder_CalcRPM+0xc2>
		return;
 80020c4:	bf00      	nop
//		enc->test.mov[enc->test.i] = enc->chAInCap.movAvgFltr.value;
//		enc->test.rpm[enc->test.i] = enc->rpm;
//		enc->test.i++;
//	}

}
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	42700000 	.word	0x42700000

080020d0 <Encoder_ChACapture>:
 * compute the encoder's speed and direction.
 *
 * @param enc Pointer to the encoder structure.
 * @param count The current timer count when the edge is captured.
 */
void Encoder_ChACapture(Encoder_ts *enc, uint32_t count){
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
	if(enc->chAInCap.is1stEadgCapturd == 0){
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d107      	bne.n	80020f4 <Encoder_ChACapture+0x24>
		/*First edge*/
		enc->chAInCap.count1 = count;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	63da      	str	r2, [r3, #60]	@ 0x3c
		enc->chAInCap.is1stEadgCapturd = 1;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
//		if(i >= 50){ i = 0;}
//		enc->chAInCap.d[i] =  	enc->chAInCap.diff;

//		dbg_print("%ld, %ld, %ld\r\n",enc->chAInCap.count1 , enc->chAInCap.count2,diff);
	}
}
 80020f2:	e026      	b.n	8002142 <Encoder_ChACapture+0x72>
		enc->chAInCap.count2 = count;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	641a      	str	r2, [r3, #64]	@ 0x40
		if (enc->chAInCap.count2 > enc->chAInCap.count1){
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002102:	429a      	cmp	r2, r3
 8002104:	d907      	bls.n	8002116 <Encoder_ChACapture+0x46>
			enc->chAInCap.diff = enc->chAInCap.count2 - enc->chAInCap.count1;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800210e:	1ad2      	subs	r2, r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	645a      	str	r2, [r3, #68]	@ 0x44
 8002114:	e00d      	b.n	8002132 <Encoder_ChACapture+0x62>
		}else if (enc->chAInCap.count1 > enc->chAInCap.count2){
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	429a      	cmp	r2, r3
 8002120:	d907      	bls.n	8002132 <Encoder_ChACapture+0x62>
			enc->chAInCap.diff = (0xFFFFFFFF - enc->chAInCap.count1) + enc->chAInCap.count2;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	1e5a      	subs	r2, r3, #1
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	645a      	str	r2, [r3, #68]	@ 0x44
		enc->chAInCap.count1 = enc->chAInCap.count2;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	63da      	str	r2, [r3, #60]	@ 0x3c
		enc->chAInCap.isCaptured = 1;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
	...

08002150 <FLTR_ApplyMedian>:
/**
  * @brief  Median filter
  * @param  mParams: median parameters
  * @retval filtered value
  */
FLTR_Error FLTR_ApplyMedian(FLTR_Median_ts *mParams){
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
	if(mParams == NULL){
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <FLTR_ApplyMedian+0x12>
		return FLTR_ERROR_NULL_PTR;
 800215e:	2301      	movs	r3, #1
 8002160:	e04c      	b.n	80021fc <FLTR_ApplyMedian+0xac>
	}else if((mParams->windowSize == 0) ||
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002168:	2b00      	cmp	r3, #0
 800216a:	d00c      	beq.n	8002186 <FLTR_ApplyMedian+0x36>
			((mParams->windowSize%2) == 0) ||
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	b2db      	uxtb	r3, r3
	}else if((mParams->windowSize == 0) ||
 8002178:	2b00      	cmp	r3, #0
 800217a:	d004      	beq.n	8002186 <FLTR_ApplyMedian+0x36>
			(mParams->windowSize >= FLTR_MED_WINDOW_SIZE_MAX)){
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
			((mParams->windowSize%2) == 0) ||
 8002182:	2b14      	cmp	r3, #20
 8002184:	d901      	bls.n	800218a <FLTR_ApplyMedian+0x3a>
		return FLTR_ERROR_INVALID_WINDOW_SIZE;
 8002186:	2302      	movs	r3, #2
 8002188:	e038      	b.n	80021fc <FLTR_ApplyMedian+0xac>
	}

	mParams->window[mParams->position++] = mParams->nextValue;					// set the new sample to the window buffer
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002190:	1c5a      	adds	r2, r3, #1
 8002192:	b2d1      	uxtb	r1, r2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	f882 1060 	strb.w	r1, [r2, #96]	@ 0x60
 800219a:	4618      	mov	r0, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021a0:	6879      	ldr	r1, [r7, #4]
 80021a2:	0083      	lsls	r3, r0, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	601a      	str	r2, [r3, #0]
	memcpy(winBufTemp, mParams->window, mParams->windowSize*sizeof(winBufTemp[0]));		// copy the samples from the window buffer to the local buffer
 80021a8:	6879      	ldr	r1, [r7, #4]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	461a      	mov	r2, r3
 80021b4:	4813      	ldr	r0, [pc, #76]	@ (8002204 <FLTR_ApplyMedian+0xb4>)
 80021b6:	f015 ffcd 	bl	8018154 <memcpy>
	qsort(winBufTemp, mParams->windowSize, sizeof(winBufTemp[0]), CompFunc);				// Arrange the local buffer elements in ascending order
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80021c0:	4619      	mov	r1, r3
 80021c2:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <FLTR_ApplyMedian+0xb8>)
 80021c4:	2204      	movs	r2, #4
 80021c6:	480f      	ldr	r0, [pc, #60]	@ (8002204 <FLTR_ApplyMedian+0xb4>)
 80021c8:	f014 facf 	bl	801676a <qsort>
	if(mParams->position >= mParams->windowSize)	mParams->position = 0;			// if window buffer is full, set the position to zero for adding new sample to the buffer
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 2060 	ldrb.w	r2, [r3, #96]	@ 0x60
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80021d8:	429a      	cmp	r2, r3
 80021da:	d303      	bcc.n	80021e4 <FLTR_ApplyMedian+0x94>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	mParams->value = winBufTemp[((mParams->windowSize-1U)/2U)];									// getting the center value of the buffer and return
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80021ea:	3b01      	subs	r3, #1
 80021ec:	085b      	lsrs	r3, r3, #1
 80021ee:	4a05      	ldr	r2, [pc, #20]	@ (8002204 <FLTR_ApplyMedian+0xb4>)
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4413      	add	r3, r2
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	659a      	str	r2, [r3, #88]	@ 0x58
	return FLTR_ERROR_NONE;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	20000284 	.word	0x20000284
 8002208:	08002353 	.word	0x08002353

0800220c <FLTR_ApplyMovAvg>:
/**
  * @brief  Moving Average filter
  * @param  maParams: Moving average parameters
  * @retval filtered value
  */
FLTR_Error FLTR_ApplyMovAvg(FLTR_MovingAverage_ts *maParams){
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	if(maParams == NULL){
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <FLTR_ApplyMovAvg+0x12>
		return FLTR_ERROR_NULL_PTR;
 800221a:	2301      	movs	r3, #1
 800221c:	e050      	b.n	80022c0 <FLTR_ApplyMovAvg+0xb4>
	}else if((maParams->windowSize == 0) ||
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002224:	2b00      	cmp	r3, #0
 8002226:	d004      	beq.n	8002232 <FLTR_ApplyMovAvg+0x26>
			(maParams->windowSize >= FLTR_MOV_WINDOW_SIZE_MAX)){
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
	}else if((maParams->windowSize == 0) ||
 800222e:	2b14      	cmp	r3, #20
 8002230:	d901      	bls.n	8002236 <FLTR_ApplyMovAvg+0x2a>
		return FLTR_ERROR_INVALID_WINDOW_SIZE;
 8002232:	2302      	movs	r3, #2
 8002234:	e044      	b.n	80022c0 <FLTR_ApplyMovAvg+0xb4>
	}
	maParams->sum = maParams->sum - maParams->window[maParams->position] + maParams->nextValue;		// add the new value and subtract the old value from the sum of the elements
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800223a:	ee07 3a90 	vmov	s15, r3
 800223e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	4413      	add	r3, r2
 800224e:	edd3 7a00 	vldr	s15, [r3]
 8002252:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800225c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002260:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002264:	ee17 2a90 	vmov	r2, s15
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	665a      	str	r2, [r3, #100]	@ 0x64
	maParams->window[maParams->position++] = maParams->nextValue;									// set the new sample to the window buffer
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002272:	1c5a      	adds	r2, r3, #1
 8002274:	b2d1      	uxtb	r1, r2
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	f882 1060 	strb.w	r1, [r2, #96]	@ 0x60
 800227c:	4618      	mov	r0, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	0083      	lsls	r3, r0, #2
 8002286:	440b      	add	r3, r1
 8002288:	601a      	str	r2, [r3, #0]
	if(maParams->position >=  maParams->windowSize)	maParams->position = 0;								// if window buffer is full, set the position to zero for adding new sample to the buffer
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f893 2060 	ldrb.w	r2, [r3, #96]	@ 0x60
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002296:	429a      	cmp	r2, r3
 8002298:	d303      	bcc.n	80022a2 <FLTR_ApplyMovAvg+0x96>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	maParams->value = maParams->sum/ maParams->windowSize;//(uint16_t)ceil((float)maParams->sum/(float)FLTR_MOV_WINDOW_SIZE);															// calculate the average and return
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80022ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80022b0:	ee07 3a90 	vmov	s15, r3
 80022b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
	return FLTR_ERROR_NONE;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <FLTR_InitMedian>:
/**
  * @brief  Clears median filter
  * @param  mParams: median filter parameters
  * @retvalnone
  */
void FLTR_InitMedian(FLTR_Median_ts *mParams, uint8_t windowSIze){
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	460b      	mov	r3, r1
 80022d6:	70fb      	strb	r3, [r7, #3]
	mParams->value = 0.0;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	659a      	str	r2, [r3, #88]	@ 0x58
	mParams->nextValue = 0.0;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	65da      	str	r2, [r3, #92]	@ 0x5c
	mParams->position = 0.0;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	mParams->windowSize = windowSIze;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
	memset(mParams->window, 0, FLTR_MED_WINDOW_SIZE_MAX*sizeof(mParams->window[0]));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2254      	movs	r2, #84	@ 0x54
 80022fc:	2100      	movs	r1, #0
 80022fe:	4618      	mov	r0, r3
 8002300:	f015 fc9e 	bl	8017c40 <memset>
}
 8002304:	bf00      	nop
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <FLTR_InitMovAvg>:
/**
  * @brief  Clears moving average filter
  * @param  mParams: moving average filter parameters
  * @retvalnone
  */
void FLTR_InitMovAvg(FLTR_MovingAverage_ts *maParams, uint8_t windowSIze){
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	460b      	mov	r3, r1
 8002316:	70fb      	strb	r3, [r7, #3]
	maParams->value = 0.0;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f04f 0200 	mov.w	r2, #0
 800231e:	659a      	str	r2, [r3, #88]	@ 0x58
	maParams->nextValue = 0.0;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f04f 0200 	mov.w	r2, #0
 8002326:	65da      	str	r2, [r3, #92]	@ 0x5c
	maParams->position = 0.0;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	maParams->sum = 0.0;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	665a      	str	r2, [r3, #100]	@ 0x64
	maParams->windowSize = windowSIze;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
	memset(maParams->window, 0, FLTR_MOV_WINDOW_SIZE_MAX*sizeof(maParams->window[0]));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2254      	movs	r2, #84	@ 0x54
 8002342:	2100      	movs	r1, #0
 8002344:	4618      	mov	r0, r3
 8002346:	f015 fc7b 	bl	8017c40 <memset>
}
 800234a:	bf00      	nop
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <CompFunc>:
/**
  * @brief  compare to numbers
  * @param a,b: two numbers
  * @retval return value can be positive or negative, if positive a is grater else b is grater
  */
int CompFunc (const void * a, const void * b) {
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
 800235a:	6039      	str	r1, [r7, #0]
   return ( *(int*)a - *(int*)b );
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	1ad3      	subs	r3, r2, r3
}
 8002366:	4618      	mov	r0, r3
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
	...

08002374 <HAL_GPIO_EXTI_Callback>:
/**
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	80fb      	strh	r3, [r7, #6]
	/*Encoder 1  index z interrupt*/
//	dbg_print("IRQ\r\n");
	if(GPIO_Pin == ENC1_CHZ_IT15_Pin){
 800237e:	88fb      	ldrh	r3, [r7, #6]
 8002380:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002384:	d10e      	bne.n	80023a4 <HAL_GPIO_EXTI_Callback+0x30>
		uint32_t count =  gv.enc1.count;//__HAL_TIM_GET_COUNTER(&htim2);//
 8002386:	4b13      	ldr	r3, [pc, #76]	@ (80023d4 <HAL_GPIO_EXTI_Callback+0x60>)
 8002388:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 800238c:	60fb      	str	r3, [r7, #12]
		Encoder_IndexZCapture(&gv.enc1);
 800238e:	4812      	ldr	r0, [pc, #72]	@ (80023d8 <HAL_GPIO_EXTI_Callback+0x64>)
 8002390:	f7ff fdf2 	bl	8001f78 <Encoder_IndexZCapture>

		gv.motoCtrlStpr.downSen.isTriggered = 1;
 8002394:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <HAL_GPIO_EXTI_Callback+0x60>)
 8002396:	2201      	movs	r2, #1
 8002398:	f883 22ec 	strb.w	r2, [r3, #748]	@ 0x2ec
//		gv.smd.downSenTrig = 1;
		dbg_print("LowerLimit: IRQ, COunt:%u\r\n",count);
 800239c:	68f9      	ldr	r1, [r7, #12]
 800239e:	480f      	ldr	r0, [pc, #60]	@ (80023dc <HAL_GPIO_EXTI_Callback+0x68>)
 80023a0:	f001 fc1e 	bl	8003be0 <dbg_print>
//		DM542TStpDrv_SetRPM(&gv.smd.drv, 0);
	}if(GPIO_Pin == STP_M_LIMIT_SW_IT10_Pin){
 80023a4:	88fb      	ldrh	r3, [r7, #6]
 80023a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023aa:	d10b      	bne.n	80023c4 <HAL_GPIO_EXTI_Callback+0x50>

		gv.motoCtrlStpr.upSen.isTriggered = 1;
 80023ac:	4b09      	ldr	r3, [pc, #36]	@ (80023d4 <HAL_GPIO_EXTI_Callback+0x60>)
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 22ea 	strb.w	r2, [r3, #746]	@ 0x2ea
		uint32_t count =  gv.enc1.count;//__HAL_TIM_GET_COUNTER(&htim2);//gv.enc1.count;//
 80023b4:	4b07      	ldr	r3, [pc, #28]	@ (80023d4 <HAL_GPIO_EXTI_Callback+0x60>)
 80023b6:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 80023ba:	60bb      	str	r3, [r7, #8]
		//		gv.smd.upSenTrig = 1;
		dbg_print("UpperLmit: IRQ, COunt:%u\r\n",count);
 80023bc:	68b9      	ldr	r1, [r7, #8]
 80023be:	4808      	ldr	r0, [pc, #32]	@ (80023e0 <HAL_GPIO_EXTI_Callback+0x6c>)
 80023c0:	f001 fc0e 	bl	8003be0 <dbg_print>

	}
	handle_exti_Callback(GPIO_Pin);
 80023c4:	88fb      	ldrh	r3, [r7, #6]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f00e fcfe 	bl	8010dc8 <handle_exti_Callback>

}
 80023cc:	bf00      	nop
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	200002d8 	.word	0x200002d8
 80023d8:	20000450 	.word	0x20000450
 80023dc:	0801a74c 	.word	0x0801a74c
 80023e0:	0801a768 	.word	0x0801a768

080023e4 <HAL_TIM_IC_CaptureCallback>:
 * This function is called when a capture event occurs on the input capture channel of TIM2. It reads
 * the current timer counter and processes it using the `Encoder_ChACapture` function.
 *
 * @param htim Pointer to the TIM_HandleTypeDef structure.
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]

	if(htim == &htim2){
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a09      	ldr	r2, [pc, #36]	@ (8002414 <HAL_TIM_IC_CaptureCallback+0x30>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d10b      	bne.n	800240c <HAL_TIM_IC_CaptureCallback+0x28>

		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)	{
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	7f1b      	ldrb	r3, [r3, #28]
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d107      	bne.n	800240c <HAL_TIM_IC_CaptureCallback+0x28>

			uint32_t count = __HAL_TIM_GET_COUNTER(&htim2);
 80023fc:	4b05      	ldr	r3, [pc, #20]	@ (8002414 <HAL_TIM_IC_CaptureCallback+0x30>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002402:	60fb      	str	r3, [r7, #12]
			Encoder_ChACapture(&gv.enc1, count);
 8002404:	68f9      	ldr	r1, [r7, #12]
 8002406:	4804      	ldr	r0, [pc, #16]	@ (8002418 <HAL_TIM_IC_CaptureCallback+0x34>)
 8002408:	f7ff fe62 	bl	80020d0 <Encoder_ChACapture>
//			dbg_print("Enc:%ld\r\n", count);
		}
	}
}
 800240c:	bf00      	nop
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	20000a3c 	.word	0x20000a3c
 8002418:	20000450 	.word	0x20000450

0800241c <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief  Period elapsed callback
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
	if(htim == &htim14){
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a04      	ldr	r2, [pc, #16]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d101      	bne.n	8002430 <HAL_TIM_PeriodElapsedCallback+0x14>
		TS_CatchOVF();
 800242c:	f004 fc72 	bl	8006d14 <TS_CatchOVF>
//		HAL_GPIO_TogglePin(LED_D2_GPIO_Port, LED_D2_Pin);
	}
}
 8002430:	bf00      	nop
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20000b5c 	.word	0x20000b5c

0800243c <HAL_UARTEx_RxEventCallback>:
 * - 'p': Set the position of the stepper motor driver.
 *
 * @param huart Pointer to the UART_HandleTypeDef structure.
 * @param Size  The size of the received data.
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	807b      	strh	r3, [r7, #2]
	if(huart == &huart2 && Size>0){
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4aa2      	ldr	r2, [pc, #648]	@ (80026d4 <HAL_UARTEx_RxEventCallback+0x298>)
 800244c:	4293      	cmp	r3, r2
 800244e:	f040 8137 	bne.w	80026c0 <HAL_UARTEx_RxEventCallback+0x284>
 8002452:	887b      	ldrh	r3, [r7, #2]
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 8133 	beq.w	80026c0 <HAL_UARTEx_RxEventCallback+0x284>
		dbg_print("\r\nEcho: ");
 800245a:	489f      	ldr	r0, [pc, #636]	@ (80026d8 <HAL_UARTEx_RxEventCallback+0x29c>)
 800245c:	f001 fbc0 	bl	8003be0 <dbg_print>
		for(uint8_t i = 0; i < Size; i++){
 8002460:	2300      	movs	r3, #0
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e00b      	b.n	800247e <HAL_UARTEx_RxEventCallback+0x42>
			dbg_print("%c",gv.dbgRxBuf[i]);
 8002466:	7bfb      	ldrb	r3, [r7, #15]
 8002468:	4a9c      	ldr	r2, [pc, #624]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 800246a:	4413      	add	r3, r2
 800246c:	f893 34f6 	ldrb.w	r3, [r3, #1270]	@ 0x4f6
 8002470:	4619      	mov	r1, r3
 8002472:	489b      	ldr	r0, [pc, #620]	@ (80026e0 <HAL_UARTEx_RxEventCallback+0x2a4>)
 8002474:	f001 fbb4 	bl	8003be0 <dbg_print>
		for(uint8_t i = 0; i < Size; i++){
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	3301      	adds	r3, #1
 800247c:	73fb      	strb	r3, [r7, #15]
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	b29b      	uxth	r3, r3
 8002482:	887a      	ldrh	r2, [r7, #2]
 8002484:	429a      	cmp	r2, r3
 8002486:	d8ee      	bhi.n	8002466 <HAL_UARTEx_RxEventCallback+0x2a>
		}
		dbg_print("\r\n");
 8002488:	4896      	ldr	r0, [pc, #600]	@ (80026e4 <HAL_UARTEx_RxEventCallback+0x2a8>)
 800248a:	f001 fba9 	bl	8003be0 <dbg_print>
		char cmd = gv.dbgRxBuf[0];
 800248e:	4b93      	ldr	r3, [pc, #588]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002490:	f893 34f6 	ldrb.w	r3, [r3, #1270]	@ 0x4f6
 8002494:	72fb      	strb	r3, [r7, #11]
		uint16_t value = 0xFFFF;
 8002496:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800249a:	81bb      	strh	r3, [r7, #12]
		switch (cmd) {
 800249c:	7afb      	ldrb	r3, [r7, #11]
 800249e:	3b64      	subs	r3, #100	@ 0x64
 80024a0:	2b0f      	cmp	r3, #15
 80024a2:	f200 80f9 	bhi.w	8002698 <HAL_UARTEx_RxEventCallback+0x25c>
 80024a6:	a201      	add	r2, pc, #4	@ (adr r2, 80024ac <HAL_UARTEx_RxEventCallback+0x70>)
 80024a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ac:	08002545 	.word	0x08002545
 80024b0:	080024ed 	.word	0x080024ed
 80024b4:	08002699 	.word	0x08002699
 80024b8:	08002699 	.word	0x08002699
 80024bc:	08002699 	.word	0x08002699
 80024c0:	08002699 	.word	0x08002699
 80024c4:	08002699 	.word	0x08002699
 80024c8:	08002699 	.word	0x08002699
 80024cc:	08002699 	.word	0x08002699
 80024d0:	08002699 	.word	0x08002699
 80024d4:	08002699 	.word	0x08002699
 80024d8:	08002699 	.word	0x08002699
 80024dc:	0800258b 	.word	0x0800258b
 80024e0:	08002699 	.word	0x08002699
 80024e4:	0800258b 	.word	0x0800258b
 80024e8:	0800250b 	.word	0x0800250b
			case 'e':
				if(gv.dbgRxBuf[1] == '0'){
 80024ec:	4b7b      	ldr	r3, [pc, #492]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 80024ee:	f893 34f7 	ldrb.w	r3, [r3, #1271]	@ 0x4f7
 80024f2:	2b30      	cmp	r3, #48	@ 0x30
 80024f4:	d104      	bne.n	8002500 <HAL_UARTEx_RxEventCallback+0xc4>
					gv.motoCtrlStpr.enable = 0;
 80024f6:	4b79      	ldr	r3, [pc, #484]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 22c4 	strb.w	r2, [r3, #708]	@ 0x2c4
				}else{
					gv.motoCtrlStpr.enable = 1;
//					SMD_Enable(&gv.smd);
//					DM542T_Enable(&gv.smd.drv);
				}
				break;
 80024fe:	e0d2      	b.n	80026a6 <HAL_UARTEx_RxEventCallback+0x26a>
					gv.motoCtrlStpr.enable = 1;
 8002500:	4b76      	ldr	r3, [pc, #472]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002502:	2201      	movs	r2, #1
 8002504:	f883 22c4 	strb.w	r2, [r3, #708]	@ 0x2c4
				break;
 8002508:	e0cd      	b.n	80026a6 <HAL_UARTEx_RxEventCallback+0x26a>
			case 's':
				if(gv.dbgRxBuf[1] == '0'){
 800250a:	4b74      	ldr	r3, [pc, #464]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 800250c:	f893 34f7 	ldrb.w	r3, [r3, #1271]	@ 0x4f7
 8002510:	2b30      	cmp	r3, #48	@ 0x30
 8002512:	d10b      	bne.n	800252c <HAL_UARTEx_RxEventCallback+0xf0>
					gv.motoCtrlStpr.start = 0;
 8002514:	4b71      	ldr	r3, [pc, #452]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002516:	2200      	movs	r2, #0
 8002518:	f883 22c5 	strb.w	r2, [r3, #709]	@ 0x2c5
//					SMD_Stop(&gv.smd);
//					BTS7960_Stop(&gv.bts7960);
//					DM542T_StopPulse(&gv.smd.drv);
					dbg_print("stop\r\n");
 800251c:	4872      	ldr	r0, [pc, #456]	@ (80026e8 <HAL_UARTEx_RxEventCallback+0x2ac>)
 800251e:	f001 fb5f 	bl	8003be0 <dbg_print>
					gv.start = 0;
 8002522:	4b6e      	ldr	r3, [pc, #440]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002524:	2200      	movs	r2, #0
 8002526:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
//					BTS7960_Start(&gv.bts7960);
//					DM542T_StartPulse(&gv.smd.drv);
					dbg_print("start\r\n");
					gv.start = 1;
				}
				break;
 800252a:	e0bc      	b.n	80026a6 <HAL_UARTEx_RxEventCallback+0x26a>
					gv.motoCtrlStpr.start = 1;
 800252c:	4b6b      	ldr	r3, [pc, #428]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 800252e:	2201      	movs	r2, #1
 8002530:	f883 22c5 	strb.w	r2, [r3, #709]	@ 0x2c5
					dbg_print("start\r\n");
 8002534:	486d      	ldr	r0, [pc, #436]	@ (80026ec <HAL_UARTEx_RxEventCallback+0x2b0>)
 8002536:	f001 fb53 	bl	8003be0 <dbg_print>
					gv.start = 1;
 800253a:	4b68      	ldr	r3, [pc, #416]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 800253c:	2201      	movs	r2, #1
 800253e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
				break;
 8002542:	e0b0      	b.n	80026a6 <HAL_UARTEx_RxEventCallback+0x26a>
			case 'd':
				if(gv.dbgRxBuf[1] == 'u'){
 8002544:	4b65      	ldr	r3, [pc, #404]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002546:	f893 34f7 	ldrb.w	r3, [r3, #1271]	@ 0x4f7
 800254a:	2b75      	cmp	r3, #117	@ 0x75
 800254c:	d10b      	bne.n	8002566 <HAL_UARTEx_RxEventCallback+0x12a>
					gv.motoCtrlStpr.dir = MOTOR_CTRL_DIR_UP;
 800254e:	4b63      	ldr	r3, [pc, #396]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002550:	2202      	movs	r2, #2
 8002552:	f883 22c6 	strb.w	r2, [r3, #710]	@ 0x2c6

//					SMD_SetDir(&gv.smd, SMD_DIR_DOWN);
//					BTS7960_SetDir(&gv.bts7960, BTS7960_DIR_RIGHT);
//					DM542T_SetDir(&gv.smd.drv, DM542T_DIR_CW);
					dbg_print("up\r\n");
 8002556:	4866      	ldr	r0, [pc, #408]	@ (80026f0 <HAL_UARTEx_RxEventCallback+0x2b4>)
 8002558:	f001 fb42 	bl	8003be0 <dbg_print>
					gv.dir = 0;
 800255c:	4b5f      	ldr	r3, [pc, #380]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 800255e:	2200      	movs	r2, #0
 8002560:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
//					BTS7960_SetDir(&gv.bts7960, BTS7960_DIR_LEFT);
//					DM542T_SetDir(&gv.smd.drv, DM542T_DIR_CCW);
					dbg_print("down\r\n");
					gv.dir = 1;
				}
				break;
 8002564:	e09c      	b.n	80026a0 <HAL_UARTEx_RxEventCallback+0x264>
				}else if(gv.dbgRxBuf[1] == 'd'){
 8002566:	4b5d      	ldr	r3, [pc, #372]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002568:	f893 34f7 	ldrb.w	r3, [r3, #1271]	@ 0x4f7
 800256c:	2b64      	cmp	r3, #100	@ 0x64
 800256e:	f040 8097 	bne.w	80026a0 <HAL_UARTEx_RxEventCallback+0x264>
					gv.motoCtrlStpr.dir = MOTOR_CTRL_DIR_DOWN;
 8002572:	4b5a      	ldr	r3, [pc, #360]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002574:	2201      	movs	r2, #1
 8002576:	f883 22c6 	strb.w	r2, [r3, #710]	@ 0x2c6
					dbg_print("down\r\n");
 800257a:	485e      	ldr	r0, [pc, #376]	@ (80026f4 <HAL_UARTEx_RxEventCallback+0x2b8>)
 800257c:	f001 fb30 	bl	8003be0 <dbg_print>
					gv.dir = 1;
 8002580:	4b56      	ldr	r3, [pc, #344]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002582:	2201      	movs	r2, #1
 8002584:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
				break;
 8002588:	e08a      	b.n	80026a0 <HAL_UARTEx_RxEventCallback+0x264>
			case 'r':
			case 'p':
				if(Size == 2){
 800258a:	887b      	ldrh	r3, [r7, #2]
 800258c:	2b02      	cmp	r3, #2
 800258e:	d106      	bne.n	800259e <HAL_UARTEx_RxEventCallback+0x162>
					value = gv.dbgRxBuf[1]&0x0F;
 8002590:	4b52      	ldr	r3, [pc, #328]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002592:	f893 34f7 	ldrb.w	r3, [r3, #1271]	@ 0x4f7
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	81bb      	strh	r3, [r7, #12]
 800259c:	e03e      	b.n	800261c <HAL_UARTEx_RxEventCallback+0x1e0>
				}else if(Size == 3){
 800259e:	887b      	ldrh	r3, [r7, #2]
 80025a0:	2b03      	cmp	r3, #3
 80025a2:	d113      	bne.n	80025cc <HAL_UARTEx_RxEventCallback+0x190>
					value = (gv.dbgRxBuf[1]&0x0F)*10 + (gv.dbgRxBuf[2]&0x0F);
 80025a4:	4b4d      	ldr	r3, [pc, #308]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 80025a6:	f893 34f7 	ldrb.w	r3, [r3, #1271]	@ 0x4f7
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	461a      	mov	r2, r3
 80025b2:	0092      	lsls	r2, r2, #2
 80025b4:	4413      	add	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	4b48      	ldr	r3, [pc, #288]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 80025bc:	f893 34f8 	ldrb.w	r3, [r3, #1272]	@ 0x4f8
 80025c0:	f003 030f 	and.w	r3, r3, #15
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	4413      	add	r3, r2
 80025c8:	81bb      	strh	r3, [r7, #12]
 80025ca:	e027      	b.n	800261c <HAL_UARTEx_RxEventCallback+0x1e0>
				}else if(Size == 4){
 80025cc:	887b      	ldrh	r3, [r7, #2]
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	d124      	bne.n	800261c <HAL_UARTEx_RxEventCallback+0x1e0>
					value = (gv.dbgRxBuf[1]&0x0F)*100 + (gv.dbgRxBuf[2]&0x0F)*10 + (gv.dbgRxBuf[3]&0x0F);
 80025d2:	4b42      	ldr	r3, [pc, #264]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 80025d4:	f893 34f7 	ldrb.w	r3, [r3, #1271]	@ 0x4f7
 80025d8:	f003 030f 	and.w	r3, r3, #15
 80025dc:	b29b      	uxth	r3, r3
 80025de:	461a      	mov	r2, r3
 80025e0:	0092      	lsls	r2, r2, #2
 80025e2:	4413      	add	r3, r2
 80025e4:	461a      	mov	r2, r3
 80025e6:	0091      	lsls	r1, r2, #2
 80025e8:	461a      	mov	r2, r3
 80025ea:	460b      	mov	r3, r1
 80025ec:	4413      	add	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	4b3a      	ldr	r3, [pc, #232]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 80025f4:	f893 34f8 	ldrb.w	r3, [r3, #1272]	@ 0x4f8
 80025f8:	f003 030f 	and.w	r3, r3, #15
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	4619      	mov	r1, r3
 8002600:	0089      	lsls	r1, r1, #2
 8002602:	440b      	add	r3, r1
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	b29b      	uxth	r3, r3
 8002608:	4413      	add	r3, r2
 800260a:	b29a      	uxth	r2, r3
 800260c:	4b33      	ldr	r3, [pc, #204]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 800260e:	f893 34f9 	ldrb.w	r3, [r3, #1273]	@ 0x4f9
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	b29b      	uxth	r3, r3
 8002618:	4413      	add	r3, r2
 800261a:	81bb      	strh	r3, [r7, #12]
				}
//				dbg_print("size: %d\r\n", Size);
				if(value == 0xFFFF){
 800261c:	89bb      	ldrh	r3, [r7, #12]
 800261e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002622:	4293      	cmp	r3, r2
 8002624:	d03e      	beq.n	80026a4 <HAL_UARTEx_RxEventCallback+0x268>
					break;
				}

				if(cmd == 'r'){
 8002626:	7afb      	ldrb	r3, [r7, #11]
 8002628:	2b72      	cmp	r3, #114	@ 0x72
 800262a:	d108      	bne.n	800263e <HAL_UARTEx_RxEventCallback+0x202>
					gv.motoCtrlStpr.speed = value;
 800262c:	89bb      	ldrh	r3, [r7, #12]
 800262e:	ee07 3a90 	vmov	s15, r3
 8002632:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002636:	4b29      	ldr	r3, [pc, #164]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002638:	edc3 7ab2 	vstr	s15, [r3, #712]	@ 0x2c8
 800263c:	e026      	b.n	800268c <HAL_UARTEx_RxEventCallback+0x250>
//					BTS7960_SetDuty(&gv.bts7960, value);
//					DM542T_SetRPM(&gv.smd.drv, value);
//					gv.speed = value;
//					dbg_print("speed: %d\r\n", gv.motoCtrlStpr.speed);
				}else{
					if(value <= gv.motoCtrlStpr.maxPos ){
 800263e:	89bb      	ldrh	r3, [r7, #12]
 8002640:	ee07 3a90 	vmov	s15, r3
 8002644:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002648:	4b24      	ldr	r3, [pc, #144]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 800264a:	edd3 7ab9 	vldr	s15, [r3, #740]	@ 0x2e4
 800264e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002656:	d812      	bhi.n	800267e <HAL_UARTEx_RxEventCallback+0x242>
						gv.motoCtrlStpr.setPos = value;
 8002658:	89bb      	ldrh	r3, [r7, #12]
 800265a:	ee07 3a90 	vmov	s15, r3
 800265e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002662:	4b1e      	ldr	r3, [pc, #120]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002664:	edc3 7ab7 	vstr	s15, [r3, #732]	@ 0x2dc
						gv.pid1.setpoint = value;
 8002668:	89bb      	ldrh	r3, [r7, #12]
 800266a:	ee07 3a90 	vmov	s15, r3
 800266e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002672:	4b1a      	ldr	r3, [pc, #104]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002674:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 8002678:	edc3 7a00 	vstr	s15, [r3]
 800267c:	e006      	b.n	800268c <HAL_UARTEx_RxEventCallback+0x250>
					}else{
						dbg_print("Position shouldn't be greater than %d !\r\n", gv.smd.maxPos );
 800267e:	4b17      	ldr	r3, [pc, #92]	@ (80026dc <HAL_UARTEx_RxEventCallback+0x2a0>)
 8002680:	f8b3 339a 	ldrh.w	r3, [r3, #922]	@ 0x39a
 8002684:	4619      	mov	r1, r3
 8002686:	481c      	ldr	r0, [pc, #112]	@ (80026f8 <HAL_UARTEx_RxEventCallback+0x2bc>)
 8002688:	f001 faaa 	bl	8003be0 <dbg_print>
					}

				}
				dbg_print("value: %d\r\n",value);
 800268c:	89bb      	ldrh	r3, [r7, #12]
 800268e:	4619      	mov	r1, r3
 8002690:	481a      	ldr	r0, [pc, #104]	@ (80026fc <HAL_UARTEx_RxEventCallback+0x2c0>)
 8002692:	f001 faa5 	bl	8003be0 <dbg_print>
				break;
 8002696:	e006      	b.n	80026a6 <HAL_UARTEx_RxEventCallback+0x26a>
			default:
				dbg_print("Invalid command!\r\n");
 8002698:	4819      	ldr	r0, [pc, #100]	@ (8002700 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800269a:	f001 faa1 	bl	8003be0 <dbg_print>
				break;
 800269e:	e002      	b.n	80026a6 <HAL_UARTEx_RxEventCallback+0x26a>
				break;
 80026a0:	bf00      	nop
 80026a2:	e000      	b.n	80026a6 <HAL_UARTEx_RxEventCallback+0x26a>
					break;
 80026a4:	bf00      	nop
		}


		__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80026a6:	4b0b      	ldr	r3, [pc, #44]	@ (80026d4 <HAL_UARTEx_RxEventCallback+0x298>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68da      	ldr	r2, [r3, #12]
 80026ac:	4b09      	ldr	r3, [pc, #36]	@ (80026d4 <HAL_UARTEx_RxEventCallback+0x298>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f042 0220 	orr.w	r2, r2, #32
 80026b4:	60da      	str	r2, [r3, #12]
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, gv.dbgRxBuf, DBG_RX_BUFF_SIZE);
 80026b6:	2264      	movs	r2, #100	@ 0x64
 80026b8:	4912      	ldr	r1, [pc, #72]	@ (8002704 <HAL_UARTEx_RxEventCallback+0x2c8>)
 80026ba:	4806      	ldr	r0, [pc, #24]	@ (80026d4 <HAL_UARTEx_RxEventCallback+0x298>)
 80026bc:	f00b fa34 	bl	800db28 <HAL_UARTEx_ReceiveToIdle_IT>
	}
	Modbus_UARTE_RxEventCallback(huart, Size);
 80026c0:	887b      	ldrh	r3, [r7, #2]
 80026c2:	4619      	mov	r1, r3
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f00e fe05 	bl	80112d4 <Modbus_UARTE_RxEventCallback>

}
 80026ca:	bf00      	nop
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	20000bec 	.word	0x20000bec
 80026d8:	0801a784 	.word	0x0801a784
 80026dc:	200002d8 	.word	0x200002d8
 80026e0:	0801a790 	.word	0x0801a790
 80026e4:	0801a794 	.word	0x0801a794
 80026e8:	0801a798 	.word	0x0801a798
 80026ec:	0801a7a0 	.word	0x0801a7a0
 80026f0:	0801a7a8 	.word	0x0801a7a8
 80026f4:	0801a7b0 	.word	0x0801a7b0
 80026f8:	0801a7b8 	.word	0x0801a7b8
 80026fc:	0801a7e4 	.word	0x0801a7e4
 8002700:	0801a7f0 	.word	0x0801a7f0
 8002704:	200007ce 	.word	0x200007ce

08002708 <Settings_PreInit>:

//motor safety system
//extern PWM_Instance pwm;


void Settings_PreInit(void){
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	// loads required info from flash at first

	dbg_enable();
 800270c:	f001 face 	bl	8003cac <dbg_enable>
	dbg_print("\r\n---Started---\r\n");
 8002710:	4813      	ldr	r0, [pc, #76]	@ (8002760 <Settings_PreInit+0x58>)
 8002712:	f001 fa65 	bl	8003be0 <dbg_print>

	gv.sysClk = HAL_RCC_GetSysClockFreq();
 8002716:	f008 fa87 	bl	800ac28 <HAL_RCC_GetSysClockFreq>
 800271a:	4603      	mov	r3, r0
 800271c:	4a11      	ldr	r2, [pc, #68]	@ (8002764 <Settings_PreInit+0x5c>)
 800271e:	6013      	str	r3, [r2, #0]
	/*Time Stamp timer----------------*/
	TS_Init();
 8002720:	f004 fa82 	bl	8006c28 <TS_Init>

	/*W25QXX Flash storage------------*/
	if (flash_init()) {
 8002724:	f006 fd7c 	bl	8009220 <flash_init>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <Settings_PreInit+0x2e>
		 dbg_print("Flash: Init Failed!\r\n");
 800272e:	480e      	ldr	r0, [pc, #56]	@ (8002768 <Settings_PreInit+0x60>)
 8002730:	f001 fa56 	bl	8003be0 <dbg_print>
 8002734:	e002      	b.n	800273c <Settings_PreInit+0x34>
	}else{
		 dbg_print("Flash: Init Success!\r\n");
 8002736:	480d      	ldr	r0, [pc, #52]	@ (800276c <Settings_PreInit+0x64>)
 8002738:	f001 fa52 	bl	8003be0 <dbg_print>
	}
	//flash_cleanup();

	/*Modbus RTU Serial Comms DEF*/
	//	115200, 'N', 8, 1
	gv.mbrtu.serial.baudRate = CONF_DEF_MB_RTU_BAUD;
 800273c:	4b09      	ldr	r3, [pc, #36]	@ (8002764 <Settings_PreInit+0x5c>)
 800273e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002742:	621a      	str	r2, [r3, #32]
	gv.mbrtu.serial.dataBit = CONF_DEF_MB_RTU_DATA_BIT;
 8002744:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <Settings_PreInit+0x5c>)
 8002746:	2208      	movs	r2, #8
 8002748:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	gv.mbrtu.serial.stopBit = CONF_DEF_MB_RTU_STOP_BIT;
 800274c:	4b05      	ldr	r3, [pc, #20]	@ (8002764 <Settings_PreInit+0x5c>)
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	gv.mbrtu.serial.parity = CONF_DEF_MB_RTU_PARITY;
 8002754:	4b03      	ldr	r3, [pc, #12]	@ (8002764 <Settings_PreInit+0x5c>)
 8002756:	224e      	movs	r2, #78	@ 0x4e
 8002758:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	//gv.enc0 = gv.enc1;

}
 800275c:	bf00      	nop
 800275e:	bd80      	pop	{r7, pc}
 8002760:	0801a804 	.word	0x0801a804
 8002764:	200002d8 	.word	0x200002d8
 8002768:	0801a818 	.word	0x0801a818
 800276c:	0801a830 	.word	0x0801a830

08002770 <Settings_Init>:


void Settings_Init(void){
 8002770:	b5b0      	push	{r4, r5, r7, lr}
 8002772:	b090      	sub	sp, #64	@ 0x40
 8002774:	af02      	add	r7, sp, #8

	/*Network configuration------------------------*/
	/*W5500 pin configuration*/
	W5500_GPIO_Config_t w5500_config = {
 8002776:	4b89      	ldr	r3, [pc, #548]	@ (800299c <Settings_Init+0x22c>)
 8002778:	f107 041c 	add.w	r4, r7, #28
 800277c:	461d      	mov	r5, r3
 800277e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002780:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002782:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002786:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	};

	/*pwm part*/


	PWM_Config_t pwm_config = {
 800278a:	4b85      	ldr	r3, [pc, #532]	@ (80029a0 <Settings_Init+0x230>)
 800278c:	463c      	mov	r4, r7
 800278e:	461d      	mov	r5, r3
 8002790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002794:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002798:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	        .timer_clk_hz = 168000000U,
	        .default_freq_hz = 20000U,
	        .default_duty_percent = 50U
	    };

	gv.safety.pwm.config = pwm_config;
 800279c:	4b81      	ldr	r3, [pc, #516]	@ (80029a4 <Settings_Init+0x234>)
 800279e:	f503 6497 	add.w	r4, r3, #1208	@ 0x4b8
 80027a2:	463d      	mov	r5, r7
 80027a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80027ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	(void)PWM_Init(&gv.safety.pwm);
 80027b0:	487d      	ldr	r0, [pc, #500]	@ (80029a8 <Settings_Init+0x238>)
 80027b2:	f003 ff2d 	bl	8006610 <PWM_Init>
	(void)PWM_Start(&gv.safety.pwm);
 80027b6:	487c      	ldr	r0, [pc, #496]	@ (80029a8 <Settings_Init+0x238>)
 80027b8:	f003 ff44 	bl	8006644 <PWM_Start>
//		};

	//Initialize Wiznet w5500 with GPIOs, SPI and NetInfo
	//dbg_print("%d\n",gv.mbtcps.netif.ip[0]);

	W5500Init(&w5500_config, &gv.mbtcps.netif);
 80027bc:	f107 031c 	add.w	r3, r7, #28
 80027c0:	497a      	ldr	r1, [pc, #488]	@ (80029ac <Settings_Init+0x23c>)
 80027c2:	4618      	mov	r0, r3
 80027c4:	f013 f816 	bl	80157f4 <W5500Init>




	/*Modbus RTU initialization-------------*/
	if(modbus_reg_init(&gv.mbReg) == MB_REG_ERR_OK){
 80027c8:	4879      	ldr	r0, [pc, #484]	@ (80029b0 <Settings_Init+0x240>)
 80027ca:	f00c fc07 	bl	800efdc <modbus_reg_init>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d103      	bne.n	80027dc <Settings_Init+0x6c>
		dbg_print("Modbus: Register Init Success!\r\n");
 80027d4:	4877      	ldr	r0, [pc, #476]	@ (80029b4 <Settings_Init+0x244>)
 80027d6:	f001 fa03 	bl	8003be0 <dbg_print>
 80027da:	e002      	b.n	80027e2 <Settings_Init+0x72>
	}else{
		dbg_print("Modbus: Register Init Failed!\r\n");
 80027dc:	4876      	ldr	r0, [pc, #472]	@ (80029b8 <Settings_Init+0x248>)
 80027de:	f001 f9ff 	bl	8003be0 <dbg_print>
	}
	Initialize_ModbusRTU(&huart1, &gv.mbrtu.serial,
 80027e2:	2300      	movs	r3, #0
 80027e4:	9301      	str	r3, [sp, #4]
 80027e6:	2301      	movs	r3, #1
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027ee:	4a73      	ldr	r2, [pc, #460]	@ (80029bc <Settings_Init+0x24c>)
 80027f0:	4973      	ldr	r1, [pc, #460]	@ (80029c0 <Settings_Init+0x250>)
 80027f2:	4874      	ldr	r0, [pc, #464]	@ (80029c4 <Settings_Init+0x254>)
 80027f4:	f00e faf6 	bl	8010de4 <Initialize_ModbusRTU>
	//   Initialize_ModbusRTU(&huart2, UART2_CTRL_GPIO_Port, UART2_CTRL_Pin, 2, 1); // UART2, CTRL GPIO, Slave ID 2, index 1
	//   Initialize_ModbusRTU(&huart4, UART4_CTRL_GPIO_Port, UART4_CTRL_Pin, 3, 2); // UART2, CTRL GPIO, Slave ID 3, index 2

	/*Modbus TCP initialization-------------*/
	//change the ip according to loaded value from flash
	Modbus_TCP_Init((char*)gv.mbtcps.netif.ip, gv.mbtcps.port);
 80027f8:	4b6a      	ldr	r3, [pc, #424]	@ (80029a4 <Settings_Init+0x234>)
 80027fa:	88db      	ldrh	r3, [r3, #6]
 80027fc:	4619      	mov	r1, r3
 80027fe:	4872      	ldr	r0, [pc, #456]	@ (80029c8 <Settings_Init+0x258>)
 8002800:	f00e f902 	bl	8010a08 <Modbus_TCP_Init>
	//    run_modbus_server_noneblocking("192.168.0.14", MODBUS_TCP_DEFAULT_PORT); //ID must be matched with the wiz_NetInfo netinfo //Single request



	/*Encoder init-------------------------*/
	if(Encoder_Init(&gv.enc1, &htim3, CONF_ENC1_RESOLUTION) == ENCODER_ERR_NONE){
 8002804:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002808:	4970      	ldr	r1, [pc, #448]	@ (80029cc <Settings_Init+0x25c>)
 800280a:	4871      	ldr	r0, [pc, #452]	@ (80029d0 <Settings_Init+0x260>)
 800280c:	f7ff fa54 	bl	8001cb8 <Encoder_Init>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d103      	bne.n	800281e <Settings_Init+0xae>
		dbg_print("ENC1: Init Success!\r\n");
 8002816:	486f      	ldr	r0, [pc, #444]	@ (80029d4 <Settings_Init+0x264>)
 8002818:	f001 f9e2 	bl	8003be0 <dbg_print>
 800281c:	e002      	b.n	8002824 <Settings_Init+0xb4>
	}else{
		dbg_print("ENC1: Init Failed!\r\n");
 800281e:	486e      	ldr	r0, [pc, #440]	@ (80029d8 <Settings_Init+0x268>)
 8002820:	f001 f9de 	bl	8003be0 <dbg_print>
	}
	gv.enc1.chAInCap.refClk = (float)((float)HAL_RCC_GetPCLK1Freq()*2.0/((float)htim2.Init.Prescaler+1.0));
 8002824:	f008 fb12 	bl	800ae4c <HAL_RCC_GetPCLK1Freq>
 8002828:	ee07 0a90 	vmov	s15, r0
 800282c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002830:	ee17 0a90 	vmov	r0, s15
 8002834:	f7fd fe88 	bl	8000548 <__aeabi_f2d>
 8002838:	4602      	mov	r2, r0
 800283a:	460b      	mov	r3, r1
 800283c:	f7fd fd26 	bl	800028c <__adddf3>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	4614      	mov	r4, r2
 8002846:	461d      	mov	r5, r3
 8002848:	4b64      	ldr	r3, [pc, #400]	@ (80029dc <Settings_Init+0x26c>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	ee07 3a90 	vmov	s15, r3
 8002850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002854:	ee17 0a90 	vmov	r0, s15
 8002858:	f7fd fe76 	bl	8000548 <__aeabi_f2d>
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	4b5f      	ldr	r3, [pc, #380]	@ (80029e0 <Settings_Init+0x270>)
 8002862:	f7fd fd13 	bl	800028c <__adddf3>
 8002866:	4602      	mov	r2, r0
 8002868:	460b      	mov	r3, r1
 800286a:	4620      	mov	r0, r4
 800286c:	4629      	mov	r1, r5
 800286e:	f7fd ffed 	bl	800084c <__aeabi_ddiv>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4610      	mov	r0, r2
 8002878:	4619      	mov	r1, r3
 800287a:	f7fe f9b5 	bl	8000be8 <__aeabi_d2f>
 800287e:	4603      	mov	r3, r0
 8002880:	4a48      	ldr	r2, [pc, #288]	@ (80029a4 <Settings_Init+0x234>)
 8002882:	f8c2 31e0 	str.w	r3, [r2, #480]	@ 0x1e0
	/*Input capture for encoder channel A*/
	HAL_TIM_Base_Start(&htim2);
 8002886:	4855      	ldr	r0, [pc, #340]	@ (80029dc <Settings_Init+0x26c>)
 8002888:	f009 f952 	bl	800bb30 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800288c:	2100      	movs	r1, #0
 800288e:	4853      	ldr	r0, [pc, #332]	@ (80029dc <Settings_Init+0x26c>)
 8002890:	f009 fc12 	bl	800c0b8 <HAL_TIM_IC_Start_IT>
//	}
	//gv.motoCtrlStpr.type = (MotorCtrl_Type_te)data;

	//if(gv.motoCtrlStpr.type == MOTOR_CTRL_TYPE_STEPPER){
		/*DM542T Driver----------------------*/
		gv.dm542tDrv = &dm542t;
 8002894:	4b43      	ldr	r3, [pc, #268]	@ (80029a4 <Settings_Init+0x234>)
 8002896:	4a53      	ldr	r2, [pc, #332]	@ (80029e4 <Settings_Init+0x274>)
 8002898:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
		DM542T_InitInterface(gv.dm542tDrv);
 800289c:	4b41      	ldr	r3, [pc, #260]	@ (80029a4 <Settings_Init+0x234>)
 800289e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7ff f918 	bl	8001ad8 <DM542T_InitInterface>
		if(DM542T_Init(gv.dm542tDrv) == DM542T_ERR_OK){
 80028a8:	4b3e      	ldr	r3, [pc, #248]	@ (80029a4 <Settings_Init+0x234>)
 80028aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fe fe2d 	bl	800150e <DM542T_Init>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d103      	bne.n	80028c2 <Settings_Init+0x152>
			dbg_print("DM542T: Init Success!\r\n");
 80028ba:	484b      	ldr	r0, [pc, #300]	@ (80029e8 <Settings_Init+0x278>)
 80028bc:	f001 f990 	bl	8003be0 <dbg_print>
 80028c0:	e002      	b.n	80028c8 <Settings_Init+0x158>
		}else{
			dbg_print("DM542T: Init Failed!\r\n");
 80028c2:	484a      	ldr	r0, [pc, #296]	@ (80029ec <Settings_Init+0x27c>)
 80028c4:	f001 f98c 	bl	8003be0 <dbg_print>
		}
		DM542T_SetDriverMicrostep(gv.dm542tDrv, CONF_DEF_DM542T_MICROSTEP);
 80028c8:	4b36      	ldr	r3, [pc, #216]	@ (80029a4 <Settings_Init+0x234>)
 80028ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80028ce:	2110      	movs	r1, #16
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fe ff89 	bl	80017e8 <DM542T_SetDriverMicrostep>
		DM542T_SetRPM(gv.dm542tDrv, 0);
 80028d6:	4b33      	ldr	r3, [pc, #204]	@ (80029a4 <Settings_Init+0x234>)
 80028d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80028dc:	ed9f 0a44 	vldr	s0, [pc, #272]	@ 80029f0 <Settings_Init+0x280>
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7fe ff34 	bl	800174e <DM542T_SetRPM>

		/*Set stepper motor step angle*/
		DM542T_SetMotorStepAngle(gv.dm542tDrv, CONF_DEF_STEPPER_MOTOR_STEPANGLE);
 80028e6:	4b2f      	ldr	r3, [pc, #188]	@ (80029a4 <Settings_Init+0x234>)
 80028e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80028ec:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 80029f4 <Settings_Init+0x284>
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7fe ff55 	bl	80017a0 <DM542T_SetMotorStepAngle>
		DM452TDrvIf_Init();
 80028f6:	f002 fd45 	bl	8005384 <DM452TDrvIf_Init>

		MotorCtrl_SetMotorDriverInterface(&gv.motoCtrlStpr,&dm542tDrvIf);
 80028fa:	493f      	ldr	r1, [pc, #252]	@ (80029f8 <Settings_Init+0x288>)
 80028fc:	483f      	ldr	r0, [pc, #252]	@ (80029fc <Settings_Init+0x28c>)
 80028fe:	f002 fe5f 	bl	80055c0 <MotorCtrl_SetMotorDriverInterface>

		MotorCtrl_SetLimitSensorInterface(&gv.motoCtrlStpr, &limitSenInterface);
 8002902:	493f      	ldr	r1, [pc, #252]	@ (8002a00 <Settings_Init+0x290>)
 8002904:	483d      	ldr	r0, [pc, #244]	@ (80029fc <Settings_Init+0x28c>)
 8002906:	f002 fe7b 	bl	8005600 <MotorCtrl_SetLimitSensorInterface>
		dbg_print("---------------------The value of path of motor is : %u\n",gv.motoCtrlStpr.path);
 800290a:	4b26      	ldr	r3, [pc, #152]	@ (80029a4 <Settings_Init+0x234>)
 800290c:	f893 32c7 	ldrb.w	r3, [r3, #711]	@ 0x2c7
 8002910:	4619      	mov	r1, r3
 8002912:	483c      	ldr	r0, [pc, #240]	@ (8002a04 <Settings_Init+0x294>)
 8002914:	f001 f964 	bl	8003be0 <dbg_print>
		MotorCtrl_Init(&gv.motoCtrlStpr);
 8002918:	4838      	ldr	r0, [pc, #224]	@ (80029fc <Settings_Init+0x28c>)
 800291a:	f002 fdef 	bl	80054fc <MotorCtrl_Init>
		MotorCtrl_AttachCallback(&gv.motoCtrlStpr, &motoCtrlCallback);
 800291e:	493a      	ldr	r1, [pc, #232]	@ (8002a08 <Settings_Init+0x298>)
 8002920:	4836      	ldr	r0, [pc, #216]	@ (80029fc <Settings_Init+0x28c>)
 8002922:	f002 fe8b 	bl	800563c <MotorCtrl_AttachCallback>
		gv.motoCtrlStpr.enable = CONF_DEF_STPRCTRL_ENABLE;
 8002926:	4b1f      	ldr	r3, [pc, #124]	@ (80029a4 <Settings_Init+0x234>)
 8002928:	2201      	movs	r2, #1
 800292a:	f883 22c4 	strb.w	r2, [r3, #708]	@ 0x2c4
		gv.motoCtrlStpr.maxPos = CONF_DEF_STPRCTRL_MAX_ANGLE;	//TODO: for testing
 800292e:	4b1d      	ldr	r3, [pc, #116]	@ (80029a4 <Settings_Init+0x234>)
 8002930:	4a36      	ldr	r2, [pc, #216]	@ (8002a0c <Settings_Init+0x29c>)
 8002932:	f8c3 22e4 	str.w	r2, [r3, #740]	@ 0x2e4
		gv.motoCtrlStpr.setPos = 0;
 8002936:	4b1b      	ldr	r3, [pc, #108]	@ (80029a4 <Settings_Init+0x234>)
 8002938:	f04f 0200 	mov.w	r2, #0
 800293c:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc
		gv.motoCtrlStpr.setPosLast = 0;
 8002940:	4b18      	ldr	r3, [pc, #96]	@ (80029a4 <Settings_Init+0x234>)
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
		gv.motoCtrlStpr.maxSpeed = CONF_DEF_STPRCTRL_MAX_SPEED;
 800294a:	4b16      	ldr	r3, [pc, #88]	@ (80029a4 <Settings_Init+0x234>)
 800294c:	4a30      	ldr	r2, [pc, #192]	@ (8002a10 <Settings_Init+0x2a0>)
 800294e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
		gv.motoCtrlStpr.learningSpeed = CONF_DEF_STPRCTRL_CALIBRATION_SPEED;
 8002952:	4b14      	ldr	r3, [pc, #80]	@ (80029a4 <Settings_Init+0x234>)
 8002954:	4a2f      	ldr	r2, [pc, #188]	@ (8002a14 <Settings_Init+0x2a4>)
 8002956:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4

		Timer_AttachTimeSource(&gv.motoCtrlStpr.timer, TS_GetUS);
 800295a:	492f      	ldr	r1, [pc, #188]	@ (8002a18 <Settings_Init+0x2a8>)
 800295c:	482f      	ldr	r0, [pc, #188]	@ (8002a1c <Settings_Init+0x2ac>)
 800295e:	f004 f81a 	bl	8006996 <Timer_AttachTimeSource>
		Timer_SetTimeout(&gv.motoCtrlStpr.timer, CONF_DEF_STPRCTRL_WAITING_TIMEOUT); // in us
 8002962:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002966:	482d      	ldr	r0, [pc, #180]	@ (8002a1c <Settings_Init+0x2ac>)
 8002968:	f003 ffe4 	bl	8006934 <Timer_SetTimeout>



	//}else{
		/*BTS7960 HBridge Motor driver--------*/
		gv.bts7960Drv = &bts7960;
 800296c:	4b0d      	ldr	r3, [pc, #52]	@ (80029a4 <Settings_Init+0x234>)
 800296e:	4a2c      	ldr	r2, [pc, #176]	@ (8002a20 <Settings_Init+0x2b0>)
 8002970:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
		BTS7960_Init_If(gv.bts7960Drv);
 8002974:	4b0b      	ldr	r3, [pc, #44]	@ (80029a4 <Settings_Init+0x234>)
 8002976:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800297a:	4618      	mov	r0, r3
 800297c:	f7fe fc88 	bl	8001290 <BTS7960_Init_If>
		if(BTS7960_Init(gv.bts7960Drv) == BTS7960_ERR_OK){
 8002980:	4b08      	ldr	r3, [pc, #32]	@ (80029a4 <Settings_Init+0x234>)
 8002982:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe fb32 	bl	8000ff0 <BTS7960_Init>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d14a      	bne.n	8002a28 <Settings_Init+0x2b8>
			dbg_print("BTS7960: Init Success!\r\n");
 8002992:	4824      	ldr	r0, [pc, #144]	@ (8002a24 <Settings_Init+0x2b4>)
 8002994:	f001 f924 	bl	8003be0 <dbg_print>
 8002998:	e049      	b.n	8002a2e <Settings_Init+0x2be>
 800299a:	bf00      	nop
 800299c:	0801a95c 	.word	0x0801a95c
 80029a0:	0801a978 	.word	0x0801a978
 80029a4:	200002d8 	.word	0x200002d8
 80029a8:	20000790 	.word	0x20000790
 80029ac:	200002e0 	.word	0x200002e0
 80029b0:	20000304 	.word	0x20000304
 80029b4:	0801a848 	.word	0x0801a848
 80029b8:	0801a86c 	.word	0x0801a86c
 80029bc:	40020c00 	.word	0x40020c00
 80029c0:	200002f8 	.word	0x200002f8
 80029c4:	20000ba4 	.word	0x20000ba4
 80029c8:	200002e6 	.word	0x200002e6
 80029cc:	20000a84 	.word	0x20000a84
 80029d0:	20000450 	.word	0x20000450
 80029d4:	0801a88c 	.word	0x0801a88c
 80029d8:	0801a8a4 	.word	0x0801a8a4
 80029dc:	20000a3c 	.word	0x20000a3c
 80029e0:	3ff00000 	.word	0x3ff00000
 80029e4:	20000df4 	.word	0x20000df4
 80029e8:	0801a8bc 	.word	0x0801a8bc
 80029ec:	0801a8d4 	.word	0x0801a8d4
 80029f0:	00000000 	.word	0x00000000
 80029f4:	3f666666 	.word	0x3f666666
 80029f8:	20000020 	.word	0x20000020
 80029fc:	20000598 	.word	0x20000598
 8002a00:	20000038 	.word	0x20000038
 8002a04:	0801a8ec 	.word	0x0801a8ec
 8002a08:	20000040 	.word	0x20000040
 8002a0c:	43340000 	.word	0x43340000
 8002a10:	43960000 	.word	0x43960000
 8002a14:	40a00000 	.word	0x40a00000
 8002a18:	08006cb5 	.word	0x08006cb5
 8002a1c:	200005c8 	.word	0x200005c8
 8002a20:	20000dbc 	.word	0x20000dbc
 8002a24:	0801a928 	.word	0x0801a928
		}else{
			dbg_print("BTS7960: Init Failed!\r\n");
 8002a28:	4853      	ldr	r0, [pc, #332]	@ (8002b78 <Settings_Init+0x408>)
 8002a2a:	f001 f8d9 	bl	8003be0 <dbg_print>
		}
	//	BTS7960_Enable(&gv.bts7960Drv);
		BTS7960DrvIf_Init();
 8002a2e:	f002 fbed 	bl	800520c <BTS7960DrvIf_Init>
		gv.bts7960Drv->dutyOffset = CONF_DEF_BTS79600_DUTY_OFFSET;
 8002a32:	4b52      	ldr	r3, [pc, #328]	@ (8002b7c <Settings_Init+0x40c>)
 8002a34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002a38:	4a51      	ldr	r2, [pc, #324]	@ (8002b80 <Settings_Init+0x410>)
 8002a3a:	60da      	str	r2, [r3, #12]
	//}

	/*Motor controller HB-------------------*/
	MotorCtrl_SetMotorDriverInterface(&gv.motoCtrlHB,&bts7960DrvIf);
 8002a3c:	4951      	ldr	r1, [pc, #324]	@ (8002b84 <Settings_Init+0x414>)
 8002a3e:	4852      	ldr	r0, [pc, #328]	@ (8002b88 <Settings_Init+0x418>)
 8002a40:	f002 fdbe 	bl	80055c0 <MotorCtrl_SetMotorDriverInterface>

	MotorCtrl_SetLimitSensorInterface(&gv.motoCtrlHB, &limitSenInterface);
 8002a44:	4951      	ldr	r1, [pc, #324]	@ (8002b8c <Settings_Init+0x41c>)
 8002a46:	4850      	ldr	r0, [pc, #320]	@ (8002b88 <Settings_Init+0x418>)
 8002a48:	f002 fdda 	bl	8005600 <MotorCtrl_SetLimitSensorInterface>
	dbg_print("---------------------The value of path of motor is : %u\n",gv.motoCtrlHB.path);
 8002a4c:	4b4b      	ldr	r3, [pc, #300]	@ (8002b7c <Settings_Init+0x40c>)
 8002a4e:	f893 332f 	ldrb.w	r3, [r3, #815]	@ 0x32f
 8002a52:	4619      	mov	r1, r3
 8002a54:	484e      	ldr	r0, [pc, #312]	@ (8002b90 <Settings_Init+0x420>)
 8002a56:	f001 f8c3 	bl	8003be0 <dbg_print>
	MotorCtrl_Init(&gv.motoCtrlHB);
 8002a5a:	484b      	ldr	r0, [pc, #300]	@ (8002b88 <Settings_Init+0x418>)
 8002a5c:	f002 fd4e 	bl	80054fc <MotorCtrl_Init>
	MotorCtrl_AttachCallback(&gv.motoCtrlHB, &motoCtrlCallback);
 8002a60:	494c      	ldr	r1, [pc, #304]	@ (8002b94 <Settings_Init+0x424>)
 8002a62:	4849      	ldr	r0, [pc, #292]	@ (8002b88 <Settings_Init+0x418>)
 8002a64:	f002 fdea 	bl	800563c <MotorCtrl_AttachCallback>
	gv.motoCtrlHB.enable = CONF_DEF_HBCTRL_ENABLE;
 8002a68:	4b44      	ldr	r3, [pc, #272]	@ (8002b7c <Settings_Init+0x40c>)
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
	gv.motoCtrlHB.maxPos = CONF_DEF_HBCTRL_MAX_ANGLE;	//TODO: for testing
 8002a70:	4b42      	ldr	r3, [pc, #264]	@ (8002b7c <Settings_Init+0x40c>)
 8002a72:	4a49      	ldr	r2, [pc, #292]	@ (8002b98 <Settings_Init+0x428>)
 8002a74:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
	gv.motoCtrlHB.setPos = 0;
 8002a78:	4b40      	ldr	r3, [pc, #256]	@ (8002b7c <Settings_Init+0x40c>)
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
	gv.motoCtrlHB.setPosLast = 0;
 8002a82:	4b3e      	ldr	r3, [pc, #248]	@ (8002b7c <Settings_Init+0x40c>)
 8002a84:	f04f 0200 	mov.w	r2, #0
 8002a88:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
	gv.motoCtrlHB.maxSpeed = CONF_DEF_HBCTRL_MAX_SPEED;
 8002a8c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b7c <Settings_Init+0x40c>)
 8002a8e:	4a43      	ldr	r2, [pc, #268]	@ (8002b9c <Settings_Init+0x42c>)
 8002a90:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
	gv.motoCtrlHB.learningSpeed = CONF_DEF_HBCTRL_CALIBRATION_SPEED;
 8002a94:	4b39      	ldr	r3, [pc, #228]	@ (8002b7c <Settings_Init+0x40c>)
 8002a96:	4a42      	ldr	r2, [pc, #264]	@ (8002ba0 <Settings_Init+0x430>)
 8002a98:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c

	Timer_AttachTimeSource(&gv.motoCtrlHB.timer, TS_GetUS);
 8002a9c:	4941      	ldr	r1, [pc, #260]	@ (8002ba4 <Settings_Init+0x434>)
 8002a9e:	4842      	ldr	r0, [pc, #264]	@ (8002ba8 <Settings_Init+0x438>)
 8002aa0:	f003 ff79 	bl	8006996 <Timer_AttachTimeSource>
	Timer_SetTimeout(&gv.motoCtrlHB.timer, 10000); // in us
 8002aa4:	f242 7110 	movw	r1, #10000	@ 0x2710
 8002aa8:	483f      	ldr	r0, [pc, #252]	@ (8002ba8 <Settings_Init+0x438>)
 8002aaa:	f003 ff43 	bl	8006934 <Timer_SetTimeout>


	/*PID 1 & 2 ---------------------*/
	gv.pid1.enable = CONF_DEF_PID1_ENABLE;
 8002aae:	4b33      	ldr	r3, [pc, #204]	@ (8002b7c <Settings_Init+0x40c>)
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2474 	strb.w	r2, [r3, #1140]	@ 0x474
	gv.pid1.setpoint = 0;
 8002ab6:	4b31      	ldr	r3, [pc, #196]	@ (8002b7c <Settings_Init+0x40c>)
 8002ab8:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
	gv.pid1.maxSetpoint = 0;
 8002ac2:	4b2e      	ldr	r3, [pc, #184]	@ (8002b7c <Settings_Init+0x40c>)
 8002ac4:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8002ac8:	f04f 0200 	mov.w	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]
	gv.pid1.measurement = 0;
 8002ace:	4b2b      	ldr	r3, [pc, #172]	@ (8002b7c <Settings_Init+0x40c>)
 8002ad0:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
	gv.pid1.fbSource = 0;
 8002ada:	4b28      	ldr	r3, [pc, #160]	@ (8002b7c <Settings_Init+0x40c>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 2475 	strb.w	r2, [r3, #1141]	@ 0x475
	gv.pid1.hystValue = 0;
 8002ae2:	4b26      	ldr	r3, [pc, #152]	@ (8002b7c <Settings_Init+0x40c>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f8a3 2478 	strh.w	r2, [r3, #1144]	@ 0x478
	gv.pid1.kp = CONF_DEF_PID1_KP;
 8002aea:	4b24      	ldr	r3, [pc, #144]	@ (8002b7c <Settings_Init+0x40c>)
 8002aec:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 8002af0:	4a2e      	ldr	r2, [pc, #184]	@ (8002bac <Settings_Init+0x43c>)
 8002af2:	601a      	str	r2, [r3, #0]
	gv.pid1.ki = CONF_DEF_PID1_KI;
 8002af4:	4b21      	ldr	r3, [pc, #132]	@ (8002b7c <Settings_Init+0x40c>)
 8002af6:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8002afa:	4a2d      	ldr	r2, [pc, #180]	@ (8002bb0 <Settings_Init+0x440>)
 8002afc:	601a      	str	r2, [r3, #0]
	gv.pid1.kd = CONF_DEF_PID1_KD;
 8002afe:	4b1f      	ldr	r3, [pc, #124]	@ (8002b7c <Settings_Init+0x40c>)
 8002b00:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 8002b04:	4a2a      	ldr	r2, [pc, #168]	@ (8002bb0 <Settings_Init+0x440>)
 8002b06:	601a      	str	r2, [r3, #0]
	gv.pid1.error = 0;
 8002b08:	4b1c      	ldr	r3, [pc, #112]	@ (8002b7c <Settings_Init+0x40c>)
 8002b0a:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8002b0e:	f04f 0200 	mov.w	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]
	gv.pid1.last_error = 0;
 8002b14:	4b19      	ldr	r3, [pc, #100]	@ (8002b7c <Settings_Init+0x40c>)
 8002b16:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 8002b1a:	f04f 0200 	mov.w	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
	gv.pid1.last_error_time = 0;
 8002b20:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <Settings_Init+0x40c>)
 8002b22:	f203 43b4 	addw	r3, r3, #1204	@ 0x4b4
 8002b26:	f04f 0200 	mov.w	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]
	gv.pid1.outputMode = CONF_DEF_PID1_OUT_MODE;
 8002b2c:	4b13      	ldr	r3, [pc, #76]	@ (8002b7c <Settings_Init+0x40c>)
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2476 	strb.w	r2, [r3, #1142]	@ 0x476
	gv.pid1.output_p = 0;
 8002b34:	4b11      	ldr	r3, [pc, #68]	@ (8002b7c <Settings_Init+0x40c>)
 8002b36:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002b3a:	f04f 0200 	mov.w	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
	gv.pid1.output_i = 0;
 8002b40:	4b0e      	ldr	r3, [pc, #56]	@ (8002b7c <Settings_Init+0x40c>)
 8002b42:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 8002b46:	f04f 0200 	mov.w	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]
	gv.pid1.output_d = 0;
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b7c <Settings_Init+0x40c>)
 8002b4e:	f203 43a4 	addw	r3, r3, #1188	@ 0x4a4
 8002b52:	f04f 0200 	mov.w	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
	gv.pid1.output_i_max = CONF_DEF_PID1_I_OUT_MAX;
 8002b58:	4b08      	ldr	r3, [pc, #32]	@ (8002b7c <Settings_Init+0x40c>)
 8002b5a:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 8002b5e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002b62:	601a      	str	r2, [r3, #0]
	gv.pid1.output_pid = 0;
 8002b64:	4b05      	ldr	r3, [pc, #20]	@ (8002b7c <Settings_Init+0x40c>)
 8002b66:	f503 6395 	add.w	r3, r3, #1192	@ 0x4a8
 8002b6a:	f04f 0200 	mov.w	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
}
 8002b70:	bf00      	nop
 8002b72:	3738      	adds	r7, #56	@ 0x38
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bdb0      	pop	{r4, r5, r7, pc}
 8002b78:	0801a944 	.word	0x0801a944
 8002b7c:	200002d8 	.word	0x200002d8
 8002b80:	40e00000 	.word	0x40e00000
 8002b84:	20000008 	.word	0x20000008
 8002b88:	20000600 	.word	0x20000600
 8002b8c:	20000038 	.word	0x20000038
 8002b90:	0801a8ec 	.word	0x0801a8ec
 8002b94:	20000040 	.word	0x20000040
 8002b98:	43340000 	.word	0x43340000
 8002b9c:	43960000 	.word	0x43960000
 8002ba0:	40a00000 	.word	0x40a00000
 8002ba4:	08006cb5 	.word	0x08006cb5
 8002ba8:	20000630 	.word	0x20000630
 8002bac:	3d4ccccd 	.word	0x3d4ccccd
 8002bb0:	3c23d70a 	.word	0x3c23d70a

08002bb4 <Settings_Update>:


void Settings_Update(void){
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b092      	sub	sp, #72	@ 0x48
 8002bb8:	af00      	add	r7, sp, #0


	for(uint16_t address = 0 ; address < FLS_ADDR_MAX; address++){
 8002bba:	2300      	movs	r3, #0
 8002bbc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002bc0:	f000 bc4d 	b.w	800345e <Settings_Update+0x8aa>
		uint32_t value = 0xFFFFFFFF;
 8002bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c

		if(flash_read(address, &value)){
 8002bca:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8002bce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f006 fb51 	bl	800927c <flash_read>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d007      	beq.n	8002bf0 <Settings_Update+0x3c>
			dbg_print("Flash: Read Failed! (Address=%d)",address);
 8002be0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002be4:	4619      	mov	r1, r3
 8002be6:	48be      	ldr	r0, [pc, #760]	@ (8002ee0 <Settings_Update+0x32c>)
 8002be8:	f000 fffa 	bl	8003be0 <dbg_print>
 8002bec:	f000 bc32 	b.w	8003454 <Settings_Update+0x8a0>
			continue;
		}
		switch (address) {
 8002bf0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002bf4:	2b32      	cmp	r3, #50	@ 0x32
 8002bf6:	f200 842a 	bhi.w	800344e <Settings_Update+0x89a>
 8002bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8002c00 <Settings_Update+0x4c>)
 8002bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c00:	08002ccd 	.word	0x08002ccd
 8002c04:	0800344f 	.word	0x0800344f
 8002c08:	08002ce9 	.word	0x08002ce9
 8002c0c:	08002d09 	.word	0x08002d09
 8002c10:	08002d8d 	.word	0x08002d8d
 8002c14:	08002db7 	.word	0x08002db7
 8002c18:	0800344f 	.word	0x0800344f
 8002c1c:	0800344f 	.word	0x0800344f
 8002c20:	0800344f 	.word	0x0800344f
 8002c24:	08002dd7 	.word	0x08002dd7
 8002c28:	08002e65 	.word	0x08002e65
 8002c2c:	08002e99 	.word	0x08002e99
 8002c30:	08002ec1 	.word	0x08002ec1
 8002c34:	08002f15 	.word	0x08002f15
 8002c38:	08002f35 	.word	0x08002f35
 8002c3c:	0800344f 	.word	0x0800344f
 8002c40:	08002f59 	.word	0x08002f59
 8002c44:	08002fa1 	.word	0x08002fa1
 8002c48:	08002fe9 	.word	0x08002fe9
 8002c4c:	08003031 	.word	0x08003031
 8002c50:	0800344f 	.word	0x0800344f
 8002c54:	080030ad 	.word	0x080030ad
 8002c58:	080030f5 	.word	0x080030f5
 8002c5c:	0800313d 	.word	0x0800313d
 8002c60:	08003185 	.word	0x08003185
 8002c64:	08003217 	.word	0x08003217
 8002c68:	0800322f 	.word	0x0800322f
 8002c6c:	0800344f 	.word	0x0800344f
 8002c70:	0800344f 	.word	0x0800344f
 8002c74:	0800344f 	.word	0x0800344f
 8002c78:	0800344f 	.word	0x0800344f
 8002c7c:	0800344f 	.word	0x0800344f
 8002c80:	080032ab 	.word	0x080032ab
 8002c84:	0800344f 	.word	0x0800344f
 8002c88:	0800344f 	.word	0x0800344f
 8002c8c:	0800344f 	.word	0x0800344f
 8002c90:	08003311 	.word	0x08003311
 8002c94:	0800344f 	.word	0x0800344f
 8002c98:	0800344f 	.word	0x0800344f
 8002c9c:	0800344f 	.word	0x0800344f
 8002ca0:	08003379 	.word	0x08003379
 8002ca4:	0800344f 	.word	0x0800344f
 8002ca8:	0800344f 	.word	0x0800344f
 8002cac:	0800344f 	.word	0x0800344f
 8002cb0:	080033df 	.word	0x080033df
 8002cb4:	080033f3 	.word	0x080033f3
 8002cb8:	0800344f 	.word	0x0800344f
 8002cbc:	0800344f 	.word	0x0800344f
 8002cc0:	0800344f 	.word	0x0800344f
 8002cc4:	0800341f 	.word	0x0800341f
 8002cc8:	08003433 	.word	0x08003433
			case FLS_ADDR_MEM_FIRST_RUN_CHECK:{
					if(value == 0U){
 8002ccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f040 83bf 	bne.w	8003452 <Settings_Update+0x89e>
						if(flash_cleanup()){
 8002cd4:	f006 fb6c 	bl	80093b0 <flash_cleanup>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 83b9 	beq.w	8003452 <Settings_Update+0x89e>
							dbg_print("Error: Flash erase failed!");
 8002ce0:	4880      	ldr	r0, [pc, #512]	@ (8002ee4 <Settings_Update+0x330>)
 8002ce2:	f000 ff7d 	bl	8003be0 <dbg_print>
						}
					}

				}
				break;
 8002ce6:	e3b4      	b.n	8003452 <Settings_Update+0x89e>
				/*Encoder-------------------*/
			case FLS_ADDR_ENC1_RESOLUTION:
				if(!(value <= UINT16_MAX)){
 8002ce8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cee:	d305      	bcc.n	8002cfc <Settings_Update+0x148>
					gv.enc1.resolution = CONF_ENC1_RESOLUTION;
 8002cf0:	4b7d      	ldr	r3, [pc, #500]	@ (8002ee8 <Settings_Update+0x334>)
 8002cf2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002cf6:	f8a3 217e 	strh.w	r2, [r3, #382]	@ 0x17e
				}else{
					gv.enc1.resolution = value;
				}
				break;
 8002cfa:	e3ab      	b.n	8003454 <Settings_Update+0x8a0>
					gv.enc1.resolution = value;
 8002cfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	4b79      	ldr	r3, [pc, #484]	@ (8002ee8 <Settings_Update+0x334>)
 8002d02:	f8a3 217e 	strh.w	r2, [r3, #382]	@ 0x17e
				break;
 8002d06:	e3a5      	b.n	8003454 <Settings_Update+0x8a0>
				/*Stepper motor-------------*/
			case FLS_ADDR_STEPPER_MOTOR_STEPANGLE:{
					float stepangle = 0.0;
 8002d08:	f04f 0300 	mov.w	r3, #0
 8002d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
					if(flash_read_float(address, &stepangle) == 0){
 8002d0e:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8002d12:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002d16:	4611      	mov	r1, r2
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f006 fac9 	bl	80092b0 <flash_read_float>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d12c      	bne.n	8002d7e <Settings_Update+0x1ca>
						if(!(stepangle > 0.0 && stepangle <= (float)ANGLE_MAX)){
 8002d24:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002d28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d30:	bfcc      	ite	gt
 8002d32:	2301      	movgt	r3, #1
 8002d34:	2300      	movle	r3, #0
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	f083 0301 	eor.w	r3, r3, #1
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d110      	bne.n	8002d64 <Settings_Update+0x1b0>
 8002d42:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002d46:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8002eec <Settings_Update+0x338>
 8002d4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d52:	bf94      	ite	ls
 8002d54:	2301      	movls	r3, #1
 8002d56:	2300      	movhi	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	f083 0301 	eor.w	r3, r3, #1
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <Settings_Update+0x1b4>
							stepangle = CONF_DEF_STEPPER_MOTOR_STEPANGLE;
 8002d64:	4b62      	ldr	r3, [pc, #392]	@ (8002ef0 <Settings_Update+0x33c>)
 8002d66:	63bb      	str	r3, [r7, #56]	@ 0x38
						}
						DM542T_SetMotorStepAngle(gv.dm542tDrv, stepangle);
 8002d68:	4b5f      	ldr	r3, [pc, #380]	@ (8002ee8 <Settings_Update+0x334>)
 8002d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002d6e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002d72:	eeb0 0a67 	vmov.f32	s0, s15
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7fe fd12 	bl	80017a0 <DM542T_SetMotorStepAngle>
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}break;
 8002d7c:	e36a      	b.n	8003454 <Settings_Update+0x8a0>
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 8002d7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002d82:	4619      	mov	r1, r3
 8002d84:	485b      	ldr	r0, [pc, #364]	@ (8002ef4 <Settings_Update+0x340>)
 8002d86:	f000 ff2b 	bl	8003be0 <dbg_print>
				}break;
 8002d8a:	e363      	b.n	8003454 <Settings_Update+0x8a0>
			case FLS_ADDR_STEPPER_MOTOR_MAX_RPM:
				if(!(value <= UINT16_MAX)){
 8002d8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d92:	d305      	bcc.n	8002da0 <Settings_Update+0x1ec>
					gv.dm542tDrv->motorConfig.rpmMax = CONF_DEF_STEPPER_MOTOR_MAX_RPM;
 8002d94:	4b54      	ldr	r3, [pc, #336]	@ (8002ee8 <Settings_Update+0x334>)
 8002d96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002d9a:	4a57      	ldr	r2, [pc, #348]	@ (8002ef8 <Settings_Update+0x344>)
 8002d9c:	625a      	str	r2, [r3, #36]	@ 0x24
				}else{
					gv.dm542tDrv->motorConfig.rpmMax = value;
				}
				break;
 8002d9e:	e359      	b.n	8003454 <Settings_Update+0x8a0>
					gv.dm542tDrv->motorConfig.rpmMax = value;
 8002da0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002da2:	4b51      	ldr	r3, [pc, #324]	@ (8002ee8 <Settings_Update+0x334>)
 8002da4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002da8:	ee07 2a90 	vmov	s15, r2
 8002dac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002db0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
				break;
 8002db4:	e34e      	b.n	8003454 <Settings_Update+0x8a0>

				/*DM542T Driver-------------*/
			case FLS_ADDR_DM542T_MICROSTEP :
				if(!(value <= UINT16_MAX)){
 8002db6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002db8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dbc:	d301      	bcc.n	8002dc2 <Settings_Update+0x20e>
					value = CONF_DEF_DM542T_MICROSTEP;
 8002dbe:	2310      	movs	r3, #16
 8002dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				DM542T_SetDriverMicrostep(gv.dm542tDrv, value);
 8002dc2:	4b49      	ldr	r3, [pc, #292]	@ (8002ee8 <Settings_Update+0x334>)
 8002dc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002dc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002dca:	b292      	uxth	r2, r2
 8002dcc:	4611      	mov	r1, r2
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7fe fd0a 	bl	80017e8 <DM542T_SetDriverMicrostep>
				break;
 8002dd4:	e33e      	b.n	8003454 <Settings_Update+0x8a0>
//				}else{
//					gv.motoCtrlStpr.type = value;
//				}
//				break;
			case FLS_ADDR_STPR_CTRL_CALIBRATION_SPEED:{
					float speed = 0.0;
 8002dd6:	f04f 0300 	mov.w	r3, #0
 8002dda:	637b      	str	r3, [r7, #52]	@ 0x34
					if(flash_read_float(address, &speed) == 0){
 8002ddc:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8002de0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002de4:	4611      	mov	r1, r2
 8002de6:	4618      	mov	r0, r3
 8002de8:	f006 fa62 	bl	80092b0 <flash_read_float>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d131      	bne.n	8002e56 <Settings_Update+0x2a2>
						if(!(speed >= MC_LEARNING_SPEED_MIN && speed <= MC_LEARNING_SPEED_MAX)){
 8002df2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002df6:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8002efc <Settings_Update+0x348>
 8002dfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e02:	bfac      	ite	ge
 8002e04:	2301      	movge	r3, #1
 8002e06:	2300      	movlt	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	f083 0301 	eor.w	r3, r3, #1
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d110      	bne.n	8002e36 <Settings_Update+0x282>
 8002e14:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002e18:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002e1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e24:	bf94      	ite	ls
 8002e26:	2301      	movls	r3, #1
 8002e28:	2300      	movhi	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	f083 0301 	eor.w	r3, r3, #1
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <Settings_Update+0x286>
							speed = CONF_DEF_STPRCTRL_CALIBRATION_SPEED;
 8002e36:	4b32      	ldr	r3, [pc, #200]	@ (8002f00 <Settings_Update+0x34c>)
 8002e38:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						dbg_print("CALIBRATION_SPEED: %0.2f",speed);
 8002e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7fd fb83 	bl	8000548 <__aeabi_f2d>
 8002e42:	4602      	mov	r2, r0
 8002e44:	460b      	mov	r3, r1
 8002e46:	482f      	ldr	r0, [pc, #188]	@ (8002f04 <Settings_Update+0x350>)
 8002e48:	f000 feca 	bl	8003be0 <dbg_print>
						gv.motoCtrlStpr.learningSpeed = speed;
 8002e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e4e:	4a26      	ldr	r2, [pc, #152]	@ (8002ee8 <Settings_Update+0x334>)
 8002e50:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}
				break;
 8002e54:	e2fe      	b.n	8003454 <Settings_Update+0x8a0>
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 8002e56:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4825      	ldr	r0, [pc, #148]	@ (8002ef4 <Settings_Update+0x340>)
 8002e5e:	f000 febf 	bl	8003be0 <dbg_print>
				break;
 8002e62:	e2f7      	b.n	8003454 <Settings_Update+0x8a0>
			case FLS_ADDR_STPR_CTRL_WAITING_TIMEOUT:
				if(!((value <= CONF_DEF_STPRCTRL_WAITING_TIMEOUT_MAX) && (value >= CONF_DEF_STPRCTRL_WAITING_TIMEOUT_MIN) )){
 8002e64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e66:	4a28      	ldr	r2, [pc, #160]	@ (8002f08 <Settings_Update+0x354>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d802      	bhi.n	8002e72 <Settings_Update+0x2be>
 8002e6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e6e:	2b63      	cmp	r3, #99	@ 0x63
 8002e70:	d808      	bhi.n	8002e84 <Settings_Update+0x2d0>
					dbg_print("Flash: Read float Failed! (Address=%d)",address);
 8002e72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002e76:	4619      	mov	r1, r3
 8002e78:	481e      	ldr	r0, [pc, #120]	@ (8002ef4 <Settings_Update+0x340>)
 8002e7a:	f000 feb1 	bl	8003be0 <dbg_print>
					value = CONF_DEF_STPRCTRL_WAITING_TIMEOUT;
 8002e7e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				dbg_print("read Timeout Value: %u\n",value);
 8002e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e86:	4619      	mov	r1, r3
 8002e88:	4820      	ldr	r0, [pc, #128]	@ (8002f0c <Settings_Update+0x358>)
 8002e8a:	f000 fea9 	bl	8003be0 <dbg_print>
				gv.motoCtrlStpr.timer.timeout = value;
 8002e8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e90:	4a15      	ldr	r2, [pc, #84]	@ (8002ee8 <Settings_Update+0x334>)
 8002e92:	f8c2 3300 	str.w	r3, [r2, #768]	@ 0x300
				break;
 8002e96:	e2dd      	b.n	8003454 <Settings_Update+0x8a0>

			case FLS_ADDR_STPR_CTRL_PATH:
				if(!((value == MOTR_CTRL_PATH_CW) || (value == MOTR_CTRL_PATH_CCW) )){
 8002e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d00a      	beq.n	8002eb4 <Settings_Update+0x300>
 8002e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d007      	beq.n	8002eb4 <Settings_Update+0x300>
					dbg_print("Flash: Motor Path Invalid (Address=%d)\n",address);
 8002ea4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4819      	ldr	r0, [pc, #100]	@ (8002f10 <Settings_Update+0x35c>)
 8002eac:	f000 fe98 	bl	8003be0 <dbg_print>
					value = CONF_DEF_STPRCTRL_PATH;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
					}
				gv.motoCtrlStpr.path = value;
 8002eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee8 <Settings_Update+0x334>)
 8002eba:	f883 22c7 	strb.w	r2, [r3, #711]	@ 0x2c7
				break;
 8002ebe:	e2c9      	b.n	8003454 <Settings_Update+0x8a0>

				/*Motor Safety---------------------------*/
			case FLS_ADDR_MOTR_SAFETY_HOLDING_DUTY:
				if(value<=10000){
 8002ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ec2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d804      	bhi.n	8002ed4 <Settings_Update+0x320>
					gv.safety.holdingDuty = value;
 8002eca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ecc:	4a06      	ldr	r2, [pc, #24]	@ (8002ee8 <Settings_Update+0x334>)
 8002ece:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
				}else{
					gv.safety.holdingDuty = CONF_DEF_MOTOSFTY_HOLDING_DUTY;
				}
				break;
 8002ed2:	e2bf      	b.n	8003454 <Settings_Update+0x8a0>
					gv.safety.holdingDuty = CONF_DEF_MOTOSFTY_HOLDING_DUTY;
 8002ed4:	4b04      	ldr	r3, [pc, #16]	@ (8002ee8 <Settings_Update+0x334>)
 8002ed6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002eda:	f8c3 24dc 	str.w	r2, [r3, #1244]	@ 0x4dc
				break;
 8002ede:	e2b9      	b.n	8003454 <Settings_Update+0x8a0>
 8002ee0:	0801a994 	.word	0x0801a994
 8002ee4:	0801a9b8 	.word	0x0801a9b8
 8002ee8:	200002d8 	.word	0x200002d8
 8002eec:	43b40000 	.word	0x43b40000
 8002ef0:	3f666666 	.word	0x3f666666
 8002ef4:	0801a9d4 	.word	0x0801a9d4
 8002ef8:	43960000 	.word	0x43960000
 8002efc:	3dcccccd 	.word	0x3dcccccd
 8002f00:	40a00000 	.word	0x40a00000
 8002f04:	0801a9fc 	.word	0x0801a9fc
 8002f08:	05f5e100 	.word	0x05f5e100
 8002f0c:	0801aa18 	.word	0x0801aa18
 8002f10:	0801aa30 	.word	0x0801aa30

			case FLS_ADDR_MOTR_SAFETY_RUNNING_DUTY:
				if(value<=10000){
 8002f14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f16:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d804      	bhi.n	8002f28 <Settings_Update+0x374>
					gv.safety.runningDuty = value;
 8002f1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f20:	4ab4      	ldr	r2, [pc, #720]	@ (80031f4 <Settings_Update+0x640>)
 8002f22:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
				}else{
					gv.safety.runningDuty = CONF_DEF_MOTOSFTY_RUNNING_DUTY;
				}
				break;
 8002f26:	e295      	b.n	8003454 <Settings_Update+0x8a0>
					gv.safety.runningDuty = CONF_DEF_MOTOSFTY_RUNNING_DUTY;
 8002f28:	4bb2      	ldr	r3, [pc, #712]	@ (80031f4 <Settings_Update+0x640>)
 8002f2a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8002f2e:	f8c3 24e0 	str.w	r2, [r3, #1248]	@ 0x4e0
				break;
 8002f32:	e28f      	b.n	8003454 <Settings_Update+0x8a0>

			case FLS_ADDR_MOTR_SAFETY_WAITING_TIME:
				if(value >= 100 && value <=1500){
 8002f34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f36:	2b63      	cmp	r3, #99	@ 0x63
 8002f38:	d909      	bls.n	8002f4e <Settings_Update+0x39a>
 8002f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f3c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d804      	bhi.n	8002f4e <Settings_Update+0x39a>
					gv.safety.timer.waitingTime = value;
 8002f44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f46:	4aab      	ldr	r2, [pc, #684]	@ (80031f4 <Settings_Update+0x640>)
 8002f48:	f8c2 34ec 	str.w	r3, [r2, #1260]	@ 0x4ec

				}else{
					gv.safety.timer.waitingTime = CONF_DEF_MOTOSFTY_WAITING_TIME_MS;
					}
				break;
 8002f4c:	e282      	b.n	8003454 <Settings_Update+0x8a0>
					gv.safety.timer.waitingTime = CONF_DEF_MOTOSFTY_WAITING_TIME_MS;
 8002f4e:	4ba9      	ldr	r3, [pc, #676]	@ (80031f4 <Settings_Update+0x640>)
 8002f50:	2264      	movs	r2, #100	@ 0x64
 8002f52:	f8c3 24ec 	str.w	r2, [r3, #1260]	@ 0x4ec
				break;
 8002f56:	e27d      	b.n	8003454 <Settings_Update+0x8a0>


				/*PID 0---------------------*/
			case FLS_ADDR_PID0_KP:{
					float kp = 0.0;
 8002f58:	f04f 0300 	mov.w	r3, #0
 8002f5c:	633b      	str	r3, [r7, #48]	@ 0x30
					if(flash_read_float(address, &kp) == 0){
 8002f5e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8002f62:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002f66:	4611      	mov	r1, r2
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f006 f9a1 	bl	80092b0 <flash_read_float>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10e      	bne.n	8002f92 <Settings_Update+0x3de>
						if(kp<0.0){
 8002f74:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002f78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f80:	d501      	bpl.n	8002f86 <Settings_Update+0x3d2>
							kp =CONF_DEF_PID0_KP;
 8002f82:	4b9d      	ldr	r3, [pc, #628]	@ (80031f8 <Settings_Update+0x644>)
 8002f84:	633b      	str	r3, [r7, #48]	@ 0x30
						}
						gv.pid0.kp = kp;
 8002f86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f88:	4b9a      	ldr	r3, [pc, #616]	@ (80031f4 <Settings_Update+0x640>)
 8002f8a:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8002f8e:	601a      	str	r2, [r3, #0]
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}
				break;
 8002f90:	e260      	b.n	8003454 <Settings_Update+0x8a0>
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 8002f92:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002f96:	4619      	mov	r1, r3
 8002f98:	4898      	ldr	r0, [pc, #608]	@ (80031fc <Settings_Update+0x648>)
 8002f9a:	f000 fe21 	bl	8003be0 <dbg_print>
				break;
 8002f9e:	e259      	b.n	8003454 <Settings_Update+0x8a0>
			case FLS_ADDR_PID0_KI:{
					float ki = 0.0;
 8002fa0:	f04f 0300 	mov.w	r3, #0
 8002fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					if(flash_read_float(address, &ki) == 0){
 8002fa6:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002faa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002fae:	4611      	mov	r1, r2
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f006 f97d 	bl	80092b0 <flash_read_float>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10e      	bne.n	8002fda <Settings_Update+0x426>
						if(ki<0.0){
 8002fbc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002fc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc8:	d501      	bpl.n	8002fce <Settings_Update+0x41a>
							ki = CONF_DEF_PID0_KI;
 8002fca:	4b8d      	ldr	r3, [pc, #564]	@ (8003200 <Settings_Update+0x64c>)
 8002fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
						}
						gv.pid0.ki = ki;
 8002fce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fd0:	4b88      	ldr	r3, [pc, #544]	@ (80031f4 <Settings_Update+0x640>)
 8002fd2:	f503 6389 	add.w	r3, r3, #1096	@ 0x448
 8002fd6:	601a      	str	r2, [r3, #0]
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}
				break;
 8002fd8:	e23c      	b.n	8003454 <Settings_Update+0x8a0>
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 8002fda:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002fde:	4619      	mov	r1, r3
 8002fe0:	4886      	ldr	r0, [pc, #536]	@ (80031fc <Settings_Update+0x648>)
 8002fe2:	f000 fdfd 	bl	8003be0 <dbg_print>
				break;
 8002fe6:	e235      	b.n	8003454 <Settings_Update+0x8a0>
			case FLS_ADDR_PID0_KD:{
					float kd = 0.0;
 8002fe8:	f04f 0300 	mov.w	r3, #0
 8002fec:	62bb      	str	r3, [r7, #40]	@ 0x28
					if(flash_read_float(address, &kd) == 0){
 8002fee:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002ff2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f006 f959 	bl	80092b0 <flash_read_float>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10e      	bne.n	8003022 <Settings_Update+0x46e>
						if(kd<0.0){
 8003004:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003008:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800300c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003010:	d501      	bpl.n	8003016 <Settings_Update+0x462>
							kd =CONF_DEF_PID0_KD;
 8003012:	4b7b      	ldr	r3, [pc, #492]	@ (8003200 <Settings_Update+0x64c>)
 8003014:	62bb      	str	r3, [r7, #40]	@ 0x28
						}
						gv.pid0.kp = kd;
 8003016:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003018:	4b76      	ldr	r3, [pc, #472]	@ (80031f4 <Settings_Update+0x640>)
 800301a:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 800301e:	601a      	str	r2, [r3, #0]
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}
				break;
 8003020:	e218      	b.n	8003454 <Settings_Update+0x8a0>
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 8003022:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003026:	4619      	mov	r1, r3
 8003028:	4874      	ldr	r0, [pc, #464]	@ (80031fc <Settings_Update+0x648>)
 800302a:	f000 fdd9 	bl	8003be0 <dbg_print>
				break;
 800302e:	e211      	b.n	8003454 <Settings_Update+0x8a0>
			case FLS_ADDR_PID0_I_OUT_LIMIT:{
					float iLimt = 0.0;
 8003030:	f04f 0300 	mov.w	r3, #0
 8003034:	627b      	str	r3, [r7, #36]	@ 0x24
					if(flash_read_float(address, &iLimt) == 0){
 8003036:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800303a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800303e:	4611      	mov	r1, r2
 8003040:	4618      	mov	r0, r3
 8003042:	f006 f935 	bl	80092b0 <flash_read_float>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d128      	bne.n	800309e <Settings_Update+0x4ea>
						if(!(iLimt>=0.00 && iLimt <= 100.00)){
 800304c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003050:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003058:	bfac      	ite	ge
 800305a:	2301      	movge	r3, #1
 800305c:	2300      	movlt	r3, #0
 800305e:	b2db      	uxtb	r3, r3
 8003060:	f083 0301 	eor.w	r3, r3, #1
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d110      	bne.n	800308c <Settings_Update+0x4d8>
 800306a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800306e:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8003204 <Settings_Update+0x650>
 8003072:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800307a:	bf94      	ite	ls
 800307c:	2301      	movls	r3, #1
 800307e:	2300      	movhi	r3, #0
 8003080:	b2db      	uxtb	r3, r3
 8003082:	f083 0301 	eor.w	r3, r3, #1
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b00      	cmp	r3, #0
 800308a:	d002      	beq.n	8003092 <Settings_Update+0x4de>
							iLimt = CONF_DEF_PID0_I_OUT_MAX;
 800308c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
						}
						gv.pid0.kp = iLimt;
 8003092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003094:	4b57      	ldr	r3, [pc, #348]	@ (80031f4 <Settings_Update+0x640>)
 8003096:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 800309a:	601a      	str	r2, [r3, #0]
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}

				break;
 800309c:	e1da      	b.n	8003454 <Settings_Update+0x8a0>
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 800309e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80030a2:	4619      	mov	r1, r3
 80030a4:	4855      	ldr	r0, [pc, #340]	@ (80031fc <Settings_Update+0x648>)
 80030a6:	f000 fd9b 	bl	8003be0 <dbg_print>
				break;
 80030aa:	e1d3      	b.n	8003454 <Settings_Update+0x8a0>
//						dbg_print("Flash: Read float Failed! (Address=%d)",address);
//					}
//				}
//				break;
			case FLS_ADDR_PID1_KP:{
					float kp = 0.0;
 80030ac:	f04f 0300 	mov.w	r3, #0
 80030b0:	623b      	str	r3, [r7, #32]
					if(flash_read_float(address, &kp) == 0){
 80030b2:	f107 0220 	add.w	r2, r7, #32
 80030b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80030ba:	4611      	mov	r1, r2
 80030bc:	4618      	mov	r0, r3
 80030be:	f006 f8f7 	bl	80092b0 <flash_read_float>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10e      	bne.n	80030e6 <Settings_Update+0x532>
						if(kp<0.0){
 80030c8:	edd7 7a08 	vldr	s15, [r7, #32]
 80030cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d4:	d501      	bpl.n	80030da <Settings_Update+0x526>
							kp =CONF_DEF_PID1_KP;
 80030d6:	4b48      	ldr	r3, [pc, #288]	@ (80031f8 <Settings_Update+0x644>)
 80030d8:	623b      	str	r3, [r7, #32]
						}
						gv.pid1.kp = kp;
 80030da:	6a3a      	ldr	r2, [r7, #32]
 80030dc:	4b45      	ldr	r3, [pc, #276]	@ (80031f4 <Settings_Update+0x640>)
 80030de:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 80030e2:	601a      	str	r2, [r3, #0]
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}
				break;
 80030e4:	e1b6      	b.n	8003454 <Settings_Update+0x8a0>
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 80030e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80030ea:	4619      	mov	r1, r3
 80030ec:	4843      	ldr	r0, [pc, #268]	@ (80031fc <Settings_Update+0x648>)
 80030ee:	f000 fd77 	bl	8003be0 <dbg_print>
				break;
 80030f2:	e1af      	b.n	8003454 <Settings_Update+0x8a0>
			case FLS_ADDR_PID1_KI:{
					float ki = 0.0;
 80030f4:	f04f 0300 	mov.w	r3, #0
 80030f8:	61fb      	str	r3, [r7, #28]
					if(flash_read_float(address, &ki) == 0){
 80030fa:	f107 021c 	add.w	r2, r7, #28
 80030fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003102:	4611      	mov	r1, r2
 8003104:	4618      	mov	r0, r3
 8003106:	f006 f8d3 	bl	80092b0 <flash_read_float>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10e      	bne.n	800312e <Settings_Update+0x57a>
						if(ki<0.0){
 8003110:	edd7 7a07 	vldr	s15, [r7, #28]
 8003114:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800311c:	d501      	bpl.n	8003122 <Settings_Update+0x56e>
							ki = CONF_DEF_PID1_KI;
 800311e:	4b38      	ldr	r3, [pc, #224]	@ (8003200 <Settings_Update+0x64c>)
 8003120:	61fb      	str	r3, [r7, #28]
						}
						gv.pid1.ki = ki;
 8003122:	69fa      	ldr	r2, [r7, #28]
 8003124:	4b33      	ldr	r3, [pc, #204]	@ (80031f4 <Settings_Update+0x640>)
 8003126:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 800312a:	601a      	str	r2, [r3, #0]
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}
				break;
 800312c:	e192      	b.n	8003454 <Settings_Update+0x8a0>
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 800312e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003132:	4619      	mov	r1, r3
 8003134:	4831      	ldr	r0, [pc, #196]	@ (80031fc <Settings_Update+0x648>)
 8003136:	f000 fd53 	bl	8003be0 <dbg_print>
				break;
 800313a:	e18b      	b.n	8003454 <Settings_Update+0x8a0>
			case FLS_ADDR_PID1_KD:{
					float kd = 0.0;
 800313c:	f04f 0300 	mov.w	r3, #0
 8003140:	61bb      	str	r3, [r7, #24]
					if(flash_read_float(address, &kd) == 0){
 8003142:	f107 0218 	add.w	r2, r7, #24
 8003146:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800314a:	4611      	mov	r1, r2
 800314c:	4618      	mov	r0, r3
 800314e:	f006 f8af 	bl	80092b0 <flash_read_float>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10e      	bne.n	8003176 <Settings_Update+0x5c2>
						if(kd<0.0){
 8003158:	edd7 7a06 	vldr	s15, [r7, #24]
 800315c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003164:	d501      	bpl.n	800316a <Settings_Update+0x5b6>
							kd =CONF_DEF_PID1_KD;
 8003166:	4b26      	ldr	r3, [pc, #152]	@ (8003200 <Settings_Update+0x64c>)
 8003168:	61bb      	str	r3, [r7, #24]
						}
						gv.pid1.kp = kd;
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	4b21      	ldr	r3, [pc, #132]	@ (80031f4 <Settings_Update+0x640>)
 800316e:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 8003172:	601a      	str	r2, [r3, #0]
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}
				break;
 8003174:	e16e      	b.n	8003454 <Settings_Update+0x8a0>
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 8003176:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800317a:	4619      	mov	r1, r3
 800317c:	481f      	ldr	r0, [pc, #124]	@ (80031fc <Settings_Update+0x648>)
 800317e:	f000 fd2f 	bl	8003be0 <dbg_print>
				break;
 8003182:	e167      	b.n	8003454 <Settings_Update+0x8a0>
			case FLS_ADDR_PID1_I_OUT_LIMIT:{
					float iLimt = 0.0;
 8003184:	f04f 0300 	mov.w	r3, #0
 8003188:	617b      	str	r3, [r7, #20]
					if(flash_read_float(address, &iLimt) == 0){
 800318a:	f107 0214 	add.w	r2, r7, #20
 800318e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003192:	4611      	mov	r1, r2
 8003194:	4618      	mov	r0, r3
 8003196:	f006 f88b 	bl	80092b0 <flash_read_float>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d133      	bne.n	8003208 <Settings_Update+0x654>
						if(!(iLimt>=0.00 && iLimt <= 100.00)){
 80031a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80031a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ac:	bfac      	ite	ge
 80031ae:	2301      	movge	r3, #1
 80031b0:	2300      	movlt	r3, #0
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	f083 0301 	eor.w	r3, r3, #1
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d110      	bne.n	80031e0 <Settings_Update+0x62c>
 80031be:	edd7 7a05 	vldr	s15, [r7, #20]
 80031c2:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8003204 <Settings_Update+0x650>
 80031c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ce:	bf94      	ite	ls
 80031d0:	2301      	movls	r3, #1
 80031d2:	2300      	movhi	r3, #0
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	f083 0301 	eor.w	r3, r3, #1
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d002      	beq.n	80031e6 <Settings_Update+0x632>
							iLimt = CONF_DEF_PID1_I_OUT_MAX;
 80031e0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80031e4:	617b      	str	r3, [r7, #20]
						}
						gv.pid1.kp = iLimt;
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	4b02      	ldr	r3, [pc, #8]	@ (80031f4 <Settings_Update+0x640>)
 80031ea:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 80031ee:	601a      	str	r2, [r3, #0]
					}else{
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
					}
				}

				break;
 80031f0:	e130      	b.n	8003454 <Settings_Update+0x8a0>
 80031f2:	bf00      	nop
 80031f4:	200002d8 	.word	0x200002d8
 80031f8:	3d4ccccd 	.word	0x3d4ccccd
 80031fc:	0801a9d4 	.word	0x0801a9d4
 8003200:	3c23d70a 	.word	0x3c23d70a
 8003204:	42c80000 	.word	0x42c80000
						dbg_print("Flash: Read float Failed! (Address=%d)",address);
 8003208:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800320c:	4619      	mov	r1, r3
 800320e:	4899      	ldr	r0, [pc, #612]	@ (8003474 <Settings_Update+0x8c0>)
 8003210:	f000 fce6 	bl	8003be0 <dbg_print>
				break;
 8003214:	e11e      	b.n	8003454 <Settings_Update+0x8a0>

				/*Modbus TCP Net info--------*/
			case FLS_ADDR_MB_TCPS_PORT :
				if(!(value <= UINT16_MAX)){
 8003216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800321c:	d302      	bcc.n	8003224 <Settings_Update+0x670>
					value = CONF_DEF_MB_TCPS_PORT;
 800321e:	f44f 73fb 	mov.w	r3, #502	@ 0x1f6
 8003222:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				gv.mbtcps.port = value;
 8003224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003226:	b29a      	uxth	r2, r3
 8003228:	4b93      	ldr	r3, [pc, #588]	@ (8003478 <Settings_Update+0x8c4>)
 800322a:	80da      	strh	r2, [r3, #6]
				break;
 800322c:	e112      	b.n	8003454 <Settings_Update+0x8a0>
			case FLS_ADDR_MB_TCPS_MAC1:
				for( uint8_t i = 0; i < 6; i++){
 800322e:	2300      	movs	r3, #0
 8003230:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8003234:	e031      	b.n	800329a <Settings_Update+0x6e6>
					flash_read(address+i, &value);
 8003236:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800323a:	b29a      	uxth	r2, r3
 800323c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003240:	4413      	add	r3, r2
 8003242:	b29b      	uxth	r3, r3
 8003244:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8003248:	4611      	mov	r1, r2
 800324a:	4618      	mov	r0, r3
 800324c:	f006 f816 	bl	800927c <flash_read>
					if(!(value >= 0 && value <= UINT8_MAX)){
 8003250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003252:	2bff      	cmp	r3, #255	@ 0xff
 8003254:	d914      	bls.n	8003280 <Settings_Update+0x6cc>
						uint8_t data[6] = CONF_DEF_MB_TCPS_MAC;
 8003256:	4a89      	ldr	r2, [pc, #548]	@ (800347c <Settings_Update+0x8c8>)
 8003258:	f107 030c 	add.w	r3, r7, #12
 800325c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003260:	6018      	str	r0, [r3, #0]
 8003262:	3304      	adds	r3, #4
 8003264:	8019      	strh	r1, [r3, #0]
						memcpy(gv.mbtcps.netif.mac, data, 6);
 8003266:	4b84      	ldr	r3, [pc, #528]	@ (8003478 <Settings_Update+0x8c4>)
 8003268:	3308      	adds	r3, #8
 800326a:	f107 020c 	add.w	r2, r7, #12
 800326e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003272:	6018      	str	r0, [r3, #0]
 8003274:	3304      	adds	r3, #4
 8003276:	8019      	strh	r1, [r3, #0]
						address = FLS_ADDR_MB_TCPS_MAC6;
 8003278:	231f      	movs	r3, #31
 800327a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
						break;
 800327e:	e010      	b.n	80032a2 <Settings_Update+0x6ee>
					}else{
						gv.mbtcps.netif.mac[i] = (uint8_t)value;// (uint8_t)FSExt_ReadIntNum(address+i);
 8003280:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003282:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003286:	b2d1      	uxtb	r1, r2
 8003288:	4a7b      	ldr	r2, [pc, #492]	@ (8003478 <Settings_Update+0x8c4>)
 800328a:	4413      	add	r3, r2
 800328c:	460a      	mov	r2, r1
 800328e:	721a      	strb	r2, [r3, #8]
				for( uint8_t i = 0; i < 6; i++){
 8003290:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003294:	3301      	adds	r3, #1
 8003296:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800329a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800329e:	2b05      	cmp	r3, #5
 80032a0:	d9c9      	bls.n	8003236 <Settings_Update+0x682>
					}
				}
				address = FLS_ADDR_MB_TCPS_MAC6;
 80032a2:	231f      	movs	r3, #31
 80032a4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
				break;
 80032a8:	e0d4      	b.n	8003454 <Settings_Update+0x8a0>
//				break;
//			case FLS_ADDR_MB_TCPS_MAC6:
//				break;

			case FLS_ADDR_MB_TCPS_IP1:
				for( uint8_t i = 0; i < 4; i++){
 80032aa:	2300      	movs	r3, #0
 80032ac:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80032b0:	e026      	b.n	8003300 <Settings_Update+0x74c>
					flash_read(address+i, &value);
 80032b2:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80032bc:	4413      	add	r3, r2
 80032be:	b29b      	uxth	r3, r3
 80032c0:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80032c4:	4611      	mov	r1, r2
 80032c6:	4618      	mov	r0, r3
 80032c8:	f005 ffd8 	bl	800927c <flash_read>
					if(!(value >= 0 && value <= UINT8_MAX)){
 80032cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032ce:	2bff      	cmp	r3, #255	@ 0xff
 80032d0:	d909      	bls.n	80032e6 <Settings_Update+0x732>
						uint8_t data[4] = CONF_DEF_MB_TCPS_IP;
 80032d2:	4b6b      	ldr	r3, [pc, #428]	@ (8003480 <Settings_Update+0x8cc>)
 80032d4:	60bb      	str	r3, [r7, #8]
						memcpy(gv.mbtcps.netif.ip, data, 4);
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4a67      	ldr	r2, [pc, #412]	@ (8003478 <Settings_Update+0x8c4>)
 80032da:	f8c2 300e 	str.w	r3, [r2, #14]
						address = FLS_ADDR_MB_TCPS_IP4;
 80032de:	2323      	movs	r3, #35	@ 0x23
 80032e0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
						break;
 80032e4:	e010      	b.n	8003308 <Settings_Update+0x754>
					}else{
						gv.mbtcps.netif.ip[i] = (uint8_t)value;// (uint8_t)FSExt_ReadIntNum(address+i);
 80032e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80032e8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80032ec:	b2d1      	uxtb	r1, r2
 80032ee:	4a62      	ldr	r2, [pc, #392]	@ (8003478 <Settings_Update+0x8c4>)
 80032f0:	4413      	add	r3, r2
 80032f2:	460a      	mov	r2, r1
 80032f4:	739a      	strb	r2, [r3, #14]
				for( uint8_t i = 0; i < 4; i++){
 80032f6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80032fa:	3301      	adds	r3, #1
 80032fc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8003300:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8003304:	2b03      	cmp	r3, #3
 8003306:	d9d4      	bls.n	80032b2 <Settings_Update+0x6fe>
					}
				}
				address = FLS_ADDR_MB_TCPS_IP4;
 8003308:	2323      	movs	r3, #35	@ 0x23
 800330a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
				//dbg_print("%d",gv.mbtcps.netif.ip[0]);
				break;
 800330e:	e0a1      	b.n	8003454 <Settings_Update+0x8a0>
//				break;
//			case FLS_ADDR_MB_TCPS_IP4:
//				break;

			case FLS_ADDR_MB_TCPS_SN1:
				for( uint8_t i = 0; i < 4; i++){
 8003310:	2300      	movs	r3, #0
 8003312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003316:	e027      	b.n	8003368 <Settings_Update+0x7b4>
					flash_read(address+i, &value);
 8003318:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800331c:	b29a      	uxth	r2, r3
 800331e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003322:	4413      	add	r3, r2
 8003324:	b29b      	uxth	r3, r3
 8003326:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800332a:	4611      	mov	r1, r2
 800332c:	4618      	mov	r0, r3
 800332e:	f005 ffa5 	bl	800927c <flash_read>
					if(!(value >= 0 && value <= UINT8_MAX)){
 8003332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003334:	2bff      	cmp	r3, #255	@ 0xff
 8003336:	d90a      	bls.n	800334e <Settings_Update+0x79a>
						uint8_t data[4] = CONF_DEF_MB_TCPS_SN;
 8003338:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 800333c:	607b      	str	r3, [r7, #4]
						memcpy(gv.mbtcps.netif.sn, data, 4);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a4d      	ldr	r2, [pc, #308]	@ (8003478 <Settings_Update+0x8c4>)
 8003342:	f8c2 3012 	str.w	r3, [r2, #18]
						address = FLS_ADDR_MB_TCPS_SN4;
 8003346:	2327      	movs	r3, #39	@ 0x27
 8003348:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
						break;
 800334c:	e010      	b.n	8003370 <Settings_Update+0x7bc>
					}else{
						gv.mbtcps.netif.sn[i] = (uint8_t)value;// (uint8_t)FSExt_ReadIntNum(address+i);
 800334e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003350:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003354:	b2d1      	uxtb	r1, r2
 8003356:	4a48      	ldr	r2, [pc, #288]	@ (8003478 <Settings_Update+0x8c4>)
 8003358:	4413      	add	r3, r2
 800335a:	460a      	mov	r2, r1
 800335c:	749a      	strb	r2, [r3, #18]
				for( uint8_t i = 0; i < 4; i++){
 800335e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003362:	3301      	adds	r3, #1
 8003364:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003368:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800336c:	2b03      	cmp	r3, #3
 800336e:	d9d3      	bls.n	8003318 <Settings_Update+0x764>
					}
				}
				address = FLS_ADDR_MB_TCPS_SN4;
 8003370:	2327      	movs	r3, #39	@ 0x27
 8003372:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
				break;
 8003376:	e06d      	b.n	8003454 <Settings_Update+0x8a0>
//				break;
//			case FLS_ADDR_MB_TCPS_SN4:
//				break;

			case FLS_ADDR_MB_TCPS_GW1:
				for( uint8_t i = 0; i < 4; i++){
 8003378:	2300      	movs	r3, #0
 800337a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800337e:	e026      	b.n	80033ce <Settings_Update+0x81a>
					flash_read(address+i, &value);
 8003380:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8003384:	b29a      	uxth	r2, r3
 8003386:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800338a:	4413      	add	r3, r2
 800338c:	b29b      	uxth	r3, r3
 800338e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8003392:	4611      	mov	r1, r2
 8003394:	4618      	mov	r0, r3
 8003396:	f005 ff71 	bl	800927c <flash_read>
					if(!(value >= 0 && value <= UINT8_MAX)){
 800339a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800339c:	2bff      	cmp	r3, #255	@ 0xff
 800339e:	d909      	bls.n	80033b4 <Settings_Update+0x800>
						uint8_t data[4] = CONF_DEF_MB_TCPS_GW;
 80033a0:	4b38      	ldr	r3, [pc, #224]	@ (8003484 <Settings_Update+0x8d0>)
 80033a2:	603b      	str	r3, [r7, #0]
						memcpy(gv.mbtcps.netif.gw, data, 4);
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	4a34      	ldr	r2, [pc, #208]	@ (8003478 <Settings_Update+0x8c4>)
 80033a8:	f8c2 3016 	str.w	r3, [r2, #22]
						address = FLS_ADDR_MB_TCPS_GW4;
 80033ac:	232b      	movs	r3, #43	@ 0x2b
 80033ae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
						break;
 80033b2:	e010      	b.n	80033d6 <Settings_Update+0x822>
					}else{
						gv.mbtcps.netif.gw[i] = (uint8_t)value;// (uint8_t)FSExt_ReadIntNum(address+i);
 80033b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80033b6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80033ba:	b2d1      	uxtb	r1, r2
 80033bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003478 <Settings_Update+0x8c4>)
 80033be:	4413      	add	r3, r2
 80033c0:	460a      	mov	r2, r1
 80033c2:	759a      	strb	r2, [r3, #22]
				for( uint8_t i = 0; i < 4; i++){
 80033c4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80033c8:	3301      	adds	r3, #1
 80033ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80033ce:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80033d2:	2b03      	cmp	r3, #3
 80033d4:	d9d4      	bls.n	8003380 <Settings_Update+0x7cc>
					}
				}
				address = FLS_ADDR_MB_TCPS_GW4;
 80033d6:	232b      	movs	r3, #43	@ 0x2b
 80033d8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
				break;
 80033dc:	e03a      	b.n	8003454 <Settings_Update+0x8a0>
//				break;
//			case FLS_ADDR_MB_TCPS_GW4:
//				break;

			case FLS_ADDR_MB_TCPS_APPLY_CHANGE:
				if(!(value <= UINT8_MAX)){
 80033de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033e0:	2bff      	cmp	r3, #255	@ 0xff
 80033e2:	d901      	bls.n	80033e8 <Settings_Update+0x834>
					value = CONF_DEF_MB_TCPS_APPLY_CHANGE;
 80033e4:	2300      	movs	r3, #0
 80033e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
					}
				gv.mbtcps.applyChange = value;
 80033e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	4b22      	ldr	r3, [pc, #136]	@ (8003478 <Settings_Update+0x8c4>)
 80033ee:	77da      	strb	r2, [r3, #31]
//				modbus_update_netIfs();
				break;
 80033f0:	e030      	b.n	8003454 <Settings_Update+0x8a0>


			case FLS_ADDR_MB_RTU_BAUD:
				//CONF_DEF_MB_RTU_BAUD;
				flash_read(FLS_ADDR_MB_RTU_BAUD, &value);
 80033f2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80033f6:	4619      	mov	r1, r3
 80033f8:	202d      	movs	r0, #45	@ 0x2d
 80033fa:	f005 ff3f 	bl	800927c <flash_read>
				if(value!=0 && value < UINT32_MAX){
 80033fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003400:	2b00      	cmp	r3, #0
 8003402:	d007      	beq.n	8003414 <Settings_Update+0x860>
 8003404:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800340a:	d003      	beq.n	8003414 <Settings_Update+0x860>
					gv.mbrtu.serial.baudRate = value;
 800340c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800340e:	4a1a      	ldr	r2, [pc, #104]	@ (8003478 <Settings_Update+0x8c4>)
 8003410:	6213      	str	r3, [r2, #32]
				}else{
					gv.mbrtu.serial.baudRate = CONF_DEF_MB_RTU_BAUD;
				}
				break;
 8003412:	e01f      	b.n	8003454 <Settings_Update+0x8a0>
					gv.mbrtu.serial.baudRate = CONF_DEF_MB_RTU_BAUD;
 8003414:	4b18      	ldr	r3, [pc, #96]	@ (8003478 <Settings_Update+0x8c4>)
 8003416:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800341a:	621a      	str	r2, [r3, #32]
				break;
 800341c:	e01a      	b.n	8003454 <Settings_Update+0x8a0>

			case FLS_ADDR_MB_RTU_APPLY_CHANGE:
				if(!(value <= UINT8_MAX)){
 800341e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003420:	2bff      	cmp	r3, #255	@ 0xff
 8003422:	d901      	bls.n	8003428 <Settings_Update+0x874>
					value = CONF_DEF_MB_RTU_APPLY_CHANGE;
 8003424:	2300      	movs	r3, #0
 8003426:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				   gv.mbtcps.applyChange = value;
 8003428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800342a:	b2da      	uxtb	r2, r3
 800342c:	4b12      	ldr	r3, [pc, #72]	@ (8003478 <Settings_Update+0x8c4>)
 800342e:	77da      	strb	r2, [r3, #31]

			break;
 8003430:	e010      	b.n	8003454 <Settings_Update+0x8a0>



				/*Utilities--------------*/
			case FLS_ADDR_DBUG_ENABLE:
				if(!(value == 0 || value == 1)){
 8003432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003434:	2b00      	cmp	r3, #0
 8003436:	d004      	beq.n	8003442 <Settings_Update+0x88e>
 8003438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800343a:	2b01      	cmp	r3, #1
 800343c:	d001      	beq.n	8003442 <Settings_Update+0x88e>
					value  = CONF_DEBUG_ENABLE;
 800343e:	2301      	movs	r3, #1
 8003440:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				gv.debugEnabe = value;
 8003442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003444:	b2da      	uxtb	r2, r3
 8003446:	4b0c      	ldr	r3, [pc, #48]	@ (8003478 <Settings_Update+0x8c4>)
 8003448:	f883 24f5 	strb.w	r2, [r3, #1269]	@ 0x4f5
				break;
 800344c:	e002      	b.n	8003454 <Settings_Update+0x8a0>
			default:
				break;
 800344e:	bf00      	nop
 8003450:	e000      	b.n	8003454 <Settings_Update+0x8a0>
				break;
 8003452:	bf00      	nop
	for(uint16_t address = 0 ; address < FLS_ADDR_MAX; address++){
 8003454:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003458:	3301      	adds	r3, #1
 800345a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800345e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003462:	2b32      	cmp	r3, #50	@ 0x32
 8003464:	f67f abae 	bls.w	8002bc4 <Settings_Update+0x10>
		}
	}
}
 8003468:	bf00      	nop
 800346a:	bf00      	nop
 800346c:	3748      	adds	r7, #72	@ 0x48
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	0801a9d4 	.word	0x0801a9d4
 8003478:	200002d8 	.word	0x200002d8
 800347c:	0801aa58 	.word	0x0801aa58
 8003480:	0e00a8c0 	.word	0x0e00a8c0
 8003484:	0100a8c0 	.word	0x0100a8c0

08003488 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800348c:	f3bf 8f4f 	dsb	sy
}
 8003490:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003492:	4b06      	ldr	r3, [pc, #24]	@ (80034ac <__NVIC_SystemReset+0x24>)
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800349a:	4904      	ldr	r1, [pc, #16]	@ (80034ac <__NVIC_SystemReset+0x24>)
 800349c:	4b04      	ldr	r3, [pc, #16]	@ (80034b0 <__NVIC_SystemReset+0x28>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80034a2:	f3bf 8f4f 	dsb	sy
}
 80034a6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80034a8:	bf00      	nop
 80034aa:	e7fd      	b.n	80034a8 <__NVIC_SystemReset+0x20>
 80034ac:	e000ed00 	.word	0xe000ed00
 80034b0:	05fa0004 	.word	0x05fa0004

080034b4 <APP_Init>:
extern MotorCtrl_Callback_ts motoCtrlCallback;

void Log_Priodic(void);
void APP_RestartDevice(void);

void APP_Init(void){
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0

	Settings_PreInit();
 80034b8:	f7ff f926 	bl	8002708 <Settings_PreInit>
	Settings_Update();
 80034bc:	f7ff fb7a 	bl	8002bb4 <Settings_Update>
	Settings_Init();
 80034c0:	f7ff f956 	bl	8002770 <Settings_Init>
//	gv.dir = 0;
//	gv.speed = 0;
	//flash_cleanup();

	/*Debug*/
	memset(gv.dbgRxBuf, 0, DBG_RX_BUFF_SIZE);
 80034c4:	2264      	movs	r2, #100	@ 0x64
 80034c6:	2100      	movs	r1, #0
 80034c8:	480a      	ldr	r0, [pc, #40]	@ (80034f4 <APP_Init+0x40>)
 80034ca:	f014 fbb9 	bl	8017c40 <memset>
	gv.dbgRxLen = 0;
 80034ce:	4b0a      	ldr	r3, [pc, #40]	@ (80034f8 <APP_Init+0x44>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 255a 	strb.w	r2, [r3, #1370]	@ 0x55a
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80034d6:	4b09      	ldr	r3, [pc, #36]	@ (80034fc <APP_Init+0x48>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68da      	ldr	r2, [r3, #12]
 80034dc:	4b07      	ldr	r3, [pc, #28]	@ (80034fc <APP_Init+0x48>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f042 0220 	orr.w	r2, r2, #32
 80034e4:	60da      	str	r2, [r3, #12]
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, gv.dbgRxBuf, DBG_RX_BUFF_SIZE);
 80034e6:	2264      	movs	r2, #100	@ 0x64
 80034e8:	4902      	ldr	r1, [pc, #8]	@ (80034f4 <APP_Init+0x40>)
 80034ea:	4804      	ldr	r0, [pc, #16]	@ (80034fc <APP_Init+0x48>)
 80034ec:	f00a fb1c 	bl	800db28 <HAL_UARTEx_ReceiveToIdle_IT>

	/*Encoder 1*/
//	gv.enc1.enable = 1;
//	gv.encHandler1.startLearning = 1;

}
 80034f0:	bf00      	nop
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	200007ce 	.word	0x200007ce
 80034f8:	200002d8 	.word	0x200002d8
 80034fc:	20000bec 	.word	0x20000bec

08003500 <APP_Main>:

void APP_Main(void){
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0



	/*Encoder------------------------------------*/
	Encoder_Update(&gv.enc1);
 8003506:	485c      	ldr	r0, [pc, #368]	@ (8003678 <APP_Main+0x178>)
 8003508:	f7fe fca9 	bl	8001e5e <Encoder_Update>


	/*PID------------------------------------*/
//	if(gv.encHandler1.mode == ENC_SM_MODE_OPERATE){
		float pos = (gv.motoCtrlStpr.path==MOTOR_CTRL_PATH_NORMAL)?gv.enc1.posAngle: (360 - gv.enc1.posAngle); // gv.enc1.posAngle;//
 800350c:	4b5b      	ldr	r3, [pc, #364]	@ (800367c <APP_Main+0x17c>)
 800350e:	f893 32c7 	ldrb.w	r3, [r3, #711]	@ 0x2c7
 8003512:	2b01      	cmp	r3, #1
 8003514:	d103      	bne.n	800351e <APP_Main+0x1e>
 8003516:	4b59      	ldr	r3, [pc, #356]	@ (800367c <APP_Main+0x17c>)
 8003518:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800351c:	e006      	b.n	800352c <APP_Main+0x2c>
 800351e:	4b57      	ldr	r3, [pc, #348]	@ (800367c <APP_Main+0x17c>)
 8003520:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8003524:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8003680 <APP_Main+0x180>
 8003528:	ee77 7a67 	vsub.f32	s15, s14, s15
 800352c:	edc7 7a01 	vstr	s15, [r7, #4]
		gv.pid1.measurement = pos;//gv.enc1.posAngle;
 8003530:	4b52      	ldr	r3, [pc, #328]	@ (800367c <APP_Main+0x17c>)
 8003532:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	601a      	str	r2, [r3, #0]
		//

		PID_Controller(&gv.pid1);
 800353a:	4852      	ldr	r0, [pc, #328]	@ (8003684 <APP_Main+0x184>)
 800353c:	f003 fa3a 	bl	80069b4 <PID_Controller>

		/*Map pid with motor controller*/
		if(gv.motoCtrlStpr.isStartUp == 0){
 8003540:	4b4e      	ldr	r3, [pc, #312]	@ (800367c <APP_Main+0x17c>)
 8003542:	f893 32c2 	ldrb.w	r3, [r3, #706]	@ 0x2c2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d124      	bne.n	8003594 <APP_Main+0x94>
			gv.motoCtrlStpr.speed = (gv.pid1.output_pid*300/100);
 800354a:	4b4c      	ldr	r3, [pc, #304]	@ (800367c <APP_Main+0x17c>)
 800354c:	f503 6395 	add.w	r3, r3, #1192	@ 0x4a8
 8003550:	edd3 7a00 	vldr	s15, [r3]
 8003554:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8003688 <APP_Main+0x188>
 8003558:	ee27 7a87 	vmul.f32	s14, s15, s14
 800355c:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 800368c <APP_Main+0x18c>
 8003560:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003564:	4b45      	ldr	r3, [pc, #276]	@ (800367c <APP_Main+0x17c>)
 8003566:	edc3 7ab2 	vstr	s15, [r3, #712]	@ 0x2c8

			gv.motoCtrlStpr.pos =  pos;//gv.enc1.posAngle;
 800356a:	4a44      	ldr	r2, [pc, #272]	@ (800367c <APP_Main+0x17c>)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
			MotorCtrl_MoveToPos(&gv.motoCtrlStpr,
 8003572:	edd7 7a01 	vldr	s15, [r7, #4]
 8003576:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800357a:	ee17 3a90 	vmov	r3, s15
 800357e:	b29b      	uxth	r3, r3
 8003580:	4a3e      	ldr	r2, [pc, #248]	@ (800367c <APP_Main+0x17c>)
 8003582:	edd2 7ab2 	vldr	s15, [r2, #712]	@ 0x2c8
 8003586:	2201      	movs	r2, #1
 8003588:	eeb0 0a67 	vmov.f32	s0, s15
 800358c:	4619      	mov	r1, r3
 800358e:	4840      	ldr	r0, [pc, #256]	@ (8003690 <APP_Main+0x190>)
 8003590:	f001 ffca 	bl	8005528 <MotorCtrl_MoveToPos>
		}

		/*Motor angular position learning'
		 * Active only in learning stage
		 * */
		if(gv.motoCtrlStpr.isLearnOpenPos && gv.motoCtrlStpr.sm.state == MOTOR_CTRL_SM_STATE_UP_POS_5){
 8003594:	4b39      	ldr	r3, [pc, #228]	@ (800367c <APP_Main+0x17c>)
 8003596:	f893 32c3 	ldrb.w	r3, [r3, #707]	@ 0x2c3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d013      	beq.n	80035c6 <APP_Main+0xc6>
 800359e:	4b37      	ldr	r3, [pc, #220]	@ (800367c <APP_Main+0x17c>)
 80035a0:	f893 32c0 	ldrb.w	r3, [r3, #704]	@ 0x2c0
 80035a4:	2b05      	cmp	r3, #5
 80035a6:	d10e      	bne.n	80035c6 <APP_Main+0xc6>
			gv.motoCtrlStpr.maxPos = pos;//gv.enc1.posAngle;
 80035a8:	4a34      	ldr	r2, [pc, #208]	@ (800367c <APP_Main+0x17c>)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f8c2 32e4 	str.w	r3, [r2, #740]	@ 0x2e4
			dbg_print("maxPos:%0.2f\r\n",gv.motoCtrlStpr.maxPos);
 80035b0:	4b32      	ldr	r3, [pc, #200]	@ (800367c <APP_Main+0x17c>)
 80035b2:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7fc ffc6 	bl	8000548 <__aeabi_f2d>
 80035bc:	4602      	mov	r2, r0
 80035be:	460b      	mov	r3, r1
 80035c0:	4834      	ldr	r0, [pc, #208]	@ (8003694 <APP_Main+0x194>)
 80035c2:	f000 fb0d 	bl	8003be0 <dbg_print>
		}

		/*Need to clear glitch of encoder readings in the down position*/
		if(gv.motoCtrlStpr.sm.state == MOTOR_CTRL_SM_STATE_DOWN_POS_3 &&
 80035c6:	4b2d      	ldr	r3, [pc, #180]	@ (800367c <APP_Main+0x17c>)
 80035c8:	f893 32c0 	ldrb.w	r3, [r3, #704]	@ 0x2c0
 80035cc:	2b03      	cmp	r3, #3
 80035ce:	d115      	bne.n	80035fc <APP_Main+0xfc>
				gv.enc1.count > 0)
 80035d0:	4b2a      	ldr	r3, [pc, #168]	@ (800367c <APP_Main+0x17c>)
 80035d2:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
		if(gv.motoCtrlStpr.sm.state == MOTOR_CTRL_SM_STATE_DOWN_POS_3 &&
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	dd10      	ble.n	80035fc <APP_Main+0xfc>
		{
			if(gv.motoCtrlStpr.path == MOTOR_CTRL_PATH_NORMAL)
 80035da:	4b28      	ldr	r3, [pc, #160]	@ (800367c <APP_Main+0x17c>)
 80035dc:	f893 32c7 	ldrb.w	r3, [r3, #711]	@ 0x2c7
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d104      	bne.n	80035ee <APP_Main+0xee>
				Encoder_SetCount(&gv.enc1, 0);
 80035e4:	2100      	movs	r1, #0
 80035e6:	4824      	ldr	r0, [pc, #144]	@ (8003678 <APP_Main+0x178>)
 80035e8:	f7fe fc7a 	bl	8001ee0 <Encoder_SetCount>
 80035ec:	e006      	b.n	80035fc <APP_Main+0xfc>
			else{
				Encoder_SetCount(&gv.enc1, gv.enc1.ppr); // added
 80035ee:	4b23      	ldr	r3, [pc, #140]	@ (800367c <APP_Main+0x17c>)
 80035f0:	f8b3 317c 	ldrh.w	r3, [r3, #380]	@ 0x17c
 80035f4:	4619      	mov	r1, r3
 80035f6:	4820      	ldr	r0, [pc, #128]	@ (8003678 <APP_Main+0x178>)
 80035f8:	f7fe fc72 	bl	8001ee0 <Encoder_SetCount>

		}
//	}

		/*DM542T Stepper motor driver--------------*/
	if(gv.motoCtrlStpr.type == MOTOR_CTRL_TYPE_STEPPER){
 80035fc:	4b1f      	ldr	r3, [pc, #124]	@ (800367c <APP_Main+0x17c>)
 80035fe:	f893 32e8 	ldrb.w	r3, [r3, #744]	@ 0x2e8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d105      	bne.n	8003612 <APP_Main+0x112>
		DM542T_Update(gv.dm542tDrv);
 8003606:	4b1d      	ldr	r3, [pc, #116]	@ (800367c <APP_Main+0x17c>)
 8003608:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800360c:	4618      	mov	r0, r3
 800360e:	f7fe f9bf 	bl	8001990 <DM542T_Update>
	}

	/*Motro controller-----------------------------*/
	MotorCtrl_Run(&gv.motoCtrlStpr);
 8003612:	481f      	ldr	r0, [pc, #124]	@ (8003690 <APP_Main+0x190>)
 8003614:	f002 f832 	bl	800567c <MotorCtrl_Run>



	/*Restart device--------------------------------*/
	APP_RestartDevice();
 8003618:	f000 fa44 	bl	8003aa4 <APP_RestartDevice>


	/*Update flash storage on change event--------------*/
	if(flash_flushOnChange() == 0){
 800361c:	f005 feb6 	bl	800938c <flash_flushOnChange>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d102      	bne.n	800362c <APP_Main+0x12c>
		dbg_print("Flash: Update Success!\r\n");
 8003626:	481c      	ldr	r0, [pc, #112]	@ (8003698 <APP_Main+0x198>)
 8003628:	f000 fada 	bl	8003be0 <dbg_print>
	}

	/*General purpose loop for testing purpose------------*/
	static uint32_t tick = 0;
	if((HAL_GetTick() - tick) >= 5000){
 800362c:	f005 ff5e 	bl	80094ec <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	4b1a      	ldr	r3, [pc, #104]	@ (800369c <APP_Main+0x19c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	f241 3287 	movw	r2, #4999	@ 0x1387
 800363c:	4293      	cmp	r3, r2
 800363e:	d913      	bls.n	8003668 <APP_Main+0x168>
		tick = HAL_GetTick();
 8003640:	f005 ff54 	bl	80094ec <HAL_GetTick>
 8003644:	4603      	mov	r3, r0
 8003646:	4a15      	ldr	r2, [pc, #84]	@ (800369c <APP_Main+0x19c>)
 8003648:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LED_D2_GPIO_Port, LED_D2_Pin);
 800364a:	2102      	movs	r1, #2
 800364c:	4814      	ldr	r0, [pc, #80]	@ (80036a0 <APP_Main+0x1a0>)
 800364e:	f006 ff5a 	bl	800a506 <HAL_GPIO_TogglePin>

		static uint8_t dir = 1;
		if(dir == 1){
 8003652:	4b14      	ldr	r3, [pc, #80]	@ (80036a4 <APP_Main+0x1a4>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d103      	bne.n	8003662 <APP_Main+0x162>
			dir = 2;
 800365a:	4b12      	ldr	r3, [pc, #72]	@ (80036a4 <APP_Main+0x1a4>)
 800365c:	2202      	movs	r2, #2
 800365e:	701a      	strb	r2, [r3, #0]
 8003660:	e002      	b.n	8003668 <APP_Main+0x168>
		}else{
			dir = 1;
 8003662:	4b10      	ldr	r3, [pc, #64]	@ (80036a4 <APP_Main+0x1a4>)
 8003664:	2201      	movs	r2, #1
 8003666:	701a      	strb	r2, [r3, #0]
//		DM542T_StartPulse(&dm542t);

	}


	poll_periodic();
 8003668:	f000 fa2c 	bl	8003ac4 <poll_periodic>
	Log_Priodic();
 800366c:	f000 f81c 	bl	80036a8 <Log_Priodic>
}
 8003670:	bf00      	nop
 8003672:	3708      	adds	r7, #8
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	20000450 	.word	0x20000450
 800367c:	200002d8 	.word	0x200002d8
 8003680:	43b40000 	.word	0x43b40000
 8003684:	2000074c 	.word	0x2000074c
 8003688:	43960000 	.word	0x43960000
 800368c:	42c80000 	.word	0x42c80000
 8003690:	20000598 	.word	0x20000598
 8003694:	0801aa60 	.word	0x0801aa60
 8003698:	0801aa70 	.word	0x0801aa70
 800369c:	20000838 	.word	0x20000838
 80036a0:	40020000 	.word	0x40020000
 80036a4:	20000000 	.word	0x20000000

080036a8 <Log_Priodic>:



void Log_Priodic(void){
 80036a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036ac:	b0a7      	sub	sp, #156	@ 0x9c
 80036ae:	af14      	add	r7, sp, #80	@ 0x50
	static uint32_t tick = 0;
	if((HAL_GetTick() - tick) >= 5000){
 80036b0:	f005 ff1c 	bl	80094ec <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	4bb2      	ldr	r3, [pc, #712]	@ (8003980 <Log_Priodic+0x2d8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	f241 3287 	movw	r2, #4999	@ 0x1387
 80036c0:	4293      	cmp	r3, r2
 80036c2:	f240 81e3 	bls.w	8003a8c <Log_Priodic+0x3e4>
		tick = HAL_GetTick();
 80036c6:	f005 ff11 	bl	80094ec <HAL_GetTick>
 80036ca:	4603      	mov	r3, r0
 80036cc:	4aac      	ldr	r2, [pc, #688]	@ (8003980 <Log_Priodic+0x2d8>)
 80036ce:	6013      	str	r3, [r2, #0]
		dbg_print("\r\n");
 80036d0:	48ac      	ldr	r0, [pc, #688]	@ (8003984 <Log_Priodic+0x2dc>)
 80036d2:	f000 fa85 	bl	8003be0 <dbg_print>
		dbg_print("RPM:%0.3f, rpm(z):%0.3f\r\n",gv.enc1.rpm, gv.enc1.rpmFromZ);
 80036d6:	4bac      	ldr	r3, [pc, #688]	@ (8003988 <Log_Priodic+0x2e0>)
 80036d8:	f8d3 319c 	ldr.w	r3, [r3, #412]	@ 0x19c
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fc ff33 	bl	8000548 <__aeabi_f2d>
 80036e2:	4604      	mov	r4, r0
 80036e4:	460d      	mov	r5, r1
 80036e6:	4ba8      	ldr	r3, [pc, #672]	@ (8003988 <Log_Priodic+0x2e0>)
 80036e8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	@ 0x1a0
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fc ff2b 	bl	8000548 <__aeabi_f2d>
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	e9cd 2300 	strd	r2, r3, [sp]
 80036fa:	4622      	mov	r2, r4
 80036fc:	462b      	mov	r3, r5
 80036fe:	48a3      	ldr	r0, [pc, #652]	@ (800398c <Log_Priodic+0x2e4>)
 8003700:	f000 fa6e 	bl	8003be0 <dbg_print>

			dbg_print("sysClk:%ld\r\n",HAL_RCC_GetSysClockFreq());
 8003704:	f007 fa90 	bl	800ac28 <HAL_RCC_GetSysClockFreq>
 8003708:	4603      	mov	r3, r0
 800370a:	4619      	mov	r1, r3
 800370c:	48a0      	ldr	r0, [pc, #640]	@ (8003990 <Log_Priodic+0x2e8>)
 800370e:	f000 fa67 	bl	8003be0 <dbg_print>
//					gv.encHandler1.retry, gv.encHandler1.retryMax, gv.encHandler1.isFault, gv.encHandler1.clearFault
//					);
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
					"rpm:%0.3f, rpm(Z):%0.3f, resolution:%d, ppr:%d, posAngle:%0.3f, "
					"rpmSet:%0.3f, refClk:%0.3f, diff:%d}\r\n",
					gv.enc1.count, gv.enc1.lastCount, gv.enc1.countZ, gv.enc1.dir, gv.enc1.chAInCap.freq,
 8003712:	4b9d      	ldr	r3, [pc, #628]	@ (8003988 <Log_Priodic+0x2e0>)
 8003714:	f8d3 6180 	ldr.w	r6, [r3, #384]	@ 0x180
 8003718:	4b9b      	ldr	r3, [pc, #620]	@ (8003988 <Log_Priodic+0x2e0>)
 800371a:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 800371e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003720:	4b99      	ldr	r3, [pc, #612]	@ (8003988 <Log_Priodic+0x2e0>)
 8003722:	f8d3 118c 	ldr.w	r1, [r3, #396]	@ 0x18c
 8003726:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003728:	4b97      	ldr	r3, [pc, #604]	@ (8003988 <Log_Priodic+0x2e0>)
 800372a:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 800372e:	b2db      	uxtb	r3, r3
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
 8003730:	633b      	str	r3, [r7, #48]	@ 0x30
					gv.enc1.count, gv.enc1.lastCount, gv.enc1.countZ, gv.enc1.dir, gv.enc1.chAInCap.freq,
 8003732:	4b95      	ldr	r3, [pc, #596]	@ (8003988 <Log_Priodic+0x2e0>)
 8003734:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
 8003738:	4618      	mov	r0, r3
 800373a:	f7fc ff05 	bl	8000548 <__aeabi_f2d>
 800373e:	4682      	mov	sl, r0
 8003740:	468b      	mov	fp, r1
					gv.enc1.rpm, gv.enc1.rpmFromZ, gv.enc1.resolution, gv.enc1.ppr, gv.enc1.posAngle,
 8003742:	4b91      	ldr	r3, [pc, #580]	@ (8003988 <Log_Priodic+0x2e0>)
 8003744:	f8d3 319c 	ldr.w	r3, [r3, #412]	@ 0x19c
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
 8003748:	4618      	mov	r0, r3
 800374a:	f7fc fefd 	bl	8000548 <__aeabi_f2d>
 800374e:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
					gv.enc1.rpm, gv.enc1.rpmFromZ, gv.enc1.resolution, gv.enc1.ppr, gv.enc1.posAngle,
 8003752:	4b8d      	ldr	r3, [pc, #564]	@ (8003988 <Log_Priodic+0x2e0>)
 8003754:	f8d3 31a0 	ldr.w	r3, [r3, #416]	@ 0x1a0
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
 8003758:	4618      	mov	r0, r3
 800375a:	f7fc fef5 	bl	8000548 <__aeabi_f2d>
 800375e:	e9c7 0108 	strd	r0, r1, [r7, #32]
					gv.enc1.rpm, gv.enc1.rpmFromZ, gv.enc1.resolution, gv.enc1.ppr, gv.enc1.posAngle,
 8003762:	4b89      	ldr	r3, [pc, #548]	@ (8003988 <Log_Priodic+0x2e0>)
 8003764:	f8b3 317e 	ldrh.w	r3, [r3, #382]	@ 0x17e
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
 8003768:	61bb      	str	r3, [r7, #24]
					gv.enc1.rpm, gv.enc1.rpmFromZ, gv.enc1.resolution, gv.enc1.ppr, gv.enc1.posAngle,
 800376a:	4b87      	ldr	r3, [pc, #540]	@ (8003988 <Log_Priodic+0x2e0>)
 800376c:	f8b3 317c 	ldrh.w	r3, [r3, #380]	@ 0x17c
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
 8003770:	613b      	str	r3, [r7, #16]
					gv.enc1.rpm, gv.enc1.rpmFromZ, gv.enc1.resolution, gv.enc1.ppr, gv.enc1.posAngle,
 8003772:	4b85      	ldr	r3, [pc, #532]	@ (8003988 <Log_Priodic+0x2e0>)
 8003774:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
 8003778:	4618      	mov	r0, r3
 800377a:	f7fc fee5 	bl	8000548 <__aeabi_f2d>
 800377e:	4680      	mov	r8, r0
 8003780:	4689      	mov	r9, r1
					gv.enc1.rpmSet,	gv.enc1.chAInCap.refClk,gv.enc1.chAInCap.diff
 8003782:	4b81      	ldr	r3, [pc, #516]	@ (8003988 <Log_Priodic+0x2e0>)
 8003784:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
 8003788:	4618      	mov	r0, r3
 800378a:	f7fc fedd 	bl	8000548 <__aeabi_f2d>
 800378e:	4604      	mov	r4, r0
 8003790:	460d      	mov	r5, r1
					gv.enc1.rpmSet,	gv.enc1.chAInCap.refClk,gv.enc1.chAInCap.diff
 8003792:	4b7d      	ldr	r3, [pc, #500]	@ (8003988 <Log_Priodic+0x2e0>)
 8003794:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
			dbg_print("ENC1: {count:%ld, lastCount:%ld, countZ:%ld, dir:%d, freq:%0.3f, "
 8003798:	4618      	mov	r0, r3
 800379a:	f7fc fed5 	bl	8000548 <__aeabi_f2d>
 800379e:	4b7a      	ldr	r3, [pc, #488]	@ (8003988 <Log_Priodic+0x2e0>)
 80037a0:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 80037a4:	9310      	str	r3, [sp, #64]	@ 0x40
 80037a6:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80037aa:	e9cd 450c 	strd	r4, r5, [sp, #48]	@ 0x30
 80037ae:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 80037b2:	693c      	ldr	r4, [r7, #16]
 80037b4:	9409      	str	r4, [sp, #36]	@ 0x24
 80037b6:	69bc      	ldr	r4, [r7, #24]
 80037b8:	9408      	str	r4, [sp, #32]
 80037ba:	ed97 7b08 	vldr	d7, [r7, #32]
 80037be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80037c2:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80037c6:	ed8d 7b04 	vstr	d7, [sp, #16]
 80037ca:	e9cd ab02 	strd	sl, fp, [sp, #8]
 80037ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80037d0:	9000      	str	r0, [sp, #0]
 80037d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037d6:	4631      	mov	r1, r6
 80037d8:	486e      	ldr	r0, [pc, #440]	@ (8003994 <Log_Priodic+0x2ec>)
 80037da:	f000 fa01 	bl	8003be0 <dbg_print>
					);
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
				"p-out: %0.3f, i-out: %0.3f, d-out: %0.3f, out_i_Max: %0.3f, PID: %0.3f }\r\n",
				gv.pid1.outputMode, gv.pid1.setpoint, gv.pid1.measurement, gv.pid1.error,
 80037de:	4b6a      	ldr	r3, [pc, #424]	@ (8003988 <Log_Priodic+0x2e0>)
 80037e0:	f893 3476 	ldrb.w	r3, [r3, #1142]	@ 0x476
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 80037e4:	461e      	mov	r6, r3
				gv.pid1.outputMode, gv.pid1.setpoint, gv.pid1.measurement, gv.pid1.error,
 80037e6:	4b68      	ldr	r3, [pc, #416]	@ (8003988 <Log_Priodic+0x2e0>)
 80037e8:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 80037ec:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7fc feaa 	bl	8000548 <__aeabi_f2d>
 80037f4:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
				gv.pid1.outputMode, gv.pid1.setpoint, gv.pid1.measurement, gv.pid1.error,
 80037f8:	4b63      	ldr	r3, [pc, #396]	@ (8003988 <Log_Priodic+0x2e0>)
 80037fa:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 80037fe:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 8003800:	4618      	mov	r0, r3
 8003802:	f7fc fea1 	bl	8000548 <__aeabi_f2d>
 8003806:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
				gv.pid1.outputMode, gv.pid1.setpoint, gv.pid1.measurement, gv.pid1.error,
 800380a:	4b5f      	ldr	r3, [pc, #380]	@ (8003988 <Log_Priodic+0x2e0>)
 800380c:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8003810:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 8003812:	4618      	mov	r0, r3
 8003814:	f7fc fe98 	bl	8000548 <__aeabi_f2d>
 8003818:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
				gv.pid1.kp,  gv.pid1.ki, gv.pid1.kd, gv.pid1.output_p, gv.pid1.output_i,
 800381c:	4b5a      	ldr	r3, [pc, #360]	@ (8003988 <Log_Priodic+0x2e0>)
 800381e:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 8003822:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 8003824:	4618      	mov	r0, r3
 8003826:	f7fc fe8f 	bl	8000548 <__aeabi_f2d>
 800382a:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
				gv.pid1.kp,  gv.pid1.ki, gv.pid1.kd, gv.pid1.output_p, gv.pid1.output_i,
 800382e:	4b56      	ldr	r3, [pc, #344]	@ (8003988 <Log_Priodic+0x2e0>)
 8003830:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8003834:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 8003836:	4618      	mov	r0, r3
 8003838:	f7fc fe86 	bl	8000548 <__aeabi_f2d>
 800383c:	e9c7 0108 	strd	r0, r1, [r7, #32]
				gv.pid1.kp,  gv.pid1.ki, gv.pid1.kd, gv.pid1.output_p, gv.pid1.output_i,
 8003840:	4b51      	ldr	r3, [pc, #324]	@ (8003988 <Log_Priodic+0x2e0>)
 8003842:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 8003846:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 8003848:	4618      	mov	r0, r3
 800384a:	f7fc fe7d 	bl	8000548 <__aeabi_f2d>
 800384e:	e9c7 0106 	strd	r0, r1, [r7, #24]
				gv.pid1.kp,  gv.pid1.ki, gv.pid1.kd, gv.pid1.output_p, gv.pid1.output_i,
 8003852:	4b4d      	ldr	r3, [pc, #308]	@ (8003988 <Log_Priodic+0x2e0>)
 8003854:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003858:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 800385a:	4618      	mov	r0, r3
 800385c:	f7fc fe74 	bl	8000548 <__aeabi_f2d>
 8003860:	e9c7 0104 	strd	r0, r1, [r7, #16]
				gv.pid1.kp,  gv.pid1.ki, gv.pid1.kd, gv.pid1.output_p, gv.pid1.output_i,
 8003864:	4b48      	ldr	r3, [pc, #288]	@ (8003988 <Log_Priodic+0x2e0>)
 8003866:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800386a:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 800386c:	4618      	mov	r0, r3
 800386e:	f7fc fe6b 	bl	8000548 <__aeabi_f2d>
 8003872:	4682      	mov	sl, r0
 8003874:	468b      	mov	fp, r1
				gv.pid1.output_d,gv.pid1.output_i_max, gv.pid1.output_pid);
 8003876:	4b44      	ldr	r3, [pc, #272]	@ (8003988 <Log_Priodic+0x2e0>)
 8003878:	f203 43a4 	addw	r3, r3, #1188	@ 0x4a4
 800387c:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 800387e:	4618      	mov	r0, r3
 8003880:	f7fc fe62 	bl	8000548 <__aeabi_f2d>
 8003884:	4680      	mov	r8, r0
 8003886:	4689      	mov	r9, r1
				gv.pid1.output_d,gv.pid1.output_i_max, gv.pid1.output_pid);
 8003888:	4b3f      	ldr	r3, [pc, #252]	@ (8003988 <Log_Priodic+0x2e0>)
 800388a:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 800388e:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 8003890:	4618      	mov	r0, r3
 8003892:	f7fc fe59 	bl	8000548 <__aeabi_f2d>
 8003896:	4604      	mov	r4, r0
 8003898:	460d      	mov	r5, r1
				gv.pid1.output_d,gv.pid1.output_i_max, gv.pid1.output_pid);
 800389a:	4b3b      	ldr	r3, [pc, #236]	@ (8003988 <Log_Priodic+0x2e0>)
 800389c:	f503 6395 	add.w	r3, r3, #1192	@ 0x4a8
 80038a0:	681b      	ldr	r3, [r3, #0]
		dbg_print("PID_1: { MOD: %d, SP: %0.3f, FB: %0.3f, Err: %0.3f, Kp: %0.3f, ki: %0.3f, kd: %0.3f, "
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fc fe50 	bl	8000548 <__aeabi_f2d>
 80038a8:	4602      	mov	r2, r0
 80038aa:	460b      	mov	r3, r1
 80038ac:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 80038b0:	e9cd 4510 	strd	r4, r5, [sp, #64]	@ 0x40
 80038b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 80038b8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80038bc:	ed97 7b04 	vldr	d7, [r7, #16]
 80038c0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80038c4:	ed97 7b06 	vldr	d7, [r7, #24]
 80038c8:	ed8d 7b08 	vstr	d7, [sp, #32]
 80038cc:	ed97 7b08 	vldr	d7, [r7, #32]
 80038d0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80038d4:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80038d8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80038dc:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80038e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80038e4:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 80038e8:	ed8d 7b00 	vstr	d7, [sp]
 80038ec:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80038f0:	4631      	mov	r1, r6
 80038f2:	4829      	ldr	r0, [pc, #164]	@ (8003998 <Log_Priodic+0x2f0>)
 80038f4:	f000 f974 	bl	8003be0 <dbg_print>
		//						 gv.pid1.maxOutput, gv.pid1.minOutput,
		//						gv.pid1.output_p, gv.pid1.output_i, gv.pid1.output_d, gv.pid1.output_pid);

		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
				"stepAngle:%0.2f, stpePerRev:%d}\r\n",
				gv.dm542tDrv->enable, gv.dm542tDrv->start, gv.dm542tDrv->dir,
 80038f8:	4b23      	ldr	r3, [pc, #140]	@ (8003988 <Log_Priodic+0x2e0>)
 80038fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80038fe:	781b      	ldrb	r3, [r3, #0]
		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
 8003900:	4698      	mov	r8, r3
				gv.dm542tDrv->enable, gv.dm542tDrv->start, gv.dm542tDrv->dir,
 8003902:	4b21      	ldr	r3, [pc, #132]	@ (8003988 <Log_Priodic+0x2e0>)
 8003904:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8003908:	785b      	ldrb	r3, [r3, #1]
		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
 800390a:	4699      	mov	r9, r3
				gv.dm542tDrv->enable, gv.dm542tDrv->start, gv.dm542tDrv->dir,
 800390c:	4b1e      	ldr	r3, [pc, #120]	@ (8003988 <Log_Priodic+0x2e0>)
 800390e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8003912:	789b      	ldrb	r3, [r3, #2]
		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
 8003914:	469a      	mov	sl, r3
				gv.dm542tDrv->rpm, gv.dm542tDrv->refRpm,
 8003916:	4b1c      	ldr	r3, [pc, #112]	@ (8003988 <Log_Priodic+0x2e0>)
 8003918:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800391c:	895b      	ldrh	r3, [r3, #10]
		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
 800391e:	461e      	mov	r6, r3
				gv.dm542tDrv->rpm, gv.dm542tDrv->refRpm,
 8003920:	4b19      	ldr	r3, [pc, #100]	@ (8003988 <Log_Priodic+0x2e0>)
 8003922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8003926:	899b      	ldrh	r3, [r3, #12]
		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
 8003928:	643b      	str	r3, [r7, #64]	@ 0x40
				gv.dm542tDrv->drvConfig.microsteps, gv.dm542tDrv->drvConfig.ppr,
 800392a:	4b17      	ldr	r3, [pc, #92]	@ (8003988 <Log_Priodic+0x2e0>)
 800392c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
 8003930:	695c      	ldr	r4, [r3, #20]
				gv.dm542tDrv->drvConfig.microsteps, gv.dm542tDrv->drvConfig.ppr,
 8003932:	4b15      	ldr	r3, [pc, #84]	@ (8003988 <Log_Priodic+0x2e0>)
 8003934:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
 8003938:	691d      	ldr	r5, [r3, #16]
				gv.dm542tDrv->motorConfig.stepAngle, gv.dm542tDrv->motorConfig.stepsPerRev);
 800393a:	4b13      	ldr	r3, [pc, #76]	@ (8003988 <Log_Priodic+0x2e0>)
 800393c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8003940:	69db      	ldr	r3, [r3, #28]
		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
 8003942:	4618      	mov	r0, r3
 8003944:	f7fc fe00 	bl	8000548 <__aeabi_f2d>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
				gv.dm542tDrv->motorConfig.stepAngle, gv.dm542tDrv->motorConfig.stepsPerRev);
 800394c:	490e      	ldr	r1, [pc, #56]	@ (8003988 <Log_Priodic+0x2e0>)
 800394e:	f8d1 12b4 	ldr.w	r1, [r1, #692]	@ 0x2b4
		dbg_print("DM542T: {EN:%d, Start:%d, Dir:%d, RPM:%d, rpmRef:%d, uSteps:%d, ppr:%d, "
 8003952:	6a09      	ldr	r1, [r1, #32]
 8003954:	9106      	str	r1, [sp, #24]
 8003956:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800395a:	9503      	str	r5, [sp, #12]
 800395c:	9402      	str	r4, [sp, #8]
 800395e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003960:	9301      	str	r3, [sp, #4]
 8003962:	9600      	str	r6, [sp, #0]
 8003964:	4653      	mov	r3, sl
 8003966:	464a      	mov	r2, r9
 8003968:	4641      	mov	r1, r8
 800396a:	480c      	ldr	r0, [pc, #48]	@ (800399c <Log_Priodic+0x2f4>)
 800396c:	f000 f938 	bl	8003be0 <dbg_print>

		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
				"Dir:%d, speed:%0.2f, startUpSpeed:%0.2f, pos:%0.2f, setPos:%0.2f, maxPos:%0.2f, Fault: %d, "
				"downSen:{state:%d, isTrigd:%d}, upSen:{state:%d, isTrigd:%d}}\r\n",
				gv.motoCtrlStpr.sm.state, gv.motoCtrlStpr.isStartUp, gv.motoCtrlStpr.enable, gv.motoCtrlStpr.start,
 8003970:	4b05      	ldr	r3, [pc, #20]	@ (8003988 <Log_Priodic+0x2e0>)
 8003972:	f893 32c0 	ldrb.w	r3, [r3, #704]	@ 0x2c0
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8003976:	643b      	str	r3, [r7, #64]	@ 0x40
				gv.motoCtrlStpr.sm.state, gv.motoCtrlStpr.isStartUp, gv.motoCtrlStpr.enable, gv.motoCtrlStpr.start,
 8003978:	4b03      	ldr	r3, [pc, #12]	@ (8003988 <Log_Priodic+0x2e0>)
 800397a:	f893 32c2 	ldrb.w	r3, [r3, #706]	@ 0x2c2
 800397e:	e00f      	b.n	80039a0 <Log_Priodic+0x2f8>
 8003980:	2000083c 	.word	0x2000083c
 8003984:	0801aa8c 	.word	0x0801aa8c
 8003988:	200002d8 	.word	0x200002d8
 800398c:	0801aa90 	.word	0x0801aa90
 8003990:	0801aaac 	.word	0x0801aaac
 8003994:	0801aabc 	.word	0x0801aabc
 8003998:	0801ab64 	.word	0x0801ab64
 800399c:	0801ac04 	.word	0x0801ac04
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 80039a0:	63bb      	str	r3, [r7, #56]	@ 0x38
				gv.motoCtrlStpr.sm.state, gv.motoCtrlStpr.isStartUp, gv.motoCtrlStpr.enable, gv.motoCtrlStpr.start,
 80039a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003a98 <Log_Priodic+0x3f0>)
 80039a4:	f893 32c4 	ldrb.w	r3, [r3, #708]	@ 0x2c4
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 80039a8:	633b      	str	r3, [r7, #48]	@ 0x30
				gv.motoCtrlStpr.sm.state, gv.motoCtrlStpr.isStartUp, gv.motoCtrlStpr.enable, gv.motoCtrlStpr.start,
 80039aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003a98 <Log_Priodic+0x3f0>)
 80039ac:	f893 32c5 	ldrb.w	r3, [r3, #709]	@ 0x2c5
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 80039b0:	62bb      	str	r3, [r7, #40]	@ 0x28
				gv.motoCtrlStpr.dir, gv.motoCtrlStpr.speed, gv.motoCtrlStpr.learningSpeed,
 80039b2:	4b39      	ldr	r3, [pc, #228]	@ (8003a98 <Log_Priodic+0x3f0>)
 80039b4:	f893 32c6 	ldrb.w	r3, [r3, #710]	@ 0x2c6
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 80039b8:	623b      	str	r3, [r7, #32]
				gv.motoCtrlStpr.dir, gv.motoCtrlStpr.speed, gv.motoCtrlStpr.learningSpeed,
 80039ba:	4b37      	ldr	r3, [pc, #220]	@ (8003a98 <Log_Priodic+0x3f0>)
 80039bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7fc fdc1 	bl	8000548 <__aeabi_f2d>
 80039c6:	4682      	mov	sl, r0
 80039c8:	468b      	mov	fp, r1
				gv.motoCtrlStpr.dir, gv.motoCtrlStpr.speed, gv.motoCtrlStpr.learningSpeed,
 80039ca:	4b33      	ldr	r3, [pc, #204]	@ (8003a98 <Log_Priodic+0x3f0>)
 80039cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fc fdb9 	bl	8000548 <__aeabi_f2d>
 80039d6:	4605      	mov	r5, r0
 80039d8:	460e      	mov	r6, r1
				gv.motoCtrlStpr.pos, gv.motoCtrlStpr.setPos, gv.motoCtrlStpr.maxPos, gv.motoCtrlStpr.fault,
 80039da:	4b2f      	ldr	r3, [pc, #188]	@ (8003a98 <Log_Priodic+0x3f0>)
 80039dc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7fc fdb1 	bl	8000548 <__aeabi_f2d>
 80039e6:	e9c7 0106 	strd	r0, r1, [r7, #24]
				gv.motoCtrlStpr.pos, gv.motoCtrlStpr.setPos, gv.motoCtrlStpr.maxPos, gv.motoCtrlStpr.fault,
 80039ea:	4b2b      	ldr	r3, [pc, #172]	@ (8003a98 <Log_Priodic+0x3f0>)
 80039ec:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7fc fda9 	bl	8000548 <__aeabi_f2d>
 80039f6:	4680      	mov	r8, r0
 80039f8:	4689      	mov	r9, r1
				gv.motoCtrlStpr.pos, gv.motoCtrlStpr.setPos, gv.motoCtrlStpr.maxPos, gv.motoCtrlStpr.fault,
 80039fa:	4b27      	ldr	r3, [pc, #156]	@ (8003a98 <Log_Priodic+0x3f0>)
 80039fc:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7fc fda1 	bl	8000548 <__aeabi_f2d>
				gv.motoCtrlStpr.pos, gv.motoCtrlStpr.setPos, gv.motoCtrlStpr.maxPos, gv.motoCtrlStpr.fault,
 8003a06:	4b24      	ldr	r3, [pc, #144]	@ (8003a98 <Log_Priodic+0x3f0>)
 8003a08:	f893 32ed 	ldrb.w	r3, [r3, #749]	@ 0x2ed
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8003a0c:	613b      	str	r3, [r7, #16]
				gv.motoCtrlStpr.downSen.state, gv.motoCtrlStpr.downSen.isTriggered,
 8003a0e:	4b22      	ldr	r3, [pc, #136]	@ (8003a98 <Log_Priodic+0x3f0>)
 8003a10:	f893 32eb 	ldrb.w	r3, [r3, #747]	@ 0x2eb
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8003a14:	60fb      	str	r3, [r7, #12]
				gv.motoCtrlStpr.downSen.state, gv.motoCtrlStpr.downSen.isTriggered,
 8003a16:	4b20      	ldr	r3, [pc, #128]	@ (8003a98 <Log_Priodic+0x3f0>)
 8003a18:	f893 32ec 	ldrb.w	r3, [r3, #748]	@ 0x2ec
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8003a1c:	60bb      	str	r3, [r7, #8]
				gv.motoCtrlStpr.upSen.state, gv.motoCtrlStpr.upSen.isTriggered,
 8003a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003a98 <Log_Priodic+0x3f0>)
 8003a20:	f893 32e9 	ldrb.w	r3, [r3, #745]	@ 0x2e9
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8003a24:	607b      	str	r3, [r7, #4]
				gv.motoCtrlStpr.upSen.state, gv.motoCtrlStpr.upSen.isTriggered,
 8003a26:	4b1c      	ldr	r3, [pc, #112]	@ (8003a98 <Log_Priodic+0x3f0>)
 8003a28:	f893 32ea 	ldrb.w	r3, [r3, #746]	@ 0x2ea
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8003a2c:	461c      	mov	r4, r3
				gv.motoCtrlStpr.fault, gv.motoCtrlStpr.faultClear);
 8003a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8003a98 <Log_Priodic+0x3f0>)
 8003a30:	f893 32ed 	ldrb.w	r3, [r3, #749]	@ 0x2ed
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8003a34:	461a      	mov	r2, r3
				gv.motoCtrlStpr.fault, gv.motoCtrlStpr.faultClear);
 8003a36:	4b18      	ldr	r3, [pc, #96]	@ (8003a98 <Log_Priodic+0x3f0>)
 8003a38:	f893 32ee 	ldrb.w	r3, [r3, #750]	@ 0x2ee
		dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8003a3c:	9312      	str	r3, [sp, #72]	@ 0x48
 8003a3e:	9211      	str	r2, [sp, #68]	@ 0x44
 8003a40:	9410      	str	r4, [sp, #64]	@ 0x40
 8003a42:	687c      	ldr	r4, [r7, #4]
 8003a44:	940f      	str	r4, [sp, #60]	@ 0x3c
 8003a46:	68bc      	ldr	r4, [r7, #8]
 8003a48:	940e      	str	r4, [sp, #56]	@ 0x38
 8003a4a:	68fc      	ldr	r4, [r7, #12]
 8003a4c:	940d      	str	r4, [sp, #52]	@ 0x34
 8003a4e:	693c      	ldr	r4, [r7, #16]
 8003a50:	940c      	str	r4, [sp, #48]	@ 0x30
 8003a52:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003a56:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8003a5a:	ed97 7b06 	vldr	d7, [r7, #24]
 8003a5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003a62:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8003a66:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8003a6a:	6a38      	ldr	r0, [r7, #32]
 8003a6c:	9001      	str	r0, [sp, #4]
 8003a6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a70:	9000      	str	r0, [sp, #0]
 8003a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a74:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003a76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a78:	4808      	ldr	r0, [pc, #32]	@ (8003a9c <Log_Priodic+0x3f4>)
 8003a7a:	f000 f8b1 	bl	8003be0 <dbg_print>
		dbg_print("MC2: {TimeOut: %u}\n\r",gv.motoCtrlStpr.timer.timeout);
 8003a7e:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <Log_Priodic+0x3f0>)
 8003a80:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 8003a84:	4619      	mov	r1, r3
 8003a86:	4806      	ldr	r0, [pc, #24]	@ (8003aa0 <Log_Priodic+0x3f8>)
 8003a88:	f000 f8aa 	bl	8003be0 <dbg_print>
//				"downSen:%d, downTrig:%d, UpSen:%d upTrig:%d}\r\n",
//				gv.smd.sm.state, gv.smd.isStartingUp, gv.smd.enable, gv.smd.start, gv.smd.dir, gv.smd.sm.trigger,
//				gv.smd.pos, gv.smd.setPos, gv.smd.refRpm, gv.smd.inputRpm,
//				gv.smd.downSenState,gv.smd.downSenTrig, gv.smd.upSenState,gv.smd.upSenTrig);
	}
}
 8003a8c:	bf00      	nop
 8003a8e:	374c      	adds	r7, #76	@ 0x4c
 8003a90:	46bd      	mov	sp, r7
 8003a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a96:	bf00      	nop
 8003a98:	200002d8 	.word	0x200002d8
 8003a9c:	0801ac70 	.word	0x0801ac70
 8003aa0:	0801ad38 	.word	0x0801ad38

08003aa4 <APP_RestartDevice>:


void APP_RestartDevice(void){
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
	if(gv.restart){
 8003aa8:	4b05      	ldr	r3, [pc, #20]	@ (8003ac0 <APP_RestartDevice+0x1c>)
 8003aaa:	791b      	ldrb	r3, [r3, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d004      	beq.n	8003aba <APP_RestartDevice+0x16>
		gv.restart = 0;
 8003ab0:	4b03      	ldr	r3, [pc, #12]	@ (8003ac0 <APP_RestartDevice+0x1c>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	711a      	strb	r2, [r3, #4]
		NVIC_SystemReset();
 8003ab6:	f7ff fce7 	bl	8003488 <__NVIC_SystemReset>
	}

}
 8003aba:	bf00      	nop
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200002d8 	.word	0x200002d8

08003ac4 <poll_periodic>:

void poll_periodic(void){
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0


	if(gv.stateTracker[MOTOR_START_STOP]!= gv.motoCtrlStpr.start){
 8003ac8:	4b43      	ldr	r3, [pc, #268]	@ (8003bd8 <poll_periodic+0x114>)
 8003aca:	f893 24f4 	ldrb.w	r2, [r3, #1268]	@ 0x4f4
 8003ace:	4b42      	ldr	r3, [pc, #264]	@ (8003bd8 <poll_periodic+0x114>)
 8003ad0:	f893 32c5 	ldrb.w	r3, [r3, #709]	@ 0x2c5
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d01d      	beq.n	8003b14 <poll_periodic+0x50>

		gv.stateTracker[MOTOR_START_STOP]= gv.motoCtrlStpr.start;
 8003ad8:	4b3f      	ldr	r3, [pc, #252]	@ (8003bd8 <poll_periodic+0x114>)
 8003ada:	f893 22c5 	ldrb.w	r2, [r3, #709]	@ 0x2c5
 8003ade:	4b3e      	ldr	r3, [pc, #248]	@ (8003bd8 <poll_periodic+0x114>)
 8003ae0:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

		if(gv.motoCtrlStpr.start)
 8003ae4:	4b3c      	ldr	r3, [pc, #240]	@ (8003bd8 <poll_periodic+0x114>)
 8003ae6:	f893 32c5 	ldrb.w	r3, [r3, #709]	@ 0x2c5
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d008      	beq.n	8003b00 <poll_periodic+0x3c>
			PWM_SetDutyCycle(&gv.safety.pwm, gv.safety.runningDuty);
 8003aee:	4b3a      	ldr	r3, [pc, #232]	@ (8003bd8 <poll_periodic+0x114>)
 8003af0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	4619      	mov	r1, r3
 8003af8:	4838      	ldr	r0, [pc, #224]	@ (8003bdc <poll_periodic+0x118>)
 8003afa:	f002 fdaf 	bl	800665c <PWM_SetDutyCycle>
 8003afe:	e009      	b.n	8003b14 <poll_periodic+0x50>
		else{

			gv.safety.timer.startCount = 1;
 8003b00:	4b35      	ldr	r3, [pc, #212]	@ (8003bd8 <poll_periodic+0x114>)
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 24f0 	strb.w	r2, [r3, #1264]	@ 0x4f0
			gv.safety.timer.currentTime = HAL_GetTick();
 8003b08:	f005 fcf0 	bl	80094ec <HAL_GetTick>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	4a32      	ldr	r2, [pc, #200]	@ (8003bd8 <poll_periodic+0x114>)
 8003b10:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
			//PWM_SetDutyCycle(&gv.safety.pwm, gv.safety.holdingDuty);
		}
	}

	if(gv.safety.timer.startCount){
 8003b14:	4b30      	ldr	r3, [pc, #192]	@ (8003bd8 <poll_periodic+0x114>)
 8003b16:	f893 34f0 	ldrb.w	r3, [r3, #1264]	@ 0x4f0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d01d      	beq.n	8003b5a <poll_periodic+0x96>

		if( (HAL_GetTick() - gv.safety.timer.currentTime)
 8003b1e:	f005 fce5 	bl	80094ec <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	4b2c      	ldr	r3, [pc, #176]	@ (8003bd8 <poll_periodic+0x114>)
 8003b26:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 8003b2a:	1ad2      	subs	r2, r2, r3
				>= gv.safety.timer.waitingTime){
 8003b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd8 <poll_periodic+0x114>)
 8003b2e:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	@ 0x4ec
		if( (HAL_GetTick() - gv.safety.timer.currentTime)
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d311      	bcc.n	8003b5a <poll_periodic+0x96>

			gv.safety.timer.startCount = 0;
 8003b36:	4b28      	ldr	r3, [pc, #160]	@ (8003bd8 <poll_periodic+0x114>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 24f0 	strb.w	r2, [r3, #1264]	@ 0x4f0
			gv.safety.timer.currentTime = HAL_GetTick();
 8003b3e:	f005 fcd5 	bl	80094ec <HAL_GetTick>
 8003b42:	4603      	mov	r3, r0
 8003b44:	4a24      	ldr	r2, [pc, #144]	@ (8003bd8 <poll_periodic+0x114>)
 8003b46:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
			PWM_SetDutyCycle(&gv.safety.pwm, gv.safety.holdingDuty);
 8003b4a:	4b23      	ldr	r3, [pc, #140]	@ (8003bd8 <poll_periodic+0x114>)
 8003b4c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	4619      	mov	r1, r3
 8003b54:	4821      	ldr	r0, [pc, #132]	@ (8003bdc <poll_periodic+0x118>)
 8003b56:	f002 fd81 	bl	800665c <PWM_SetDutyCycle>
		}

	}


	if(gv.mbtcps.applyChange){
 8003b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8003bd8 <poll_periodic+0x114>)
 8003b5c:	7fdb      	ldrb	r3, [r3, #31]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00a      	beq.n	8003b78 <poll_periodic+0xb4>
		modbus_tcp_update_netIfs();
 8003b62:	f00c fea1 	bl	80108a8 <modbus_tcp_update_netIfs>
		gv.mbtcps.applyChange = 0;
 8003b66:	4b1c      	ldr	r3, [pc, #112]	@ (8003bd8 <poll_periodic+0x114>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	77da      	strb	r2, [r3, #31]
		flash_write(FLS_ADDR_MB_TCPS_APPLY_CHANGE, gv.mbtcps.applyChange);
 8003b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8003bd8 <poll_periodic+0x114>)
 8003b6e:	7fdb      	ldrb	r3, [r3, #31]
 8003b70:	4619      	mov	r1, r3
 8003b72:	202c      	movs	r0, #44	@ 0x2c
 8003b74:	f005 fbbe 	bl	80092f4 <flash_write>
	}

	if(gv.mbrtu.applyChange){
 8003b78:	4b17      	ldr	r3, [pc, #92]	@ (8003bd8 <poll_periodic+0x114>)
 8003b7a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00c      	beq.n	8003b9c <poll_periodic+0xd8>
		modbus_rtu_update_serialConfig();
 8003b82:	f00c fea5 	bl	80108d0 <modbus_rtu_update_serialConfig>
		gv.mbrtu.applyChange = 0;
 8003b86:	4b14      	ldr	r3, [pc, #80]	@ (8003bd8 <poll_periodic+0x114>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		flash_write(FLS_ADDR_MB_RTU_APPLY_CHANGE, gv.mbrtu.applyChange);
 8003b8e:	4b12      	ldr	r3, [pc, #72]	@ (8003bd8 <poll_periodic+0x114>)
 8003b90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b94:	4619      	mov	r1, r3
 8003b96:	2031      	movs	r0, #49	@ 0x31
 8003b98:	f005 fbac 	bl	80092f4 <flash_write>
	}

	if(gv.safety.applyChange){
 8003b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003bd8 <poll_periodic+0x114>)
 8003b9e:	f893 34e4 	ldrb.w	r3, [r3, #1252]	@ 0x4e4
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d015      	beq.n	8003bd2 <poll_periodic+0x10e>
		if(gv.motoCtrlStpr.start)
 8003ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd8 <poll_periodic+0x114>)
 8003ba8:	f893 32c5 	ldrb.w	r3, [r3, #709]	@ 0x2c5
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d008      	beq.n	8003bc2 <poll_periodic+0xfe>
		PWM_SetDutyCycle(&gv.safety.pwm, gv.safety.runningDuty);
 8003bb0:	4b09      	ldr	r3, [pc, #36]	@ (8003bd8 <poll_periodic+0x114>)
 8003bb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4808      	ldr	r0, [pc, #32]	@ (8003bdc <poll_periodic+0x118>)
 8003bbc:	f002 fd4e 	bl	800665c <PWM_SetDutyCycle>
		else
		PWM_SetDutyCycle(&gv.safety.pwm, gv.safety.holdingDuty);
	}
}
 8003bc0:	e007      	b.n	8003bd2 <poll_periodic+0x10e>
		PWM_SetDutyCycle(&gv.safety.pwm, gv.safety.holdingDuty);
 8003bc2:	4b05      	ldr	r3, [pc, #20]	@ (8003bd8 <poll_periodic+0x114>)
 8003bc4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4803      	ldr	r0, [pc, #12]	@ (8003bdc <poll_periodic+0x118>)
 8003bce:	f002 fd45 	bl	800665c <PWM_SetDutyCycle>
}
 8003bd2:	bf00      	nop
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	200002d8 	.word	0x200002d8
 8003bdc:	20000790 	.word	0x20000790

08003be0 <dbg_print>:
 *
 * @param format printf-style format string.
 * @param ... Variable arguments corresponding to the format.
 * @return Number of characters transmitted, or 0 if debug is disabled.
 */
int dbg_print(char *format, ...){
 8003be0:	b40f      	push	{r0, r1, r2, r3}
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
	if(!dbgEnable){return -1;}
 8003be8:	4b13      	ldr	r3, [pc, #76]	@ (8003c38 <dbg_print+0x58>)
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d102      	bne.n	8003bf6 <dbg_print+0x16>
 8003bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8003bf4:	e019      	b.n	8003c2a <dbg_print+0x4a>

	va_list aptr;
	int32_t ret;


	va_start(aptr, format);
 8003bf6:	f107 0314 	add.w	r3, r7, #20
 8003bfa:	603b      	str	r3, [r7, #0]
	ret = vsprintf(str, format, aptr);
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	6939      	ldr	r1, [r7, #16]
 8003c00:	480e      	ldr	r0, [pc, #56]	@ (8003c3c <dbg_print+0x5c>)
 8003c02:	f013 ff65 	bl	8017ad0 <vsiprintf>
 8003c06:	6078      	str	r0, [r7, #4]
	va_end(aptr);
	if(ret>0){
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	dd0c      	ble.n	8003c28 <dbg_print+0x48>
		HAL_UART_Transmit(&huart2, (uint8_t *)str, ret, ret);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	b29a      	uxth	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4909      	ldr	r1, [pc, #36]	@ (8003c3c <dbg_print+0x5c>)
 8003c16:	480a      	ldr	r0, [pc, #40]	@ (8003c40 <dbg_print+0x60>)
 8003c18:	f009 fde8 	bl	800d7ec <HAL_UART_Transmit>
		memset((char *)str,0,ret);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	2100      	movs	r1, #0
 8003c22:	4806      	ldr	r0, [pc, #24]	@ (8003c3c <dbg_print+0x5c>)
 8003c24:	f014 f80c 	bl	8017c40 <memset>
	}

	return ret;
 8003c28:	687b      	ldr	r3, [r7, #4]
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c34:	b004      	add	sp, #16
 8003c36:	4770      	bx	lr
 8003c38:	20000940 	.word	0x20000940
 8003c3c:	20000840 	.word	0x20000840
 8003c40:	20000bec 	.word	0x20000bec

08003c44 <dbg_trace>:
 *
 * @param enable Local flag to determine whether to output the message.
 * @param format printf-style format string.
 * @param ... Variable arguments corresponding to the format.
 */
void dbg_trace(unsigned char enable, char *format, ...){
 8003c44:	b40e      	push	{r1, r2, r3}
 8003c46:	b580      	push	{r7, lr}
 8003c48:	b085      	sub	sp, #20
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	71fb      	strb	r3, [r7, #7]
	if(!dbgEnable){return;}
 8003c50:	4b13      	ldr	r3, [pc, #76]	@ (8003ca0 <dbg_trace+0x5c>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d01c      	beq.n	8003c92 <dbg_trace+0x4e>
	if(enable){
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d01a      	beq.n	8003c94 <dbg_trace+0x50>
		va_list aptr;
		int32_t ret;


		va_start(aptr, format);
 8003c5e:	f107 0320 	add.w	r3, r7, #32
 8003c62:	60bb      	str	r3, [r7, #8]
		ret = vsprintf(str, format, aptr);
 8003c64:	68ba      	ldr	r2, [r7, #8]
 8003c66:	69f9      	ldr	r1, [r7, #28]
 8003c68:	480e      	ldr	r0, [pc, #56]	@ (8003ca4 <dbg_trace+0x60>)
 8003c6a:	f013 ff31 	bl	8017ad0 <vsiprintf>
 8003c6e:	60f8      	str	r0, [r7, #12]
		va_end(aptr);
		if(ret>0){
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	dd0e      	ble.n	8003c94 <dbg_trace+0x50>
			HAL_UART_Transmit(&huart2, (uint8_t *)str, ret, ret);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	4909      	ldr	r1, [pc, #36]	@ (8003ca4 <dbg_trace+0x60>)
 8003c7e:	480a      	ldr	r0, [pc, #40]	@ (8003ca8 <dbg_trace+0x64>)
 8003c80:	f009 fdb4 	bl	800d7ec <HAL_UART_Transmit>
			memset((char *)str,0,ret);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	461a      	mov	r2, r3
 8003c88:	2100      	movs	r1, #0
 8003c8a:	4806      	ldr	r0, [pc, #24]	@ (8003ca4 <dbg_trace+0x60>)
 8003c8c:	f013 ffd8 	bl	8017c40 <memset>
 8003c90:	e000      	b.n	8003c94 <dbg_trace+0x50>
	if(!dbgEnable){return;}
 8003c92:	bf00      	nop
		}
	}
}
 8003c94:	3714      	adds	r7, #20
 8003c96:	46bd      	mov	sp, r7
 8003c98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c9c:	b003      	add	sp, #12
 8003c9e:	4770      	bx	lr
 8003ca0:	20000940 	.word	0x20000940
 8003ca4:	20000840 	.word	0x20000840
 8003ca8:	20000bec 	.word	0x20000bec

08003cac <dbg_enable>:


/**
 * @brief Enables debug output.
 */
void dbg_enable(void){
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
	dbgEnable = 1;
 8003cb0:	4b03      	ldr	r3, [pc, #12]	@ (8003cc0 <dbg_enable+0x14>)
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	701a      	strb	r2, [r3, #0]
}
 8003cb6:	bf00      	nop
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr
 8003cc0:	20000940 	.word	0x20000940

08003cc4 <dbg_disable>:


/**
 * @brief Disables debug output.
 */
void dbg_disable(void){
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
	dbgEnable = 0;
 8003cc8:	4b03      	ldr	r3, [pc, #12]	@ (8003cd8 <dbg_disable+0x14>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	701a      	strb	r2, [r3, #0]
}
 8003cce:	bf00      	nop
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	20000940 	.word	0x20000940

08003cdc <dbg_isEnable>:
/**
 * @brief Checks if debug output is enabled.
 *
 * @return 1 if enabled, 0 if disabled.
 */
uint8_t dbg_isEnable(void){
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
	return dbgEnable;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	@ (8003cf0 <dbg_isEnable+0x14>)
 8003ce2:	781b      	ldrb	r3, [r3, #0]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	20000940 	.word	0x20000940

08003cf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003cf8:	f005 fb92 	bl	8009420 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003cfc:	f000 f836 	bl	8003d6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d00:	f000 fc26 	bl	8004550 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d04:	f000 fbde 	bl	80044c4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003d08:	f000 fbb2 	bl	8004470 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8003d0c:	f000 f904 	bl	8003f18 <MX_TIM1_Init>
  MX_TIM2_Init();
 8003d10:	f000 f9cc 	bl	80040ac <MX_TIM2_Init>
  MX_TIM14_Init();
 8003d14:	f000 fb5e 	bl	80043d4 <MX_TIM14_Init>
  MX_SPI2_Init();
 8003d18:	f000 f8c8 	bl	8003eac <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8003d1c:	f000 fb7e 	bl	800441c <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8003d20:	f000 fa34 	bl	800418c <MX_TIM3_Init>
  MX_TIM4_Init();
 8003d24:	f000 fa86 	bl	8004234 <MX_TIM4_Init>
  MX_SPI1_Init();
 8003d28:	f000 f88a 	bl	8003e40 <MX_SPI1_Init>
  MX_TIM10_Init();
 8003d2c:	f000 fb04 	bl	8004338 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */



   APP_Init();
 8003d30:	f7ff fbc0 	bl	80034b4 <APP_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  static uint32_t tick1 = 0;
	  if((HAL_GetTick() - tick1)>= 1000){
 8003d34:	f005 fbda 	bl	80094ec <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d64 <main+0x70>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d44:	d308      	bcc.n	8003d58 <main+0x64>
		  tick1 = HAL_GetTick();
 8003d46:	f005 fbd1 	bl	80094ec <HAL_GetTick>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	4a05      	ldr	r2, [pc, #20]	@ (8003d64 <main+0x70>)
 8003d4e:	6013      	str	r3, [r2, #0]
//		  FS_UpdateBuffer();
//		  data = FS_ReadIntNum(address);//*(__IO uint32_t *)address;
//		  dbg_print("data: 0x%X\r\n",data);
		  HAL_GPIO_TogglePin(LED_D2_GPIO_Port, LED_D2_Pin);
 8003d50:	2102      	movs	r1, #2
 8003d52:	4805      	ldr	r0, [pc, #20]	@ (8003d68 <main+0x74>)
 8003d54:	f006 fbd7 	bl	800a506 <HAL_GPIO_TogglePin>
	  }

	  APP_Main();
 8003d58:	f7ff fbd2 	bl	8003500 <APP_Main>
	  Modbus_TCP_Handler_Loop();
 8003d5c:	f00c fede 	bl	8010b1c <Modbus_TCP_Handler_Loop>
  {
 8003d60:	e7e8      	b.n	8003d34 <main+0x40>
 8003d62:	bf00      	nop
 8003d64:	20000db4 	.word	0x20000db4
 8003d68:	40020000 	.word	0x40020000

08003d6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b094      	sub	sp, #80	@ 0x50
 8003d70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d72:	f107 0320 	add.w	r3, r7, #32
 8003d76:	2230      	movs	r2, #48	@ 0x30
 8003d78:	2100      	movs	r1, #0
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f013 ff60 	bl	8017c40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d80:	f107 030c 	add.w	r3, r7, #12
 8003d84:	2200      	movs	r2, #0
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	605a      	str	r2, [r3, #4]
 8003d8a:	609a      	str	r2, [r3, #8]
 8003d8c:	60da      	str	r2, [r3, #12]
 8003d8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d90:	2300      	movs	r3, #0
 8003d92:	60bb      	str	r3, [r7, #8]
 8003d94:	4b28      	ldr	r3, [pc, #160]	@ (8003e38 <SystemClock_Config+0xcc>)
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	4a27      	ldr	r2, [pc, #156]	@ (8003e38 <SystemClock_Config+0xcc>)
 8003d9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003da0:	4b25      	ldr	r3, [pc, #148]	@ (8003e38 <SystemClock_Config+0xcc>)
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003da8:	60bb      	str	r3, [r7, #8]
 8003daa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003dac:	2300      	movs	r3, #0
 8003dae:	607b      	str	r3, [r7, #4]
 8003db0:	4b22      	ldr	r3, [pc, #136]	@ (8003e3c <SystemClock_Config+0xd0>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a21      	ldr	r2, [pc, #132]	@ (8003e3c <SystemClock_Config+0xd0>)
 8003db6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003dba:	6013      	str	r3, [r2, #0]
 8003dbc:	4b1f      	ldr	r3, [pc, #124]	@ (8003e3c <SystemClock_Config+0xd0>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dc4:	607b      	str	r3, [r7, #4]
 8003dc6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003dcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003dd0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003dd2:	2302      	movs	r3, #2
 8003dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003dd6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003ddc:	2304      	movs	r3, #4
 8003dde:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003de0:	23a8      	movs	r3, #168	@ 0xa8
 8003de2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003de4:	2302      	movs	r3, #2
 8003de6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003de8:	2304      	movs	r3, #4
 8003dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003dec:	f107 0320 	add.w	r3, r7, #32
 8003df0:	4618      	mov	r0, r3
 8003df2:	f006 fbbb 	bl	800a56c <HAL_RCC_OscConfig>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d001      	beq.n	8003e00 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003dfc:	f000 fce2 	bl	80047c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e00:	230f      	movs	r3, #15
 8003e02:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e04:	2302      	movs	r3, #2
 8003e06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003e0c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003e10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003e12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e16:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003e18:	f107 030c 	add.w	r3, r7, #12
 8003e1c:	2105      	movs	r1, #5
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f006 fe1c 	bl	800aa5c <HAL_RCC_ClockConfig>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003e2a:	f000 fccb 	bl	80047c4 <Error_Handler>
  }
}
 8003e2e:	bf00      	nop
 8003e30:	3750      	adds	r7, #80	@ 0x50
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	40007000 	.word	0x40007000

08003e40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003e44:	4b17      	ldr	r3, [pc, #92]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e46:	4a18      	ldr	r2, [pc, #96]	@ (8003ea8 <MX_SPI1_Init+0x68>)
 8003e48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003e4a:	4b16      	ldr	r3, [pc, #88]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e4c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003e50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003e52:	4b14      	ldr	r3, [pc, #80]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e58:	4b12      	ldr	r3, [pc, #72]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e5e:	4b11      	ldr	r3, [pc, #68]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003e64:	4b0f      	ldr	r3, [pc, #60]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e70:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e72:	4b0c      	ldr	r3, [pc, #48]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e78:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e7e:	4b09      	ldr	r3, [pc, #36]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e84:	4b07      	ldr	r3, [pc, #28]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003e8a:	4b06      	ldr	r3, [pc, #24]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e8c:	220a      	movs	r2, #10
 8003e8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003e90:	4804      	ldr	r0, [pc, #16]	@ (8003ea4 <MX_SPI1_Init+0x64>)
 8003e92:	f007 f803 	bl	800ae9c <HAL_SPI_Init>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003e9c:	f000 fc92 	bl	80047c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003ea0:	bf00      	nop
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	20000944 	.word	0x20000944
 8003ea8:	40013000 	.word	0x40013000

08003eac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003eb0:	4b17      	ldr	r3, [pc, #92]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003eb2:	4a18      	ldr	r2, [pc, #96]	@ (8003f14 <MX_SPI2_Init+0x68>)
 8003eb4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003eb6:	4b16      	ldr	r3, [pc, #88]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003eb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003ebc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003ebe:	4b14      	ldr	r3, [pc, #80]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ec4:	4b12      	ldr	r3, [pc, #72]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003eca:	4b11      	ldr	r3, [pc, #68]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003ed8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003edc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ede:	4b0c      	ldr	r3, [pc, #48]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003eea:	4b09      	ldr	r3, [pc, #36]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ef0:	4b07      	ldr	r3, [pc, #28]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003ef6:	4b06      	ldr	r3, [pc, #24]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003ef8:	220a      	movs	r2, #10
 8003efa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003efc:	4804      	ldr	r0, [pc, #16]	@ (8003f10 <MX_SPI2_Init+0x64>)
 8003efe:	f006 ffcd 	bl	800ae9c <HAL_SPI_Init>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003f08:	f000 fc5c 	bl	80047c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003f0c:	bf00      	nop
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	2000099c 	.word	0x2000099c
 8003f14:	40003800 	.word	0x40003800

08003f18 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b096      	sub	sp, #88	@ 0x58
 8003f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
#define USE_USER_DEFINE_TIM_CONFIG
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f1e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003f22:	2200      	movs	r2, #0
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	605a      	str	r2, [r3, #4]
 8003f28:	609a      	str	r2, [r3, #8]
 8003f2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f2c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003f30:	2200      	movs	r2, #0
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003f36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	605a      	str	r2, [r3, #4]
 8003f40:	609a      	str	r2, [r3, #8]
 8003f42:	60da      	str	r2, [r3, #12]
 8003f44:	611a      	str	r2, [r3, #16]
 8003f46:	615a      	str	r2, [r3, #20]
 8003f48:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003f4a:	1d3b      	adds	r3, r7, #4
 8003f4c:	2220      	movs	r2, #32
 8003f4e:	2100      	movs	r1, #0
 8003f50:	4618      	mov	r0, r3
 8003f52:	f013 fe75 	bl	8017c40 <memset>
  {
    Error_Handler();
  }
  /* USER CODE BEGIN TIM1_Init 2 */
#else
  htim1.Instance = TIM1;
 8003f56:	4b53      	ldr	r3, [pc, #332]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003f58:	4a53      	ldr	r2, [pc, #332]	@ (80040a8 <MX_TIM1_Init+0x190>)
 8003f5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 25-1;
 8003f5c:	4b51      	ldr	r3, [pc, #324]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003f5e:	2218      	movs	r2, #24
 8003f60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f62:	4b50      	ldr	r3, [pc, #320]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8003f68:	4b4e      	ldr	r3, [pc, #312]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003f6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003f6e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f70:	4b4c      	ldr	r3, [pc, #304]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003f76:	4b4b      	ldr	r3, [pc, #300]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f7c:	4b49      	ldr	r3, [pc, #292]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003f82:	4848      	ldr	r0, [pc, #288]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003f84:	f007 fd84 	bl	800ba90 <HAL_TIM_Base_Init>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003f8e:	f000 fc19 	bl	80047c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f96:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003f98:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4841      	ldr	r0, [pc, #260]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003fa0:	f008 fdcc 	bl	800cb3c <HAL_TIM_ConfigClockSource>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003faa:	f000 fc0b 	bl	80047c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003fae:	483d      	ldr	r0, [pc, #244]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003fb0:	f007 fe96 	bl	800bce0 <HAL_TIM_PWM_Init>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003fba:	f000 fc03 	bl	80047c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8003fbe:	2310      	movs	r3, #16
 8003fc0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003fc6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003fca:	4619      	mov	r1, r3
 8003fcc:	4835      	ldr	r0, [pc, #212]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003fce:	f009 fadb 	bl	800d588 <HAL_TIMEx_MasterConfigSynchronization>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003fd8:	f000 fbf4 	bl	80047c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003fdc:	2360      	movs	r3, #96	@ 0x60
 8003fde:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = htim1.Init.Period/2;
 8003fe0:	4b30      	ldr	r3, [pc, #192]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	085b      	lsrs	r3, r3, #1
 8003fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003fec:	2300      	movs	r3, #0
 8003fee:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8003ff4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ff8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ffe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004002:	2200      	movs	r2, #0
 8004004:	4619      	mov	r1, r3
 8004006:	4827      	ldr	r0, [pc, #156]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8004008:	f008 fcd6 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8004012:	f000 fbd7 	bl	80047c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800401a:	2204      	movs	r2, #4
 800401c:	4619      	mov	r1, r3
 800401e:	4821      	ldr	r0, [pc, #132]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8004020:	f008 fcca 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800402a:	f000 fbcb 	bl	80047c4 <Error_Handler>
  }
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800402e:	2300      	movs	r3, #0
 8004030:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004032:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004036:	2208      	movs	r2, #8
 8004038:	4619      	mov	r1, r3
 800403a:	481a      	ldr	r0, [pc, #104]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 800403c:	f008 fcbc 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <MX_TIM1_Init+0x132>
  {
    Error_Handler();
 8004046:	f000 fbbd 	bl	80047c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800404a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800404e:	220c      	movs	r2, #12
 8004050:	4619      	mov	r1, r3
 8004052:	4814      	ldr	r0, [pc, #80]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8004054:	f008 fcb0 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 800405e:	f000 fbb1 	bl	80047c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004062:	2300      	movs	r3, #0
 8004064:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004066:	2300      	movs	r3, #0
 8004068:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800406a:	2300      	movs	r3, #0
 800406c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800406e:	2300      	movs	r3, #0
 8004070:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004076:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800407a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800407c:	2300      	movs	r3, #0
 800407e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004080:	1d3b      	adds	r3, r7, #4
 8004082:	4619      	mov	r1, r3
 8004084:	4807      	ldr	r0, [pc, #28]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8004086:	f009 fafb 	bl	800d680 <HAL_TIMEx_ConfigBreakDeadTime>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <MX_TIM1_Init+0x17c>
  {
    Error_Handler();
 8004090:	f000 fb98 	bl	80047c4 <Error_Handler>
  }
#endif
//  gv.stpMotDrv.config.ocConfig =  &sConfigOC;
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004094:	4803      	ldr	r0, [pc, #12]	@ (80040a4 <MX_TIM1_Init+0x18c>)
 8004096:	f000 fd65 	bl	8004b64 <HAL_TIM_MspPostInit>

}
 800409a:	bf00      	nop
 800409c:	3758      	adds	r7, #88	@ 0x58
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	200009f4 	.word	0x200009f4
 80040a8:	40010000 	.word	0x40010000

080040ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b08a      	sub	sp, #40	@ 0x28
 80040b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040b2:	f107 0318 	add.w	r3, r7, #24
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]
 80040ba:	605a      	str	r2, [r3, #4]
 80040bc:	609a      	str	r2, [r3, #8]
 80040be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040c0:	f107 0310 	add.w	r3, r7, #16
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80040ca:	463b      	mov	r3, r7
 80040cc:	2200      	movs	r2, #0
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	605a      	str	r2, [r3, #4]
 80040d2:	609a      	str	r2, [r3, #8]
 80040d4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80040d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004184 <MX_TIM2_Init+0xd8>)
 80040d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80040dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80040de:	4b29      	ldr	r3, [pc, #164]	@ (8004184 <MX_TIM2_Init+0xd8>)
 80040e0:	2253      	movs	r2, #83	@ 0x53
 80040e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040e4:	4b27      	ldr	r3, [pc, #156]	@ (8004184 <MX_TIM2_Init+0xd8>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000000;
 80040ea:	4b26      	ldr	r3, [pc, #152]	@ (8004184 <MX_TIM2_Init+0xd8>)
 80040ec:	4a26      	ldr	r2, [pc, #152]	@ (8004188 <MX_TIM2_Init+0xdc>)
 80040ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040f0:	4b24      	ldr	r3, [pc, #144]	@ (8004184 <MX_TIM2_Init+0xd8>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80040f6:	4b23      	ldr	r3, [pc, #140]	@ (8004184 <MX_TIM2_Init+0xd8>)
 80040f8:	2280      	movs	r2, #128	@ 0x80
 80040fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80040fc:	4821      	ldr	r0, [pc, #132]	@ (8004184 <MX_TIM2_Init+0xd8>)
 80040fe:	f007 fcc7 	bl	800ba90 <HAL_TIM_Base_Init>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d001      	beq.n	800410c <MX_TIM2_Init+0x60>
  {
    Error_Handler();
 8004108:	f000 fb5c 	bl	80047c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800410c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004110:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004112:	f107 0318 	add.w	r3, r7, #24
 8004116:	4619      	mov	r1, r3
 8004118:	481a      	ldr	r0, [pc, #104]	@ (8004184 <MX_TIM2_Init+0xd8>)
 800411a:	f008 fd0f 	bl	800cb3c <HAL_TIM_ConfigClockSource>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d001      	beq.n	8004128 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8004124:	f000 fb4e 	bl	80047c4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8004128:	4816      	ldr	r0, [pc, #88]	@ (8004184 <MX_TIM2_Init+0xd8>)
 800412a:	f007 ff6b 	bl	800c004 <HAL_TIM_IC_Init>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d001      	beq.n	8004138 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004134:	f000 fb46 	bl	80047c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8004138:	2310      	movs	r3, #16
 800413a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800413c:	2300      	movs	r3, #0
 800413e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004140:	f107 0310 	add.w	r3, r7, #16
 8004144:	4619      	mov	r1, r3
 8004146:	480f      	ldr	r0, [pc, #60]	@ (8004184 <MX_TIM2_Init+0xd8>)
 8004148:	f009 fa1e 	bl	800d588 <HAL_TIMEx_MasterConfigSynchronization>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8004152:	f000 fb37 	bl	80047c4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004156:	2300      	movs	r3, #0
 8004158:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800415a:	2301      	movs	r3, #1
 800415c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800415e:	2300      	movs	r3, #0
 8004160:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004162:	2300      	movs	r3, #0
 8004164:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004166:	463b      	mov	r3, r7
 8004168:	2200      	movs	r2, #0
 800416a:	4619      	mov	r1, r3
 800416c:	4805      	ldr	r0, [pc, #20]	@ (8004184 <MX_TIM2_Init+0xd8>)
 800416e:	f008 fb86 	bl	800c87e <HAL_TIM_IC_ConfigChannel>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d001      	beq.n	800417c <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8004178:	f000 fb24 	bl	80047c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800417c:	bf00      	nop
 800417e:	3728      	adds	r7, #40	@ 0x28
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	20000a3c 	.word	0x20000a3c
 8004188:	000f4240 	.word	0x000f4240

0800418c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b08c      	sub	sp, #48	@ 0x30
 8004190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004192:	f107 030c 	add.w	r3, r7, #12
 8004196:	2224      	movs	r2, #36	@ 0x24
 8004198:	2100      	movs	r1, #0
 800419a:	4618      	mov	r0, r3
 800419c:	f013 fd50 	bl	8017c40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041a0:	1d3b      	adds	r3, r7, #4
 80041a2:	2200      	movs	r2, #0
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80041a8:	4b20      	ldr	r3, [pc, #128]	@ (800422c <MX_TIM3_Init+0xa0>)
 80041aa:	4a21      	ldr	r2, [pc, #132]	@ (8004230 <MX_TIM3_Init+0xa4>)
 80041ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80041ae:	4b1f      	ldr	r3, [pc, #124]	@ (800422c <MX_TIM3_Init+0xa0>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041b4:	4b1d      	ldr	r3, [pc, #116]	@ (800422c <MX_TIM3_Init+0xa0>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80041ba:	4b1c      	ldr	r3, [pc, #112]	@ (800422c <MX_TIM3_Init+0xa0>)
 80041bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80041c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041c2:	4b1a      	ldr	r3, [pc, #104]	@ (800422c <MX_TIM3_Init+0xa0>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80041c8:	4b18      	ldr	r3, [pc, #96]	@ (800422c <MX_TIM3_Init+0xa0>)
 80041ca:	2280      	movs	r2, #128	@ 0x80
 80041cc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80041ce:	2303      	movs	r3, #3
 80041d0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80041d2:	2300      	movs	r3, #0
 80041d4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80041d6:	2301      	movs	r3, #1
 80041d8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80041da:	2300      	movs	r3, #0
 80041dc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80041de:	2300      	movs	r3, #0
 80041e0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80041e2:	2300      	movs	r3, #0
 80041e4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80041e6:	2301      	movs	r3, #1
 80041e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80041ea:	2300      	movs	r3, #0
 80041ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80041ee:	2300      	movs	r3, #0
 80041f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80041f2:	f107 030c 	add.w	r3, r7, #12
 80041f6:	4619      	mov	r1, r3
 80041f8:	480c      	ldr	r0, [pc, #48]	@ (800422c <MX_TIM3_Init+0xa0>)
 80041fa:	f008 f885 	bl	800c308 <HAL_TIM_Encoder_Init>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8004204:	f000 fade 	bl	80047c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8004208:	2310      	movs	r3, #16
 800420a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800420c:	2300      	movs	r3, #0
 800420e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004210:	1d3b      	adds	r3, r7, #4
 8004212:	4619      	mov	r1, r3
 8004214:	4805      	ldr	r0, [pc, #20]	@ (800422c <MX_TIM3_Init+0xa0>)
 8004216:	f009 f9b7 	bl	800d588 <HAL_TIMEx_MasterConfigSynchronization>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d001      	beq.n	8004224 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8004220:	f000 fad0 	bl	80047c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004224:	bf00      	nop
 8004226:	3730      	adds	r7, #48	@ 0x30
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	20000a84 	.word	0x20000a84
 8004230:	40000400 	.word	0x40000400

08004234 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08e      	sub	sp, #56	@ 0x38
 8004238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800423a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800423e:	2200      	movs	r2, #0
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	605a      	str	r2, [r3, #4]
 8004244:	609a      	str	r2, [r3, #8]
 8004246:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004248:	f107 0320 	add.w	r3, r7, #32
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004252:	1d3b      	adds	r3, r7, #4
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	605a      	str	r2, [r3, #4]
 800425a:	609a      	str	r2, [r3, #8]
 800425c:	60da      	str	r2, [r3, #12]
 800425e:	611a      	str	r2, [r3, #16]
 8004260:	615a      	str	r2, [r3, #20]
 8004262:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004264:	4b32      	ldr	r3, [pc, #200]	@ (8004330 <MX_TIM4_Init+0xfc>)
 8004266:	4a33      	ldr	r2, [pc, #204]	@ (8004334 <MX_TIM4_Init+0x100>)
 8004268:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800426a:	4b31      	ldr	r3, [pc, #196]	@ (8004330 <MX_TIM4_Init+0xfc>)
 800426c:	2200      	movs	r2, #0
 800426e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004270:	4b2f      	ldr	r3, [pc, #188]	@ (8004330 <MX_TIM4_Init+0xfc>)
 8004272:	2200      	movs	r2, #0
 8004274:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8400-1;
 8004276:	4b2e      	ldr	r3, [pc, #184]	@ (8004330 <MX_TIM4_Init+0xfc>)
 8004278:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800427c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800427e:	4b2c      	ldr	r3, [pc, #176]	@ (8004330 <MX_TIM4_Init+0xfc>)
 8004280:	2200      	movs	r2, #0
 8004282:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004284:	4b2a      	ldr	r3, [pc, #168]	@ (8004330 <MX_TIM4_Init+0xfc>)
 8004286:	2200      	movs	r2, #0
 8004288:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800428a:	4829      	ldr	r0, [pc, #164]	@ (8004330 <MX_TIM4_Init+0xfc>)
 800428c:	f007 fc00 	bl	800ba90 <HAL_TIM_Base_Init>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8004296:	f000 fa95 	bl	80047c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800429a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800429e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80042a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80042a4:	4619      	mov	r1, r3
 80042a6:	4822      	ldr	r0, [pc, #136]	@ (8004330 <MX_TIM4_Init+0xfc>)
 80042a8:	f008 fc48 	bl	800cb3c <HAL_TIM_ConfigClockSource>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80042b2:	f000 fa87 	bl	80047c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80042b6:	481e      	ldr	r0, [pc, #120]	@ (8004330 <MX_TIM4_Init+0xfc>)
 80042b8:	f007 fd12 	bl	800bce0 <HAL_TIM_PWM_Init>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80042c2:	f000 fa7f 	bl	80047c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80042c6:	2310      	movs	r3, #16
 80042c8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042ca:	2300      	movs	r3, #0
 80042cc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80042ce:	f107 0320 	add.w	r3, r7, #32
 80042d2:	4619      	mov	r1, r3
 80042d4:	4816      	ldr	r0, [pc, #88]	@ (8004330 <MX_TIM4_Init+0xfc>)
 80042d6:	f009 f957 	bl	800d588 <HAL_TIMEx_MasterConfigSynchronization>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80042e0:	f000 fa70 	bl	80047c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042e4:	2360      	movs	r3, #96	@ 0x60
 80042e6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80042e8:	2300      	movs	r3, #0
 80042ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042ec:	2300      	movs	r3, #0
 80042ee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042f0:	2300      	movs	r3, #0
 80042f2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042f4:	1d3b      	adds	r3, r7, #4
 80042f6:	2200      	movs	r2, #0
 80042f8:	4619      	mov	r1, r3
 80042fa:	480d      	ldr	r0, [pc, #52]	@ (8004330 <MX_TIM4_Init+0xfc>)
 80042fc:	f008 fb5c 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8004306:	f000 fa5d 	bl	80047c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800430a:	1d3b      	adds	r3, r7, #4
 800430c:	2204      	movs	r2, #4
 800430e:	4619      	mov	r1, r3
 8004310:	4807      	ldr	r0, [pc, #28]	@ (8004330 <MX_TIM4_Init+0xfc>)
 8004312:	f008 fb51 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d001      	beq.n	8004320 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 800431c:	f000 fa52 	bl	80047c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004320:	4803      	ldr	r0, [pc, #12]	@ (8004330 <MX_TIM4_Init+0xfc>)
 8004322:	f000 fc1f 	bl	8004b64 <HAL_TIM_MspPostInit>

}
 8004326:	bf00      	nop
 8004328:	3738      	adds	r7, #56	@ 0x38
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	20000acc 	.word	0x20000acc
 8004334:	40000800 	.word	0x40000800

08004338 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b088      	sub	sp, #32
 800433c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800433e:	1d3b      	adds	r3, r7, #4
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	605a      	str	r2, [r3, #4]
 8004346:	609a      	str	r2, [r3, #8]
 8004348:	60da      	str	r2, [r3, #12]
 800434a:	611a      	str	r2, [r3, #16]
 800434c:	615a      	str	r2, [r3, #20]
 800434e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8004350:	4b1e      	ldr	r3, [pc, #120]	@ (80043cc <MX_TIM10_Init+0x94>)
 8004352:	4a1f      	ldr	r2, [pc, #124]	@ (80043d0 <MX_TIM10_Init+0x98>)
 8004354:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8004356:	4b1d      	ldr	r3, [pc, #116]	@ (80043cc <MX_TIM10_Init+0x94>)
 8004358:	2200      	movs	r2, #0
 800435a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800435c:	4b1b      	ldr	r3, [pc, #108]	@ (80043cc <MX_TIM10_Init+0x94>)
 800435e:	2200      	movs	r2, #0
 8004360:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8004362:	4b1a      	ldr	r3, [pc, #104]	@ (80043cc <MX_TIM10_Init+0x94>)
 8004364:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004368:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800436a:	4b18      	ldr	r3, [pc, #96]	@ (80043cc <MX_TIM10_Init+0x94>)
 800436c:	2200      	movs	r2, #0
 800436e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004370:	4b16      	ldr	r3, [pc, #88]	@ (80043cc <MX_TIM10_Init+0x94>)
 8004372:	2200      	movs	r2, #0
 8004374:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8004376:	4815      	ldr	r0, [pc, #84]	@ (80043cc <MX_TIM10_Init+0x94>)
 8004378:	f007 fb8a 	bl	800ba90 <HAL_TIM_Base_Init>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8004382:	f000 fa1f 	bl	80047c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8004386:	4811      	ldr	r0, [pc, #68]	@ (80043cc <MX_TIM10_Init+0x94>)
 8004388:	f007 fcaa 	bl	800bce0 <HAL_TIM_PWM_Init>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8004392:	f000 fa17 	bl	80047c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004396:	2360      	movs	r3, #96	@ 0x60
 8004398:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800439e:	2300      	movs	r3, #0
 80043a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043a6:	1d3b      	adds	r3, r7, #4
 80043a8:	2200      	movs	r2, #0
 80043aa:	4619      	mov	r1, r3
 80043ac:	4807      	ldr	r0, [pc, #28]	@ (80043cc <MX_TIM10_Init+0x94>)
 80043ae:	f008 fb03 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d001      	beq.n	80043bc <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80043b8:	f000 fa04 	bl	80047c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80043bc:	4803      	ldr	r0, [pc, #12]	@ (80043cc <MX_TIM10_Init+0x94>)
 80043be:	f000 fbd1 	bl	8004b64 <HAL_TIM_MspPostInit>

}
 80043c2:	bf00      	nop
 80043c4:	3720      	adds	r7, #32
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	20000b14 	.word	0x20000b14
 80043d0:	40014400 	.word	0x40014400

080043d4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80043d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004414 <MX_TIM14_Init+0x40>)
 80043da:	4a0f      	ldr	r2, [pc, #60]	@ (8004418 <MX_TIM14_Init+0x44>)
 80043dc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 84-1;
 80043de:	4b0d      	ldr	r3, [pc, #52]	@ (8004414 <MX_TIM14_Init+0x40>)
 80043e0:	2253      	movs	r2, #83	@ 0x53
 80043e2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004414 <MX_TIM14_Init+0x40>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80043ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004414 <MX_TIM14_Init+0x40>)
 80043ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80043f0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043f2:	4b08      	ldr	r3, [pc, #32]	@ (8004414 <MX_TIM14_Init+0x40>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80043f8:	4b06      	ldr	r3, [pc, #24]	@ (8004414 <MX_TIM14_Init+0x40>)
 80043fa:	2280      	movs	r2, #128	@ 0x80
 80043fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80043fe:	4805      	ldr	r0, [pc, #20]	@ (8004414 <MX_TIM14_Init+0x40>)
 8004400:	f007 fb46 	bl	800ba90 <HAL_TIM_Base_Init>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800440a:	f000 f9db 	bl	80047c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800440e:	bf00      	nop
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	20000b5c 	.word	0x20000b5c
 8004418:	40002000 	.word	0x40002000

0800441c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004420:	4b11      	ldr	r3, [pc, #68]	@ (8004468 <MX_USART1_UART_Init+0x4c>)
 8004422:	4a12      	ldr	r2, [pc, #72]	@ (800446c <MX_USART1_UART_Init+0x50>)
 8004424:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004426:	4b10      	ldr	r3, [pc, #64]	@ (8004468 <MX_USART1_UART_Init+0x4c>)
 8004428:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800442c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800442e:	4b0e      	ldr	r3, [pc, #56]	@ (8004468 <MX_USART1_UART_Init+0x4c>)
 8004430:	2200      	movs	r2, #0
 8004432:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004434:	4b0c      	ldr	r3, [pc, #48]	@ (8004468 <MX_USART1_UART_Init+0x4c>)
 8004436:	2200      	movs	r2, #0
 8004438:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800443a:	4b0b      	ldr	r3, [pc, #44]	@ (8004468 <MX_USART1_UART_Init+0x4c>)
 800443c:	2200      	movs	r2, #0
 800443e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004440:	4b09      	ldr	r3, [pc, #36]	@ (8004468 <MX_USART1_UART_Init+0x4c>)
 8004442:	220c      	movs	r2, #12
 8004444:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004446:	4b08      	ldr	r3, [pc, #32]	@ (8004468 <MX_USART1_UART_Init+0x4c>)
 8004448:	2200      	movs	r2, #0
 800444a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800444c:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <MX_USART1_UART_Init+0x4c>)
 800444e:	2200      	movs	r2, #0
 8004450:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004452:	4805      	ldr	r0, [pc, #20]	@ (8004468 <MX_USART1_UART_Init+0x4c>)
 8004454:	f009 f97a 	bl	800d74c <HAL_UART_Init>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800445e:	f000 f9b1 	bl	80047c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004462:	bf00      	nop
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	20000ba4 	.word	0x20000ba4
 800446c:	40011000 	.word	0x40011000

08004470 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004474:	4b11      	ldr	r3, [pc, #68]	@ (80044bc <MX_USART2_UART_Init+0x4c>)
 8004476:	4a12      	ldr	r2, [pc, #72]	@ (80044c0 <MX_USART2_UART_Init+0x50>)
 8004478:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800447a:	4b10      	ldr	r3, [pc, #64]	@ (80044bc <MX_USART2_UART_Init+0x4c>)
 800447c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004480:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004482:	4b0e      	ldr	r3, [pc, #56]	@ (80044bc <MX_USART2_UART_Init+0x4c>)
 8004484:	2200      	movs	r2, #0
 8004486:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004488:	4b0c      	ldr	r3, [pc, #48]	@ (80044bc <MX_USART2_UART_Init+0x4c>)
 800448a:	2200      	movs	r2, #0
 800448c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800448e:	4b0b      	ldr	r3, [pc, #44]	@ (80044bc <MX_USART2_UART_Init+0x4c>)
 8004490:	2200      	movs	r2, #0
 8004492:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004494:	4b09      	ldr	r3, [pc, #36]	@ (80044bc <MX_USART2_UART_Init+0x4c>)
 8004496:	220c      	movs	r2, #12
 8004498:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800449a:	4b08      	ldr	r3, [pc, #32]	@ (80044bc <MX_USART2_UART_Init+0x4c>)
 800449c:	2200      	movs	r2, #0
 800449e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80044a0:	4b06      	ldr	r3, [pc, #24]	@ (80044bc <MX_USART2_UART_Init+0x4c>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80044a6:	4805      	ldr	r0, [pc, #20]	@ (80044bc <MX_USART2_UART_Init+0x4c>)
 80044a8:	f009 f950 	bl	800d74c <HAL_UART_Init>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80044b2:	f000 f987 	bl	80047c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80044b6:	bf00      	nop
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	20000bec 	.word	0x20000bec
 80044c0:	40004400 	.word	0x40004400

080044c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80044ca:	2300      	movs	r3, #0
 80044cc:	607b      	str	r3, [r7, #4]
 80044ce:	4b1f      	ldr	r3, [pc, #124]	@ (800454c <MX_DMA_Init+0x88>)
 80044d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d2:	4a1e      	ldr	r2, [pc, #120]	@ (800454c <MX_DMA_Init+0x88>)
 80044d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80044d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80044da:	4b1c      	ldr	r3, [pc, #112]	@ (800454c <MX_DMA_Init+0x88>)
 80044dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044e2:	607b      	str	r3, [r7, #4]
 80044e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80044e6:	2300      	movs	r3, #0
 80044e8:	603b      	str	r3, [r7, #0]
 80044ea:	4b18      	ldr	r3, [pc, #96]	@ (800454c <MX_DMA_Init+0x88>)
 80044ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ee:	4a17      	ldr	r2, [pc, #92]	@ (800454c <MX_DMA_Init+0x88>)
 80044f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80044f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80044f6:	4b15      	ldr	r3, [pc, #84]	@ (800454c <MX_DMA_Init+0x88>)
 80044f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044fe:	603b      	str	r3, [r7, #0]
 8004500:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004502:	2200      	movs	r2, #0
 8004504:	2100      	movs	r1, #0
 8004506:	2010      	movs	r0, #16
 8004508:	f005 f8fb 	bl	8009702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800450c:	2010      	movs	r0, #16
 800450e:	f005 f914 	bl	800973a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8004512:	2200      	movs	r2, #0
 8004514:	2100      	movs	r1, #0
 8004516:	2011      	movs	r0, #17
 8004518:	f005 f8f3 	bl	8009702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800451c:	2011      	movs	r0, #17
 800451e:	f005 f90c 	bl	800973a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004522:	2200      	movs	r2, #0
 8004524:	2100      	movs	r1, #0
 8004526:	203a      	movs	r0, #58	@ 0x3a
 8004528:	f005 f8eb 	bl	8009702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800452c:	203a      	movs	r0, #58	@ 0x3a
 800452e:	f005 f904 	bl	800973a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8004532:	2200      	movs	r2, #0
 8004534:	2100      	movs	r1, #0
 8004536:	2046      	movs	r0, #70	@ 0x46
 8004538:	f005 f8e3 	bl	8009702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800453c:	2046      	movs	r0, #70	@ 0x46
 800453e:	f005 f8fc 	bl	800973a <HAL_NVIC_EnableIRQ>

}
 8004542:	bf00      	nop
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40023800 	.word	0x40023800

08004550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b08c      	sub	sp, #48	@ 0x30
 8004554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004556:	f107 031c 	add.w	r3, r7, #28
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]
 800455e:	605a      	str	r2, [r3, #4]
 8004560:	609a      	str	r2, [r3, #8]
 8004562:	60da      	str	r2, [r3, #12]
 8004564:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004566:	2300      	movs	r3, #0
 8004568:	61bb      	str	r3, [r7, #24]
 800456a:	4b90      	ldr	r3, [pc, #576]	@ (80047ac <MX_GPIO_Init+0x25c>)
 800456c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456e:	4a8f      	ldr	r2, [pc, #572]	@ (80047ac <MX_GPIO_Init+0x25c>)
 8004570:	f043 0310 	orr.w	r3, r3, #16
 8004574:	6313      	str	r3, [r2, #48]	@ 0x30
 8004576:	4b8d      	ldr	r3, [pc, #564]	@ (80047ac <MX_GPIO_Init+0x25c>)
 8004578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457a:	f003 0310 	and.w	r3, r3, #16
 800457e:	61bb      	str	r3, [r7, #24]
 8004580:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004582:	2300      	movs	r3, #0
 8004584:	617b      	str	r3, [r7, #20]
 8004586:	4b89      	ldr	r3, [pc, #548]	@ (80047ac <MX_GPIO_Init+0x25c>)
 8004588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800458a:	4a88      	ldr	r2, [pc, #544]	@ (80047ac <MX_GPIO_Init+0x25c>)
 800458c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004590:	6313      	str	r3, [r2, #48]	@ 0x30
 8004592:	4b86      	ldr	r3, [pc, #536]	@ (80047ac <MX_GPIO_Init+0x25c>)
 8004594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004596:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	613b      	str	r3, [r7, #16]
 80045a2:	4b82      	ldr	r3, [pc, #520]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a6:	4a81      	ldr	r2, [pc, #516]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045a8:	f043 0301 	orr.w	r3, r3, #1
 80045ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80045ae:	4b7f      	ldr	r3, [pc, #508]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	613b      	str	r3, [r7, #16]
 80045b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045ba:	2300      	movs	r3, #0
 80045bc:	60fb      	str	r3, [r7, #12]
 80045be:	4b7b      	ldr	r3, [pc, #492]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c2:	4a7a      	ldr	r2, [pc, #488]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045c4:	f043 0302 	orr.w	r3, r3, #2
 80045c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80045ca:	4b78      	ldr	r3, [pc, #480]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80045d6:	2300      	movs	r3, #0
 80045d8:	60bb      	str	r3, [r7, #8]
 80045da:	4b74      	ldr	r3, [pc, #464]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045de:	4a73      	ldr	r2, [pc, #460]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045e0:	f043 0308 	orr.w	r3, r3, #8
 80045e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80045e6:	4b71      	ldr	r3, [pc, #452]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ea:	f003 0308 	and.w	r3, r3, #8
 80045ee:	60bb      	str	r3, [r7, #8]
 80045f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80045f2:	2300      	movs	r3, #0
 80045f4:	607b      	str	r3, [r7, #4]
 80045f6:	4b6d      	ldr	r3, [pc, #436]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045fa:	4a6c      	ldr	r2, [pc, #432]	@ (80047ac <MX_GPIO_Init+0x25c>)
 80045fc:	f043 0304 	orr.w	r3, r3, #4
 8004600:	6313      	str	r3, [r2, #48]	@ 0x30
 8004602:	4b6a      	ldr	r3, [pc, #424]	@ (80047ac <MX_GPIO_Init+0x25c>)
 8004604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	607b      	str	r3, [r7, #4]
 800460c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);
 800460e:	2200      	movs	r2, #0
 8004610:	2110      	movs	r1, #16
 8004612:	4867      	ldr	r0, [pc, #412]	@ (80047b0 <MX_GPIO_Init+0x260>)
 8004614:	f005 ff5e 	bl	800a4d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_D2_Pin|FLASH_SPI1_CS_Pin, GPIO_PIN_RESET);
 8004618:	2200      	movs	r2, #0
 800461a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800461e:	4865      	ldr	r0, [pc, #404]	@ (80047b4 <MX_GPIO_Init+0x264>)
 8004620:	f005 ff58 	bl	800a4d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PB11_OUT_GPIO_Port, PB11_OUT_Pin, GPIO_PIN_RESET);
 8004624:	2200      	movs	r2, #0
 8004626:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800462a:	4863      	ldr	r0, [pc, #396]	@ (80047b8 <MX_GPIO_Init+0x268>)
 800462c:	f005 ff52 	bl	800a4d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, W5500_SPI2_CS_Pin|RS485_DIR_Pin|HBRIDG_LEN_Pin, GPIO_PIN_RESET);
 8004630:	2200      	movs	r2, #0
 8004632:	f44f 4186 	mov.w	r1, #17152	@ 0x4300
 8004636:	4861      	ldr	r0, [pc, #388]	@ (80047bc <MX_GPIO_Init+0x26c>)
 8004638:	f005 ff4c 	bl	800a4d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, HBRIDG_REN_Pin|STP_M_EN_Pin|STP_M_DIR_Pin, GPIO_PIN_RESET);
 800463c:	2200      	movs	r2, #0
 800463e:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 8004642:	485f      	ldr	r0, [pc, #380]	@ (80047c0 <MX_GPIO_Init+0x270>)
 8004644:	f005 ff46 	bl	800a4d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI2_IT2_Pin */
  GPIO_InitStruct.Pin = SPI2_IT2_Pin;
 8004648:	2304      	movs	r3, #4
 800464a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800464c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004650:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004652:	2300      	movs	r3, #0
 8004654:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SPI2_IT2_GPIO_Port, &GPIO_InitStruct);
 8004656:	f107 031c 	add.w	r3, r7, #28
 800465a:	4619      	mov	r1, r3
 800465c:	4854      	ldr	r0, [pc, #336]	@ (80047b0 <MX_GPIO_Init+0x260>)
 800465e:	f005 fc89 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_RST_Pin */
  GPIO_InitStruct.Pin = W5500_RST_Pin;
 8004662:	2310      	movs	r3, #16
 8004664:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004666:	2301      	movs	r3, #1
 8004668:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800466a:	2300      	movs	r3, #0
 800466c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466e:	2300      	movs	r3, #0
 8004670:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(W5500_RST_GPIO_Port, &GPIO_InitStruct);
 8004672:	f107 031c 	add.w	r3, r7, #28
 8004676:	4619      	mov	r1, r3
 8004678:	484d      	ldr	r0, [pc, #308]	@ (80047b0 <MX_GPIO_Init+0x260>)
 800467a:	f005 fc7b 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_IT5_Pin */
  GPIO_InitStruct.Pin = W5500_IT5_Pin;
 800467e:	2320      	movs	r3, #32
 8004680:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004682:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8004686:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004688:	2300      	movs	r3, #0
 800468a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(W5500_IT5_GPIO_Port, &GPIO_InitStruct);
 800468c:	f107 031c 	add.w	r3, r7, #28
 8004690:	4619      	mov	r1, r3
 8004692:	4847      	ldr	r0, [pc, #284]	@ (80047b0 <MX_GPIO_Init+0x260>)
 8004694:	f005 fc6e 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D2_Pin */
  GPIO_InitStruct.Pin = LED_D2_Pin;
 8004698:	2302      	movs	r3, #2
 800469a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800469c:	2301      	movs	r3, #1
 800469e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a0:	2300      	movs	r3, #0
 80046a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046a4:	2303      	movs	r3, #3
 80046a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_D2_GPIO_Port, &GPIO_InitStruct);
 80046a8:	f107 031c 	add.w	r3, r7, #28
 80046ac:	4619      	mov	r1, r3
 80046ae:	4841      	ldr	r0, [pc, #260]	@ (80047b4 <MX_GPIO_Init+0x264>)
 80046b0:	f005 fc60 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11_OUT_Pin */
  GPIO_InitStruct.Pin = PB11_OUT_Pin;
 80046b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80046b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046ba:	2301      	movs	r3, #1
 80046bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046be:	2300      	movs	r3, #0
 80046c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80046c2:	2302      	movs	r3, #2
 80046c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(PB11_OUT_GPIO_Port, &GPIO_InitStruct);
 80046c6:	f107 031c 	add.w	r3, r7, #28
 80046ca:	4619      	mov	r1, r3
 80046cc:	483a      	ldr	r0, [pc, #232]	@ (80047b8 <MX_GPIO_Init+0x268>)
 80046ce:	f005 fc51 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : W5500_SPI2_CS_Pin RS485_DIR_Pin */
  GPIO_InitStruct.Pin = W5500_SPI2_CS_Pin|RS485_DIR_Pin;
 80046d2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80046d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046d8:	2301      	movs	r3, #1
 80046da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046dc:	2300      	movs	r3, #0
 80046de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046e0:	2300      	movs	r3, #0
 80046e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80046e4:	f107 031c 	add.w	r3, r7, #28
 80046e8:	4619      	mov	r1, r3
 80046ea:	4834      	ldr	r0, [pc, #208]	@ (80047bc <MX_GPIO_Init+0x26c>)
 80046ec:	f005 fc42 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : STP_M_LIMIT_SW_IT10_Pin ENC1_CHZ_IT15_Pin */
  GPIO_InitStruct.Pin = STP_M_LIMIT_SW_IT10_Pin|ENC1_CHZ_IT15_Pin;
 80046f0:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 80046f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80046f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80046fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046fc:	2300      	movs	r3, #0
 80046fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004700:	f107 031c 	add.w	r3, r7, #28
 8004704:	4619      	mov	r1, r3
 8004706:	482d      	ldr	r0, [pc, #180]	@ (80047bc <MX_GPIO_Init+0x26c>)
 8004708:	f005 fc34 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : HBRIDG_LEN_Pin */
  GPIO_InitStruct.Pin = HBRIDG_LEN_Pin;
 800470c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004712:	2301      	movs	r3, #1
 8004714:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004716:	2300      	movs	r3, #0
 8004718:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800471a:	2302      	movs	r3, #2
 800471c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(HBRIDG_LEN_GPIO_Port, &GPIO_InitStruct);
 800471e:	f107 031c 	add.w	r3, r7, #28
 8004722:	4619      	mov	r1, r3
 8004724:	4825      	ldr	r0, [pc, #148]	@ (80047bc <MX_GPIO_Init+0x26c>)
 8004726:	f005 fc25 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : HBRIDG_REN_Pin */
  GPIO_InitStruct.Pin = HBRIDG_REN_Pin;
 800472a:	2340      	movs	r3, #64	@ 0x40
 800472c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800472e:	2301      	movs	r3, #1
 8004730:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004732:	2300      	movs	r3, #0
 8004734:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004736:	2302      	movs	r3, #2
 8004738:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(HBRIDG_REN_GPIO_Port, &GPIO_InitStruct);
 800473a:	f107 031c 	add.w	r3, r7, #28
 800473e:	4619      	mov	r1, r3
 8004740:	481f      	ldr	r0, [pc, #124]	@ (80047c0 <MX_GPIO_Init+0x270>)
 8004742:	f005 fc17 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : STP_M_EN_Pin STP_M_DIR_Pin */
  GPIO_InitStruct.Pin = STP_M_EN_Pin|STP_M_DIR_Pin;
 8004746:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800474a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800474c:	2301      	movs	r3, #1
 800474e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004750:	2300      	movs	r3, #0
 8004752:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004754:	2300      	movs	r3, #0
 8004756:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004758:	f107 031c 	add.w	r3, r7, #28
 800475c:	4619      	mov	r1, r3
 800475e:	4818      	ldr	r0, [pc, #96]	@ (80047c0 <MX_GPIO_Init+0x270>)
 8004760:	f005 fc08 	bl	8009f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_SPI1_CS_Pin;
 8004764:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800476a:	2301      	movs	r3, #1
 800476c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800476e:	2300      	movs	r3, #0
 8004770:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004772:	2300      	movs	r3, #0
 8004774:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FLASH_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8004776:	f107 031c 	add.w	r3, r7, #28
 800477a:	4619      	mov	r1, r3
 800477c:	480d      	ldr	r0, [pc, #52]	@ (80047b4 <MX_GPIO_Init+0x264>)
 800477e:	f005 fbf9 	bl	8009f74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8004782:	2200      	movs	r2, #0
 8004784:	2103      	movs	r1, #3
 8004786:	2017      	movs	r0, #23
 8004788:	f004 ffbb 	bl	8009702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800478c:	2017      	movs	r0, #23
 800478e:	f004 ffd4 	bl	800973a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8004792:	2200      	movs	r2, #0
 8004794:	2103      	movs	r1, #3
 8004796:	2028      	movs	r0, #40	@ 0x28
 8004798:	f004 ffb3 	bl	8009702 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800479c:	2028      	movs	r0, #40	@ 0x28
 800479e:	f004 ffcc 	bl	800973a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80047a2:	bf00      	nop
 80047a4:	3730      	adds	r7, #48	@ 0x30
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	40023800 	.word	0x40023800
 80047b0:	40021000 	.word	0x40021000
 80047b4:	40020000 	.word	0x40020000
 80047b8:	40020400 	.word	0x40020400
 80047bc:	40020c00 	.word	0x40020c00
 80047c0:	40020800 	.word	0x40020800

080047c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047c4:	b480      	push	{r7}
 80047c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80047c8:	b672      	cpsid	i
}
 80047ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80047cc:	bf00      	nop
 80047ce:	e7fd      	b.n	80047cc <Error_Handler+0x8>

080047d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047d6:	2300      	movs	r3, #0
 80047d8:	607b      	str	r3, [r7, #4]
 80047da:	4b10      	ldr	r3, [pc, #64]	@ (800481c <HAL_MspInit+0x4c>)
 80047dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047de:	4a0f      	ldr	r2, [pc, #60]	@ (800481c <HAL_MspInit+0x4c>)
 80047e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80047e6:	4b0d      	ldr	r3, [pc, #52]	@ (800481c <HAL_MspInit+0x4c>)
 80047e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047ee:	607b      	str	r3, [r7, #4]
 80047f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80047f2:	2300      	movs	r3, #0
 80047f4:	603b      	str	r3, [r7, #0]
 80047f6:	4b09      	ldr	r3, [pc, #36]	@ (800481c <HAL_MspInit+0x4c>)
 80047f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fa:	4a08      	ldr	r2, [pc, #32]	@ (800481c <HAL_MspInit+0x4c>)
 80047fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004800:	6413      	str	r3, [r2, #64]	@ 0x40
 8004802:	4b06      	ldr	r3, [pc, #24]	@ (800481c <HAL_MspInit+0x4c>)
 8004804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800480a:	603b      	str	r3, [r7, #0]
 800480c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800480e:	bf00      	nop
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40023800 	.word	0x40023800

08004820 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b08c      	sub	sp, #48	@ 0x30
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004828:	f107 031c 	add.w	r3, r7, #28
 800482c:	2200      	movs	r2, #0
 800482e:	601a      	str	r2, [r3, #0]
 8004830:	605a      	str	r2, [r3, #4]
 8004832:	609a      	str	r2, [r3, #8]
 8004834:	60da      	str	r2, [r3, #12]
 8004836:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a32      	ldr	r2, [pc, #200]	@ (8004908 <HAL_SPI_MspInit+0xe8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d12c      	bne.n	800489c <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004842:	2300      	movs	r3, #0
 8004844:	61bb      	str	r3, [r7, #24]
 8004846:	4b31      	ldr	r3, [pc, #196]	@ (800490c <HAL_SPI_MspInit+0xec>)
 8004848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484a:	4a30      	ldr	r2, [pc, #192]	@ (800490c <HAL_SPI_MspInit+0xec>)
 800484c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004850:	6453      	str	r3, [r2, #68]	@ 0x44
 8004852:	4b2e      	ldr	r3, [pc, #184]	@ (800490c <HAL_SPI_MspInit+0xec>)
 8004854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004856:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800485a:	61bb      	str	r3, [r7, #24]
 800485c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800485e:	2300      	movs	r3, #0
 8004860:	617b      	str	r3, [r7, #20]
 8004862:	4b2a      	ldr	r3, [pc, #168]	@ (800490c <HAL_SPI_MspInit+0xec>)
 8004864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004866:	4a29      	ldr	r2, [pc, #164]	@ (800490c <HAL_SPI_MspInit+0xec>)
 8004868:	f043 0302 	orr.w	r3, r3, #2
 800486c:	6313      	str	r3, [r2, #48]	@ 0x30
 800486e:	4b27      	ldr	r3, [pc, #156]	@ (800490c <HAL_SPI_MspInit+0xec>)
 8004870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	617b      	str	r3, [r7, #20]
 8004878:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = FLASH_SPI1_SCK_Pin|FLASH_SPI1_MISO_Pin|FLASH_SPI1_MOSI_Pin;
 800487a:	2338      	movs	r3, #56	@ 0x38
 800487c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800487e:	2302      	movs	r3, #2
 8004880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004882:	2300      	movs	r3, #0
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004886:	2303      	movs	r3, #3
 8004888:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800488a:	2305      	movs	r3, #5
 800488c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800488e:	f107 031c 	add.w	r3, r7, #28
 8004892:	4619      	mov	r1, r3
 8004894:	481e      	ldr	r0, [pc, #120]	@ (8004910 <HAL_SPI_MspInit+0xf0>)
 8004896:	f005 fb6d 	bl	8009f74 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800489a:	e031      	b.n	8004900 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a1c      	ldr	r2, [pc, #112]	@ (8004914 <HAL_SPI_MspInit+0xf4>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d12c      	bne.n	8004900 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80048a6:	2300      	movs	r3, #0
 80048a8:	613b      	str	r3, [r7, #16]
 80048aa:	4b18      	ldr	r3, [pc, #96]	@ (800490c <HAL_SPI_MspInit+0xec>)
 80048ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ae:	4a17      	ldr	r2, [pc, #92]	@ (800490c <HAL_SPI_MspInit+0xec>)
 80048b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80048b6:	4b15      	ldr	r3, [pc, #84]	@ (800490c <HAL_SPI_MspInit+0xec>)
 80048b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048be:	613b      	str	r3, [r7, #16]
 80048c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048c2:	2300      	movs	r3, #0
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	4b11      	ldr	r3, [pc, #68]	@ (800490c <HAL_SPI_MspInit+0xec>)
 80048c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ca:	4a10      	ldr	r2, [pc, #64]	@ (800490c <HAL_SPI_MspInit+0xec>)
 80048cc:	f043 0302 	orr.w	r3, r3, #2
 80048d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80048d2:	4b0e      	ldr	r3, [pc, #56]	@ (800490c <HAL_SPI_MspInit+0xec>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = W5500_SPI2_SCK_Pin|W5500_SPI2_MISO_Pin|W5500_SPI2_MOSI_Pin;
 80048de:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80048e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048e4:	2302      	movs	r3, #2
 80048e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048e8:	2300      	movs	r3, #0
 80048ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048ec:	2303      	movs	r3, #3
 80048ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80048f0:	2305      	movs	r3, #5
 80048f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048f4:	f107 031c 	add.w	r3, r7, #28
 80048f8:	4619      	mov	r1, r3
 80048fa:	4805      	ldr	r0, [pc, #20]	@ (8004910 <HAL_SPI_MspInit+0xf0>)
 80048fc:	f005 fb3a 	bl	8009f74 <HAL_GPIO_Init>
}
 8004900:	bf00      	nop
 8004902:	3730      	adds	r7, #48	@ 0x30
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40013000 	.word	0x40013000
 800490c:	40023800 	.word	0x40023800
 8004910:	40020400 	.word	0x40020400
 8004914:	40003800 	.word	0x40003800

08004918 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a10      	ldr	r2, [pc, #64]	@ (8004968 <HAL_SPI_MspDeInit+0x50>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d10a      	bne.n	8004940 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI1_MspDeInit 0 */

    /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800492a:	4b10      	ldr	r3, [pc, #64]	@ (800496c <HAL_SPI_MspDeInit+0x54>)
 800492c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492e:	4a0f      	ldr	r2, [pc, #60]	@ (800496c <HAL_SPI_MspDeInit+0x54>)
 8004930:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004934:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOB, FLASH_SPI1_SCK_Pin|FLASH_SPI1_MISO_Pin|FLASH_SPI1_MOSI_Pin);
 8004936:	2138      	movs	r1, #56	@ 0x38
 8004938:	480d      	ldr	r0, [pc, #52]	@ (8004970 <HAL_SPI_MspDeInit+0x58>)
 800493a:	f005 fcb7 	bl	800a2ac <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI2_MspDeInit 1 */

    /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 800493e:	e00f      	b.n	8004960 <HAL_SPI_MspDeInit+0x48>
  else if(hspi->Instance==SPI2)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a0b      	ldr	r2, [pc, #44]	@ (8004974 <HAL_SPI_MspDeInit+0x5c>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d10a      	bne.n	8004960 <HAL_SPI_MspDeInit+0x48>
    __HAL_RCC_SPI2_CLK_DISABLE();
 800494a:	4b08      	ldr	r3, [pc, #32]	@ (800496c <HAL_SPI_MspDeInit+0x54>)
 800494c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494e:	4a07      	ldr	r2, [pc, #28]	@ (800496c <HAL_SPI_MspDeInit+0x54>)
 8004950:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004954:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, W5500_SPI2_SCK_Pin|W5500_SPI2_MISO_Pin|W5500_SPI2_MOSI_Pin);
 8004956:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800495a:	4805      	ldr	r0, [pc, #20]	@ (8004970 <HAL_SPI_MspDeInit+0x58>)
 800495c:	f005 fca6 	bl	800a2ac <HAL_GPIO_DeInit>
}
 8004960:	bf00      	nop
 8004962:	3708      	adds	r7, #8
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	40013000 	.word	0x40013000
 800496c:	40023800 	.word	0x40023800
 8004970:	40020400 	.word	0x40020400
 8004974:	40003800 	.word	0x40003800

08004978 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b08e      	sub	sp, #56	@ 0x38
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004980:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004984:	2200      	movs	r2, #0
 8004986:	601a      	str	r2, [r3, #0]
 8004988:	605a      	str	r2, [r3, #4]
 800498a:	609a      	str	r2, [r3, #8]
 800498c:	60da      	str	r2, [r3, #12]
 800498e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a49      	ldr	r2, [pc, #292]	@ (8004abc <HAL_TIM_Base_MspInit+0x144>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d10e      	bne.n	80049b8 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800499a:	2300      	movs	r3, #0
 800499c:	623b      	str	r3, [r7, #32]
 800499e:	4b48      	ldr	r3, [pc, #288]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 80049a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a2:	4a47      	ldr	r2, [pc, #284]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 80049a4:	f043 0301 	orr.w	r3, r3, #1
 80049a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80049aa:	4b45      	ldr	r3, [pc, #276]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 80049ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ae:	f003 0301 	and.w	r3, r3, #1
 80049b2:	623b      	str	r3, [r7, #32]
 80049b4:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80049b6:	e07c      	b.n	8004ab2 <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM2)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c0:	d134      	bne.n	8004a2c <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80049c2:	2300      	movs	r3, #0
 80049c4:	61fb      	str	r3, [r7, #28]
 80049c6:	4b3e      	ldr	r3, [pc, #248]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 80049c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ca:	4a3d      	ldr	r2, [pc, #244]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80049d2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 80049d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	61fb      	str	r3, [r7, #28]
 80049dc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049de:	2300      	movs	r3, #0
 80049e0:	61bb      	str	r3, [r7, #24]
 80049e2:	4b37      	ldr	r3, [pc, #220]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 80049e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e6:	4a36      	ldr	r2, [pc, #216]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 80049e8:	f043 0301 	orr.w	r3, r3, #1
 80049ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80049ee:	4b34      	ldr	r3, [pc, #208]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 80049f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	61bb      	str	r3, [r7, #24]
 80049f8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENC1_CHA_INCAP_T2C1_Pin;
 80049fa:	2301      	movs	r3, #1
 80049fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049fe:	2302      	movs	r3, #2
 8004a00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a02:	2300      	movs	r3, #0
 8004a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a06:	2300      	movs	r3, #0
 8004a08:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC1_CHA_INCAP_T2C1_GPIO_Port, &GPIO_InitStruct);
 8004a0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a12:	4619      	mov	r1, r3
 8004a14:	482b      	ldr	r0, [pc, #172]	@ (8004ac4 <HAL_TIM_Base_MspInit+0x14c>)
 8004a16:	f005 faad 	bl	8009f74 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	2103      	movs	r1, #3
 8004a1e:	201c      	movs	r0, #28
 8004a20:	f004 fe6f 	bl	8009702 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004a24:	201c      	movs	r0, #28
 8004a26:	f004 fe88 	bl	800973a <HAL_NVIC_EnableIRQ>
}
 8004a2a:	e042      	b.n	8004ab2 <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM4)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a25      	ldr	r2, [pc, #148]	@ (8004ac8 <HAL_TIM_Base_MspInit+0x150>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d10e      	bne.n	8004a54 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004a36:	2300      	movs	r3, #0
 8004a38:	617b      	str	r3, [r7, #20]
 8004a3a:	4b21      	ldr	r3, [pc, #132]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3e:	4a20      	ldr	r2, [pc, #128]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 8004a40:	f043 0304 	orr.w	r3, r3, #4
 8004a44:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a46:	4b1e      	ldr	r3, [pc, #120]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 8004a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4a:	f003 0304 	and.w	r3, r3, #4
 8004a4e:	617b      	str	r3, [r7, #20]
 8004a50:	697b      	ldr	r3, [r7, #20]
}
 8004a52:	e02e      	b.n	8004ab2 <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM10)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a1c      	ldr	r2, [pc, #112]	@ (8004acc <HAL_TIM_Base_MspInit+0x154>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d10e      	bne.n	8004a7c <HAL_TIM_Base_MspInit+0x104>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8004a5e:	2300      	movs	r3, #0
 8004a60:	613b      	str	r3, [r7, #16]
 8004a62:	4b17      	ldr	r3, [pc, #92]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 8004a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a66:	4a16      	ldr	r2, [pc, #88]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 8004a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a6e:	4b14      	ldr	r3, [pc, #80]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 8004a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a76:	613b      	str	r3, [r7, #16]
 8004a78:	693b      	ldr	r3, [r7, #16]
}
 8004a7a:	e01a      	b.n	8004ab2 <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM14)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a13      	ldr	r2, [pc, #76]	@ (8004ad0 <HAL_TIM_Base_MspInit+0x158>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d115      	bne.n	8004ab2 <HAL_TIM_Base_MspInit+0x13a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004a86:	2300      	movs	r3, #0
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8e:	4a0c      	ldr	r2, [pc, #48]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 8004a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a96:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac0 <HAL_TIM_Base_MspInit+0x148>)
 8004a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 2, 0);
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	2102      	movs	r1, #2
 8004aa6:	202d      	movs	r0, #45	@ 0x2d
 8004aa8:	f004 fe2b 	bl	8009702 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004aac:	202d      	movs	r0, #45	@ 0x2d
 8004aae:	f004 fe44 	bl	800973a <HAL_NVIC_EnableIRQ>
}
 8004ab2:	bf00      	nop
 8004ab4:	3738      	adds	r7, #56	@ 0x38
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	40010000 	.word	0x40010000
 8004ac0:	40023800 	.word	0x40023800
 8004ac4:	40020000 	.word	0x40020000
 8004ac8:	40000800 	.word	0x40000800
 8004acc:	40014400 	.word	0x40014400
 8004ad0:	40002000 	.word	0x40002000

08004ad4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b08a      	sub	sp, #40	@ 0x28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004adc:	f107 0314 	add.w	r3, r7, #20
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	605a      	str	r2, [r3, #4]
 8004ae6:	609a      	str	r2, [r3, #8]
 8004ae8:	60da      	str	r2, [r3, #12]
 8004aea:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a19      	ldr	r2, [pc, #100]	@ (8004b58 <HAL_TIM_Encoder_MspInit+0x84>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d12b      	bne.n	8004b4e <HAL_TIM_Encoder_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004af6:	2300      	movs	r3, #0
 8004af8:	613b      	str	r3, [r7, #16]
 8004afa:	4b18      	ldr	r3, [pc, #96]	@ (8004b5c <HAL_TIM_Encoder_MspInit+0x88>)
 8004afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afe:	4a17      	ldr	r2, [pc, #92]	@ (8004b5c <HAL_TIM_Encoder_MspInit+0x88>)
 8004b00:	f043 0302 	orr.w	r3, r3, #2
 8004b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b06:	4b15      	ldr	r3, [pc, #84]	@ (8004b5c <HAL_TIM_Encoder_MspInit+0x88>)
 8004b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0a:	f003 0302 	and.w	r3, r3, #2
 8004b0e:	613b      	str	r3, [r7, #16]
 8004b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	60fb      	str	r3, [r7, #12]
 8004b16:	4b11      	ldr	r3, [pc, #68]	@ (8004b5c <HAL_TIM_Encoder_MspInit+0x88>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	4a10      	ldr	r2, [pc, #64]	@ (8004b5c <HAL_TIM_Encoder_MspInit+0x88>)
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
 8004b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b22:	4b0e      	ldr	r3, [pc, #56]	@ (8004b5c <HAL_TIM_Encoder_MspInit+0x88>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	60fb      	str	r3, [r7, #12]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC1_CHA_T3C1_Pin|ENC1_CHB_T3C2_Pin;
 8004b2e:	23c0      	movs	r3, #192	@ 0xc0
 8004b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b32:	2302      	movs	r3, #2
 8004b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004b3e:	2302      	movs	r3, #2
 8004b40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b42:	f107 0314 	add.w	r3, r7, #20
 8004b46:	4619      	mov	r1, r3
 8004b48:	4805      	ldr	r0, [pc, #20]	@ (8004b60 <HAL_TIM_Encoder_MspInit+0x8c>)
 8004b4a:	f005 fa13 	bl	8009f74 <HAL_GPIO_Init>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8004b4e:	bf00      	nop
 8004b50:	3728      	adds	r7, #40	@ 0x28
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	40000400 	.word	0x40000400
 8004b5c:	40023800 	.word	0x40023800
 8004b60:	40020000 	.word	0x40020000

08004b64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b08a      	sub	sp, #40	@ 0x28
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b6c:	f107 0314 	add.w	r3, r7, #20
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]
 8004b74:	605a      	str	r2, [r3, #4]
 8004b76:	609a      	str	r2, [r3, #8]
 8004b78:	60da      	str	r2, [r3, #12]
 8004b7a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a37      	ldr	r2, [pc, #220]	@ (8004c60 <HAL_TIM_MspPostInit+0xfc>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d11f      	bne.n	8004bc6 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b86:	2300      	movs	r3, #0
 8004b88:	613b      	str	r3, [r7, #16]
 8004b8a:	4b36      	ldr	r3, [pc, #216]	@ (8004c64 <HAL_TIM_MspPostInit+0x100>)
 8004b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8e:	4a35      	ldr	r2, [pc, #212]	@ (8004c64 <HAL_TIM_MspPostInit+0x100>)
 8004b90:	f043 0301 	orr.w	r3, r3, #1
 8004b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b96:	4b33      	ldr	r3, [pc, #204]	@ (8004c64 <HAL_TIM_MspPostInit+0x100>)
 8004b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	613b      	str	r3, [r7, #16]
 8004ba0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = STP_M_PUL_T1C1_Pin;
 8004ba2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ba6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ba8:	2302      	movs	r3, #2
 8004baa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bac:	2300      	movs	r3, #0
 8004bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(STP_M_PUL_T1C1_GPIO_Port, &GPIO_InitStruct);
 8004bb8:	f107 0314 	add.w	r3, r7, #20
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	482a      	ldr	r0, [pc, #168]	@ (8004c68 <HAL_TIM_MspPostInit+0x104>)
 8004bc0:	f005 f9d8 	bl	8009f74 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM10_MspPostInit 1 */

    /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8004bc4:	e048      	b.n	8004c58 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM4)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a28      	ldr	r2, [pc, #160]	@ (8004c6c <HAL_TIM_MspPostInit+0x108>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d11f      	bne.n	8004c10 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	4b23      	ldr	r3, [pc, #140]	@ (8004c64 <HAL_TIM_MspPostInit+0x100>)
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd8:	4a22      	ldr	r2, [pc, #136]	@ (8004c64 <HAL_TIM_MspPostInit+0x100>)
 8004bda:	f043 0308 	orr.w	r3, r3, #8
 8004bde:	6313      	str	r3, [r2, #48]	@ 0x30
 8004be0:	4b20      	ldr	r3, [pc, #128]	@ (8004c64 <HAL_TIM_MspPostInit+0x100>)
 8004be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be4:	f003 0308 	and.w	r3, r3, #8
 8004be8:	60fb      	str	r3, [r7, #12]
 8004bea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = HBRIDG_LPWM_Pin|HBRIDG_RPWM_Pin;
 8004bec:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8004bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004bfe:	2302      	movs	r3, #2
 8004c00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c02:	f107 0314 	add.w	r3, r7, #20
 8004c06:	4619      	mov	r1, r3
 8004c08:	4819      	ldr	r0, [pc, #100]	@ (8004c70 <HAL_TIM_MspPostInit+0x10c>)
 8004c0a:	f005 f9b3 	bl	8009f74 <HAL_GPIO_Init>
}
 8004c0e:	e023      	b.n	8004c58 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM10)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a17      	ldr	r2, [pc, #92]	@ (8004c74 <HAL_TIM_MspPostInit+0x110>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d11e      	bne.n	8004c58 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	60bb      	str	r3, [r7, #8]
 8004c1e:	4b11      	ldr	r3, [pc, #68]	@ (8004c64 <HAL_TIM_MspPostInit+0x100>)
 8004c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c22:	4a10      	ldr	r2, [pc, #64]	@ (8004c64 <HAL_TIM_MspPostInit+0x100>)
 8004c24:	f043 0302 	orr.w	r3, r3, #2
 8004c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8004c64 <HAL_TIM_MspPostInit+0x100>)
 8004c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	60bb      	str	r3, [r7, #8]
 8004c34:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_TMR10_CH1_Pin;
 8004c36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c40:	2300      	movs	r3, #0
 8004c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c44:	2300      	movs	r3, #0
 8004c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_TMR10_CH1_GPIO_Port, &GPIO_InitStruct);
 8004c4c:	f107 0314 	add.w	r3, r7, #20
 8004c50:	4619      	mov	r1, r3
 8004c52:	4809      	ldr	r0, [pc, #36]	@ (8004c78 <HAL_TIM_MspPostInit+0x114>)
 8004c54:	f005 f98e 	bl	8009f74 <HAL_GPIO_Init>
}
 8004c58:	bf00      	nop
 8004c5a:	3728      	adds	r7, #40	@ 0x28
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	40010000 	.word	0x40010000
 8004c64:	40023800 	.word	0x40023800
 8004c68:	40020000 	.word	0x40020000
 8004c6c:	40000800 	.word	0x40000800
 8004c70:	40020c00 	.word	0x40020c00
 8004c74:	40014400 	.word	0x40014400
 8004c78:	40020400 	.word	0x40020400

08004c7c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b08c      	sub	sp, #48	@ 0x30
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c84:	f107 031c 	add.w	r3, r7, #28
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	605a      	str	r2, [r3, #4]
 8004c8e:	609a      	str	r2, [r3, #8]
 8004c90:	60da      	str	r2, [r3, #12]
 8004c92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a97      	ldr	r2, [pc, #604]	@ (8004ef8 <HAL_UART_MspInit+0x27c>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	f040 8092 	bne.w	8004dc4 <HAL_UART_MspInit+0x148>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	61bb      	str	r3, [r7, #24]
 8004ca4:	4b95      	ldr	r3, [pc, #596]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ca8:	4a94      	ldr	r2, [pc, #592]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004caa:	f043 0310 	orr.w	r3, r3, #16
 8004cae:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cb0:	4b92      	ldr	r3, [pc, #584]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb4:	f003 0310 	and.w	r3, r3, #16
 8004cb8:	61bb      	str	r3, [r7, #24]
 8004cba:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	4b8e      	ldr	r3, [pc, #568]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc4:	4a8d      	ldr	r2, [pc, #564]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004cc6:	f043 0301 	orr.w	r3, r3, #1
 8004cca:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ccc:	4b8b      	ldr	r3, [pc, #556]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	617b      	str	r3, [r7, #20]
 8004cd6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_U1_TX_Pin|RS485_U1_RX_Pin;
 8004cd8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cde:	2302      	movs	r3, #2
 8004ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004cea:	2307      	movs	r3, #7
 8004cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cee:	f107 031c 	add.w	r3, r7, #28
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4882      	ldr	r0, [pc, #520]	@ (8004f00 <HAL_UART_MspInit+0x284>)
 8004cf6:	f005 f93d 	bl	8009f74 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004cfa:	4b82      	ldr	r3, [pc, #520]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004cfc:	4a82      	ldr	r2, [pc, #520]	@ (8004f08 <HAL_UART_MspInit+0x28c>)
 8004cfe:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004d00:	4b80      	ldr	r3, [pc, #512]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d02:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004d06:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d08:	4b7e      	ldr	r3, [pc, #504]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d0e:	4b7d      	ldr	r3, [pc, #500]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d14:	4b7b      	ldr	r3, [pc, #492]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d1a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d1c:	4b79      	ldr	r3, [pc, #484]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d22:	4b78      	ldr	r3, [pc, #480]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d24:	2200      	movs	r2, #0
 8004d26:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004d28:	4b76      	ldr	r3, [pc, #472]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d2e:	4b75      	ldr	r3, [pc, #468]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d30:	2200      	movs	r2, #0
 8004d32:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d34:	4b73      	ldr	r3, [pc, #460]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004d3a:	4872      	ldr	r0, [pc, #456]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d3c:	f004 fd18 	bl	8009770 <HAL_DMA_Init>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8004d46:	f7ff fd3d 	bl	80047c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a6d      	ldr	r2, [pc, #436]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d50:	4a6c      	ldr	r2, [pc, #432]	@ (8004f04 <HAL_UART_MspInit+0x288>)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004d56:	4b6d      	ldr	r3, [pc, #436]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d58:	4a6d      	ldr	r2, [pc, #436]	@ (8004f10 <HAL_UART_MspInit+0x294>)
 8004d5a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004d5c:	4b6b      	ldr	r3, [pc, #428]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d5e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004d62:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d64:	4b69      	ldr	r3, [pc, #420]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d66:	2240      	movs	r2, #64	@ 0x40
 8004d68:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d6a:	4b68      	ldr	r3, [pc, #416]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d70:	4b66      	ldr	r3, [pc, #408]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d76:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d78:	4b64      	ldr	r3, [pc, #400]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d7e:	4b63      	ldr	r3, [pc, #396]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004d84:	4b61      	ldr	r3, [pc, #388]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004d8a:	4b60      	ldr	r3, [pc, #384]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d90:	4b5e      	ldr	r3, [pc, #376]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004d96:	485d      	ldr	r0, [pc, #372]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004d98:	f004 fcea 	bl	8009770 <HAL_DMA_Init>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8004da2:	f7ff fd0f 	bl	80047c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a58      	ldr	r2, [pc, #352]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004daa:	639a      	str	r2, [r3, #56]	@ 0x38
 8004dac:	4a57      	ldr	r2, [pc, #348]	@ (8004f0c <HAL_UART_MspInit+0x290>)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004db2:	2200      	movs	r2, #0
 8004db4:	2100      	movs	r1, #0
 8004db6:	2025      	movs	r0, #37	@ 0x25
 8004db8:	f004 fca3 	bl	8009702 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004dbc:	2025      	movs	r0, #37	@ 0x25
 8004dbe:	f004 fcbc 	bl	800973a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8004dc2:	e095      	b.n	8004ef0 <HAL_UART_MspInit+0x274>
  else if(huart->Instance==USART2)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a52      	ldr	r2, [pc, #328]	@ (8004f14 <HAL_UART_MspInit+0x298>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	f040 8090 	bne.w	8004ef0 <HAL_UART_MspInit+0x274>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	613b      	str	r3, [r7, #16]
 8004dd4:	4b49      	ldr	r3, [pc, #292]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd8:	4a48      	ldr	r2, [pc, #288]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004dda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dde:	6413      	str	r3, [r2, #64]	@ 0x40
 8004de0:	4b46      	ldr	r3, [pc, #280]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de8:	613b      	str	r3, [r7, #16]
 8004dea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dec:	2300      	movs	r3, #0
 8004dee:	60fb      	str	r3, [r7, #12]
 8004df0:	4b42      	ldr	r3, [pc, #264]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df4:	4a41      	ldr	r2, [pc, #260]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004df6:	f043 0301 	orr.w	r3, r3, #1
 8004dfa:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dfc:	4b3f      	ldr	r3, [pc, #252]	@ (8004efc <HAL_UART_MspInit+0x280>)
 8004dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	60fb      	str	r3, [r7, #12]
 8004e06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DEBUG_TX_U2_Pin|DEBUG_RX_U2_Pin;
 8004e08:	230c      	movs	r3, #12
 8004e0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e10:	2300      	movs	r3, #0
 8004e12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e14:	2303      	movs	r3, #3
 8004e16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e18:	2307      	movs	r3, #7
 8004e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e1c:	f107 031c 	add.w	r3, r7, #28
 8004e20:	4619      	mov	r1, r3
 8004e22:	4837      	ldr	r0, [pc, #220]	@ (8004f00 <HAL_UART_MspInit+0x284>)
 8004e24:	f005 f8a6 	bl	8009f74 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004e28:	4b3b      	ldr	r3, [pc, #236]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e2a:	4a3c      	ldr	r2, [pc, #240]	@ (8004f1c <HAL_UART_MspInit+0x2a0>)
 8004e2c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004e2e:	4b3a      	ldr	r3, [pc, #232]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e30:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004e34:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e36:	4b38      	ldr	r3, [pc, #224]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e3c:	4b36      	ldr	r3, [pc, #216]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e42:	4b35      	ldr	r3, [pc, #212]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e48:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e4a:	4b33      	ldr	r3, [pc, #204]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e50:	4b31      	ldr	r3, [pc, #196]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004e56:	4b30      	ldr	r3, [pc, #192]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004e5c:	4b2e      	ldr	r3, [pc, #184]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e62:	4b2d      	ldr	r3, [pc, #180]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004e68:	482b      	ldr	r0, [pc, #172]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e6a:	f004 fc81 	bl	8009770 <HAL_DMA_Init>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8004e74:	f7ff fca6 	bl	80047c4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a27      	ldr	r2, [pc, #156]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004e7e:	4a26      	ldr	r2, [pc, #152]	@ (8004f18 <HAL_UART_MspInit+0x29c>)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004e84:	4b26      	ldr	r3, [pc, #152]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004e86:	4a27      	ldr	r2, [pc, #156]	@ (8004f24 <HAL_UART_MspInit+0x2a8>)
 8004e88:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004e8a:	4b25      	ldr	r3, [pc, #148]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004e8c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004e90:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e92:	4b23      	ldr	r3, [pc, #140]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004e94:	2240      	movs	r2, #64	@ 0x40
 8004e96:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e98:	4b21      	ldr	r3, [pc, #132]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e9e:	4b20      	ldr	r3, [pc, #128]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004ea0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ea4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004eac:	4b1c      	ldr	r3, [pc, #112]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004eb8:	4b19      	ldr	r3, [pc, #100]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ebe:	4b18      	ldr	r3, [pc, #96]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004ec4:	4816      	ldr	r0, [pc, #88]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004ec6:	f004 fc53 	bl	8009770 <HAL_DMA_Init>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d001      	beq.n	8004ed4 <HAL_UART_MspInit+0x258>
      Error_Handler();
 8004ed0:	f7ff fc78 	bl	80047c4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a12      	ldr	r2, [pc, #72]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004ed8:	639a      	str	r2, [r3, #56]	@ 0x38
 8004eda:	4a11      	ldr	r2, [pc, #68]	@ (8004f20 <HAL_UART_MspInit+0x2a4>)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	2102      	movs	r1, #2
 8004ee4:	2026      	movs	r0, #38	@ 0x26
 8004ee6:	f004 fc0c 	bl	8009702 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004eea:	2026      	movs	r0, #38	@ 0x26
 8004eec:	f004 fc25 	bl	800973a <HAL_NVIC_EnableIRQ>
}
 8004ef0:	bf00      	nop
 8004ef2:	3730      	adds	r7, #48	@ 0x30
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	40011000 	.word	0x40011000
 8004efc:	40023800 	.word	0x40023800
 8004f00:	40020000 	.word	0x40020000
 8004f04:	20000c34 	.word	0x20000c34
 8004f08:	40026440 	.word	0x40026440
 8004f0c:	20000c94 	.word	0x20000c94
 8004f10:	400264b8 	.word	0x400264b8
 8004f14:	40004400 	.word	0x40004400
 8004f18:	20000cf4 	.word	0x20000cf4
 8004f1c:	40026088 	.word	0x40026088
 8004f20:	20000d54 	.word	0x20000d54
 8004f24:	400260a0 	.word	0x400260a0

08004f28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */


  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004f2c:	bf00      	nop
 8004f2e:	e7fd      	b.n	8004f2c <NMI_Handler+0x4>

08004f30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

	dbg_print("\r\n---HardFault---\r\n");
 8004f34:	4802      	ldr	r0, [pc, #8]	@ (8004f40 <HardFault_Handler+0x10>)
 8004f36:	f7fe fe53 	bl	8003be0 <dbg_print>

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f3a:	bf00      	nop
 8004f3c:	e7fd      	b.n	8004f3a <HardFault_Handler+0xa>
 8004f3e:	bf00      	nop
 8004f40:	0801ad50 	.word	0x0801ad50

08004f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f44:	b480      	push	{r7}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f48:	bf00      	nop
 8004f4a:	e7fd      	b.n	8004f48 <MemManage_Handler+0x4>

08004f4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f50:	bf00      	nop
 8004f52:	e7fd      	b.n	8004f50 <BusFault_Handler+0x4>

08004f54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f58:	bf00      	nop
 8004f5a:	e7fd      	b.n	8004f58 <UsageFault_Handler+0x4>

08004f5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f60:	bf00      	nop
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr

08004f6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f6e:	bf00      	nop
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f7c:	bf00      	nop
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr

08004f86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f8a:	f004 fa9b 	bl	80094c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f8e:	bf00      	nop
 8004f90:	bd80      	pop	{r7, pc}
	...

08004f94 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004f98:	4802      	ldr	r0, [pc, #8]	@ (8004fa4 <DMA1_Stream5_IRQHandler+0x10>)
 8004f9a:	f004 fd81 	bl	8009aa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004f9e:	bf00      	nop
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	20000cf4 	.word	0x20000cf4

08004fa8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004fac:	4802      	ldr	r0, [pc, #8]	@ (8004fb8 <DMA1_Stream6_IRQHandler+0x10>)
 8004fae:	f004 fd77 	bl	8009aa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004fb2:	bf00      	nop
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	20000d54 	.word	0x20000d54

08004fbc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(W5500_IT5_Pin);
 8004fc0:	2020      	movs	r0, #32
 8004fc2:	f005 fabb 	bl	800a53c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004fc6:	bf00      	nop
 8004fc8:	bd80      	pop	{r7, pc}
	...

08004fcc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004fd0:	4802      	ldr	r0, [pc, #8]	@ (8004fdc <TIM2_IRQHandler+0x10>)
 8004fd2:	f007 fb64 	bl	800c69e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004fd6:	bf00      	nop
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	20000a3c 	.word	0x20000a3c

08004fe0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004fe4:	4802      	ldr	r0, [pc, #8]	@ (8004ff0 <USART1_IRQHandler+0x10>)
 8004fe6:	f008 fe55 	bl	800dc94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004fea:	bf00      	nop
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	20000ba4 	.word	0x20000ba4

08004ff4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004ff8:	4802      	ldr	r0, [pc, #8]	@ (8005004 <USART2_IRQHandler+0x10>)
 8004ffa:	f008 fe4b 	bl	800dc94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004ffe:	bf00      	nop
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	20000bec 	.word	0x20000bec

08005008 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STP_M_LIMIT_SW_IT10_Pin);
 800500c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8005010:	f005 fa94 	bl	800a53c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC1_CHZ_IT15_Pin);
 8005014:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8005018:	f005 fa90 	bl	800a53c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800501c:	bf00      	nop
 800501e:	bd80      	pop	{r7, pc}

08005020 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8005024:	4802      	ldr	r0, [pc, #8]	@ (8005030 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8005026:	f007 fb3a 	bl	800c69e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800502a:	bf00      	nop
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000b5c 	.word	0x20000b5c

08005034 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005038:	4802      	ldr	r0, [pc, #8]	@ (8005044 <DMA2_Stream2_IRQHandler+0x10>)
 800503a:	f004 fd31 	bl	8009aa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800503e:	bf00      	nop
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	20000c34 	.word	0x20000c34

08005048 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800504c:	4802      	ldr	r0, [pc, #8]	@ (8005058 <DMA2_Stream7_IRQHandler+0x10>)
 800504e:	f004 fd27 	bl	8009aa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8005052:	bf00      	nop
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20000c94 	.word	0x20000c94

0800505c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
  return 1;
 8005060:	2301      	movs	r3, #1
}
 8005062:	4618      	mov	r0, r3
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <_kill>:

int _kill(int pid, int sig)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005076:	f013 f837 	bl	80180e8 <__errno>
 800507a:	4603      	mov	r3, r0
 800507c:	2216      	movs	r2, #22
 800507e:	601a      	str	r2, [r3, #0]
  return -1;
 8005080:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005084:	4618      	mov	r0, r3
 8005086:	3708      	adds	r7, #8
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <_exit>:

void _exit (int status)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005094:	f04f 31ff 	mov.w	r1, #4294967295
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f7ff ffe7 	bl	800506c <_kill>
  while (1) {}    /* Make sure we hang here */
 800509e:	bf00      	nop
 80050a0:	e7fd      	b.n	800509e <_exit+0x12>

080050a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b086      	sub	sp, #24
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	60f8      	str	r0, [r7, #12]
 80050aa:	60b9      	str	r1, [r7, #8]
 80050ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ae:	2300      	movs	r3, #0
 80050b0:	617b      	str	r3, [r7, #20]
 80050b2:	e00a      	b.n	80050ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80050b4:	f3af 8000 	nop.w
 80050b8:	4601      	mov	r1, r0
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	1c5a      	adds	r2, r3, #1
 80050be:	60ba      	str	r2, [r7, #8]
 80050c0:	b2ca      	uxtb	r2, r1
 80050c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	3301      	adds	r3, #1
 80050c8:	617b      	str	r3, [r7, #20]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	dbf0      	blt.n	80050b4 <_read+0x12>
  }

  return len;
 80050d2:	687b      	ldr	r3, [r7, #4]
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3718      	adds	r7, #24
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050e8:	2300      	movs	r3, #0
 80050ea:	617b      	str	r3, [r7, #20]
 80050ec:	e009      	b.n	8005102 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	1c5a      	adds	r2, r3, #1
 80050f2:	60ba      	str	r2, [r7, #8]
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	4618      	mov	r0, r3
 80050f8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	3301      	adds	r3, #1
 8005100:	617b      	str	r3, [r7, #20]
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	429a      	cmp	r2, r3
 8005108:	dbf1      	blt.n	80050ee <_write+0x12>
  }
  return len;
 800510a:	687b      	ldr	r3, [r7, #4]
}
 800510c:	4618      	mov	r0, r3
 800510e:	3718      	adds	r7, #24
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <_close>:

int _close(int file)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800511c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005120:	4618      	mov	r0, r3
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800513c:	605a      	str	r2, [r3, #4]
  return 0;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <_isatty>:

int _isatty(int file)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005154:	2301      	movs	r3, #1
}
 8005156:	4618      	mov	r0, r3
 8005158:	370c      	adds	r7, #12
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr

08005162 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005162:	b480      	push	{r7}
 8005164:	b085      	sub	sp, #20
 8005166:	af00      	add	r7, sp, #0
 8005168:	60f8      	str	r0, [r7, #12]
 800516a:	60b9      	str	r1, [r7, #8]
 800516c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3714      	adds	r7, #20
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005184:	4a14      	ldr	r2, [pc, #80]	@ (80051d8 <_sbrk+0x5c>)
 8005186:	4b15      	ldr	r3, [pc, #84]	@ (80051dc <_sbrk+0x60>)
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005190:	4b13      	ldr	r3, [pc, #76]	@ (80051e0 <_sbrk+0x64>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d102      	bne.n	800519e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005198:	4b11      	ldr	r3, [pc, #68]	@ (80051e0 <_sbrk+0x64>)
 800519a:	4a12      	ldr	r2, [pc, #72]	@ (80051e4 <_sbrk+0x68>)
 800519c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800519e:	4b10      	ldr	r3, [pc, #64]	@ (80051e0 <_sbrk+0x64>)
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4413      	add	r3, r2
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d207      	bcs.n	80051bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051ac:	f012 ff9c 	bl	80180e8 <__errno>
 80051b0:	4603      	mov	r3, r0
 80051b2:	220c      	movs	r2, #12
 80051b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051b6:	f04f 33ff 	mov.w	r3, #4294967295
 80051ba:	e009      	b.n	80051d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051bc:	4b08      	ldr	r3, [pc, #32]	@ (80051e0 <_sbrk+0x64>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051c2:	4b07      	ldr	r3, [pc, #28]	@ (80051e0 <_sbrk+0x64>)
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4413      	add	r3, r2
 80051ca:	4a05      	ldr	r2, [pc, #20]	@ (80051e0 <_sbrk+0x64>)
 80051cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80051ce:	68fb      	ldr	r3, [r7, #12]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3718      	adds	r7, #24
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	20020000 	.word	0x20020000
 80051dc:	00000400 	.word	0x00000400
 80051e0:	20000db8 	.word	0x20000db8
 80051e4:	20002508 	.word	0x20002508

080051e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80051e8:	b480      	push	{r7}
 80051ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80051ec:	4b06      	ldr	r3, [pc, #24]	@ (8005208 <SystemInit+0x20>)
 80051ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f2:	4a05      	ldr	r2, [pc, #20]	@ (8005208 <SystemInit+0x20>)
 80051f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80051f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80051fc:	bf00      	nop
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	e000ed00 	.word	0xe000ed00

0800520c <BTS7960DrvIf_Init>:
		bts7960_stop,
		bts7960_setDir,
		bts7960_setSpeed
};

void BTS7960DrvIf_Init(void){
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
	bts7960.enable = 0;
 8005210:	4b0d      	ldr	r3, [pc, #52]	@ (8005248 <BTS7960DrvIf_Init+0x3c>)
 8005212:	2200      	movs	r2, #0
 8005214:	701a      	strb	r2, [r3, #0]
	bts7960.start = 0;
 8005216:	4b0c      	ldr	r3, [pc, #48]	@ (8005248 <BTS7960DrvIf_Init+0x3c>)
 8005218:	2200      	movs	r2, #0
 800521a:	705a      	strb	r2, [r3, #1]
	bts7960.dir = BTS7960_DIR_NONE;
 800521c:	4b0a      	ldr	r3, [pc, #40]	@ (8005248 <BTS7960DrvIf_Init+0x3c>)
 800521e:	2200      	movs	r2, #0
 8005220:	709a      	strb	r2, [r3, #2]
	bts7960.rpm = 0;
 8005222:	4b09      	ldr	r3, [pc, #36]	@ (8005248 <BTS7960DrvIf_Init+0x3c>)
 8005224:	f04f 0200 	mov.w	r2, #0
 8005228:	605a      	str	r2, [r3, #4]
	bts7960.duty = 0;
 800522a:	4b07      	ldr	r3, [pc, #28]	@ (8005248 <BTS7960DrvIf_Init+0x3c>)
 800522c:	f04f 0200 	mov.w	r2, #0
 8005230:	609a      	str	r2, [r3, #8]
	bts7960.period = 0;
 8005232:	4b05      	ldr	r3, [pc, #20]	@ (8005248 <BTS7960DrvIf_Init+0x3c>)
 8005234:	2200      	movs	r2, #0
 8005236:	611a      	str	r2, [r3, #16]
	bts7960.error = BTS7960_ERR_OK;
 8005238:	4b03      	ldr	r3, [pc, #12]	@ (8005248 <BTS7960DrvIf_Init+0x3c>)
 800523a:	2200      	movs	r2, #0
 800523c:	751a      	strb	r2, [r3, #20]

//	BTS7960_InitInterface(&bts7960);
}
 800523e:	bf00      	nop
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr
 8005248:	20000dbc 	.word	0x20000dbc

0800524c <bts7960_enable>:


MotorCtrl_Error_te bts7960_enable(void){
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0

	if( BTS7960_Enable(&bts7960) != BTS7960_ERR_OK){
 8005250:	4807      	ldr	r0, [pc, #28]	@ (8005270 <bts7960_enable+0x24>)
 8005252:	f7fb fee8 	bl	8001026 <BTS7960_Enable>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d005      	beq.n	8005268 <bts7960_enable+0x1c>
		dbg_print("BTS7960 Error: Enable Failed!");
 800525c:	4805      	ldr	r0, [pc, #20]	@ (8005274 <bts7960_enable+0x28>)
 800525e:	f7fe fcbf 	bl	8003be0 <dbg_print>
		return MOTOR_CTRL_ERR;
 8005262:	f04f 33ff 	mov.w	r3, #4294967295
 8005266:	e000      	b.n	800526a <bts7960_enable+0x1e>
	}
//	dbg_print("BTS7960: Enabled!");
	return MOTOR_CTRL_ERR_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20000dbc 	.word	0x20000dbc
 8005274:	0801ad64 	.word	0x0801ad64

08005278 <bts7960_disable>:

MotorCtrl_Error_te bts7960_disable(void){
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
	if( BTS7960_Disable(&bts7960) != BTS7960_ERR_OK){
 800527c:	4807      	ldr	r0, [pc, #28]	@ (800529c <bts7960_disable+0x24>)
 800527e:	f7fb fee6 	bl	800104e <BTS7960_Disable>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d005      	beq.n	8005294 <bts7960_disable+0x1c>
		dbg_print("BTS7960 Error: Disable Failed!\r\n");
 8005288:	4805      	ldr	r0, [pc, #20]	@ (80052a0 <bts7960_disable+0x28>)
 800528a:	f7fe fca9 	bl	8003be0 <dbg_print>
		return MOTOR_CTRL_ERR;
 800528e:	f04f 33ff 	mov.w	r3, #4294967295
 8005292:	e000      	b.n	8005296 <bts7960_disable+0x1e>
	}
//	dbg_print("BTS7960: Disabled!\r\n");
	return MOTOR_CTRL_ERR_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	20000dbc 	.word	0x20000dbc
 80052a0:	0801ad84 	.word	0x0801ad84

080052a4 <bts7960_start>:

MotorCtrl_Error_te bts7960_start(void){
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
	if( BTS7960_Start(&bts7960) != BTS7960_ERR_OK){
 80052a8:	4807      	ldr	r0, [pc, #28]	@ (80052c8 <bts7960_start+0x24>)
 80052aa:	f7fb fee4 	bl	8001076 <BTS7960_Start>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d005      	beq.n	80052c0 <bts7960_start+0x1c>
		dbg_print("BTS7960 Error: Start Failed!\r\n");
 80052b4:	4805      	ldr	r0, [pc, #20]	@ (80052cc <bts7960_start+0x28>)
 80052b6:	f7fe fc93 	bl	8003be0 <dbg_print>
		return MOTOR_CTRL_ERR;
 80052ba:	f04f 33ff 	mov.w	r3, #4294967295
 80052be:	e000      	b.n	80052c2 <bts7960_start+0x1e>
	}
//	dbg_print("BTS7960: Started!\r\n");
	return MOTOR_CTRL_ERR_OK;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	20000dbc 	.word	0x20000dbc
 80052cc:	0801ada8 	.word	0x0801ada8

080052d0 <bts7960_stop>:

MotorCtrl_Error_te bts7960_stop(void){
 80052d0:	b580      	push	{r7, lr}
 80052d2:	af00      	add	r7, sp, #0
	if( BTS7960_Stop(&bts7960) != BTS7960_ERR_OK){
 80052d4:	4807      	ldr	r0, [pc, #28]	@ (80052f4 <bts7960_stop+0x24>)
 80052d6:	f7fb ff20 	bl	800111a <BTS7960_Stop>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d005      	beq.n	80052ec <bts7960_stop+0x1c>
		dbg_print("BTS7960 Error: Stop Failed!\r\n");
 80052e0:	4805      	ldr	r0, [pc, #20]	@ (80052f8 <bts7960_stop+0x28>)
 80052e2:	f7fe fc7d 	bl	8003be0 <dbg_print>
		return MOTOR_CTRL_ERR;
 80052e6:	f04f 33ff 	mov.w	r3, #4294967295
 80052ea:	e000      	b.n	80052ee <bts7960_stop+0x1e>
	}
//	dbg_print("BTS7960: Stoped!\r\n");
	return MOTOR_CTRL_ERR_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	20000dbc 	.word	0x20000dbc
 80052f8:	0801adc8 	.word	0x0801adc8

080052fc <bts7960_setDir>:

MotorCtrl_Error_te bts7960_setDir(MotorCtrl_Dir_te dir){
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	4603      	mov	r3, r0
 8005304:	71fb      	strb	r3, [r7, #7]
	if( BTS7960_SetDir(&bts7960, dir) != BTS7960_ERR_OK){
 8005306:	79fb      	ldrb	r3, [r7, #7]
 8005308:	4619      	mov	r1, r3
 800530a:	4808      	ldr	r0, [pc, #32]	@ (800532c <bts7960_setDir+0x30>)
 800530c:	f7fb ff30 	bl	8001170 <BTS7960_SetDir>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <bts7960_setDir+0x26>
		dbg_print("BTS7960 Error: Set Direction Failed!\r\n");
 8005316:	4806      	ldr	r0, [pc, #24]	@ (8005330 <bts7960_setDir+0x34>)
 8005318:	f7fe fc62 	bl	8003be0 <dbg_print>
		return MOTOR_CTRL_ERR;
 800531c:	f04f 33ff 	mov.w	r3, #4294967295
 8005320:	e000      	b.n	8005324 <bts7960_setDir+0x28>
	}
//	dbg_print("BTS7960: Direction Set Successfully!\r\n");
	return MOTOR_CTRL_ERR_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	3708      	adds	r7, #8
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	20000dbc 	.word	0x20000dbc
 8005330:	0801ade8 	.word	0x0801ade8

08005334 <bts7960_setSpeed>:

MotorCtrl_Error_te bts7960_setSpeed(float speed){
 8005334:	b590      	push	{r4, r7, lr}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
 800533a:	ed87 0a01 	vstr	s0, [r7, #4]
	/*TODO: speed*10*/
	BTS7960_Error_te ret = BTS7960_SetDuty(&bts7960, speed);
 800533e:	ed97 0a01 	vldr	s0, [r7, #4]
 8005342:	480e      	ldr	r0, [pc, #56]	@ (800537c <bts7960_setSpeed+0x48>)
 8005344:	f7fb ff38 	bl	80011b8 <BTS7960_SetDuty>
 8005348:	4603      	mov	r3, r0
 800534a:	73fb      	strb	r3, [r7, #15]
	if( ret != BTS7960_ERR_OK){
 800534c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00d      	beq.n	8005370 <bts7960_setSpeed+0x3c>
		dbg_print("BTS7960 Error: Set Speed Failed (%d), speed:%0.2f\r\n",ret,speed);
 8005354:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7fb f8f5 	bl	8000548 <__aeabi_f2d>
 800535e:	4602      	mov	r2, r0
 8005360:	460b      	mov	r3, r1
 8005362:	4621      	mov	r1, r4
 8005364:	4806      	ldr	r0, [pc, #24]	@ (8005380 <bts7960_setSpeed+0x4c>)
 8005366:	f7fe fc3b 	bl	8003be0 <dbg_print>
		return MOTOR_CTRL_ERR;
 800536a:	f04f 33ff 	mov.w	r3, #4294967295
 800536e:	e000      	b.n	8005372 <bts7960_setSpeed+0x3e>
	}
//	dbg_print("BTS7960: Speed Set Successfully!\r\n");
	return MOTOR_CTRL_ERR_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3714      	adds	r7, #20
 8005376:	46bd      	mov	sp, r7
 8005378:	bd90      	pop	{r4, r7, pc}
 800537a:	bf00      	nop
 800537c:	20000dbc 	.word	0x20000dbc
 8005380:	0801ae10 	.word	0x0801ae10

08005384 <DM452TDrvIf_Init>:
		dm542t_stop,
		dm542t_setDir,
		dm542t_setSpeed
};

void DM452TDrvIf_Init(void){
 8005384:	b480      	push	{r7}
 8005386:	af00      	add	r7, sp, #0
	dm542t.enable = 0;
 8005388:	4b0f      	ldr	r3, [pc, #60]	@ (80053c8 <DM452TDrvIf_Init+0x44>)
 800538a:	2200      	movs	r2, #0
 800538c:	701a      	strb	r2, [r3, #0]
	dm542t.start = 0;
 800538e:	4b0e      	ldr	r3, [pc, #56]	@ (80053c8 <DM452TDrvIf_Init+0x44>)
 8005390:	2200      	movs	r2, #0
 8005392:	705a      	strb	r2, [r3, #1]
	dm542t.dir = DM542T_DIR_NONE;
 8005394:	4b0c      	ldr	r3, [pc, #48]	@ (80053c8 <DM452TDrvIf_Init+0x44>)
 8005396:	2200      	movs	r2, #0
 8005398:	709a      	strb	r2, [r3, #2]
	dm542t.posAngle = 0;
 800539a:	4b0b      	ldr	r3, [pc, #44]	@ (80053c8 <DM452TDrvIf_Init+0x44>)
 800539c:	f04f 0200 	mov.w	r2, #0
 80053a0:	605a      	str	r2, [r3, #4]
	dm542t.isChanged = 0;
 80053a2:	4b09      	ldr	r3, [pc, #36]	@ (80053c8 <DM452TDrvIf_Init+0x44>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	739a      	strb	r2, [r3, #14]
	dm542t.isChanged = 0;
 80053a8:	4b07      	ldr	r3, [pc, #28]	@ (80053c8 <DM452TDrvIf_Init+0x44>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	739a      	strb	r2, [r3, #14]
	dm542t.fault = 0;
 80053ae:	4b06      	ldr	r3, [pc, #24]	@ (80053c8 <DM452TDrvIf_Init+0x44>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	dm542t.faultClear = 0;
 80053b6:	4b04      	ldr	r3, [pc, #16]	@ (80053c8 <DM452TDrvIf_Init+0x44>)
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
//	DM542T_InitInterface(&dm542t);
}
 80053be:	bf00      	nop
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	20000df4 	.word	0x20000df4

080053cc <dm542t_enable>:


MotorCtrl_Error_te dm542t_enable(void){
 80053cc:	b580      	push	{r7, lr}
 80053ce:	af00      	add	r7, sp, #0

	if( DM542T_Enable(&dm542t) != DM542T_ERR_OK){
 80053d0:	4805      	ldr	r0, [pc, #20]	@ (80053e8 <dm542t_enable+0x1c>)
 80053d2:	f7fc f8db 	bl	800158c <DM542T_Enable>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d002      	beq.n	80053e2 <dm542t_enable+0x16>
		return MOTOR_CTRL_ERR;
 80053dc:	f04f 33ff 	mov.w	r3, #4294967295
 80053e0:	e000      	b.n	80053e4 <dm542t_enable+0x18>
	}
	return MOTOR_CTRL_ERR_OK;
 80053e2:	2300      	movs	r3, #0
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	20000df4 	.word	0x20000df4

080053ec <dm542t_disable>:

MotorCtrl_Error_te dm542t_disable(void){
 80053ec:	b580      	push	{r7, lr}
 80053ee:	af00      	add	r7, sp, #0
	if( DM542T_Disable(&dm542t) != DM542T_ERR_OK){
 80053f0:	4805      	ldr	r0, [pc, #20]	@ (8005408 <dm542t_disable+0x1c>)
 80053f2:	f7fc f8f4 	bl	80015de <DM542T_Disable>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d002      	beq.n	8005402 <dm542t_disable+0x16>
		return MOTOR_CTRL_ERR;
 80053fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005400:	e000      	b.n	8005404 <dm542t_disable+0x18>
	}
	return MOTOR_CTRL_ERR_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	bd80      	pop	{r7, pc}
 8005408:	20000df4 	.word	0x20000df4

0800540c <dm542t_start>:

MotorCtrl_Error_te dm542t_start(void){
 800540c:	b580      	push	{r7, lr}
 800540e:	af00      	add	r7, sp, #0
	if( DM542T_StartPulse(&dm542t) != DM542T_ERR_OK){
 8005410:	4805      	ldr	r0, [pc, #20]	@ (8005428 <dm542t_start+0x1c>)
 8005412:	f7fc f90d 	bl	8001630 <DM542T_StartPulse>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d002      	beq.n	8005422 <dm542t_start+0x16>
		return MOTOR_CTRL_ERR;
 800541c:	f04f 33ff 	mov.w	r3, #4294967295
 8005420:	e000      	b.n	8005424 <dm542t_start+0x18>
	}
	return MOTOR_CTRL_ERR_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	bd80      	pop	{r7, pc}
 8005428:	20000df4 	.word	0x20000df4

0800542c <dm542t_stop>:

MotorCtrl_Error_te dm542t_stop(void){
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
	if( DM542T_StopPulse(&dm542t) != DM542T_ERR_OK){
 8005430:	4805      	ldr	r0, [pc, #20]	@ (8005448 <dm542t_stop+0x1c>)
 8005432:	f7fc f92a 	bl	800168a <DM542T_StopPulse>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d002      	beq.n	8005442 <dm542t_stop+0x16>
		return MOTOR_CTRL_ERR;
 800543c:	f04f 33ff 	mov.w	r3, #4294967295
 8005440:	e000      	b.n	8005444 <dm542t_stop+0x18>
	}
	return MOTOR_CTRL_ERR_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	4618      	mov	r0, r3
 8005446:	bd80      	pop	{r7, pc}
 8005448:	20000df4 	.word	0x20000df4

0800544c <dm542t_setDir>:

MotorCtrl_Error_te dm542t_setDir(MotorCtrl_Dir_te dir){
 800544c:	b580      	push	{r7, lr}
 800544e:	b082      	sub	sp, #8
 8005450:	af00      	add	r7, sp, #0
 8005452:	4603      	mov	r3, r0
 8005454:	71fb      	strb	r3, [r7, #7]
//	if(dir == MOTOR_CTRL_DIR_UP) dir = MOTOR_CTRL_DIR_DOWN;
//	else if(dir == MOTOR_CTRL_DIR_DOWN) dir = MOTOR_CTRL_DIR_UP;


	if( DM542T_SetDir(&dm542t, dir) != DM542T_ERR_OK){
 8005456:	79fb      	ldrb	r3, [r7, #7]
 8005458:	4619      	mov	r1, r3
 800545a:	4807      	ldr	r0, [pc, #28]	@ (8005478 <dm542t_setDir+0x2c>)
 800545c:	f7fc f942 	bl	80016e4 <DM542T_SetDir>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d002      	beq.n	800546c <dm542t_setDir+0x20>
		return MOTOR_CTRL_ERR;
 8005466:	f04f 33ff 	mov.w	r3, #4294967295
 800546a:	e000      	b.n	800546e <dm542t_setDir+0x22>
	}
	return MOTOR_CTRL_ERR_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	20000df4 	.word	0x20000df4

0800547c <dm542t_setSpeed>:

MotorCtrl_Error_te dm542t_setSpeed(float speed){
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	ed87 0a01 	vstr	s0, [r7, #4]
	if( DM542T_SetRPM(&dm542t, speed) != DM542T_ERR_OK){
 8005486:	ed97 0a01 	vldr	s0, [r7, #4]
 800548a:	4807      	ldr	r0, [pc, #28]	@ (80054a8 <dm542t_setSpeed+0x2c>)
 800548c:	f7fc f95f 	bl	800174e <DM542T_SetRPM>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d002      	beq.n	800549c <dm542t_setSpeed+0x20>
		return MOTOR_CTRL_ERR;
 8005496:	f04f 33ff 	mov.w	r3, #4294967295
 800549a:	e000      	b.n	800549e <dm542t_setSpeed+0x22>
	}
	return MOTOR_CTRL_ERR_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3708      	adds	r7, #8
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	20000df4 	.word	0x20000df4

080054ac <LimitSenIf_ReadDownSen>:
};




MotorCtrl_Error_te LimitSenIf_ReadDownSen(MotorCtrl_Sensor_ts *sen){
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]

	sen->state = HAL_GPIO_ReadPin(DOWN_SEN_PORT, DOWN_SEN_PIN);
 80054b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80054b8:	4805      	ldr	r0, [pc, #20]	@ (80054d0 <LimitSenIf_ReadDownSen+0x24>)
 80054ba:	f004 fff3 	bl	800a4a4 <HAL_GPIO_ReadPin>
 80054be:	4603      	mov	r3, r0
 80054c0:	461a      	mov	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	701a      	strb	r2, [r3, #0]
	 return MOTOR_CTRL_ERR_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3708      	adds	r7, #8
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	40020c00 	.word	0x40020c00

080054d4 <LimitSenIf_ReadUpSen>:


MotorCtrl_Error_te LimitSenIf_ReadUpSen(MotorCtrl_Sensor_ts *sen){
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
	sen->state = HAL_GPIO_ReadPin(UP_SEN_PORT, UP_SEN_PIN);
 80054dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80054e0:	4805      	ldr	r0, [pc, #20]	@ (80054f8 <LimitSenIf_ReadUpSen+0x24>)
 80054e2:	f004 ffdf 	bl	800a4a4 <HAL_GPIO_ReadPin>
 80054e6:	4603      	mov	r3, r0
 80054e8:	461a      	mov	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	701a      	strb	r2, [r3, #0]
	return MOTOR_CTRL_ERR_OK;
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3708      	adds	r7, #8
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	40020c00 	.word	0x40020c00

080054fc <MotorCtrl_Init>:
void actOnFaultClear(MotorController_ts *mc);


void printInfo(MotorController_ts *mc);

MotorCtrl_Error_te MotorCtrl_Init(MotorController_ts *mc){
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
    if (mc == NULL){
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d107      	bne.n	800551a <MotorCtrl_Init+0x1e>
    	dbg_print("MC: Init failed.\r\n");
 800550a:	4806      	ldr	r0, [pc, #24]	@ (8005524 <MotorCtrl_Init+0x28>)
 800550c:	f7fe fb68 	bl	8003be0 <dbg_print>
    	ErrorHandler(mc, MOTOR_CTRL_ERR_NULL_PTR);
 8005510:	f06f 0101 	mvn.w	r1, #1
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f001 f81d 	bl	8006554 <ErrorHandler>
    }

}
 800551a:	bf00      	nop
 800551c:	4618      	mov	r0, r3
 800551e:	3708      	adds	r7, #8
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	0801ae44 	.word	0x0801ae44

08005528 <MotorCtrl_MoveToPos>:

MotorCtrl_Error_te MotorCtrl_MoveToPos(MotorController_ts *mc, uint16_t pos,  //TODO: to add two params named set and cur
		float speed, uint8_t start)
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	460b      	mov	r3, r1
 8005532:	ed87 0a01 	vstr	s0, [r7, #4]
 8005536:	817b      	strh	r3, [r7, #10]
 8005538:	4613      	mov	r3, r2
 800553a:	727b      	strb	r3, [r7, #9]
	/*Is enabled*/
	if(!mc->enable || mc->isStartUp){
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	791b      	ldrb	r3, [r3, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d034      	beq.n	80055ae <MotorCtrl_MoveToPos+0x86>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	789b      	ldrb	r3, [r3, #2]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d130      	bne.n	80055ae <MotorCtrl_MoveToPos+0x86>
	}
//	if(mc->path == MOTOR_CTRL_PATH_REVERSE){
//		mc->setPos = mc->maxPos -
//	}

	if(mc->setPos == mc->setPosLast){return;}
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	ed93 7a07 	vldr	s14, [r3, #28]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	edd3 7a08 	vldr	s15, [r3, #32]
 8005558:	eeb4 7a67 	vcmp.f32	s14, s15
 800555c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005560:	d027      	beq.n	80055b2 <MotorCtrl_MoveToPos+0x8a>

	mc->setPosLast = mc->setPos;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	69da      	ldr	r2, [r3, #28]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	621a      	str	r2, [r3, #32]

	/*Ditect direction*/
	if(mc->pos > mc->setPos){
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	ed93 7a06 	vldr	s14, [r3, #24]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	edd3 7a07 	vldr	s15, [r3, #28]
 8005576:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800557a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800557e:	dd03      	ble.n	8005588 <MotorCtrl_MoveToPos+0x60>
		/*Down direction*/
		mc->dir = MOTOR_CTRL_DIR_DOWN;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2201      	movs	r2, #1
 8005584:	719a      	strb	r2, [r3, #6]
 8005586:	e00e      	b.n	80055a6 <MotorCtrl_MoveToPos+0x7e>
	}else if(mc->pos < mc->setPos){
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	ed93 7a06 	vldr	s14, [r3, #24]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	edd3 7a07 	vldr	s15, [r3, #28]
 8005594:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800559c:	d400      	bmi.n	80055a0 <MotorCtrl_MoveToPos+0x78>
		/*up direction*/
		mc->dir = MOTOR_CTRL_DIR_UP;
	}else{
		return;
 800559e:	e009      	b.n	80055b4 <MotorCtrl_MoveToPos+0x8c>
		mc->dir = MOTOR_CTRL_DIR_UP;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2202      	movs	r2, #2
 80055a4:	719a      	strb	r2, [r3, #6]

	/*Set position*/


	/*start*/
	mc->start = start;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	7a7a      	ldrb	r2, [r7, #9]
 80055aa:	715a      	strb	r2, [r3, #5]
 80055ac:	e002      	b.n	80055b4 <MotorCtrl_MoveToPos+0x8c>
		return;
 80055ae:	bf00      	nop
 80055b0:	e000      	b.n	80055b4 <MotorCtrl_MoveToPos+0x8c>
	if(mc->setPos == mc->setPosLast){return;}
 80055b2:	bf00      	nop

}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3714      	adds	r7, #20
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <MotorCtrl_SetMotorDriverInterface>:

MotorCtrl_Error_te MotorCtrl_SetMotorDriverInterface(MotorController_ts *mc,
		MotorCtrl_DriverInterface_ts *drv)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
	if (mc == NULL || drv == NULL){
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d002      	beq.n	80055d6 <MotorCtrl_SetMotorDriverInterface+0x16>
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10a      	bne.n	80055ec <MotorCtrl_SetMotorDriverInterface+0x2c>
		dbg_print("MC: Set motor driver interface failed!\r\n");
 80055d6:	4809      	ldr	r0, [pc, #36]	@ (80055fc <MotorCtrl_SetMotorDriverInterface+0x3c>)
 80055d8:	f7fe fb02 	bl	8003be0 <dbg_print>
		ErrorHandler(mc, MOTOR_CTRL_ERR_NULL_PTR);
 80055dc:	f06f 0101 	mvn.w	r1, #1
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 ffb7 	bl	8006554 <ErrorHandler>
		return MOTOR_CTRL_ERR_NULL_PTR;
 80055e6:	f06f 0301 	mvn.w	r3, #1
 80055ea:	e003      	b.n	80055f4 <MotorCtrl_SetMotorDriverInterface+0x34>
	}

	mc->motorIf = drv;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	651a      	str	r2, [r3, #80]	@ 0x50
	return MOTOR_CTRL_ERR_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3708      	adds	r7, #8
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	0801ae58 	.word	0x0801ae58

08005600 <MotorCtrl_SetLimitSensorInterface>:

MotorCtrl_Error_te MotorCtrl_SetLimitSensorInterface(MotorController_ts *mc,
		MotorCtrl_LimitSenInterface_ts *sen)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
	if (mc == NULL || sen == NULL){
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d002      	beq.n	8005616 <MotorCtrl_SetLimitSensorInterface+0x16>
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d107      	bne.n	8005626 <MotorCtrl_SetLimitSensorInterface+0x26>
		dbg_print("MC: Set sensor interface failed!\r\n");
 8005616:	4808      	ldr	r0, [pc, #32]	@ (8005638 <MotorCtrl_SetLimitSensorInterface+0x38>)
 8005618:	f7fe fae2 	bl	8003be0 <dbg_print>
		ErrorHandler(mc, MOTOR_CTRL_ERR_NULL_PTR);
 800561c:	f06f 0101 	mvn.w	r1, #1
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 ff97 	bl	8006554 <ErrorHandler>
	}

	mc->limitSenIf = sen;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	655a      	str	r2, [r3, #84]	@ 0x54

}
 800562c:	bf00      	nop
 800562e:	4618      	mov	r0, r3
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	0801ae84 	.word	0x0801ae84

0800563c <MotorCtrl_AttachCallback>:

MotorCtrl_Error_te MotorCtrl_AttachCallback(MotorController_ts *mc,
		MotorCtrl_Callback_ts *callback)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
	if (mc == NULL || callback == NULL){
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d002      	beq.n	8005652 <MotorCtrl_AttachCallback+0x16>
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d107      	bne.n	8005662 <MotorCtrl_AttachCallback+0x26>
		dbg_print("MC: Attach callback failed!\r\n");
 8005652:	4809      	ldr	r0, [pc, #36]	@ (8005678 <MotorCtrl_AttachCallback+0x3c>)
 8005654:	f7fe fac4 	bl	8003be0 <dbg_print>
		ErrorHandler(mc, MOTOR_CTRL_ERR_NULL_PTR);
 8005658:	f06f 0101 	mvn.w	r1, #1
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 ff79 	bl	8006554 <ErrorHandler>
	}

	mc->callback = *callback;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	683a      	ldr	r2, [r7, #0]
 8005666:	3358      	adds	r3, #88	@ 0x58
 8005668:	ca07      	ldmia	r2, {r0, r1, r2}
 800566a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 800566e:	bf00      	nop
 8005670:	4618      	mov	r0, r3
 8005672:	3708      	adds	r7, #8
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}
 8005678:	0801aea8 	.word	0x0801aea8

0800567c <MotorCtrl_Run>:

// State machine function
MotorCtrl_Error_te MotorCtrl_Run(MotorController_ts *mc) {
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
    if (mc == NULL){
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d104      	bne.n	8005694 <MotorCtrl_Run+0x18>
        ErrorHandler(mc, MOTOR_CTRL_ERR_NULL_PTR);
 800568a:	f06f 0101 	mvn.w	r1, #1
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 ff60 	bl	8006554 <ErrorHandler>
    }

    processEvent(mc);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 fb3f 	bl	8005d18 <processEvent>

    switch (mc->sm.state) {
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	2b08      	cmp	r3, #8
 80056a0:	f200 831e 	bhi.w	8005ce0 <MotorCtrl_Run+0x664>
 80056a4:	a201      	add	r2, pc, #4	@ (adr r2, 80056ac <MotorCtrl_Run+0x30>)
 80056a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056aa:	bf00      	nop
 80056ac:	080056d1 	.word	0x080056d1
 80056b0:	080056f1 	.word	0x080056f1
 80056b4:	080057cb 	.word	0x080057cb
 80056b8:	080058b7 	.word	0x080058b7
 80056bc:	0800597d 	.word	0x0800597d
 80056c0:	08005acd 	.word	0x08005acd
 80056c4:	08005b95 	.word	0x08005b95
 80056c8:	08005c21 	.word	0x08005c21
 80056cc:	08005c5f 	.word	0x08005c5f

        case MOTOR_CTRL_SM_STATE_INACTIVE_0:
            /* Motor is disabled, waiting for start command */
        	if(mc->enable){
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	791b      	ldrb	r3, [r3, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f000 8307 	beq.w	8005ce8 <MotorCtrl_Run+0x66c>
        		/*T0: st 0 -> 1*/
        		printInfo(mc);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 fb78 	bl	8005dd0 <printInfo>
        		actOnEnable(mc);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 fc13 	bl	8005f0c <actOnEnable>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_START_UP_1);
 80056e6:	2101      	movs	r1, #1
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 fbd9 	bl	8005ea0 <setNextState>
        	}

            break;
 80056ee:	e2fb      	b.n	8005ce8 <MotorCtrl_Run+0x66c>

        case MOTOR_CTRL_SM_STATE_START_UP_1:
            /* Check motor position before moving*/
        	if(!mc->enable){
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	791b      	ldrb	r3, [r3, #4]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10a      	bne.n	800570e <MotorCtrl_Run+0x92>
        		/*T1: st 1 -> 0*/
        		printInfo(mc);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 fb69 	bl	8005dd0 <printInfo>
        		actOnDisable(mc);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 fc25 	bl	8005f4e <actOnDisable>

        		setNextState(mc, MOTOR_CTRL_SM_STATE_INACTIVE_0);
 8005704:	2100      	movs	r1, #0
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 fbca 	bl	8005ea0 <setNextState>
        		actOnUpAndDownSenNotTrigd(mc);
        		setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_UP_4);

        	}

            break;
 800570c:	e2ee      	b.n	8005cec <MotorCtrl_Run+0x670>
        	}else if(mc->fault != MOTOR_CTRL_FAULT_OK){
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00a      	beq.n	800572e <MotorCtrl_Run+0xb2>
        		printInfo(mc);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 fb59 	bl	8005dd0 <printInfo>
        		actOnFault(mc);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 fecf 	bl	80064c2 <actOnFault>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_FAULT_7);
 8005724:	2107      	movs	r1, #7
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 fbba 	bl	8005ea0 <setNextState>
            break;
 800572c:	e2de      	b.n	8005cec <MotorCtrl_Run+0x670>
        	}else if(mc->downSen.isTriggered || mc->downSen.state){
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005734:	2b00      	cmp	r3, #0
 8005736:	d104      	bne.n	8005742 <MotorCtrl_Run+0xc6>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00a      	beq.n	8005758 <MotorCtrl_Run+0xdc>
        		printInfo(mc);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 fb44 	bl	8005dd0 <printInfo>
        		actOnDownSen(mc);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 fd9a 	bl	8006282 <actOnDownSen>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_DOWN_POS_3);
 800574e:	2103      	movs	r1, #3
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 fba5 	bl	8005ea0 <setNextState>
 8005756:	e037      	b.n	80057c8 <MotorCtrl_Run+0x14c>
        	}else if(mc->upSen.isTriggered || mc->upSen.state){
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800575e:	2b00      	cmp	r3, #0
 8005760:	d104      	bne.n	800576c <MotorCtrl_Run+0xf0>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00a      	beq.n	8005782 <MotorCtrl_Run+0x106>
        		printInfo(mc);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 fb2f 	bl	8005dd0 <printInfo>
        		actOnUpSen(mc);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 fdbb 	bl	80062ee <actOnUpSen>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_UP_POS_5);
 8005778:	2105      	movs	r1, #5
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 fb90 	bl	8005ea0 <setNextState>
 8005780:	e022      	b.n	80057c8 <MotorCtrl_Run+0x14c>
        	}else if(!mc->downSen.isTriggered && !mc->downSen.state &&
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005788:	2b00      	cmp	r3, #0
 800578a:	f040 82af 	bne.w	8005cec <MotorCtrl_Run+0x670>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8005794:	2b00      	cmp	r3, #0
 8005796:	f040 82a9 	bne.w	8005cec <MotorCtrl_Run+0x670>
        			 !mc->upSen.isTriggered	&& !mc->upSen.state)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
        	}else if(!mc->downSen.isTriggered && !mc->downSen.state &&
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f040 82a3 	bne.w	8005cec <MotorCtrl_Run+0x670>
        			 !mc->upSen.isTriggered	&& !mc->upSen.state)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f040 829d 	bne.w	8005cec <MotorCtrl_Run+0x670>
        		printInfo(mc);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fb0c 	bl	8005dd0 <printInfo>
        		actOnUpAndDownSenNotTrigd(mc);
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 fe32 	bl	8006422 <actOnUpAndDownSenNotTrigd>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_UP_4);
 80057be:	2104      	movs	r1, #4
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fb6d 	bl	8005ea0 <setNextState>
            break;
 80057c6:	e291      	b.n	8005cec <MotorCtrl_Run+0x670>
 80057c8:	e290      	b.n	8005cec <MotorCtrl_Run+0x670>

        case MOTOR_CTRL_SM_STATE_GOING_DOWN_2:
        	/* Move motor down*/
        	if(!mc->enable){
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	791b      	ldrb	r3, [r3, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10a      	bne.n	80057e8 <MotorCtrl_Run+0x16c>
        		/*T6: st 2 -> 0*/
        		printInfo(mc);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 fafc 	bl	8005dd0 <printInfo>
        		actOnDisable(mc);
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f000 fbb8 	bl	8005f4e <actOnDisable>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_INACTIVE_0);
 80057de:	2100      	movs	r1, #0
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 fb5d 	bl	8005ea0 <setNextState>
        		/*T29: st 2 ->8 */
        		printInfo(mc);
        		actOnStop(mc);
        		setNextState(mc, MOTOR_CTRL_SM_STATE_MID_POS_8);
        	}
            break;
 80057e6:	e283      	b.n	8005cf0 <MotorCtrl_Run+0x674>
        	}else if(mc->fault != MOTOR_CTRL_FAULT_OK){
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00a      	beq.n	8005808 <MotorCtrl_Run+0x18c>
        		printInfo(mc);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 faec 	bl	8005dd0 <printInfo>
        		actOnFault(mc);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 fe62 	bl	80064c2 <actOnFault>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_FAULT_7);
 80057fe:	2107      	movs	r1, #7
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 fb4d 	bl	8005ea0 <setNextState>
            break;
 8005806:	e273      	b.n	8005cf0 <MotorCtrl_Run+0x674>
        	}else if(mc->downSen.isTriggered || mc->downSen.state){
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800580e:	2b00      	cmp	r3, #0
 8005810:	d104      	bne.n	800581c <MotorCtrl_Run+0x1a0>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8005818:	2b00      	cmp	r3, #0
 800581a:	d00a      	beq.n	8005832 <MotorCtrl_Run+0x1b6>
        		printInfo(mc);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f000 fad7 	bl	8005dd0 <printInfo>
        		actOnDownSen(mc);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 fd2d 	bl	8006282 <actOnDownSen>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_DOWN_POS_3);
 8005828:	2103      	movs	r1, #3
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 fb38 	bl	8005ea0 <setNextState>
 8005830:	e040      	b.n	80058b4 <MotorCtrl_Run+0x238>
        	}else if(mc->dir == MOTOR_CTRL_DIR_UP && !mc->isStartUp){
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	799b      	ldrb	r3, [r3, #6]
 8005836:	2b02      	cmp	r3, #2
 8005838:	d10e      	bne.n	8005858 <MotorCtrl_Run+0x1dc>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	789b      	ldrb	r3, [r3, #2]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d10a      	bne.n	8005858 <MotorCtrl_Run+0x1dc>
        		printInfo(mc);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fac4 	bl	8005dd0 <printInfo>
        		actOnUpDirFromGoingDowm(mc);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 fc19 	bl	8006080 <actOnUpDirFromGoingDowm>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_WAITING_6);
 800584e:	2106      	movs	r1, #6
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 fb25 	bl	8005ea0 <setNextState>
 8005856:	e02d      	b.n	80058b4 <MotorCtrl_Run+0x238>
        	}else if(mc->pos <= mc->setPos && mc->setPos > 0.0){
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	ed93 7a06 	vldr	s14, [r3, #24]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	edd3 7a07 	vldr	s15, [r3, #28]
 8005864:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800586c:	d812      	bhi.n	8005894 <MotorCtrl_Run+0x218>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	edd3 7a07 	vldr	s15, [r3, #28]
 8005874:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800587c:	dd0a      	ble.n	8005894 <MotorCtrl_Run+0x218>
        		printInfo(mc);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 faa6 	bl	8005dd0 <printInfo>
        		actOnPosMatched(mc);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 fda9 	bl	80063dc <actOnPosMatched>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_MID_POS_8);
 800588a:	2108      	movs	r1, #8
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 fb07 	bl	8005ea0 <setNextState>
 8005892:	e00f      	b.n	80058b4 <MotorCtrl_Run+0x238>
        	}else if(!mc->start){
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	795b      	ldrb	r3, [r3, #5]
 8005898:	2b00      	cmp	r3, #0
 800589a:	f040 8229 	bne.w	8005cf0 <MotorCtrl_Run+0x674>
        		printInfo(mc);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fa96 	bl	8005dd0 <printInfo>
        		actOnStop(mc);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 fb70 	bl	8005f8a <actOnStop>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_MID_POS_8);
 80058aa:	2108      	movs	r1, #8
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 faf7 	bl	8005ea0 <setNextState>
            break;
 80058b2:	e21d      	b.n	8005cf0 <MotorCtrl_Run+0x674>
 80058b4:	e21c      	b.n	8005cf0 <MotorCtrl_Run+0x674>

        case MOTOR_CTRL_SM_STATE_DOWN_POS_3:
        	/* Motor reached the down position*/
        	 if(mc->isLearnOpenPos){
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	78db      	ldrb	r3, [r3, #3]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d009      	beq.n	80058d2 <MotorCtrl_Run+0x256>
				mc->isLearnOpenPos = 0;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	70da      	strb	r2, [r3, #3]
				mc->isStartUp = 0;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	709a      	strb	r2, [r3, #2]
				dbg_print("learnStop\r\n");
 80058ca:	48ab      	ldr	r0, [pc, #684]	@ (8005b78 <MotorCtrl_Run+0x4fc>)
 80058cc:	f7fe f988 	bl	8003be0 <dbg_print>
 80058d0:	e010      	b.n	80058f4 <MotorCtrl_Run+0x278>
			}else if(mc->isStartUp){
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	789b      	ldrb	r3, [r3, #2]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00c      	beq.n	80058f4 <MotorCtrl_Run+0x278>

        		mc->isLearnOpenPos = 1;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2201      	movs	r2, #1
 80058de:	70da      	strb	r2, [r3, #3]
        		mc->dir = MOTOR_CTRL_DIR_UP;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2202      	movs	r2, #2
 80058e4:	719a      	strb	r2, [r3, #6]
        		mc->speed = mc->learningSpeed;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	695a      	ldr	r2, [r3, #20]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	609a      	str	r2, [r3, #8]
        		dbg_print("learnStart\r\n");
 80058ee:	48a3      	ldr	r0, [pc, #652]	@ (8005b7c <MotorCtrl_Run+0x500>)
 80058f0:	f7fe f976 	bl	8003be0 <dbg_print>
        	}

        	if(!mc->enable){
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	791b      	ldrb	r3, [r3, #4]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d10a      	bne.n	8005912 <MotorCtrl_Run+0x296>
        		/*T11: st 3 -> 0*/
        		printInfo(mc);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 fa67 	bl	8005dd0 <printInfo>
        		actOnDisable(mc);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 fb23 	bl	8005f4e <actOnDisable>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_INACTIVE_0);
 8005908:	2100      	movs	r1, #0
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 fac8 	bl	8005ea0 <setNextState>
        		/*T12: st 3 -> 4*/
        		printInfo(mc);
        		actOnDir(mc);
        		setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_UP_4);
        	}
            break;
 8005910:	e1f0      	b.n	8005cf4 <MotorCtrl_Run+0x678>
        	}else if(mc->fault != MOTOR_CTRL_FAULT_OK){
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <MotorCtrl_Run+0x2b6>
        		printInfo(mc);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f000 fa57 	bl	8005dd0 <printInfo>
        		actOnFault(mc);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 fdcd 	bl	80064c2 <actOnFault>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_FAULT_7);
 8005928:	2107      	movs	r1, #7
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fab8 	bl	8005ea0 <setNextState>
            break;
 8005930:	e1e0      	b.n	8005cf4 <MotorCtrl_Run+0x678>
        	}else if(mc->dir == MOTOR_CTRL_DIR_UP &&
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	799b      	ldrb	r3, [r3, #6]
 8005936:	2b02      	cmp	r3, #2
 8005938:	f040 81dc 	bne.w	8005cf4 <MotorCtrl_Run+0x678>
        			 (mc->speed > 0.0F && mc->speed <= mc->maxSpeed))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	edd3 7a02 	vldr	s15, [r3, #8]
        	}else if(mc->dir == MOTOR_CTRL_DIR_UP &&
 8005942:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800594a:	dc00      	bgt.n	800594e <MotorCtrl_Run+0x2d2>
            break;
 800594c:	e1d2      	b.n	8005cf4 <MotorCtrl_Run+0x678>
        			 (mc->speed > 0.0F && mc->speed <= mc->maxSpeed))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	ed93 7a02 	vldr	s14, [r3, #8]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	edd3 7a04 	vldr	s15, [r3, #16]
 800595a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800595e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005962:	d900      	bls.n	8005966 <MotorCtrl_Run+0x2ea>
            break;
 8005964:	e1c6      	b.n	8005cf4 <MotorCtrl_Run+0x678>
        		printInfo(mc);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 fa32 	bl	8005dd0 <printInfo>
        		actOnDir(mc);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 fbbc 	bl	80060ea <actOnDir>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_UP_4);
 8005972:	2104      	movs	r1, #4
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f000 fa93 	bl	8005ea0 <setNextState>
            break;
 800597a:	e1bb      	b.n	8005cf4 <MotorCtrl_Run+0x678>

        case MOTOR_CTRL_SM_STATE_GOING_UP_4:
        {
        	uint8_t isStartUp = mc->isStartUp;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	789b      	ldrb	r3, [r3, #2]
 8005980:	73fb      	strb	r3, [r7, #15]

        	/* Move motor up*/
        	if(!mc->enable){
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	791b      	ldrb	r3, [r3, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10a      	bne.n	80059a0 <MotorCtrl_Run+0x324>
        		/*T14: st 4 -> 0*/
        		printInfo(mc);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 fa20 	bl	8005dd0 <printInfo>
        		actOnDisable(mc);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 fadc 	bl	8005f4e <actOnDisable>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_INACTIVE_0);
 8005996:	2100      	movs	r1, #0
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 fa81 	bl	8005ea0 <setNextState>
 800599e:	e049      	b.n	8005a34 <MotorCtrl_Run+0x3b8>
        	}else if(mc->fault != MOTOR_CTRL_FAULT_OK){
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00a      	beq.n	80059c0 <MotorCtrl_Run+0x344>
        		/*T19: st 4 -> 7*/
        		printInfo(mc);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 fa10 	bl	8005dd0 <printInfo>
        		actOnFault(mc);
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 fd86 	bl	80064c2 <actOnFault>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_FAULT_7);
 80059b6:	2107      	movs	r1, #7
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 fa71 	bl	8005ea0 <setNextState>
 80059be:	e039      	b.n	8005a34 <MotorCtrl_Run+0x3b8>
        	}else if((mc->downSen.isTriggered || mc->downSen.state)){
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d104      	bne.n	80059d4 <MotorCtrl_Run+0x358>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d01a      	beq.n	8005a0a <MotorCtrl_Run+0x38e>
        		if(isStartUp && !mc->isLearnOpenPos){
 80059d4:	7bfb      	ldrb	r3, [r7, #15]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00e      	beq.n	80059f8 <MotorCtrl_Run+0x37c>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	78db      	ldrb	r3, [r3, #3]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10a      	bne.n	80059f8 <MotorCtrl_Run+0x37c>
				/*T18: st 4 -> 3*/
					printInfo(mc);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f9f4 	bl	8005dd0 <printInfo>
					actOnDownSen(mc);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 fc4a 	bl	8006282 <actOnDownSen>
					setNextState(mc, MOTOR_CTRL_SM_STATE_DOWN_POS_3);
 80059ee:	2103      	movs	r1, #3
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 fa55 	bl	8005ea0 <setNextState>
        		}else{
        			/*False trigger, So clear the flags*/
        			mc->downSen.isTriggered = 0;
        			mc->downSen.state = 0;
        		}
				break;
 80059f6:	e18a      	b.n	8005d0e <MotorCtrl_Run+0x692>
        			mc->downSen.isTriggered = 0;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        			mc->downSen.state = 0;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				break;
 8005a08:	e181      	b.n	8005d0e <MotorCtrl_Run+0x692>
			}else if(mc->upSen.isTriggered || mc->upSen.state){
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d104      	bne.n	8005a1e <MotorCtrl_Run+0x3a2>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d00a      	beq.n	8005a34 <MotorCtrl_Run+0x3b8>
				/*T15: st 4 -> 5*/
				printInfo(mc);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 f9d6 	bl	8005dd0 <printInfo>
				actOnUpSen(mc);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f000 fc62 	bl	80062ee <actOnUpSen>
				setNextState(mc, MOTOR_CTRL_SM_STATE_UP_POS_5);
 8005a2a:	2105      	movs	r1, #5
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f000 fa37 	bl	8005ea0 <setNextState>
				break;
 8005a32:	e16c      	b.n	8005d0e <MotorCtrl_Run+0x692>
			}
			if(isStartUp){
 8005a34:	7bfb      	ldrb	r3, [r7, #15]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f040 815e 	bne.w	8005cf8 <MotorCtrl_Run+0x67c>
				break;
			}
			/* need to block the following condition on start up */
        	if(mc->dir == MOTOR_CTRL_DIR_DOWN){
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	799b      	ldrb	r3, [r3, #6]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d10a      	bne.n	8005a5a <MotorCtrl_Run+0x3de>
        		/*T9: st 4 -> 6*/
        		printInfo(mc);
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f000 f9c3 	bl	8005dd0 <printInfo>
        		actOnDownDirFromGoingUp(mc);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 faf3 	bl	8006036 <actOnDownDirFromGoingUp>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_WAITING_6);
 8005a50:	2106      	movs	r1, #6
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 fa24 	bl	8005ea0 <setNextState>
        		printInfo(mc);
        		actOnStop(mc);
        		setNextState(mc, MOTOR_CTRL_SM_STATE_MID_POS_8);
        	}

        }break;
 8005a58:	e150      	b.n	8005cfc <MotorCtrl_Run+0x680>
        	}else if(mc->pos >= mc->setPos && mc->setPos > 0.0 &&
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	ed93 7a06 	vldr	s14, [r3, #24]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	edd3 7a07 	vldr	s15, [r3, #28]
 8005a66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a6e:	db1d      	blt.n	8005aac <MotorCtrl_Run+0x430>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	edd3 7a07 	vldr	s15, [r3, #28]
 8005a76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a7e:	dd15      	ble.n	8005aac <MotorCtrl_Run+0x430>
        			mc->setPos < mc->maxPos){
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	ed93 7a07 	vldr	s14, [r3, #28]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
        	}else if(mc->pos >= mc->setPos && mc->setPos > 0.0 &&
 8005a8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a94:	d50a      	bpl.n	8005aac <MotorCtrl_Run+0x430>
        		printInfo(mc);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 f99a 	bl	8005dd0 <printInfo>
        		actOnPosMatched(mc);
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 fc9d 	bl	80063dc <actOnPosMatched>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_MID_POS_8);
 8005aa2:	2108      	movs	r1, #8
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f9fb 	bl	8005ea0 <setNextState>
        }break;
 8005aaa:	e127      	b.n	8005cfc <MotorCtrl_Run+0x680>
        	}else if(!mc->start){
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	795b      	ldrb	r3, [r3, #5]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f040 8123 	bne.w	8005cfc <MotorCtrl_Run+0x680>
        		printInfo(mc);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 f98a 	bl	8005dd0 <printInfo>
        		actOnStop(mc);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 fa64 	bl	8005f8a <actOnStop>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_MID_POS_8);
 8005ac2:	2108      	movs	r1, #8
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 f9eb 	bl	8005ea0 <setNextState>
        }break;
 8005aca:	e117      	b.n	8005cfc <MotorCtrl_Run+0x680>

        case MOTOR_CTRL_SM_STATE_UP_POS_5:
            /* Motor reached the up position*/

        	if(mc->isLearnOpenPos){
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	78db      	ldrb	r3, [r3, #3]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d009      	beq.n	8005ae8 <MotorCtrl_Run+0x46c>
//        		mc->maxPos = mc->pos;
        		dbg_print("learnPOs:%0.2f\r\n",mc->maxPos);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7fa fd35 	bl	8000548 <__aeabi_f2d>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	4827      	ldr	r0, [pc, #156]	@ (8005b80 <MotorCtrl_Run+0x504>)
 8005ae4:	f7fe f87c 	bl	8003be0 <dbg_print>
        	}

        	if(!mc->enable){
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	791b      	ldrb	r3, [r3, #4]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10a      	bne.n	8005b06 <MotorCtrl_Run+0x48a>
        		/*T20: st 5 -> 0*/
        		printInfo(mc);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 f96d 	bl	8005dd0 <printInfo>
        		actOnDisable(mc);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 fa29 	bl	8005f4e <actOnDisable>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_INACTIVE_0);
 8005afc:	2100      	movs	r1, #0
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 f9ce 	bl	8005ea0 <setNextState>
					actOnDir(mc);
					setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_DOWN_2);
        		}

        	}
            break;
 8005b04:	e0fc      	b.n	8005d00 <MotorCtrl_Run+0x684>
        	}else if(mc->fault != MOTOR_CTRL_FAULT_OK){
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00a      	beq.n	8005b26 <MotorCtrl_Run+0x4aa>
        		printInfo(mc);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f000 f95d 	bl	8005dd0 <printInfo>
        		actOnFault(mc);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 fcd3 	bl	80064c2 <actOnFault>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_FAULT_7);
 8005b1c:	2107      	movs	r1, #7
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f9be 	bl	8005ea0 <setNextState>
            break;
 8005b24:	e0ec      	b.n	8005d00 <MotorCtrl_Run+0x684>
        	}else if(mc->dir == MOTOR_CTRL_DIR_DOWN){
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	799b      	ldrb	r3, [r3, #6]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	f040 80e8 	bne.w	8005d00 <MotorCtrl_Run+0x684>
        		printInfo(mc);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 f94d 	bl	8005dd0 <printInfo>
        		if(mc->isStartUp){
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	789b      	ldrb	r3, [r3, #2]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d007      	beq.n	8005b4e <MotorCtrl_Run+0x4d2>
        			actOnStartUpAndDownDir(mc);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 fb25 	bl	800618e <actOnStartUpAndDownDir>
					setNextState(mc, MOTOR_CTRL_SM_STATE_WAITING_6);
 8005b44:	2106      	movs	r1, #6
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f9aa 	bl	8005ea0 <setNextState>
            break;
 8005b4c:	e0d8      	b.n	8005d00 <MotorCtrl_Run+0x684>
        		}else if(mc->speed > 0.0F && mc->speed <= mc->maxSpeed){
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	edd3 7a02 	vldr	s15, [r3, #8]
 8005b54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b5c:	dc00      	bgt.n	8005b60 <MotorCtrl_Run+0x4e4>
            break;
 8005b5e:	e0cf      	b.n	8005d00 <MotorCtrl_Run+0x684>
        		}else if(mc->speed > 0.0F && mc->speed <= mc->maxSpeed){
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	ed93 7a02 	vldr	s14, [r3, #8]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	edd3 7a04 	vldr	s15, [r3, #16]
 8005b6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b74:	d906      	bls.n	8005b84 <MotorCtrl_Run+0x508>
            break;
 8005b76:	e0c3      	b.n	8005d00 <MotorCtrl_Run+0x684>
 8005b78:	0801aec8 	.word	0x0801aec8
 8005b7c:	0801aed4 	.word	0x0801aed4
 8005b80:	0801aee4 	.word	0x0801aee4
					actOnDir(mc);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 fab0 	bl	80060ea <actOnDir>
					setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_DOWN_2);
 8005b8a:	2102      	movs	r1, #2
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 f987 	bl	8005ea0 <setNextState>
            break;
 8005b92:	e0b5      	b.n	8005d00 <MotorCtrl_Run+0x684>


        case MOTOR_CTRL_SM_STATE_WAITING_6:
            /* If direction changes, stop and wait before reversing*/
        	if(!mc->enable){
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	791b      	ldrb	r3, [r3, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10a      	bne.n	8005bb2 <MotorCtrl_Run+0x536>
        		/*T23: st 6 -> 0*/
        		printInfo(mc);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 f917 	bl	8005dd0 <printInfo>
        		actOnDisable(mc);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 f9d3 	bl	8005f4e <actOnDisable>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_INACTIVE_0);
 8005ba8:	2100      	movs	r1, #0
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f978 	bl	8005ea0 <setNextState>
            		setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_UP_4);
        		}else{
        			ErrorHandler(mc, MOTOR_CTRL_ERR_INVALID_DIR);
        		}
        	}
            break;
 8005bb0:	e0a8      	b.n	8005d04 <MotorCtrl_Run+0x688>
        	}else if(mc->fault != MOTOR_CTRL_FAULT_OK){
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d00a      	beq.n	8005bd2 <MotorCtrl_Run+0x556>
        		printInfo(mc);
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f000 f907 	bl	8005dd0 <printInfo>
        		actOnFault(mc);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 fc7d 	bl	80064c2 <actOnFault>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_FAULT_7);
 8005bc8:	2107      	movs	r1, #7
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f000 f968 	bl	8005ea0 <setNextState>
            break;
 8005bd0:	e098      	b.n	8005d04 <MotorCtrl_Run+0x688>
        	}else if(Timer_IsTimeout(&mc->timer)){
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	3330      	adds	r3, #48	@ 0x30
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f000 feba 	bl	8006950 <Timer_IsTimeout>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f000 8090 	beq.w	8005d04 <MotorCtrl_Run+0x688>
        		printInfo(mc);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f000 f8f3 	bl	8005dd0 <printInfo>
        		actOnWitingTimeout(mc);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 fb02 	bl	80061f4 <actOnWitingTimeout>
        		if(mc->dir == MOTOR_CTRL_DIR_DOWN){
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	799b      	ldrb	r3, [r3, #6]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d104      	bne.n	8005c02 <MotorCtrl_Run+0x586>
            		setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_DOWN_2);
 8005bf8:	2102      	movs	r1, #2
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 f950 	bl	8005ea0 <setNextState>
            break;
 8005c00:	e080      	b.n	8005d04 <MotorCtrl_Run+0x688>
        		}else if(mc->dir == MOTOR_CTRL_DIR_UP){
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	799b      	ldrb	r3, [r3, #6]
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	d104      	bne.n	8005c14 <MotorCtrl_Run+0x598>
            		setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_UP_4);
 8005c0a:	2104      	movs	r1, #4
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f947 	bl	8005ea0 <setNextState>
            break;
 8005c12:	e077      	b.n	8005d04 <MotorCtrl_Run+0x688>
        			ErrorHandler(mc, MOTOR_CTRL_ERR_INVALID_DIR);
 8005c14:	f06f 0103 	mvn.w	r1, #3
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 fc9b 	bl	8006554 <ErrorHandler>
            break;
 8005c1e:	e071      	b.n	8005d04 <MotorCtrl_Run+0x688>
        case MOTOR_CTRL_SM_STATE_FAULT_7:
            /* Handle faults*/
        	if(!mc->enable){
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	791b      	ldrb	r3, [r3, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10a      	bne.n	8005c3e <MotorCtrl_Run+0x5c2>
        		/*T27: st 7 -> 0*/
        		printInfo(mc);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f8d1 	bl	8005dd0 <printInfo>
        		actOnDisable(mc);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f98d 	bl	8005f4e <actOnDisable>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_INACTIVE_0);
 8005c34:	2100      	movs	r1, #0
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 f932 	bl	8005ea0 <setNextState>
        		/*T26: st 7 -> 1*/
        		printInfo(mc);
        		actOnFaultClear(mc);
        		setNextState(mc, MOTOR_CTRL_SM_STATE_START_UP_1);
        	}
            break;
 8005c3c:	e064      	b.n	8005d08 <MotorCtrl_Run+0x68c>
        	}else if(mc->faultClear){
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d05f      	beq.n	8005d08 <MotorCtrl_Run+0x68c>
        		printInfo(mc);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f8c1 	bl	8005dd0 <printInfo>
        		actOnFaultClear(mc);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 fc65 	bl	800651e <actOnFaultClear>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_START_UP_1);
 8005c54:	2101      	movs	r1, #1
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 f922 	bl	8005ea0 <setNextState>
            break;
 8005c5c:	e054      	b.n	8005d08 <MotorCtrl_Run+0x68c>
        case MOTOR_CTRL_SM_STATE_MID_POS_8:
            /* Motor in intermediate position*/
        	if(!mc->enable){
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	791b      	ldrb	r3, [r3, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10a      	bne.n	8005c7c <MotorCtrl_Run+0x600>
        		/*T31: st 8 -> 0*/
        		printInfo(mc);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 f8b2 	bl	8005dd0 <printInfo>
        		actOnDisable(mc);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 f96e 	bl	8005f4e <actOnDisable>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_INACTIVE_0);
 8005c72:	2100      	movs	r1, #0
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 f913 	bl	8005ea0 <setNextState>
        			setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_UP_4);
        		}else{
        			ErrorHandler(mc, MOTOR_CTRL_ERR_INVALID_DIR);
        		}
        	}
            break;
 8005c7a:	e047      	b.n	8005d0c <MotorCtrl_Run+0x690>
        	}else if(mc->fault != MOTOR_CTRL_FAULT_OK){
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00a      	beq.n	8005c9c <MotorCtrl_Run+0x620>
        		printInfo(mc);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 f8a2 	bl	8005dd0 <printInfo>
        		actOnFault(mc);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 fc18 	bl	80064c2 <actOnFault>
        		setNextState(mc, MOTOR_CTRL_SM_STATE_FAULT_7);
 8005c92:	2107      	movs	r1, #7
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 f903 	bl	8005ea0 <setNextState>
            break;
 8005c9a:	e037      	b.n	8005d0c <MotorCtrl_Run+0x690>
        	}else if(mc->start){
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	795b      	ldrb	r3, [r3, #5]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d033      	beq.n	8005d0c <MotorCtrl_Run+0x690>
        		printInfo(mc);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 f893 	bl	8005dd0 <printInfo>
        		actOnStart(mc);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f985 	bl	8005fba <actOnStart>
        		if(mc->dir == MOTOR_CTRL_DIR_DOWN){
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	799b      	ldrb	r3, [r3, #6]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d104      	bne.n	8005cc2 <MotorCtrl_Run+0x646>
        			setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_DOWN_2);
 8005cb8:	2102      	movs	r1, #2
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 f8f0 	bl	8005ea0 <setNextState>
            break;
 8005cc0:	e024      	b.n	8005d0c <MotorCtrl_Run+0x690>
        		}else if(mc->dir == MOTOR_CTRL_DIR_UP){
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	799b      	ldrb	r3, [r3, #6]
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d104      	bne.n	8005cd4 <MotorCtrl_Run+0x658>
        			setNextState(mc, MOTOR_CTRL_SM_STATE_GOING_UP_4);
 8005cca:	2104      	movs	r1, #4
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 f8e7 	bl	8005ea0 <setNextState>
            break;
 8005cd2:	e01b      	b.n	8005d0c <MotorCtrl_Run+0x690>
        			ErrorHandler(mc, MOTOR_CTRL_ERR_INVALID_DIR);
 8005cd4:	f06f 0103 	mvn.w	r1, #3
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 fc3b 	bl	8006554 <ErrorHandler>
            break;
 8005cde:	e015      	b.n	8005d0c <MotorCtrl_Run+0x690>
        default:
            mc->sm.state = MOTOR_CTRL_SM_STATE_INACTIVE_0;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	701a      	strb	r2, [r3, #0]
            break;
 8005ce6:	e012      	b.n	8005d0e <MotorCtrl_Run+0x692>
            break;
 8005ce8:	bf00      	nop
 8005cea:	e010      	b.n	8005d0e <MotorCtrl_Run+0x692>
            break;
 8005cec:	bf00      	nop
 8005cee:	e00e      	b.n	8005d0e <MotorCtrl_Run+0x692>
            break;
 8005cf0:	bf00      	nop
 8005cf2:	e00c      	b.n	8005d0e <MotorCtrl_Run+0x692>
            break;
 8005cf4:	bf00      	nop
 8005cf6:	e00a      	b.n	8005d0e <MotorCtrl_Run+0x692>
				break;
 8005cf8:	bf00      	nop
 8005cfa:	e008      	b.n	8005d0e <MotorCtrl_Run+0x692>
        }break;
 8005cfc:	bf00      	nop
 8005cfe:	e006      	b.n	8005d0e <MotorCtrl_Run+0x692>
            break;
 8005d00:	bf00      	nop
 8005d02:	e004      	b.n	8005d0e <MotorCtrl_Run+0x692>
            break;
 8005d04:	bf00      	nop
 8005d06:	e002      	b.n	8005d0e <MotorCtrl_Run+0x692>
            break;
 8005d08:	bf00      	nop
 8005d0a:	e000      	b.n	8005d0e <MotorCtrl_Run+0x692>
            break;
 8005d0c:	bf00      	nop
    }
}
 8005d0e:	bf00      	nop
 8005d10:	4618      	mov	r0, r3
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <processEvent>:


void processEvent(MotorController_ts *mc){
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
	if(!mc->enable || mc->fault != MOTOR_CTRL_FAULT_OK) return;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	791b      	ldrb	r3, [r3, #4]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d04f      	beq.n	8005dc8 <processEvent+0xb0>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d14a      	bne.n	8005dc8 <processEvent+0xb0>

	/*Read Down Sensor*/
	if(mc->limitSenIf->readDownSen != NULL){
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d00d      	beq.n	8005d58 <processEvent+0x40>
		if(mc->limitSenIf->readDownSen(&mc->downSen) != MOTOR_CTRL_ERR_OK){
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	322b      	adds	r2, #43	@ 0x2b
 8005d46:	4610      	mov	r0, r2
 8005d48:	4798      	blx	r3
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d003      	beq.n	8005d58 <processEvent+0x40>
			setFault(mc, MOTOR_CTRL_FAULT_ON_READ_DOWN_SEN);
 8005d50:	2105      	movs	r1, #5
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f8bc 	bl	8005ed0 <setFault>
		}
	}

	/*Read Up Sensor*/
	if(mc->limitSenIf->readUpSen != NULL){
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00d      	beq.n	8005d7e <processEvent+0x66>
		if(mc->limitSenIf->readUpSen(&mc->upSen) != MOTOR_CTRL_ERR_OK){
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	3229      	adds	r2, #41	@ 0x29
 8005d6c:	4610      	mov	r0, r2
 8005d6e:	4798      	blx	r3
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d003      	beq.n	8005d7e <processEvent+0x66>
			setFault(mc, MOTOR_CTRL_FAULT_ON_READ_UP_SEN);
 8005d76:	2106      	movs	r1, #6
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f000 f8a9 	bl	8005ed0 <setFault>
		}
	}

	/*If the speed is changed*/
	if(mc->speed != mc->lastSpeed){
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	ed93 7a02 	vldr	s14, [r3, #8]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	edd3 7a03 	vldr	s15, [r3, #12]
 8005d8a:	eeb4 7a67 	vcmp.f32	s14, s15
 8005d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d92:	d01a      	beq.n	8005dca <processEvent+0xb2>
		/*2. Set speed*/
		if (mc->motorIf->setSpeed != NULL){
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d015      	beq.n	8005dca <processEvent+0xb2>
	    	if(mc->motorIf->setSpeed(mc->speed) != MOTOR_CTRL_ERR_OK){
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	edd2 7a02 	vldr	s15, [r2, #8]
 8005daa:	eeb0 0a67 	vmov.f32	s0, s15
 8005dae:	4798      	blx	r3
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <processEvent+0xa6>
	    		setFault(mc, MOTOR_CTRL_FAULT_ON_SET_SPEED);
 8005db6:	2109      	movs	r1, #9
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 f889 	bl	8005ed0 <setFault>
	    	}
	    	mc->lastSpeed = mc->speed;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	689a      	ldr	r2, [r3, #8]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	60da      	str	r2, [r3, #12]
 8005dc6:	e000      	b.n	8005dca <processEvent+0xb2>
	if(!mc->enable || mc->fault != MOTOR_CTRL_FAULT_OK) return;
 8005dc8:	bf00      	nop
		}
	}
}
 8005dca:	3708      	adds	r7, #8
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <printInfo>:


void printInfo(MotorController_ts *mc){
 8005dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd4:	b09b      	sub	sp, #108	@ 0x6c
 8005dd6:	af10      	add	r7, sp, #64	@ 0x40
 8005dd8:	6278      	str	r0, [r7, #36]	@ 0x24
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
			"Dir:%d, speed:%0.2f, pos:%0.2f, setPos:%0.2f, maxPos:%0.2f,"
			"downSen:{state:%d, isTrigd:%d}, upSen:{state:%d, isTrigd:%d}}\r\n",
			mc->sm.state, mc->isStartUp, mc->enable, mc->start,
 8005dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ddc:	781b      	ldrb	r3, [r3, #0]
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005dde:	623b      	str	r3, [r7, #32]
			mc->sm.state, mc->isStartUp, mc->enable, mc->start,
 8005de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de2:	789b      	ldrb	r3, [r3, #2]
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005de4:	61fb      	str	r3, [r7, #28]
			mc->sm.state, mc->isStartUp, mc->enable, mc->start,
 8005de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de8:	791b      	ldrb	r3, [r3, #4]
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005dea:	61bb      	str	r3, [r7, #24]
			mc->sm.state, mc->isStartUp, mc->enable, mc->start,
 8005dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dee:	795b      	ldrb	r3, [r3, #5]
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005df0:	617b      	str	r3, [r7, #20]
			mc->dir, mc->speed, mc->pos, mc->setPos, mc->maxPos,
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	799b      	ldrb	r3, [r3, #6]
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005df6:	613b      	str	r3, [r7, #16]
			mc->dir, mc->speed, mc->pos, mc->setPos, mc->maxPos,
 8005df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfa:	689b      	ldr	r3, [r3, #8]
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7fa fba3 	bl	8000548 <__aeabi_f2d>
 8005e02:	4604      	mov	r4, r0
 8005e04:	460d      	mov	r5, r1
			mc->dir, mc->speed, mc->pos, mc->setPos, mc->maxPos,
 8005e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e08:	699b      	ldr	r3, [r3, #24]
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7fa fb9c 	bl	8000548 <__aeabi_f2d>
 8005e10:	4680      	mov	r8, r0
 8005e12:	4689      	mov	r9, r1
			mc->dir, mc->speed, mc->pos, mc->setPos, mc->maxPos,
 8005e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e16:	69db      	ldr	r3, [r3, #28]
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fa fb95 	bl	8000548 <__aeabi_f2d>
 8005e1e:	4682      	mov	sl, r0
 8005e20:	468b      	mov	fp, r1
			mc->dir, mc->speed, mc->pos, mc->setPos, mc->maxPos,
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7fa fb8e 	bl	8000548 <__aeabi_f2d>
			mc->downSen.state, mc->downSen.isTriggered,
 8005e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005e32:	60fb      	str	r3, [r7, #12]
			mc->downSen.state, mc->downSen.isTriggered,
 8005e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e36:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005e3a:	60bb      	str	r3, [r7, #8]
			mc->upSen.state, mc->upSen.isTriggered,
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005e42:	607b      	str	r3, [r7, #4]
			mc->upSen.state, mc->upSen.isTriggered,
 8005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e46:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005e4a:	461e      	mov	r6, r3
			mc->fault, mc->faultClear);
 8005e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005e52:	461a      	mov	r2, r3
			mc->fault, mc->faultClear);
 8005e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e56:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
	dbg_print("MC:: {ST:%d, startUp:%d, EN:%d, Start:%d, "
 8005e5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005e5c:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e5e:	960d      	str	r6, [sp, #52]	@ 0x34
 8005e60:	687e      	ldr	r6, [r7, #4]
 8005e62:	960c      	str	r6, [sp, #48]	@ 0x30
 8005e64:	68be      	ldr	r6, [r7, #8]
 8005e66:	960b      	str	r6, [sp, #44]	@ 0x2c
 8005e68:	68fe      	ldr	r6, [r7, #12]
 8005e6a:	960a      	str	r6, [sp, #40]	@ 0x28
 8005e6c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005e70:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8005e74:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8005e78:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005e7c:	6938      	ldr	r0, [r7, #16]
 8005e7e:	9001      	str	r0, [sp, #4]
 8005e80:	6978      	ldr	r0, [r7, #20]
 8005e82:	9000      	str	r0, [sp, #0]
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	69fa      	ldr	r2, [r7, #28]
 8005e88:	6a39      	ldr	r1, [r7, #32]
 8005e8a:	4804      	ldr	r0, [pc, #16]	@ (8005e9c <printInfo+0xcc>)
 8005e8c:	f7fd fea8 	bl	8003be0 <dbg_print>
}
 8005e90:	bf00      	nop
 8005e92:	372c      	adds	r7, #44	@ 0x2c
 8005e94:	46bd      	mov	sp, r7
 8005e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e9a:	bf00      	nop
 8005e9c:	0801aef8 	.word	0x0801aef8

08005ea0 <setNextState>:

void setNextState(MotorController_ts *mc, MotorCtrl_State_te state){
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	70fb      	strb	r3, [r7, #3]
	dbg_print("MC: ST %d ->%d\r\n",mc->sm.state, state);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	78fb      	ldrb	r3, [r7, #3]
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	4805      	ldr	r0, [pc, #20]	@ (8005ecc <setNextState+0x2c>)
 8005eb8:	f7fd fe92 	bl	8003be0 <dbg_print>
	mc->sm.state = state;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	78fa      	ldrb	r2, [r7, #3]
 8005ec0:	701a      	strb	r2, [r3, #0]
}
 8005ec2:	bf00      	nop
 8005ec4:	3708      	adds	r7, #8
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	0801afa0 	.word	0x0801afa0

08005ed0 <setFault>:

void setFault(MotorController_ts *mc,  MotorCtrl_Fault_te fault){
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	460b      	mov	r3, r1
 8005eda:	70fb      	strb	r3, [r7, #3]
	mc->fault = fault;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	78fa      	ldrb	r2, [r7, #3]
 8005ee0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <clearFault>:

void clearFault(MotorController_ts *mc){
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
	mc->fault = MOTOR_CTRL_FAULT_OK;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8005f00:	bf00      	nop
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr

08005f0c <actOnEnable>:



/*Action on event--------------*/
/*Action on enable event*/
void actOnEnable(MotorController_ts *mc){
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
	mc->isStartUp = 1;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	709a      	strb	r2, [r3, #2]
	mc->dir = MOTOR_CTRL_DIR_NONE;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	719a      	strb	r2, [r3, #6]
//	mc->speed = 0;
	mc->start = 0;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	715a      	strb	r2, [r3, #5]
    if (mc->motorIf->enable != NULL){
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d00a      	beq.n	8005f46 <actOnEnable+0x3a>
    	if(mc->motorIf->enable() != MOTOR_CTRL_ERR_OK){
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4798      	blx	r3
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d003      	beq.n	8005f46 <actOnEnable+0x3a>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_ENABLE);
 8005f3e:	2101      	movs	r1, #1
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f7ff ffc5 	bl	8005ed0 <setFault>
    	}
    }
}
 8005f46:	bf00      	nop
 8005f48:	3708      	adds	r7, #8
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <actOnDisable>:


/*Action on disable event*/
void actOnDisable(MotorController_ts *mc){
 8005f4e:	b580      	push	{r7, lr}
 8005f50:	b082      	sub	sp, #8
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
	mc->isStartUp = 0;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	709a      	strb	r2, [r3, #2]
	clearFault(mc);
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f7ff ffc7 	bl	8005ef0 <clearFault>
    if (mc->motorIf->disable != NULL){
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00a      	beq.n	8005f82 <actOnDisable+0x34>
    	if(mc->motorIf->disable() != MOTOR_CTRL_ERR_OK){
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	4798      	blx	r3
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <actOnDisable+0x34>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_DISABLE);
 8005f7a:	2102      	movs	r1, #2
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f7ff ffa7 	bl	8005ed0 <setFault>
    	}
    }
}
 8005f82:	bf00      	nop
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <actOnStop>:

/*Action on stop event*/
void actOnStop(MotorController_ts *mc){
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b082      	sub	sp, #8
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
    if (mc->motorIf->stop != NULL){
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00a      	beq.n	8005fb2 <actOnStop+0x28>
    	if(mc->motorIf->stop() != MOTOR_CTRL_ERR_OK){
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	4798      	blx	r3
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d003      	beq.n	8005fb2 <actOnStop+0x28>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_STOP);
 8005faa:	2104      	movs	r1, #4
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f7ff ff8f 	bl	8005ed0 <setFault>
    	}
    }
}
 8005fb2:	bf00      	nop
 8005fb4:	3708      	adds	r7, #8
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <actOnStart>:

/*Action on disable event*/
void actOnStart(MotorController_ts *mc){
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b084      	sub	sp, #16
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]

	/*1. Set the direction*/
	if (mc->motorIf->setDir != NULL){
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d021      	beq.n	8006010 <actOnStart+0x56>

		MotorCtrl_Dir_te dir;
		if((mc->path==MOTOR_CTRL_PATH_NORMAL) || (mc->dir == MOTOR_CTRL_DIR_NONE)){
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	79db      	ldrb	r3, [r3, #7]
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d003      	beq.n	8005fdc <actOnStart+0x22>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	799b      	ldrb	r3, [r3, #6]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d103      	bne.n	8005fe4 <actOnStart+0x2a>
			dir = mc->dir;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	799b      	ldrb	r3, [r3, #6]
 8005fe0:	73fb      	strb	r3, [r7, #15]
 8005fe2:	e007      	b.n	8005ff4 <actOnStart+0x3a>
		}else{

			dir = ((mc->dir== MOTOR_CTRL_DIR_DOWN)?MOTOR_CTRL_DIR_UP:MOTOR_CTRL_DIR_DOWN);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	799b      	ldrb	r3, [r3, #6]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d101      	bne.n	8005ff0 <actOnStart+0x36>
 8005fec:	2302      	movs	r3, #2
 8005fee:	e000      	b.n	8005ff2 <actOnStart+0x38>
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	73fb      	strb	r3, [r7, #15]
		}

    	if(mc->motorIf->setDir(dir) != MOTOR_CTRL_ERR_OK){
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	7bfa      	ldrb	r2, [r7, #15]
 8005ffc:	4610      	mov	r0, r2
 8005ffe:	4798      	blx	r3
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d004      	beq.n	8006010 <actOnStart+0x56>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_SET_DOWN_DIR);
 8006006:	2107      	movs	r1, #7
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f7ff ff61 	bl	8005ed0 <setFault>
    		return;
 800600e:	e00f      	b.n	8006030 <actOnStart+0x76>
    	}
	}

    if (mc->motorIf->start != NULL){
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00a      	beq.n	8006030 <actOnStart+0x76>
    	if(mc->motorIf->start() != MOTOR_CTRL_ERR_OK){
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	4798      	blx	r3
 8006022:	4603      	mov	r3, r0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d003      	beq.n	8006030 <actOnStart+0x76>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_START);
 8006028:	2103      	movs	r1, #3
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7ff ff50 	bl	8005ed0 <setFault>
    	}
    }
}
 8006030:	3710      	adds	r7, #16
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <actOnDownDirFromGoingUp>:

/*Action on up direction change event*/
void actOnDownDirFromGoingUp(MotorController_ts *mc){
 8006036:	b580      	push	{r7, lr}
 8006038:	b082      	sub	sp, #8
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
	 *  start the waiting timer
	 * */


	/*Stop the motor*/
    if (mc->motorIf->stop != NULL){
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d00b      	beq.n	8006060 <actOnDownDirFromGoingUp+0x2a>
    	if(mc->motorIf->stop() != MOTOR_CTRL_ERR_OK){
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	4798      	blx	r3
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d004      	beq.n	8006060 <actOnDownDirFromGoingUp+0x2a>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_STOP);
 8006056:	2104      	movs	r1, #4
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f7ff ff39 	bl	8005ed0 <setFault>
    		return;
 800605e:	e00c      	b.n	800607a <actOnDownDirFromGoingUp+0x44>
    	}
    }

    if( mc->sm.state == MOTOR_CTRL_SM_STATE_GOING_DOWN_2 ||
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	2b02      	cmp	r3, #2
 8006066:	d003      	beq.n	8006070 <actOnDownDirFromGoingUp+0x3a>
    	mc->sm.state == MOTOR_CTRL_SM_STATE_GOING_UP_4	)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	781b      	ldrb	r3, [r3, #0]
    if( mc->sm.state == MOTOR_CTRL_SM_STATE_GOING_DOWN_2 ||
 800606c:	2b04      	cmp	r3, #4
 800606e:	d104      	bne.n	800607a <actOnDownDirFromGoingUp+0x44>
    {
		/*start the waiting timer*/
		Timer_Start(&mc->timer);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	3330      	adds	r3, #48	@ 0x30
 8006074:	4618      	mov	r0, r3
 8006076:	f000 fc33 	bl	80068e0 <Timer_Start>
    }

}
 800607a:	3708      	adds	r7, #8
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <actOnUpDirFromGoingDowm>:

/*Action on up direction change event*/
void actOnUpDirFromGoingDowm(MotorController_ts *mc){
 8006080:	b580      	push	{r7, lr}
 8006082:	b082      	sub	sp, #8
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
	/* T9: ST 2 -> 6
	 *  Stop the motor
	 *  start the waiting timer
	 * */

	mc->downSen.isTriggered = 0;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	mc->downSen.state = 0;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	mc->upSen.isTriggered = 0;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	mc->upSen.state = 0;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

	/*Stop the motor*/
    if (mc->motorIf->stop != NULL){
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00b      	beq.n	80060ca <actOnUpDirFromGoingDowm+0x4a>
    	if(mc->motorIf->stop() != MOTOR_CTRL_ERR_OK){
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	4798      	blx	r3
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d004      	beq.n	80060ca <actOnUpDirFromGoingDowm+0x4a>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_STOP);
 80060c0:	2104      	movs	r1, #4
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7ff ff04 	bl	8005ed0 <setFault>
    		return;
 80060c8:	e00c      	b.n	80060e4 <actOnUpDirFromGoingDowm+0x64>
    	}
    }

    if( mc->sm.state == MOTOR_CTRL_SM_STATE_GOING_DOWN_2 ||
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	781b      	ldrb	r3, [r3, #0]
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d003      	beq.n	80060da <actOnUpDirFromGoingDowm+0x5a>
    	mc->sm.state == MOTOR_CTRL_SM_STATE_GOING_UP_4	)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	781b      	ldrb	r3, [r3, #0]
    if( mc->sm.state == MOTOR_CTRL_SM_STATE_GOING_DOWN_2 ||
 80060d6:	2b04      	cmp	r3, #4
 80060d8:	d104      	bne.n	80060e4 <actOnUpDirFromGoingDowm+0x64>
    {
		/*start the waiting timer*/
		Timer_Start(&mc->timer);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	3330      	adds	r3, #48	@ 0x30
 80060de:	4618      	mov	r0, r3
 80060e0:	f000 fbfe 	bl	80068e0 <Timer_Start>
    }

}
 80060e4:	3708      	adds	r7, #8
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}

080060ea <actOnDir>:

/*Action on down direction change event*/
void actOnDir(MotorController_ts *mc){
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b084      	sub	sp, #16
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
	/* T9: ST 2 -> 6
	 *  start the motor
	 *  start the waiting timer
	 * */

	mc->downSen.isTriggered = 0;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	mc->downSen.state = 0;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	mc->upSen.isTriggered = 0;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	mc->upSen.state = 0;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

	/*1. Set the direction*/
	if (mc->motorIf->setDir != NULL){
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d021      	beq.n	8006160 <actOnDir+0x76>

		MotorCtrl_Dir_te dir;
				if((mc->path==MOTOR_CTRL_PATH_NORMAL) || (mc->dir == MOTOR_CTRL_DIR_NONE)){
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	79db      	ldrb	r3, [r3, #7]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d003      	beq.n	800612c <actOnDir+0x42>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	799b      	ldrb	r3, [r3, #6]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d103      	bne.n	8006134 <actOnDir+0x4a>
					dir = mc->dir;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	799b      	ldrb	r3, [r3, #6]
 8006130:	73fb      	strb	r3, [r7, #15]
 8006132:	e007      	b.n	8006144 <actOnDir+0x5a>
				}else{
					dir = ((mc->dir== MOTOR_CTRL_DIR_DOWN)?MOTOR_CTRL_DIR_UP:MOTOR_CTRL_DIR_DOWN);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	799b      	ldrb	r3, [r3, #6]
 8006138:	2b01      	cmp	r3, #1
 800613a:	d101      	bne.n	8006140 <actOnDir+0x56>
 800613c:	2302      	movs	r3, #2
 800613e:	e000      	b.n	8006142 <actOnDir+0x58>
 8006140:	2301      	movs	r3, #1
 8006142:	73fb      	strb	r3, [r7, #15]
				}


    	if(mc->motorIf->setDir(dir) != MOTOR_CTRL_ERR_OK){
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006148:	691b      	ldr	r3, [r3, #16]
 800614a:	7bfa      	ldrb	r2, [r7, #15]
 800614c:	4610      	mov	r0, r2
 800614e:	4798      	blx	r3
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d004      	beq.n	8006160 <actOnDir+0x76>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_SET_DOWN_DIR);
 8006156:	2107      	movs	r1, #7
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7ff feb9 	bl	8005ed0 <setFault>
    		return;
 800615e:	e013      	b.n	8006188 <actOnDir+0x9e>
    	}
	}

	/*start the motor*/
    if (mc->motorIf->start != NULL){
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00e      	beq.n	8006188 <actOnDir+0x9e>

    	if(mc->motorIf->start() != MOTOR_CTRL_ERR_OK){
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	4798      	blx	r3
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d004      	beq.n	8006182 <actOnDir+0x98>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_START);
 8006178:	2103      	movs	r1, #3
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7ff fea8 	bl	8005ed0 <setFault>
    		return;
 8006180:	e002      	b.n	8006188 <actOnDir+0x9e>
    	}
    	mc->start = 1;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2201      	movs	r2, #1
 8006186:	715a      	strb	r2, [r3, #5]
    }
}
 8006188:	3710      	adds	r7, #16
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}

0800618e <actOnStartUpAndDownDir>:


/*Action on up direction change event*/
void actOnStartUpAndDownDir(MotorController_ts *mc){
 800618e:	b580      	push	{r7, lr}
 8006190:	b084      	sub	sp, #16
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
	 *  start the motor
	 *  start the waiting timer
	 * */

	/*1. Set the direction*/
	if (mc->motorIf->setDir != NULL){
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800619a:	691b      	ldr	r3, [r3, #16]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d021      	beq.n	80061e4 <actOnStartUpAndDownDir+0x56>

		MotorCtrl_Dir_te dir;
				if((mc->path==MOTOR_CTRL_PATH_NORMAL) || (mc->dir == MOTOR_CTRL_DIR_NONE)){
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	79db      	ldrb	r3, [r3, #7]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d003      	beq.n	80061b0 <actOnStartUpAndDownDir+0x22>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	799b      	ldrb	r3, [r3, #6]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d103      	bne.n	80061b8 <actOnStartUpAndDownDir+0x2a>
					dir = mc->dir;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	799b      	ldrb	r3, [r3, #6]
 80061b4:	73fb      	strb	r3, [r7, #15]
 80061b6:	e007      	b.n	80061c8 <actOnStartUpAndDownDir+0x3a>
				}else{
					dir = ((mc->dir== MOTOR_CTRL_DIR_DOWN)?MOTOR_CTRL_DIR_UP:MOTOR_CTRL_DIR_DOWN);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	799b      	ldrb	r3, [r3, #6]
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d101      	bne.n	80061c4 <actOnStartUpAndDownDir+0x36>
 80061c0:	2302      	movs	r3, #2
 80061c2:	e000      	b.n	80061c6 <actOnStartUpAndDownDir+0x38>
 80061c4:	2301      	movs	r3, #1
 80061c6:	73fb      	strb	r3, [r7, #15]
				}

    	if(mc->motorIf->setDir(dir) != MOTOR_CTRL_ERR_OK){
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	7bfa      	ldrb	r2, [r7, #15]
 80061d0:	4610      	mov	r0, r2
 80061d2:	4798      	blx	r3
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d004      	beq.n	80061e4 <actOnStartUpAndDownDir+0x56>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_SET_DOWN_DIR);
 80061da:	2107      	movs	r1, #7
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f7ff fe77 	bl	8005ed0 <setFault>
    		return;
 80061e2:	e004      	b.n	80061ee <actOnStartUpAndDownDir+0x60>
    	}
	}

	/*start the waiting timer*/
	Timer_Start(&mc->timer);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	3330      	adds	r3, #48	@ 0x30
 80061e8:	4618      	mov	r0, r3
 80061ea:	f000 fb79 	bl	80068e0 <Timer_Start>
}
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <actOnWitingTimeout>:



/*Action on up direction change event*/
void actOnWitingTimeout(MotorController_ts *mc){
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
	 *  start the waiting timer
	 * */


	/*Stop the waiting timer*/
	Timer_Stop(&mc->timer);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	3330      	adds	r3, #48	@ 0x30
 8006200:	4618      	mov	r0, r3
 8006202:	f000 fb87 	bl	8006914 <Timer_Stop>

	/*1. Set the direction*/
	if (mc->motorIf->setDir != NULL){
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d021      	beq.n	8006254 <actOnWitingTimeout+0x60>

		MotorCtrl_Dir_te dir;
				if((mc->path==MOTOR_CTRL_PATH_NORMAL) || (mc->dir == MOTOR_CTRL_DIR_NONE)){
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	79db      	ldrb	r3, [r3, #7]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d003      	beq.n	8006220 <actOnWitingTimeout+0x2c>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	799b      	ldrb	r3, [r3, #6]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d103      	bne.n	8006228 <actOnWitingTimeout+0x34>
					dir = mc->dir;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	799b      	ldrb	r3, [r3, #6]
 8006224:	73fb      	strb	r3, [r7, #15]
 8006226:	e007      	b.n	8006238 <actOnWitingTimeout+0x44>
				}else{
					dir = ((mc->dir== MOTOR_CTRL_DIR_DOWN)?MOTOR_CTRL_DIR_UP:MOTOR_CTRL_DIR_DOWN);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	799b      	ldrb	r3, [r3, #6]
 800622c:	2b01      	cmp	r3, #1
 800622e:	d101      	bne.n	8006234 <actOnWitingTimeout+0x40>
 8006230:	2302      	movs	r3, #2
 8006232:	e000      	b.n	8006236 <actOnWitingTimeout+0x42>
 8006234:	2301      	movs	r3, #1
 8006236:	73fb      	strb	r3, [r7, #15]
				}


    	if(mc->motorIf->setDir(dir) != MOTOR_CTRL_ERR_OK){
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	7bfa      	ldrb	r2, [r7, #15]
 8006240:	4610      	mov	r0, r2
 8006242:	4798      	blx	r3
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d004      	beq.n	8006254 <actOnWitingTimeout+0x60>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_SET_DOWN_DIR);
 800624a:	2107      	movs	r1, #7
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f7ff fe3f 	bl	8005ed0 <setFault>
    		return;
 8006252:	e013      	b.n	800627c <actOnWitingTimeout+0x88>
    	}
	}

	/*Start the motor*/
    if (mc->motorIf->start != NULL){
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00e      	beq.n	800627c <actOnWitingTimeout+0x88>

    	if(mc->motorIf->start() != MOTOR_CTRL_ERR_OK){
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	4798      	blx	r3
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d004      	beq.n	8006276 <actOnWitingTimeout+0x82>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_START);
 800626c:	2103      	movs	r1, #3
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7ff fe2e 	bl	8005ed0 <setFault>
    		return;
 8006274:	e002      	b.n	800627c <actOnWitingTimeout+0x88>
    	}
    	mc->start = 1;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2201      	movs	r2, #1
 800627a:	715a      	strb	r2, [r3, #5]
    }




}
 800627c:	3710      	adds	r7, #16
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <actOnDownSen>:

/*Action on down sensor trigger event*/
void actOnDownSen(MotorController_ts *mc){
 8006282:	b580      	push	{r7, lr}
 8006284:	b082      	sub	sp, #8
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
//	mc->isStartUp = 0;
	mc->downSen.isTriggered = 0;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	mc->downSen.state = 0;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	mc->upSen.isTriggered = 0;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	mc->upSen.state = 0;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	mc->dir = MOTOR_CTRL_DIR_NONE;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	719a      	strb	r2, [r3, #6]
	/*Stop the motor*/
    if (mc->motorIf->stop != NULL){
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00e      	beq.n	80062d8 <actOnDownSen+0x56>
    	if(mc->motorIf->stop() != MOTOR_CTRL_ERR_OK){
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	4798      	blx	r3
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d004      	beq.n	80062d2 <actOnDownSen+0x50>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_STOP);
 80062c8:	2104      	movs	r1, #4
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f7ff fe00 	bl	8005ed0 <setFault>
    		return;
 80062d0:	e00a      	b.n	80062e8 <actOnDownSen+0x66>
    	}
    	mc->start = 0;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	715a      	strb	r2, [r3, #5]
    }
    if(mc->callback.downPosRechdCB != NULL){
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d003      	beq.n	80062e8 <actOnDownSen+0x66>
    	mc->callback.downPosRechdCB((void*)mc);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	4798      	blx	r3
    }
}
 80062e8:	3708      	adds	r7, #8
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}

080062ee <actOnUpSen>:


/*Action on up sensor trigger event*/
void actOnUpSen(MotorController_ts *mc){
 80062ee:	b580      	push	{r7, lr}
 80062f0:	b084      	sub	sp, #16
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
	mc->upSen.isTriggered = 0;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	mc->upSen.state = 0;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	mc->downSen.isTriggered = 0;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	mc->downSen.state = 0;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	/*Stop the motor*/
	if (mc->motorIf->stop != NULL){
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00e      	beq.n	800633e <actOnUpSen+0x50>
		if(mc->motorIf->stop() != MOTOR_CTRL_ERR_OK){
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006324:	68db      	ldr	r3, [r3, #12]
 8006326:	4798      	blx	r3
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d004      	beq.n	8006338 <actOnUpSen+0x4a>
			setFault(mc, MOTOR_CTRL_FAULT_ON_STOP);
 800632e:	2104      	movs	r1, #4
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f7ff fdcd 	bl	8005ed0 <setFault>
			return;
 8006336:	e04e      	b.n	80063d6 <actOnUpSen+0xe8>
		}
		mc->start = 0;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	715a      	strb	r2, [r3, #5]
	}
	if(mc->isStartUp){
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	789b      	ldrb	r3, [r3, #2]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d03f      	beq.n	80063c6 <actOnUpSen+0xd8>
		mc->dir = MOTOR_CTRL_DIR_DOWN;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	719a      	strb	r2, [r3, #6]
		/*1. Set the direction*/
		if (mc->motorIf->setDir != NULL){
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d021      	beq.n	800639a <actOnUpSen+0xac>

			MotorCtrl_Dir_te dir;
					if((mc->path==MOTOR_CTRL_PATH_NORMAL) || (mc->dir == MOTOR_CTRL_DIR_NONE)){
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	79db      	ldrb	r3, [r3, #7]
 800635a:	2b01      	cmp	r3, #1
 800635c:	d003      	beq.n	8006366 <actOnUpSen+0x78>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	799b      	ldrb	r3, [r3, #6]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d103      	bne.n	800636e <actOnUpSen+0x80>
						dir = mc->dir;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	799b      	ldrb	r3, [r3, #6]
 800636a:	73fb      	strb	r3, [r7, #15]
 800636c:	e007      	b.n	800637e <actOnUpSen+0x90>
					}else{
						dir = ((mc->dir== MOTOR_CTRL_DIR_DOWN)?MOTOR_CTRL_DIR_UP:MOTOR_CTRL_DIR_DOWN);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	799b      	ldrb	r3, [r3, #6]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d101      	bne.n	800637a <actOnUpSen+0x8c>
 8006376:	2302      	movs	r3, #2
 8006378:	e000      	b.n	800637c <actOnUpSen+0x8e>
 800637a:	2301      	movs	r3, #1
 800637c:	73fb      	strb	r3, [r7, #15]
					}


	    	if(mc->motorIf->setDir(dir) != MOTOR_CTRL_ERR_OK){
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	7bfa      	ldrb	r2, [r7, #15]
 8006386:	4610      	mov	r0, r2
 8006388:	4798      	blx	r3
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d004      	beq.n	800639a <actOnUpSen+0xac>
	    		setFault(mc, MOTOR_CTRL_FAULT_ON_SET_DOWN_DIR);
 8006390:	2107      	movs	r1, #7
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f7ff fd9c 	bl	8005ed0 <setFault>
	    		return;
 8006398:	e01d      	b.n	80063d6 <actOnUpSen+0xe8>
	    	}
		}

		/*2. Set speed*/
		if (mc->motorIf->setSpeed != NULL){
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d010      	beq.n	80063c6 <actOnUpSen+0xd8>
	    	if(mc->motorIf->setSpeed(mc->learningSpeed) != MOTOR_CTRL_ERR_OK){
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	edd2 7a05 	vldr	s15, [r2, #20]
 80063b0:	eeb0 0a67 	vmov.f32	s0, s15
 80063b4:	4798      	blx	r3
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d004      	beq.n	80063c6 <actOnUpSen+0xd8>
	    		setFault(mc, MOTOR_CTRL_FAULT_ON_SET_SPEED);
 80063bc:	2109      	movs	r1, #9
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f7ff fd86 	bl	8005ed0 <setFault>
	    		return;
 80063c4:	e007      	b.n	80063d6 <actOnUpSen+0xe8>
	    	}
		}
	}

    if(mc->callback.upPosRechdCB != NULL){
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d003      	beq.n	80063d6 <actOnUpSen+0xe8>
    	mc->callback.upPosRechdCB((void*)mc);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	4798      	blx	r3
    }

}
 80063d6:	3710      	adds	r7, #16
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <actOnPosMatched>:


/*Action on down sensor trigger event*/
void actOnPosMatched(MotorController_ts *mc){
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]

    if (mc->motorIf->stop != NULL){
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00e      	beq.n	800640c <actOnPosMatched+0x30>
    	if (mc->motorIf->stop()!= MOTOR_CTRL_ERR_OK){
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	4798      	blx	r3
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d004      	beq.n	8006406 <actOnPosMatched+0x2a>
			setFault(mc, MOTOR_CTRL_FAULT_ON_STOP);
 80063fc:	2104      	movs	r1, #4
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f7ff fd66 	bl	8005ed0 <setFault>
			return;
 8006404:	e00a      	b.n	800641c <actOnPosMatched+0x40>
		}
    	mc->start = 0;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	715a      	strb	r2, [r3, #5]
    }

    if(mc->callback.midPosRechdCB != NULL){
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <actOnPosMatched+0x40>
    	mc->callback.midPosRechdCB((void*)mc);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	4798      	blx	r3
    }
}
 800641c:	3708      	adds	r7, #8
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <actOnUpAndDownSenNotTrigd>:

/*Action on up sensor trigger event*/
void actOnUpAndDownSenNotTrigd(MotorController_ts *mc){
 8006422:	b580      	push	{r7, lr}
 8006424:	b084      	sub	sp, #16
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
	 * 3. Start the motor
	 * 4. set the start up flag
	 * */

	/*4. set the start up flag*/
	mc->isStartUp = 1;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2201      	movs	r2, #1
 800642e:	709a      	strb	r2, [r3, #2]
	/*1. Set the up direction*/
	if (mc->motorIf->setDir != NULL){
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d019      	beq.n	800646e <actOnUpAndDownSenNotTrigd+0x4c>

		MotorCtrl_Dir_te dir;
				if(mc->path==MOTOR_CTRL_PATH_NORMAL){
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	79db      	ldrb	r3, [r3, #7]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d102      	bne.n	8006448 <actOnUpAndDownSenNotTrigd+0x26>
					dir = MOTOR_CTRL_DIR_UP;
 8006442:	2302      	movs	r3, #2
 8006444:	73fb      	strb	r3, [r7, #15]
 8006446:	e001      	b.n	800644c <actOnUpAndDownSenNotTrigd+0x2a>
				}else{
					dir = MOTOR_CTRL_DIR_DOWN;//((mc->dir== MOTOR_CTRL_DIR_DOWN)?MOTOR_CTRL_DIR_UP:MOTOR_CTRL_DIR_DOWN);
 8006448:	2301      	movs	r3, #1
 800644a:	73fb      	strb	r3, [r7, #15]
				}


    	if(mc->motorIf->setDir(dir) != MOTOR_CTRL_ERR_OK){
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	7bfa      	ldrb	r2, [r7, #15]
 8006454:	4610      	mov	r0, r2
 8006456:	4798      	blx	r3
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d004      	beq.n	8006468 <actOnUpAndDownSenNotTrigd+0x46>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_SET_DOWN_DIR);
 800645e:	2107      	movs	r1, #7
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f7ff fd35 	bl	8005ed0 <setFault>
    		return;
 8006466:	e029      	b.n	80064bc <actOnUpAndDownSenNotTrigd+0x9a>
    	}
    	mc->dir = dir;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	7bfa      	ldrb	r2, [r7, #15]
 800646c:	719a      	strb	r2, [r3, #6]
	}

	/*2. Set speed*/
	if (mc->motorIf->setSpeed != NULL){
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d010      	beq.n	800649a <actOnUpAndDownSenNotTrigd+0x78>
    	if(mc->motorIf->setSpeed(mc->learningSpeed) != MOTOR_CTRL_ERR_OK){
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	edd2 7a05 	vldr	s15, [r2, #20]
 8006484:	eeb0 0a67 	vmov.f32	s0, s15
 8006488:	4798      	blx	r3
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d004      	beq.n	800649a <actOnUpAndDownSenNotTrigd+0x78>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_SET_SPEED);
 8006490:	2109      	movs	r1, #9
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f7ff fd1c 	bl	8005ed0 <setFault>
    		return;
 8006498:	e010      	b.n	80064bc <actOnUpAndDownSenNotTrigd+0x9a>
    	}
	}

	/*3. Start the motor*/
    if (mc->motorIf->start != NULL){
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00b      	beq.n	80064bc <actOnUpAndDownSenNotTrigd+0x9a>
    	if(mc->motorIf->start() != MOTOR_CTRL_ERR_OK){
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	4798      	blx	r3
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d004      	beq.n	80064bc <actOnUpAndDownSenNotTrigd+0x9a>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_START);
 80064b2:	2103      	movs	r1, #3
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f7ff fd0b 	bl	8005ed0 <setFault>
    		return;
 80064ba:	bf00      	nop
    	}
    }


}
 80064bc:	3710      	adds	r7, #16
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <actOnFault>:

/*Action on fault event*/
void actOnFault(MotorController_ts *mc){
 80064c2:	b580      	push	{r7, lr}
 80064c4:	b082      	sub	sp, #8
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
	mc->isStartUp = 0;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	709a      	strb	r2, [r3, #2]
    if (mc->motorIf->stop != NULL){
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00e      	beq.n	80064f8 <actOnFault+0x36>
    	if (mc->motorIf->stop()!= MOTOR_CTRL_ERR_OK){
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	4798      	blx	r3
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d004      	beq.n	80064f2 <actOnFault+0x30>
			setFault(mc, MOTOR_CTRL_FAULT_ON_STOP);
 80064e8:	2104      	movs	r1, #4
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f7ff fcf0 	bl	8005ed0 <setFault>
			return;
 80064f0:	e012      	b.n	8006518 <actOnFault+0x56>
		}
    	mc->start = 0;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	715a      	strb	r2, [r3, #5]
    }

    if (mc->motorIf->disable != NULL){
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d00a      	beq.n	8006518 <actOnFault+0x56>
    	if(mc->motorIf->disable() != MOTOR_CTRL_ERR_OK){
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	4798      	blx	r3
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d003      	beq.n	8006518 <actOnFault+0x56>
    		setFault(mc, MOTOR_CTRL_FAULT_ON_DISABLE);
 8006510:	2102      	movs	r1, #2
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7ff fcdc 	bl	8005ed0 <setFault>
    	}
    }
}
 8006518:	3708      	adds	r7, #8
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}

0800651e <actOnFaultClear>:

/*Action on fault clear event*/
void actOnFaultClear(MotorController_ts *mc){
 800651e:	b480      	push	{r7}
 8006520:	b083      	sub	sp, #12
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
	mc->isStartUp = 0;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	709a      	strb	r2, [r3, #2]
	mc->start = 0;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	715a      	strb	r2, [r3, #5]
	mc->dir = MOTOR_CTRL_DIR_NONE;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	719a      	strb	r2, [r3, #6]
	mc->fault = 0;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	mc->faultClear = MOTOR_CTRL_FAULT_OK;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <ErrorHandler>:

static void ErrorHandler(MotorController_ts *mc, MotorCtrl_Error_te error){
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	460b      	mov	r3, r1
 800655e:	70fb      	strb	r3, [r7, #3]
	dbg_trace(TRACE_ENABLE, "MC Error: ");
 8006560:	4912      	ldr	r1, [pc, #72]	@ (80065ac <ErrorHandler+0x58>)
 8006562:	2001      	movs	r0, #1
 8006564:	f7fd fb6e 	bl	8003c44 <dbg_trace>
	switch (error) {
 8006568:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800656c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006570:	d008      	beq.n	8006584 <ErrorHandler+0x30>
 8006572:	2b00      	cmp	r3, #0
 8006574:	da15      	bge.n	80065a2 <ErrorHandler+0x4e>
 8006576:	f113 0f03 	cmn.w	r3, #3
 800657a:	d00d      	beq.n	8006598 <ErrorHandler+0x44>
 800657c:	f113 0f02 	cmn.w	r3, #2
 8006580:	d005      	beq.n	800658e <ErrorHandler+0x3a>

	    case MOTOR_CTRL_ERR_INVALID_VALUE:
	    	dbg_trace(TRACE_ENABLE,"Invalid value\n");
	        break;
	    default:
	        break;
 8006582:	e00e      	b.n	80065a2 <ErrorHandler+0x4e>
	    	dbg_trace(TRACE_ENABLE,"General error occurred.\n");
 8006584:	490a      	ldr	r1, [pc, #40]	@ (80065b0 <ErrorHandler+0x5c>)
 8006586:	2001      	movs	r0, #1
 8006588:	f7fd fb5c 	bl	8003c44 <dbg_trace>
	        break;
 800658c:	e00a      	b.n	80065a4 <ErrorHandler+0x50>
	    	dbg_trace(TRACE_ENABLE, "Null pointer\n");
 800658e:	4909      	ldr	r1, [pc, #36]	@ (80065b4 <ErrorHandler+0x60>)
 8006590:	2001      	movs	r0, #1
 8006592:	f7fd fb57 	bl	8003c44 <dbg_trace>
	        break;
 8006596:	e005      	b.n	80065a4 <ErrorHandler+0x50>
	    	dbg_trace(TRACE_ENABLE,"Invalid value\n");
 8006598:	4907      	ldr	r1, [pc, #28]	@ (80065b8 <ErrorHandler+0x64>)
 800659a:	2001      	movs	r0, #1
 800659c:	f7fd fb52 	bl	8003c44 <dbg_trace>
	        break;
 80065a0:	e000      	b.n	80065a4 <ErrorHandler+0x50>
	        break;
 80065a2:	bf00      	nop
	}
}
 80065a4:	bf00      	nop
 80065a6:	3708      	adds	r7, #8
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	0801afb4 	.word	0x0801afb4
 80065b0:	0801afc0 	.word	0x0801afc0
 80065b4:	0801afdc 	.word	0x0801afdc
 80065b8:	0801afec 	.word	0x0801afec

080065bc <downPosRechdCallback>:
		upPosRechdCallback,
		midPosRechdCallback
};


void downPosRechdCallback(void *ctx){
 80065bc:	b580      	push	{r7, lr}
 80065be:	b082      	sub	sp, #8
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
	dbg_print("MC: down pos callback\r\n");
 80065c4:	4803      	ldr	r0, [pc, #12]	@ (80065d4 <downPosRechdCallback+0x18>)
 80065c6:	f7fd fb0b 	bl	8003be0 <dbg_print>
//	Encoder_SetCount(&gv.enc1, 0);
//	gv.enc1.posAngle = 0;
}
 80065ca:	bf00      	nop
 80065cc:	3708      	adds	r7, #8
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	0801affc 	.word	0x0801affc

080065d8 <upPosRechdCallback>:

void upPosRechdCallback(void *ctx){
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
	dbg_print("MC: up pos callback\r\n");
 80065e0:	4803      	ldr	r0, [pc, #12]	@ (80065f0 <upPosRechdCallback+0x18>)
 80065e2:	f7fd fafd 	bl	8003be0 <dbg_print>
}
 80065e6:	bf00      	nop
 80065e8:	3708      	adds	r7, #8
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	0801b014 	.word	0x0801b014

080065f4 <midPosRechdCallback>:

void midPosRechdCallback(void *ctx){
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b082      	sub	sp, #8
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
	dbg_print("MC: mid pos callback\r\n");
 80065fc:	4803      	ldr	r0, [pc, #12]	@ (800660c <midPosRechdCallback+0x18>)
 80065fe:	f7fd faef 	bl	8003be0 <dbg_print>
}
 8006602:	bf00      	nop
 8006604:	3708      	adds	r7, #8
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	0801b02c 	.word	0x0801b02c

08006610 <PWM_Init>:
 */
#include "pwmIF.h"
#include "pwm_driver.h"

PWM_StatusCode_t PWM_Init(PWM_t *pwm)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
    if (pwm == NULL) {
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <PWM_Init+0x12>
        return PWM_STATUS_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e00c      	b.n	800663c <PWM_Init+0x2c>
    }

    pwm->state.currentFreq = pwm->config.default_freq_hz;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	695a      	ldr	r2, [r3, #20]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	61da      	str	r2, [r3, #28]
    pwm->state.currentDuty = pwm->config.default_duty_percent;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	7e1b      	ldrb	r3, [r3, #24]
 800662e:	461a      	mov	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	621a      	str	r2, [r3, #32]

    return PWM_HW_Init(pwm);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 f829 	bl	800668c <PWM_HW_Init>
 800663a:	4603      	mov	r3, r0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3708      	adds	r7, #8
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <PWM_Start>:

PWM_StatusCode_t PWM_Start(PWM_t *pwm)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
    return PWM_HW_Start(pwm);
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f000 f8a1 	bl	8006794 <PWM_HW_Start>
 8006652:	4603      	mov	r3, r0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3708      	adds	r7, #8
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <PWM_SetDutyCycle>:
{
    return PWM_HW_Stop(pwm);
}

PWM_StatusCode_t PWM_SetDutyCycle(PWM_t *pwm, uint16_t duty_x100)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	460b      	mov	r3, r1
 8006666:	807b      	strh	r3, [r7, #2]
    PWM_StatusCode_t status = PWM_HW_SetDuty(pwm, duty_x100);
 8006668:	887b      	ldrh	r3, [r7, #2]
 800666a:	4619      	mov	r1, r3
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 f8ad 	bl	80067cc <PWM_HW_SetDuty>
 8006672:	4603      	mov	r3, r0
 8006674:	73fb      	strb	r3, [r7, #15]
    if (status == PWM_STATUS_OK) {
 8006676:	7bfb      	ldrb	r3, [r7, #15]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d102      	bne.n	8006682 <PWM_SetDutyCycle+0x26>
        pwm->state.currentDuty = (uint32_t)duty_x100;
 800667c:	887a      	ldrh	r2, [r7, #2]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	621a      	str	r2, [r3, #32]
    }
    return status;
 8006682:	7bfb      	ldrb	r3, [r7, #15]
}
 8006684:	4618      	mov	r0, r3
 8006686:	3710      	adds	r7, #16
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <PWM_HW_Init>:
#include "pwm_driver.h"

PWM_StatusCode_t PWM_HW_Init(PWM_t *pwm)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b090      	sub	sp, #64	@ 0x40
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio = {0};
 8006694:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006698:	2200      	movs	r2, #0
 800669a:	601a      	str	r2, [r3, #0]
 800669c:	605a      	str	r2, [r3, #4]
 800669e:	609a      	str	r2, [r3, #8]
 80066a0:	60da      	str	r2, [r3, #12]
 80066a2:	611a      	str	r2, [r3, #16]

    if ((pwm == NULL) || (pwm->config.htim == NULL)) {
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d003      	beq.n	80066b2 <PWM_HW_Init+0x26>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <PWM_HW_Init+0x2a>
        return PWM_STATUS_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e068      	b.n	8006788 <PWM_HW_Init+0xfc>
    }

    // GPIO Configuration
    __HAL_RCC_GPIOA_CLK_ENABLE();  // Replace with actual port clock if needed
 80066b6:	2300      	movs	r3, #0
 80066b8:	60fb      	str	r3, [r7, #12]
 80066ba:	4b35      	ldr	r3, [pc, #212]	@ (8006790 <PWM_HW_Init+0x104>)
 80066bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066be:	4a34      	ldr	r2, [pc, #208]	@ (8006790 <PWM_HW_Init+0x104>)
 80066c0:	f043 0301 	orr.w	r3, r3, #1
 80066c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80066c6:	4b32      	ldr	r3, [pc, #200]	@ (8006790 <PWM_HW_Init+0x104>)
 80066c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	60fb      	str	r3, [r7, #12]
 80066d0:	68fb      	ldr	r3, [r7, #12]

    gpio.Pin = pwm->config.gpio_pin;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	899b      	ldrh	r3, [r3, #12]
 80066d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    gpio.Mode = GPIO_MODE_AF_PP;
 80066d8:	2302      	movs	r3, #2
 80066da:	633b      	str	r3, [r7, #48]	@ 0x30
    gpio.Pull = GPIO_NOPULL;
 80066dc:	2300      	movs	r3, #0
 80066de:	637b      	str	r3, [r7, #52]	@ 0x34
    gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 80066e0:	2302      	movs	r3, #2
 80066e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    gpio.Alternate = pwm->config.gpio_af;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	7b9b      	ldrb	r3, [r3, #14]
 80066e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(pwm->config.gpio_port, &gpio);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80066f2:	4611      	mov	r1, r2
 80066f4:	4618      	mov	r0, r3
 80066f6:	f003 fc3d 	bl	8009f74 <HAL_GPIO_Init>

    pwm->config.htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	2200      	movs	r2, #0
 8006700:	609a      	str	r2, [r3, #8]
    pwm->config.htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2200      	movs	r2, #0
 8006708:	611a      	str	r2, [r3, #16]
    pwm->config.htim->Init.Prescaler = 0U;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2200      	movs	r2, #0
 8006710:	605a      	str	r2, [r3, #4]
    pwm->config.htim->Init.Period = 0U;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2200      	movs	r2, #0
 8006718:	60da      	str	r2, [r3, #12]

    if (HAL_TIM_PWM_Init(pwm->config.htim) != HAL_OK) {
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4618      	mov	r0, r3
 8006720:	f005 fade 	bl	800bce0 <HAL_TIM_PWM_Init>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <PWM_HW_Init+0xa2>
        return PWM_STATUS_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e02c      	b.n	8006788 <PWM_HW_Init+0xfc>
    }

    TIM_OC_InitTypeDef sConfigOC = {0};
 800672e:	f107 0310 	add.w	r3, r7, #16
 8006732:	2200      	movs	r2, #0
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	605a      	str	r2, [r3, #4]
 8006738:	609a      	str	r2, [r3, #8]
 800673a:	60da      	str	r2, [r3, #12]
 800673c:	611a      	str	r2, [r3, #16]
 800673e:	615a      	str	r2, [r3, #20]
 8006740:	619a      	str	r2, [r3, #24]
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006742:	2360      	movs	r3, #96	@ 0x60
 8006744:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006746:	2300      	movs	r3, #0
 8006748:	61bb      	str	r3, [r7, #24]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800674a:	2300      	movs	r3, #0
 800674c:	623b      	str	r3, [r7, #32]
    sConfigOC.Pulse = 0U;
 800674e:	2300      	movs	r3, #0
 8006750:	617b      	str	r3, [r7, #20]

    if (HAL_TIM_PWM_ConfigChannel(pwm->config.htim, &sConfigOC, pwm->config.channel) != HAL_OK) {
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6818      	ldr	r0, [r3, #0]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	685a      	ldr	r2, [r3, #4]
 800675a:	f107 0310 	add.w	r3, r7, #16
 800675e:	4619      	mov	r1, r3
 8006760:	f006 f92a 	bl	800c9b8 <HAL_TIM_PWM_ConfigChannel>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <PWM_HW_Init+0xe2>
        return PWM_STATUS_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e00c      	b.n	8006788 <PWM_HW_Init+0xfc>
    }

    (void)PWM_HW_SetFrequency(pwm, pwm->config.default_freq_hz);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	695b      	ldr	r3, [r3, #20]
 8006772:	4619      	mov	r1, r3
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 f873 	bl	8006860 <PWM_HW_SetFrequency>
    (void)PWM_HW_SetDuty(pwm, pwm->config.default_duty_percent);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	7e1b      	ldrb	r3, [r3, #24]
 800677e:	4619      	mov	r1, r3
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 f823 	bl	80067cc <PWM_HW_SetDuty>

    return PWM_STATUS_OK;
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	3740      	adds	r7, #64	@ 0x40
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}
 8006790:	40023800 	.word	0x40023800

08006794 <PWM_HW_Start>:

PWM_StatusCode_t PWM_HW_Start(PWM_t *pwm)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b082      	sub	sp, #8
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
    if (pwm == NULL) {
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d101      	bne.n	80067a6 <PWM_HW_Start+0x12>
        return PWM_STATUS_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e00d      	b.n	80067c2 <PWM_HW_Start+0x2e>
    }
    return (HAL_TIM_PWM_Start(pwm->config.htim, pwm->config.channel) == HAL_OK) ? PWM_STATUS_OK : PWM_STATUS_ERROR;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	4619      	mov	r1, r3
 80067b0:	4610      	mov	r0, r2
 80067b2:	f005 faef 	bl	800bd94 <HAL_TIM_PWM_Start>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	bf14      	ite	ne
 80067bc:	2301      	movne	r3, #1
 80067be:	2300      	moveq	r3, #0
 80067c0:	b2db      	uxtb	r3, r3
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3708      	adds	r7, #8
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
	...

080067cc <PWM_HW_SetDuty>:
    }
    return (HAL_TIM_PWM_Stop(pwm->config.htim, pwm->config.channel) == HAL_OK) ? PWM_STATUS_OK : PWM_STATUS_ERROR;
}

PWM_StatusCode_t PWM_HW_SetDuty(PWM_t *pwm, uint16_t duty_x100)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	460b      	mov	r3, r1
 80067d6:	807b      	strh	r3, [r7, #2]
    if ((pwm == NULL) || (duty_x100 > 10000U)) {
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d004      	beq.n	80067e8 <PWM_HW_SetDuty+0x1c>
 80067de:	887b      	ldrh	r3, [r7, #2]
 80067e0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d901      	bls.n	80067ec <PWM_HW_SetDuty+0x20>
        return PWM_STATUS_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e031      	b.n	8006850 <PWM_HW_SetDuty+0x84>
    }

    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(pwm->config.htim);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f4:	60fb      	str	r3, [r7, #12]
    uint32_t pulse = (arr * (uint32_t)duty_x100) / 10000U;
 80067f6:	887b      	ldrh	r3, [r7, #2]
 80067f8:	68fa      	ldr	r2, [r7, #12]
 80067fa:	fb02 f303 	mul.w	r3, r2, r3
 80067fe:	4a17      	ldr	r2, [pc, #92]	@ (800685c <PWM_HW_SetDuty+0x90>)
 8006800:	fba2 2303 	umull	r2, r3, r2, r3
 8006804:	0b5b      	lsrs	r3, r3, #13
 8006806:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(pwm->config.htim, pwm->config.channel, pulse);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d105      	bne.n	800681c <PWM_HW_SetDuty+0x50>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	68ba      	ldr	r2, [r7, #8]
 8006818:	635a      	str	r2, [r3, #52]	@ 0x34
 800681a:	e018      	b.n	800684e <PWM_HW_SetDuty+0x82>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	2b04      	cmp	r3, #4
 8006822:	d105      	bne.n	8006830 <PWM_HW_SetDuty+0x64>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	6393      	str	r3, [r2, #56]	@ 0x38
 800682e:	e00e      	b.n	800684e <PWM_HW_SetDuty+0x82>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	2b08      	cmp	r3, #8
 8006836:	d105      	bne.n	8006844 <PWM_HW_SetDuty+0x78>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8006842:	e004      	b.n	800684e <PWM_HW_SetDuty+0x82>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	6413      	str	r3, [r2, #64]	@ 0x40

    return PWM_STATUS_OK;
 800684e:	2300      	movs	r3, #0
}
 8006850:	4618      	mov	r0, r3
 8006852:	3714      	adds	r7, #20
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr
 800685c:	d1b71759 	.word	0xd1b71759

08006860 <PWM_HW_SetFrequency>:


PWM_StatusCode_t PWM_HW_SetFrequency(PWM_t *pwm, uint32_t freq)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
    if ((pwm == NULL) || (freq == 0U)) {
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d002      	beq.n	8006876 <PWM_HW_SetFrequency+0x16>
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <PWM_HW_SetFrequency+0x1a>
        return PWM_STATUS_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e02e      	b.n	80068d8 <PWM_HW_SetFrequency+0x78>
    }

    uint32_t prescaler = 0U;
 800687a:	2300      	movs	r3, #0
 800687c:	60fb      	str	r3, [r7, #12]
    uint32_t period = (pwm->config.timer_clk_hz / freq) - 1U;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	691a      	ldr	r2, [r3, #16]
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	fbb2 f3f3 	udiv	r3, r2, r3
 8006888:	3b01      	subs	r3, #1
 800688a:	60bb      	str	r3, [r7, #8]

    while (period > 0xFFFFU) {
 800688c:	e00d      	b.n	80068aa <PWM_HW_SetFrequency+0x4a>
        prescaler++;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	3301      	adds	r3, #1
 8006892:	60fb      	str	r3, [r7, #12]
        period = (pwm->config.timer_clk_hz / (freq * (prescaler + 1U))) - 1U;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	691a      	ldr	r2, [r3, #16]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	3301      	adds	r3, #1
 800689c:	6839      	ldr	r1, [r7, #0]
 800689e:	fb01 f303 	mul.w	r3, r1, r3
 80068a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80068a6:	3b01      	subs	r3, #1
 80068a8:	60bb      	str	r3, [r7, #8]
    while (period > 0xFFFFU) {
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068b0:	d2ed      	bcs.n	800688e <PWM_HW_SetFrequency+0x2e>
    }

    pwm->config.htim->Init.Prescaler = prescaler;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	605a      	str	r2, [r3, #4]
    pwm->config.htim->Init.Period = period;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	60da      	str	r2, [r3, #12]

    if (HAL_TIM_PWM_Init(pwm->config.htim) != HAL_OK) {
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f005 fa0a 	bl	800bce0 <HAL_TIM_PWM_Init>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d001      	beq.n	80068d6 <PWM_HW_SetFrequency+0x76>
        return PWM_STATUS_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e000      	b.n	80068d8 <PWM_HW_SetFrequency+0x78>
    }

    return PWM_STATUS_OK;
 80068d6:	2300      	movs	r3, #0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <Timer_Start>:
#define TIMER_C_
#include "Timer.h"



void Timer_Start(Timer_ts *timer){
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
	if(timer->timeout==0){
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d103      	bne.n	80068f8 <Timer_Start+0x18>
		timer->enable = 0;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	701a      	strb	r2, [r3, #0]
		return;
 80068f6:	e00a      	b.n	800690e <Timer_Start+0x2e>
	}
	timer->time = timer->getTimeUs();
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	699b      	ldr	r3, [r3, #24]
 80068fc:	4798      	blx	r3
 80068fe:	4602      	mov	r2, r0
 8006900:	460b      	mov	r3, r1
 8006902:	6879      	ldr	r1, [r7, #4]
 8006904:	e9c1 2302 	strd	r2, r3, [r1, #8]
	timer->enable = 1;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2201      	movs	r2, #1
 800690c:	701a      	strb	r2, [r3, #0]
}
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <Timer_Stop>:

void Timer_Stop(Timer_ts *timer){
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
	timer->enable = 0;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	701a      	strb	r2, [r3, #0]
	timer->isTimeRst = 0;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	615a      	str	r2, [r3, #20]
}
 8006928:	bf00      	nop
 800692a:	370c      	adds	r7, #12
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr

08006934 <Timer_SetTimeout>:
void Timer_Reset(Timer_ts *timer){
	timer->time = timer->getTimeUs();
	timer->isTimeRst = 1;
}

void Timer_SetTimeout(Timer_ts *timer, uint32_t timeout){
 8006934:	b480      	push	{r7}
 8006936:	b083      	sub	sp, #12
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
	timer->timeout = timeout;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	611a      	str	r2, [r3, #16]
}
 8006944:	bf00      	nop
 8006946:	370c      	adds	r7, #12
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr

08006950 <Timer_IsTimeout>:

uint8_t Timer_IsRunning(Timer_ts *timer){
	return timer->enable;
}

uint8_t Timer_IsTimeout(Timer_ts *timer){
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
	if(timer->enable == 0) return 0;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d101      	bne.n	8006964 <Timer_IsTimeout+0x14>
 8006960:	2300      	movs	r3, #0
 8006962:	e014      	b.n	800698e <Timer_IsTimeout+0x3e>
	uint64_t currentTIme = timer->getTimeUs();
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	4798      	blx	r3
 800696a:	e9c7 0102 	strd	r0, r1, [r7, #8]
	if((uint32_t)(currentTIme - timer->time) >= (uint32_t)timer->timeout){
 800696e:	68b9      	ldr	r1, [r7, #8]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8006976:	4613      	mov	r3, r2
 8006978:	1aca      	subs	r2, r1, r3
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	429a      	cmp	r2, r3
 8006980:	d304      	bcc.n	800698c <Timer_IsTimeout+0x3c>
//		timer->time = TS_GetUS(&timStamp);
		timer->isTimeRst = 0;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	615a      	str	r2, [r3, #20]
		return 1;
 8006988:	2301      	movs	r3, #1
 800698a:	e000      	b.n	800698e <Timer_IsTimeout+0x3e>
	}
	return 0;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <Timer_AttachTimeSource>:

void Timer_AttachTimeSource(Timer_ts *timer, uint64_t (*timeUs)(void)){
 8006996:	b480      	push	{r7}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
 800699e:	6039      	str	r1, [r7, #0]
	timer->getTimeUs = timeUs;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	683a      	ldr	r2, [r7, #0]
 80069a4:	619a      	str	r2, [r3, #24]
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr
	...

080069b4 <PID_Controller>:

/**
  * @brief PID controller
  * @param pid: PID_Controller, for the PID parameters
  */
void PID_Controller(PID *pid){
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b082      	sub	sp, #8
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
	if (pid->outputMode == PID_OM_PERCENT){
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	789b      	ldrb	r3, [r3, #2]
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	f040 8099 	bne.w	8006af8 <PID_Controller+0x144>
		pid->error = pid->setpoint - pid->measurement;						// calculates error term
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	ed93 7a02 	vldr	s14, [r3, #8]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	edd3 7a04 	vldr	s15, [r3, #16]
 80069d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	edc3 7a08 	vstr	s15, [r3, #32]
		pid->error_time = HAL_GetTick();
 80069dc:	f002 fd86 	bl	80094ec <HAL_GetTick>
 80069e0:	ee07 0a90 	vmov	s15, r0
 80069e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
		PID_Proportional(pid);												// calculates proportional output
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f8b8 	bl	8006b64 <PID_Proportional>
		PID_Integral(pid);													// calculates integral output
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 f8ca 	bl	8006b8e <PID_Integral>
		PID_Derivative(pid);												// calculates derivative output
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 f8e1 	bl	8006bc2 <PID_Derivative>


		pid->output_i = __PID_Min(pid->output_i, pid->output_i_max);		// makes the integral output limited to set value of the max integral output
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8006a0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a14:	d502      	bpl.n	8006a1c <PID_Controller+0x68>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a1a:	e001      	b.n	8006a20 <PID_Controller+0x6c>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	62d3      	str	r3, [r2, #44]	@ 0x2c
		pid->output_i = __PID_Max(pid->output_i, pid->output_i_max*(-1.0f));		// makes the integral output limited to set value of the max integral output
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8006a30:	eef1 7a67 	vneg.f32	s15, s15
 8006a34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3c:	dd03      	ble.n	8006a46 <PID_Controller+0x92>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8006a44:	e004      	b.n	8006a50 <PID_Controller+0x9c>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8006a4c:	eef1 7a67 	vneg.f32	s15, s15
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		pid->last_error_time = pid->error_time;								// sets the error time to last error time
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	641a      	str	r2, [r3, #64]	@ 0x40
		pid->last_error = pid->error;									// sets the error value to last error value
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a1a      	ldr	r2, [r3, #32]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	625a      	str	r2, [r3, #36]	@ 0x24
		pid->output_pid = pid->output_p + pid->output_i + pid->output_d;	// sum of proportional, integral and derivative output
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8006a72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8006a7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
		pid->output_pid = pid->output_pid;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	635a      	str	r2, [r3, #52]	@ 0x34
		if(pid->output_pid > 100.0 || pid->output_pid < -100.0){
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8006a94:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8006b58 <PID_Controller+0x1a4>
 8006a98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aa0:	dc09      	bgt.n	8006ab6 <PID_Controller+0x102>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8006aa8:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8006b5c <PID_Controller+0x1a8>
 8006aac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ab4:	d503      	bpl.n	8006abe <PID_Controller+0x10a>
			pid->output_pid = 100.0;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	4a29      	ldr	r2, [pc, #164]	@ (8006b60 <PID_Controller+0x1ac>)
 8006aba:	635a      	str	r2, [r3, #52]	@ 0x34
			pid->output_pid = 0;
		}else if(pid->measurement < (float)(pid->setpoint - pid->hystValue)){
			pid->output_pid = 1;
		}
	}
}
 8006abc:	e048      	b.n	8006b50 <PID_Controller+0x19c>
		else if(pid->output_pid < 0.0 && pid->output_pid >= -100.0){
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8006ac4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006acc:	d400      	bmi.n	8006ad0 <PID_Controller+0x11c>
}
 8006ace:	e03f      	b.n	8006b50 <PID_Controller+0x19c>
		else if(pid->output_pid < 0.0 && pid->output_pid >= -100.0){
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8006ad6:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8006b5c <PID_Controller+0x1a8>
 8006ada:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ae2:	da00      	bge.n	8006ae6 <PID_Controller+0x132>
}
 8006ae4:	e034      	b.n	8006b50 <PID_Controller+0x19c>
			pid->output_pid = pid->output_pid*(-1);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8006aec:	eef1 7a67 	vneg.f32	s15, s15
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
}
 8006af6:	e02b      	b.n	8006b50 <PID_Controller+0x19c>
	}else if (pid->outputMode == PID_OM_DISCRETE){							// discrete output mode
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	789b      	ldrb	r3, [r3, #2]
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d127      	bne.n	8006b50 <PID_Controller+0x19c>
		if(pid->measurement >= (float)pid->setpoint){
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	ed93 7a04 	vldr	s14, [r3, #16]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	edd3 7a02 	vldr	s15, [r3, #8]
 8006b0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b14:	db04      	blt.n	8006b20 <PID_Controller+0x16c>
			pid->output_pid = 0;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f04f 0200 	mov.w	r2, #0
 8006b1c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8006b1e:	e017      	b.n	8006b50 <PID_Controller+0x19c>
		}else if(pid->measurement < (float)(pid->setpoint - pid->hystValue)){
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	ed93 7a04 	vldr	s14, [r3, #16]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	edd3 6a02 	vldr	s13, [r3, #8]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	889b      	ldrh	r3, [r3, #4]
 8006b30:	ee07 3a90 	vmov	s15, r3
 8006b34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b38:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006b3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b44:	d400      	bmi.n	8006b48 <PID_Controller+0x194>
}
 8006b46:	e003      	b.n	8006b50 <PID_Controller+0x19c>
			pid->output_pid = 1;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006b4e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8006b50:	bf00      	nop
 8006b52:	3708      	adds	r7, #8
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	42c80000 	.word	0x42c80000
 8006b5c:	c2c80000 	.word	0xc2c80000
 8006b60:	42c80000 	.word	0x42c80000

08006b64 <PID_Proportional>:

/**
  * @brief proportional term for the PID controller
  * @param pid: PID_Controller, for the PID parameters
  */
inline void PID_Proportional(PID *pid){
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
	pid->output_p = pid->kp * pid->error;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	ed93 7a05 	vldr	s14, [r3, #20]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	edd3 7a08 	vldr	s15, [r3, #32]
 8006b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 8006b82:	bf00      	nop
 8006b84:	370c      	adds	r7, #12
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <PID_Integral>:

/**
  * @brief Integral term for the PID controller
  * @param pid: PID_Controller, for the PID parameters
  */
inline void PID_Integral(PID *pid){
 8006b8e:	b480      	push	{r7}
 8006b90:	b083      	sub	sp, #12
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
	pid->output_i = pid->output_i + (pid->ki * pid->error);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	edd3 6a06 	vldr	s13, [r3, #24]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	edd3 7a08 	vldr	s15, [r3, #32]
 8006ba8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 8006bb6:	bf00      	nop
 8006bb8:	370c      	adds	r7, #12
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr

08006bc2 <PID_Derivative>:

/**
  * @brief Derivative term for the PID controller
  * @param pid: PID_Controller, for the PID parameters
  */
inline void PID_Derivative(PID *pid){
 8006bc2:	b480      	push	{r7}
 8006bc4:	b085      	sub	sp, #20
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]

	float delta_error = pid->error - pid->last_error;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	ed93 7a08 	vldr	s14, [r3, #32]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006bd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006bda:	edc7 7a03 	vstr	s15, [r7, #12]
	float delta_error_time = pid->error_time - pid->last_error_time;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8006bea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006bee:	edc7 7a02 	vstr	s15, [r7, #8]
	if(delta_error_time != 0.0f) pid->output_d = ((delta_error* pid->kd)/delta_error_time) ;
 8006bf2:	edd7 7a02 	vldr	s15, [r7, #8]
 8006bf6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bfe:	d00d      	beq.n	8006c1c <PID_Derivative+0x5a>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	ed93 7a07 	vldr	s14, [r3, #28]
 8006c06:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c0a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006c0e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006c12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

}
 8006c1c:	bf00      	nop
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <TS_Init>:

static uint32_t mcuSysClk;
static double mcuSysClkFacktor;
static uint64_t lastCount;		// total count from the last power up

void TS_Init(void){
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	af00      	add	r7, sp, #0
	mcuSysClk = TIMR_BUS_CLK();//HAL_RCC_GetSysClockFreq();
 8006c2c:	f004 f90e 	bl	800ae4c <HAL_RCC_GetPCLK1Freq>
 8006c30:	4603      	mov	r3, r0
 8006c32:	005b      	lsls	r3, r3, #1
 8006c34:	4a15      	ldr	r2, [pc, #84]	@ (8006c8c <TS_Init+0x64>)
 8006c36:	6013      	str	r3, [r2, #0]
	mcuSysClkFacktor = (double)(((htim->Init.Prescaler+1.0f)*1000000.0f)/mcuSysClk);
 8006c38:	4b15      	ldr	r3, [pc, #84]	@ (8006c90 <TS_Init+0x68>)
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	ee07 3a90 	vmov	s15, r3
 8006c40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006c4c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8006c94 <TS_Init+0x6c>
 8006c50:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006c54:	4b0d      	ldr	r3, [pc, #52]	@ (8006c8c <TS_Init+0x64>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	ee07 3a90 	vmov	s15, r3
 8006c5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c60:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006c64:	ee16 0a90 	vmov	r0, s13
 8006c68:	f7f9 fc6e 	bl	8000548 <__aeabi_f2d>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	460b      	mov	r3, r1
 8006c70:	4909      	ldr	r1, [pc, #36]	@ (8006c98 <TS_Init+0x70>)
 8006c72:	e9c1 2300 	strd	r2, r3, [r1]
	lastCount = 0;
 8006c76:	4909      	ldr	r1, [pc, #36]	@ (8006c9c <TS_Init+0x74>)
 8006c78:	f04f 0200 	mov.w	r2, #0
 8006c7c:	f04f 0300 	mov.w	r3, #0
 8006c80:	e9c1 2300 	strd	r2, r3, [r1]
//	dbg_print("htim:%p \r\n",htim);
//	dbg_print("htim_Prescaler:%ld \r\n",htim->Init.Prescaler);
//	dbg_print("mcuSysClk:%ld, mcuSysClk:%f, Prescaler:%ld\r\n",
//			mcuSysClk, mcuSysClkFacktor, htim->Init.Prescaler);
	TS_Start();
 8006c84:	f000 f80c 	bl	8006ca0 <TS_Start>
}
 8006c88:	bf00      	nop
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	20000e80 	.word	0x20000e80
 8006c90:	20000b5c 	.word	0x20000b5c
 8006c94:	49742400 	.word	0x49742400
 8006c98:	20000e88 	.word	0x20000e88
 8006c9c:	20000e90 	.word	0x20000e90

08006ca0 <TS_Start>:
/* This function start the timer
 * */
void TS_Start(void){
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(htim);
 8006ca4:	4802      	ldr	r0, [pc, #8]	@ (8006cb0 <TS_Start+0x10>)
 8006ca6:	f004 ffab 	bl	800bc00 <HAL_TIM_Base_Start_IT>
}
 8006caa:	bf00      	nop
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	20000b5c 	.word	0x20000b5c

08006cb4 <TS_GetUS>:
}


/* This function returns total microsecond
 * */
uint64_t TS_GetUS(void){
 8006cb4:	b5b0      	push	{r4, r5, r7, lr}
 8006cb6:	af00      	add	r7, sp, #0
	tm.currentTime = (uint64_t)((htim->Instance->CNT + lastCount)*mcuSysClkFacktor);
 8006cb8:	4b12      	ldr	r3, [pc, #72]	@ (8006d04 <TS_GetUS+0x50>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	4611      	mov	r1, r2
 8006cc4:	4b10      	ldr	r3, [pc, #64]	@ (8006d08 <TS_GetUS+0x54>)
 8006cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cca:	1884      	adds	r4, r0, r2
 8006ccc:	eb41 0503 	adc.w	r5, r1, r3
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	4629      	mov	r1, r5
 8006cd4:	f7f9 fc5a 	bl	800058c <__aeabi_ul2d>
 8006cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8006d0c <TS_GetUS+0x58>)
 8006cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cde:	f7f9 fc8b 	bl	80005f8 <__aeabi_dmul>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	460b      	mov	r3, r1
 8006ce6:	4610      	mov	r0, r2
 8006ce8:	4619      	mov	r1, r3
 8006cea:	f7f9 ffe5 	bl	8000cb8 <__aeabi_d2ulz>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	4907      	ldr	r1, [pc, #28]	@ (8006d10 <TS_GetUS+0x5c>)
 8006cf4:	e9c1 2300 	strd	r2, r3, [r1]
	return tm.currentTime;
 8006cf8:	4b05      	ldr	r3, [pc, #20]	@ (8006d10 <TS_GetUS+0x5c>)
 8006cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8006cfe:	4610      	mov	r0, r2
 8006d00:	4619      	mov	r1, r3
 8006d02:	bdb0      	pop	{r4, r5, r7, pc}
 8006d04:	20000b5c 	.word	0x20000b5c
 8006d08:	20000e90 	.word	0x20000e90
 8006d0c:	20000e88 	.word	0x20000e88
 8006d10:	20000e60 	.word	0x20000e60

08006d14 <TS_CatchOVF>:
	return tm.tf;
}



void TS_CatchOVF(void){
 8006d14:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8006d18:	af00      	add	r7, sp, #0
	tm.ovfCount++;
 8006d1a:	4e11      	ldr	r6, [pc, #68]	@ (8006d60 <TS_CatchOVF+0x4c>)
 8006d1c:	68b6      	ldr	r6, [r6, #8]
 8006d1e:	1c73      	adds	r3, r6, #1
 8006d20:	4e0f      	ldr	r6, [pc, #60]	@ (8006d60 <TS_CatchOVF+0x4c>)
 8006d22:	60b3      	str	r3, [r6, #8]
	lastCount =  (uint64_t)((uint64_t)htim->Init.Period * (uint64_t)tm.ovfCount);
 8006d24:	4e0f      	ldr	r6, [pc, #60]	@ (8006d64 <TS_CatchOVF+0x50>)
 8006d26:	68f6      	ldr	r6, [r6, #12]
 8006d28:	f04f 0c00 	mov.w	ip, #0
 8006d2c:	4634      	mov	r4, r6
 8006d2e:	4665      	mov	r5, ip
 8006d30:	4e0b      	ldr	r6, [pc, #44]	@ (8006d60 <TS_CatchOVF+0x4c>)
 8006d32:	68b6      	ldr	r6, [r6, #8]
 8006d34:	f04f 0c00 	mov.w	ip, #0
 8006d38:	4630      	mov	r0, r6
 8006d3a:	4661      	mov	r1, ip
 8006d3c:	fb00 fc05 	mul.w	ip, r0, r5
 8006d40:	fb04 f601 	mul.w	r6, r4, r1
 8006d44:	4466      	add	r6, ip
 8006d46:	fba4 8900 	umull	r8, r9, r4, r0
 8006d4a:	eb06 0109 	add.w	r1, r6, r9
 8006d4e:	4689      	mov	r9, r1
 8006d50:	4905      	ldr	r1, [pc, #20]	@ (8006d68 <TS_CatchOVF+0x54>)
 8006d52:	e9c1 8900 	strd	r8, r9, [r1]
}
 8006d56:	bf00      	nop
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8006d5e:	4770      	bx	lr
 8006d60:	20000e60 	.word	0x20000e60
 8006d64:	20000b5c 	.word	0x20000b5c
 8006d68:	20000e90 	.word	0x20000e90

08006d6c <a_w25qxx_spi_write_read>:
 *             - 0 success
 *             - 1 write read failed
 * @note       none
 */
static uint8_t a_w25qxx_spi_write_read(w25qxx_handle_t *handle, uint8_t *in_buf, uint32_t in_len, uint8_t *out_buf, uint32_t out_len)
{
 8006d6c:	b590      	push	{r4, r7, lr}
 8006d6e:	b08f      	sub	sp, #60	@ 0x3c
 8006d70:	af0a      	add	r7, sp, #40	@ 0x28
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
 8006d78:	603b      	str	r3, [r7, #0]
    if (handle->spi_qspi_write_read(0x00, 0x00, 0x00000000, 0x00, 0x00,                /* write read data */
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	689c      	ldr	r4, [r3, #8]
 8006d7e:	2301      	movs	r3, #1
 8006d80:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d82:	6a3b      	ldr	r3, [r7, #32]
 8006d84:	9308      	str	r3, [sp, #32]
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	9307      	str	r3, [sp, #28]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	9306      	str	r3, [sp, #24]
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	9305      	str	r3, [sp, #20]
 8006d92:	2300      	movs	r3, #0
 8006d94:	9304      	str	r3, [sp, #16]
 8006d96:	2300      	movs	r3, #0
 8006d98:	9303      	str	r3, [sp, #12]
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	9302      	str	r3, [sp, #8]
 8006d9e:	2300      	movs	r3, #0
 8006da0:	9301      	str	r3, [sp, #4]
 8006da2:	2300      	movs	r3, #0
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	2300      	movs	r3, #0
 8006da8:	2200      	movs	r2, #0
 8006daa:	2100      	movs	r1, #0
 8006dac:	2000      	movs	r0, #0
 8006dae:	47a0      	blx	r4
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <a_w25qxx_spi_write_read+0x4e>
                                    0x00000000, 0x00, 0x00, 
                                    0x00, in_buf, in_len, out_buf, out_len, 1) != 0)
    {
        return 1;                                                                      /* return error */
 8006db6:	2301      	movs	r3, #1
 8006db8:	e000      	b.n	8006dbc <a_w25qxx_spi_write_read+0x50>
    }
    else
    {
        return 0;                                                                      /* success return 0 */
 8006dba:	2300      	movs	r3, #0
    }
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3714      	adds	r7, #20
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd90      	pop	{r4, r7, pc}

08006dc4 <a_w25qxx_qspi_write_read>:
static uint8_t a_w25qxx_qspi_write_read(w25qxx_handle_t *handle, uint8_t instruction, uint8_t instruction_line,
                                        uint32_t address, uint8_t address_line, uint8_t address_len,
                                        uint32_t alternate, uint8_t alternate_line, uint8_t alternate_len,
                                        uint8_t dummy, uint8_t *in_buf, uint32_t in_len,
                                        uint8_t *out_buf, uint32_t out_len, uint8_t data_line)
{
 8006dc4:	b590      	push	{r4, r7, lr}
 8006dc6:	b08f      	sub	sp, #60	@ 0x3c
 8006dc8:	af0a      	add	r7, sp, #40	@ 0x28
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	607b      	str	r3, [r7, #4]
 8006dce:	460b      	mov	r3, r1
 8006dd0:	72fb      	strb	r3, [r7, #11]
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	72bb      	strb	r3, [r7, #10]
    if (handle->spi_qspi_write_read(instruction, instruction_line, address, address_line, address_len,        /* write read data */
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	689c      	ldr	r4, [r3, #8]
 8006dda:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006dde:	7ab9      	ldrb	r1, [r7, #10]
 8006de0:	7af8      	ldrb	r0, [r7, #11]
 8006de2:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8006de6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006de8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dea:	9308      	str	r3, [sp, #32]
 8006dec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dee:	9307      	str	r3, [sp, #28]
 8006df0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006df2:	9306      	str	r3, [sp, #24]
 8006df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006df6:	9305      	str	r3, [sp, #20]
 8006df8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8006dfc:	9304      	str	r3, [sp, #16]
 8006dfe:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006e02:	9303      	str	r3, [sp, #12]
 8006e04:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006e08:	9302      	str	r3, [sp, #8]
 8006e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e0c:	9301      	str	r3, [sp, #4]
 8006e0e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006e12:	9300      	str	r3, [sp, #0]
 8006e14:	4613      	mov	r3, r2
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	47a0      	blx	r4
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d001      	beq.n	8006e24 <a_w25qxx_qspi_write_read+0x60>
                                    alternate, alternate_line, alternate_len, 
                                    dummy, in_buf, in_len, out_buf, out_len, data_line) != 0)
    {
        return 1;                                                                                             /* return error */
 8006e20:	2301      	movs	r3, #1
 8006e22:	e000      	b.n	8006e26 <a_w25qxx_qspi_write_read+0x62>
    }
    else
    {
        return 0;                                                                                             /* success return 0 */
 8006e24:	2300      	movs	r3, #0
    }
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3714      	adds	r7, #20
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd90      	pop	{r4, r7, pc}
	...

08006e30 <w25qxx_init>:
 *            - 7 reset failed
 *            - 8 set address mode failed
 * @note      none
 */
uint8_t w25qxx_init(w25qxx_handle_t *handle)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b092      	sub	sp, #72	@ 0x48
 8006e34:	af0c      	add	r7, sp, #48	@ 0x30
 8006e36:	6078      	str	r0, [r7, #4]
    uint8_t status;
    uint8_t buf[4];
    uint8_t out[2];
    uint16_t id;
    
    if (handle == NULL)                                                                    /* check handle */
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d102      	bne.n	8006e44 <w25qxx_init+0x14>
    {
        return 2;                                                                          /* return error */
 8006e3e:	2302      	movs	r3, #2
 8006e40:	f000 bc0f 	b.w	8007662 <w25qxx_init+0x832>
    }
    if (handle->debug_print == NULL)                                                       /* check debug_print */
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d102      	bne.n	8006e52 <w25qxx_init+0x22>
    {
        return 3;                                                                          /* return error */
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	f000 bc08 	b.w	8007662 <w25qxx_init+0x832>
    }
    if (handle->spi_qspi_init == NULL)                                                     /* check spi_qspi_init */
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d105      	bne.n	8006e66 <w25qxx_init+0x36>
    {
        handle->debug_print("w25qxx: spi_qspi_init is null.\n");                           /* spi_qspi_init is null */
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	4885      	ldr	r0, [pc, #532]	@ (8007074 <w25qxx_init+0x244>)
 8006e60:	4798      	blx	r3
       
        return 3;                                                                          /* return error */
 8006e62:	2303      	movs	r3, #3
 8006e64:	e3fd      	b.n	8007662 <w25qxx_init+0x832>
    }
    if (handle->spi_qspi_deinit == NULL)                                                   /* check spi_qspi_deinit */
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d105      	bne.n	8006e7a <w25qxx_init+0x4a>
    {
        handle->debug_print("w25qxx: spi_qspi_deinit is null.\n");                         /* spi_qspi_deinit is null */
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	695b      	ldr	r3, [r3, #20]
 8006e72:	4881      	ldr	r0, [pc, #516]	@ (8007078 <w25qxx_init+0x248>)
 8006e74:	4798      	blx	r3
       
        return 3;                                                                          /* return error */
 8006e76:	2303      	movs	r3, #3
 8006e78:	e3f3      	b.n	8007662 <w25qxx_init+0x832>
    }
    if (handle->spi_qspi_write_read == NULL)                                               /* check spi_qspi_write_read */
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d105      	bne.n	8006e8e <w25qxx_init+0x5e>
    {
        handle->debug_print("w25qxx: spi_qspi_write_read is null.\n");                     /* spi_qspi_write_read is null */
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	487d      	ldr	r0, [pc, #500]	@ (800707c <w25qxx_init+0x24c>)
 8006e88:	4798      	blx	r3
       
        return 3;                                                                          /* return error */
 8006e8a:	2303      	movs	r3, #3
 8006e8c:	e3e9      	b.n	8007662 <w25qxx_init+0x832>
    }
    if (handle->delay_us == NULL)                                                          /* check delay_us */
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d105      	bne.n	8006ea2 <w25qxx_init+0x72>
    {
        handle->debug_print("w25qxx: delay_us is null.\n");                                /* delay_us is null */
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	695b      	ldr	r3, [r3, #20]
 8006e9a:	4879      	ldr	r0, [pc, #484]	@ (8007080 <w25qxx_init+0x250>)
 8006e9c:	4798      	blx	r3
       
        return 3;                                                                          /* return error */
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e3df      	b.n	8007662 <w25qxx_init+0x832>
    }
    if (handle->delay_ms == NULL)                                                          /* check delay_ms */
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d105      	bne.n	8006eb6 <w25qxx_init+0x86>
    {
        handle->debug_print("w25qxx: delay_ms is null.\n");                                /* delay_ms is null */
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	4875      	ldr	r0, [pc, #468]	@ (8007084 <w25qxx_init+0x254>)
 8006eb0:	4798      	blx	r3
       
        return 3;                                                                          /* return error */
 8006eb2:	2303      	movs	r3, #3
 8006eb4:	e3d5      	b.n	8007662 <w25qxx_init+0x832>
    }
    
    if (handle->spi_qspi == W25QXX_INTERFACE_SPI)                                          /* spi interface */
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	f040 81d0 	bne.w	8007262 <w25qxx_init+0x432>
    {
        res = handle->spi_qspi_init();                                                     /* spi init */
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4798      	blx	r3
 8006ec8:	4603      	mov	r3, r0
 8006eca:	75fb      	strb	r3, [r7, #23]
        if (res != 0)                                                                      /* check result */
 8006ecc:	7dfb      	ldrb	r3, [r7, #23]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d005      	beq.n	8006ede <w25qxx_init+0xae>
        {
            handle->debug_print("w25qxx: spi init failed.\n");                             /* spi init failed */
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	695b      	ldr	r3, [r3, #20]
 8006ed6:	486c      	ldr	r0, [pc, #432]	@ (8007088 <w25qxx_init+0x258>)
 8006ed8:	4798      	blx	r3
           
            return 1;                                                                      /* return error */
 8006eda:	2301      	movs	r3, #1
 8006edc:	e3c1      	b.n	8007662 <w25qxx_init+0x832>
        }

        if (handle->dual_quad_spi_enable != 0)                                             /* enable dual quad spi */
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	7fdb      	ldrb	r3, [r3, #31]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	f000 810e 	beq.w	8007104 <w25qxx_init+0x2d4>
        {

        	res = a_w25qxx_qspi_write_read(handle,
 8006ee8:	2301      	movs	r3, #1
 8006eea:	930a      	str	r3, [sp, #40]	@ 0x28
 8006eec:	2301      	movs	r3, #1
 8006eee:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ef0:	f107 030a 	add.w	r3, r7, #10
 8006ef4:	9308      	str	r3, [sp, #32]
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	9307      	str	r3, [sp, #28]
 8006efa:	2300      	movs	r3, #0
 8006efc:	9306      	str	r3, [sp, #24]
 8006efe:	2318      	movs	r3, #24
 8006f00:	9305      	str	r3, [sp, #20]
 8006f02:	2300      	movs	r3, #0
 8006f04:	9304      	str	r3, [sp, #16]
 8006f06:	2300      	movs	r3, #0
 8006f08:	9303      	str	r3, [sp, #12]
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	9302      	str	r3, [sp, #8]
 8006f0e:	2300      	movs	r3, #0
 8006f10:	9301      	str	r3, [sp, #4]
 8006f12:	2300      	movs	r3, #0
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	2300      	movs	r3, #0
 8006f18:	2201      	movs	r2, #1
 8006f1a:	21ab      	movs	r1, #171	@ 0xab
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f7ff ff51 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8006f22:	4603      	mov	r3, r0
 8006f24:	75fb      	strb	r3, [r7, #23]
                                           W25QXX_COMMAND_RELEASE_POWER_DOWN, 1,
                                           0x00000000, 0x00, 0x00,
                                           0x00000000, 0x00, 0x00,
                                           3 * 8, NULL, 0x00,
                                          (uint8_t *)&id, 1, 1);                           /* spi write read */
            if (res != 0)                                                                  /* check result */
 8006f26:	7dfb      	ldrb	r3, [r7, #23]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d008      	beq.n	8006f3e <w25qxx_init+0x10e>
            {
                handle->debug_print("w25qxx: release power down failed.\n");               /* release power down failed */
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	695b      	ldr	r3, [r3, #20]
 8006f30:	4856      	ldr	r0, [pc, #344]	@ (800708c <w25qxx_init+0x25c>)
 8006f32:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	4798      	blx	r3
                
                return 1;                                                                  /* return error */
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e391      	b.n	8007662 <w25qxx_init+0x832>
            }
            res = a_w25qxx_qspi_write_read(handle,
 8006f3e:	2300      	movs	r3, #0
 8006f40:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f42:	2300      	movs	r3, #0
 8006f44:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f46:	2300      	movs	r3, #0
 8006f48:	9308      	str	r3, [sp, #32]
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	9307      	str	r3, [sp, #28]
 8006f4e:	2300      	movs	r3, #0
 8006f50:	9306      	str	r3, [sp, #24]
 8006f52:	2300      	movs	r3, #0
 8006f54:	9305      	str	r3, [sp, #20]
 8006f56:	2300      	movs	r3, #0
 8006f58:	9304      	str	r3, [sp, #16]
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	9303      	str	r3, [sp, #12]
 8006f5e:	2300      	movs	r3, #0
 8006f60:	9302      	str	r3, [sp, #8]
 8006f62:	2300      	movs	r3, #0
 8006f64:	9301      	str	r3, [sp, #4]
 8006f66:	2300      	movs	r3, #0
 8006f68:	9300      	str	r3, [sp, #0]
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	2166      	movs	r1, #102	@ 0x66
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f7ff ff27 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8006f76:	4603      	mov	r3, r0
 8006f78:	75fb      	strb	r3, [r7, #23]
                                           W25QXX_COMMAND_ENABLE_RESET, 1,
                                           0x00000000, 0x00, 0x00,
                                           0x00000000, 0x00, 0x00,
                                           0x00, NULL, 0x00,
                                           NULL, 0x00, 0x00);                              /* spi write read */
            if (res != 0)                                                                  /* check result */
 8006f7a:	7dfb      	ldrb	r3, [r7, #23]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d008      	beq.n	8006f92 <w25qxx_init+0x162>
            {
                handle->debug_print("w25qxx: enable reset failed.\n");                     /* enable reset failed */
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	695b      	ldr	r3, [r3, #20]
 8006f84:	4842      	ldr	r0, [pc, #264]	@ (8007090 <w25qxx_init+0x260>)
 8006f86:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	4798      	blx	r3
                
                return 7;                                                                  /* return error */
 8006f8e:	2307      	movs	r3, #7
 8006f90:	e367      	b.n	8007662 <w25qxx_init+0x832>
            }
            res = a_w25qxx_qspi_write_read(handle,
 8006f92:	2300      	movs	r3, #0
 8006f94:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f96:	2300      	movs	r3, #0
 8006f98:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	9308      	str	r3, [sp, #32]
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	9307      	str	r3, [sp, #28]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	9306      	str	r3, [sp, #24]
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	9305      	str	r3, [sp, #20]
 8006faa:	2300      	movs	r3, #0
 8006fac:	9304      	str	r3, [sp, #16]
 8006fae:	2300      	movs	r3, #0
 8006fb0:	9303      	str	r3, [sp, #12]
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	9302      	str	r3, [sp, #8]
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	9301      	str	r3, [sp, #4]
 8006fba:	2300      	movs	r3, #0
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	2199      	movs	r1, #153	@ 0x99
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f7ff fefd 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	75fb      	strb	r3, [r7, #23]
                                           W25QXX_COMMAND_RESET_DEVICE, 1,
                                           0x00000000, 0x00, 0x00,
                                           0x00000000, 0x00, 0x00,
                                           0x00, NULL, 0x00,
                                           NULL, 0x00, 0x00);                              /* spi write read */
            if (res != 0)                                                                  /* check result */
 8006fce:	7dfb      	ldrb	r3, [r7, #23]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d008      	beq.n	8006fe6 <w25qxx_init+0x1b6>
            {
                handle->debug_print("w25qxx: reset device failed.\n");                     /* reset device failed */
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	482e      	ldr	r0, [pc, #184]	@ (8007094 <w25qxx_init+0x264>)
 8006fda:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	4798      	blx	r3
                
                return 7;                                                                  /* return error */
 8006fe2:	2307      	movs	r3, #7
 8006fe4:	e33d      	b.n	8007662 <w25qxx_init+0x832>
            }
            handle->delay_ms(10);                                                          /* delay 10 ms */
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	200a      	movs	r0, #10
 8006fec:	4798      	blx	r3
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_READ_MANUFACTURER, 1,
 8006fee:	2301      	movs	r3, #1
 8006ff0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ff2:	2302      	movs	r3, #2
 8006ff4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ff6:	f107 030c 	add.w	r3, r7, #12
 8006ffa:	9308      	str	r3, [sp, #32]
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	9307      	str	r3, [sp, #28]
 8007000:	2300      	movs	r3, #0
 8007002:	9306      	str	r3, [sp, #24]
 8007004:	2300      	movs	r3, #0
 8007006:	9305      	str	r3, [sp, #20]
 8007008:	2300      	movs	r3, #0
 800700a:	9304      	str	r3, [sp, #16]
 800700c:	2300      	movs	r3, #0
 800700e:	9303      	str	r3, [sp, #12]
 8007010:	2300      	movs	r3, #0
 8007012:	9302      	str	r3, [sp, #8]
 8007014:	2303      	movs	r3, #3
 8007016:	9301      	str	r3, [sp, #4]
 8007018:	2301      	movs	r3, #1
 800701a:	9300      	str	r3, [sp, #0]
 800701c:	2300      	movs	r3, #0
 800701e:	2201      	movs	r2, #1
 8007020:	2190      	movs	r1, #144	@ 0x90
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f7ff fece 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007028:	4603      	mov	r3, r0
 800702a:	75fb      	strb	r3, [r7, #23]
                                           0x00000000, 1, 3,
                                           0x00000000, 0x00, 0x00,
                                           0, NULL, 0x00,
                                          (uint8_t *)out, 2, 1);                           /* qspi write read */
            if (res != 0)                                                                  /* check result */
 800702c:	7dfb      	ldrb	r3, [r7, #23]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d008      	beq.n	8007044 <w25qxx_init+0x214>
            {
                handle->debug_print("w25qxx: get manufacturer device id failed.\n");       /* get manufacturer device id failed */
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	4818      	ldr	r0, [pc, #96]	@ (8007098 <w25qxx_init+0x268>)
 8007038:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	4798      	blx	r3
                
                return 1;                                                                  /* return error */
 8007040:	2301      	movs	r3, #1
 8007042:	e30e      	b.n	8007662 <w25qxx_init+0x832>
            }
            id = (uint16_t)out[0] << 8 | out[1];                                           /* set id */
 8007044:	7b3b      	ldrb	r3, [r7, #12]
 8007046:	b21b      	sxth	r3, r3
 8007048:	021b      	lsls	r3, r3, #8
 800704a:	b21a      	sxth	r2, r3
 800704c:	7b7b      	ldrb	r3, [r7, #13]
 800704e:	b21b      	sxth	r3, r3
 8007050:	4313      	orrs	r3, r2
 8007052:	b21b      	sxth	r3, r3
 8007054:	b29b      	uxth	r3, r3
 8007056:	817b      	strh	r3, [r7, #10]

            if (id != handle->type)                                                        /* check id */
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	8b5a      	ldrh	r2, [r3, #26]
 800705c:	897b      	ldrh	r3, [r7, #10]
 800705e:	429a      	cmp	r2, r3
 8007060:	d01e      	beq.n	80070a0 <w25qxx_init+0x270>
            {
                handle->debug_print("w25qxx: id is invalid.\n");                           /* id is invalid */
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	695b      	ldr	r3, [r3, #20]
 8007066:	480d      	ldr	r0, [pc, #52]	@ (800709c <w25qxx_init+0x26c>)
 8007068:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	4798      	blx	r3
                
                return 6;                                                                  /* return error */
 8007070:	2306      	movs	r3, #6
 8007072:	e2f6      	b.n	8007662 <w25qxx_init+0x832>
 8007074:	0801ba58 	.word	0x0801ba58
 8007078:	0801ba78 	.word	0x0801ba78
 800707c:	0801ba9c 	.word	0x0801ba9c
 8007080:	0801bac4 	.word	0x0801bac4
 8007084:	0801bae0 	.word	0x0801bae0
 8007088:	0801bafc 	.word	0x0801bafc
 800708c:	0801b2e8 	.word	0x0801b2e8
 8007090:	0801b540 	.word	0x0801b540
 8007094:	0801b560 	.word	0x0801b560
 8007098:	0801b30c 	.word	0x0801b30c
 800709c:	0801bb18 	.word	0x0801bb18
            }
            if (handle->type >= W25Q256)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	8b5b      	ldrh	r3, [r3, #26]
 80070a4:	f64e 7217 	movw	r2, #61207	@ 0xef17
 80070a8:	4293      	cmp	r3, r2
 80070aa:	f240 82d3 	bls.w	8007654 <w25qxx_init+0x824>
            {
                res = a_w25qxx_qspi_write_read(handle, 0xE9, 1,
 80070ae:	2300      	movs	r3, #0
 80070b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80070b2:	2300      	movs	r3, #0
 80070b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80070b6:	2300      	movs	r3, #0
 80070b8:	9308      	str	r3, [sp, #32]
 80070ba:	2300      	movs	r3, #0
 80070bc:	9307      	str	r3, [sp, #28]
 80070be:	2300      	movs	r3, #0
 80070c0:	9306      	str	r3, [sp, #24]
 80070c2:	2300      	movs	r3, #0
 80070c4:	9305      	str	r3, [sp, #20]
 80070c6:	2300      	movs	r3, #0
 80070c8:	9304      	str	r3, [sp, #16]
 80070ca:	2300      	movs	r3, #0
 80070cc:	9303      	str	r3, [sp, #12]
 80070ce:	2300      	movs	r3, #0
 80070d0:	9302      	str	r3, [sp, #8]
 80070d2:	2300      	movs	r3, #0
 80070d4:	9301      	str	r3, [sp, #4]
 80070d6:	2300      	movs	r3, #0
 80070d8:	9300      	str	r3, [sp, #0]
 80070da:	2300      	movs	r3, #0
 80070dc:	2201      	movs	r2, #1
 80070de:	21e9      	movs	r1, #233	@ 0xe9
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f7ff fe6f 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80070e6:	4603      	mov	r3, r0
 80070e8:	75fb      	strb	r3, [r7, #23]
                                               0x00000000, 0, 0,
                                               0x00000000, 0x00, 0x00,
                                               0, NULL, 0x00,
                                               NULL, 0, 0);                                /* qspi write read */
                if (res != 0)                                                              /* check result */
 80070ea:	7dfb      	ldrb	r3, [r7, #23]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 82b1 	beq.w	8007654 <w25qxx_init+0x824>
                {
                    handle->debug_print("w25qxx: enter 3 byte mode failed.\n");            /* enter 3 byte mode failed */
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	695b      	ldr	r3, [r3, #20]
 80070f6:	48a1      	ldr	r0, [pc, #644]	@ (800737c <w25qxx_init+0x54c>)
 80070f8:	4798      	blx	r3
                    (void)handle->spi_qspi_deinit();                                       /** deinit */
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	4798      	blx	r3
                    
                    return 1;                                                              /* return error */
 8007100:	2301      	movs	r3, #1
 8007102:	e2ae      	b.n	8007662 <w25qxx_init+0x832>
                }
            }
        }
        else   //runs this block for SPI                                                                            /* single spi */
        {
            buf[0] = W25QXX_COMMAND_RELEASE_POWER_DOWN;                                    /* release power down command */
 8007104:	23ab      	movs	r3, #171	@ 0xab
 8007106:	743b      	strb	r3, [r7, #16]
            buf[1] = 0xFF;                                                                 /* dummy */
 8007108:	23ff      	movs	r3, #255	@ 0xff
 800710a:	747b      	strb	r3, [r7, #17]
            buf[2] = 0xFF;                                                                 /* dummy */
 800710c:	23ff      	movs	r3, #255	@ 0xff
 800710e:	74bb      	strb	r3, [r7, #18]
            buf[3] = 0xFF;                                                                 /* dummy */
 8007110:	23ff      	movs	r3, #255	@ 0xff
 8007112:	74fb      	strb	r3, [r7, #19]

            res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 4,
 8007114:	f107 030a 	add.w	r3, r7, #10
 8007118:	f107 0110 	add.w	r1, r7, #16
 800711c:	2201      	movs	r2, #1
 800711e:	9200      	str	r2, [sp, #0]
 8007120:	2204      	movs	r2, #4
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f7ff fe22 	bl	8006d6c <a_w25qxx_spi_write_read>
 8007128:	4603      	mov	r3, r0
 800712a:	75fb      	strb	r3, [r7, #23]
                                         (uint8_t *)&id, 1);                               /* spi write read */
            if (res != 0)                                                                  /* check result */
 800712c:	7dfb      	ldrb	r3, [r7, #23]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d008      	beq.n	8007144 <w25qxx_init+0x314>
            {
                handle->debug_print("w25qxx: release power down failed.\n");               /* release power down failed */
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	695b      	ldr	r3, [r3, #20]
 8007136:	4892      	ldr	r0, [pc, #584]	@ (8007380 <w25qxx_init+0x550>)
 8007138:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	4798      	blx	r3
                
                return 1;                                                                  /* return error */
 8007140:	2301      	movs	r3, #1
 8007142:	e28e      	b.n	8007662 <w25qxx_init+0x832>
            }
            buf[0] = W25QXX_COMMAND_ENABLE_RESET;                                          /* enable reset command */
 8007144:	2366      	movs	r3, #102	@ 0x66
 8007146:	743b      	strb	r3, [r7, #16]
            res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, NULL, 0);             /* spi write read */
 8007148:	f107 0110 	add.w	r1, r7, #16
 800714c:	2300      	movs	r3, #0
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	2300      	movs	r3, #0
 8007152:	2201      	movs	r2, #1
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f7ff fe09 	bl	8006d6c <a_w25qxx_spi_write_read>
 800715a:	4603      	mov	r3, r0
 800715c:	75fb      	strb	r3, [r7, #23]
            if (res != 0)                                                                  /* check result */
 800715e:	7dfb      	ldrb	r3, [r7, #23]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d008      	beq.n	8007176 <w25qxx_init+0x346>
            {
                handle->debug_print("w25qxx: enable reset failed.\n");                     /* enable reset failed */
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	695b      	ldr	r3, [r3, #20]
 8007168:	4886      	ldr	r0, [pc, #536]	@ (8007384 <w25qxx_init+0x554>)
 800716a:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	4798      	blx	r3
                
                return 7;                                                                  /* return error */
 8007172:	2307      	movs	r3, #7
 8007174:	e275      	b.n	8007662 <w25qxx_init+0x832>
            }
            buf[0] = W25QXX_COMMAND_RESET_DEVICE;                                          /* reset device command */
 8007176:	2399      	movs	r3, #153	@ 0x99
 8007178:	743b      	strb	r3, [r7, #16]
            res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, NULL, 0);             /* spi write read */
 800717a:	f107 0110 	add.w	r1, r7, #16
 800717e:	2300      	movs	r3, #0
 8007180:	9300      	str	r3, [sp, #0]
 8007182:	2300      	movs	r3, #0
 8007184:	2201      	movs	r2, #1
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f7ff fdf0 	bl	8006d6c <a_w25qxx_spi_write_read>
 800718c:	4603      	mov	r3, r0
 800718e:	75fb      	strb	r3, [r7, #23]
            if (res != 0)                                                                  /* check result */
 8007190:	7dfb      	ldrb	r3, [r7, #23]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d008      	beq.n	80071a8 <w25qxx_init+0x378>
            {
                handle->debug_print("w25qxx: reset device failed.\n");                     /* reset device failed */
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	487b      	ldr	r0, [pc, #492]	@ (8007388 <w25qxx_init+0x558>)
 800719c:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	4798      	blx	r3
                
                return 7;                                                                  /* return error */
 80071a4:	2307      	movs	r3, #7
 80071a6:	e25c      	b.n	8007662 <w25qxx_init+0x832>
            }
            handle->delay_ms(10);                                                          /* delay 10 ms */
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	200a      	movs	r0, #10
 80071ae:	4798      	blx	r3
            buf[0] = W25QXX_COMMAND_READ_MANUFACTURER;  								   /*get manufacturer's id*/
 80071b0:	2390      	movs	r3, #144	@ 0x90
 80071b2:	743b      	strb	r3, [r7, #16]
            buf[1] = 0x00;                                                                 /* dummy */
 80071b4:	2300      	movs	r3, #0
 80071b6:	747b      	strb	r3, [r7, #17]
            buf[2] = 0x00;                                                                 /* dummy */
 80071b8:	2300      	movs	r3, #0
 80071ba:	74bb      	strb	r3, [r7, #18]
            buf[3] = 0x00;                                                                 /* dummy */
 80071bc:	2300      	movs	r3, #0
 80071be:	74fb      	strb	r3, [r7, #19]
            res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 4,
 80071c0:	f107 030c 	add.w	r3, r7, #12
 80071c4:	f107 0110 	add.w	r1, r7, #16
 80071c8:	2202      	movs	r2, #2
 80071ca:	9200      	str	r2, [sp, #0]
 80071cc:	2204      	movs	r2, #4
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7ff fdcc 	bl	8006d6c <a_w25qxx_spi_write_read>
 80071d4:	4603      	mov	r3, r0
 80071d6:	75fb      	strb	r3, [r7, #23]
                                         (uint8_t *)out, 2);                               /* spi write read */
            if (res != 0)                                                                  /* check result */
 80071d8:	7dfb      	ldrb	r3, [r7, #23]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d008      	beq.n	80071f0 <w25qxx_init+0x3c0>
            {
                handle->debug_print("w25qxx: get manufacturer device id failed.\n");       /* get manufacturer device id failed */
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	486a      	ldr	r0, [pc, #424]	@ (800738c <w25qxx_init+0x55c>)
 80071e4:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	4798      	blx	r3
                
                return 4;                                                                  /* return error */
 80071ec:	2304      	movs	r3, #4
 80071ee:	e238      	b.n	8007662 <w25qxx_init+0x832>
            }
            id = (uint16_t)out[0] << 8 | out[1];                                           /* set id */
 80071f0:	7b3b      	ldrb	r3, [r7, #12]
 80071f2:	b21b      	sxth	r3, r3
 80071f4:	021b      	lsls	r3, r3, #8
 80071f6:	b21a      	sxth	r2, r3
 80071f8:	7b7b      	ldrb	r3, [r7, #13]
 80071fa:	b21b      	sxth	r3, r3
 80071fc:	4313      	orrs	r3, r2
 80071fe:	b21b      	sxth	r3, r3
 8007200:	b29b      	uxth	r3, r3
 8007202:	817b      	strh	r3, [r7, #10]
            //handle->debug_print("Flash JEDEC ID: 0x%04X\r\n", id);

            //-------------------------------------------------------------------
            if (id != handle->type)                                                        /* check id */
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	8b5a      	ldrh	r2, [r3, #26]
 8007208:	897b      	ldrh	r3, [r7, #10]
 800720a:	429a      	cmp	r2, r3
 800720c:	d008      	beq.n	8007220 <w25qxx_init+0x3f0>
            {
                handle->debug_print("w25qxx: id is invalid.\n");                           /* id is invalid */
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	485f      	ldr	r0, [pc, #380]	@ (8007390 <w25qxx_init+0x560>)
 8007214:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	4798      	blx	r3
                
                return 6;                                                                  /* return error */
 800721c:	2306      	movs	r3, #6
 800721e:	e220      	b.n	8007662 <w25qxx_init+0x832>
            }
            if (handle->type >= W25Q256)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	8b5b      	ldrh	r3, [r3, #26]
 8007224:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007228:	4293      	cmp	r3, r2
 800722a:	f240 8213 	bls.w	8007654 <w25qxx_init+0x824>
            {
                buf[0] = 0xE9;                                                             /* 3 byte mode */
 800722e:	23e9      	movs	r3, #233	@ 0xe9
 8007230:	743b      	strb	r3, [r7, #16]
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, NULL, 0);         /* spi write read */
 8007232:	f107 0110 	add.w	r1, r7, #16
 8007236:	2300      	movs	r3, #0
 8007238:	9300      	str	r3, [sp, #0]
 800723a:	2300      	movs	r3, #0
 800723c:	2201      	movs	r2, #1
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7ff fd94 	bl	8006d6c <a_w25qxx_spi_write_read>
 8007244:	4603      	mov	r3, r0
 8007246:	75fb      	strb	r3, [r7, #23]
                if (res != 0)                                                              /* check result */
 8007248:	7dfb      	ldrb	r3, [r7, #23]
 800724a:	2b00      	cmp	r3, #0
 800724c:	f000 8202 	beq.w	8007654 <w25qxx_init+0x824>
                {
                    handle->debug_print("w25qxx: set address mode failed.\n");             /* set address mode failed */
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	695b      	ldr	r3, [r3, #20]
 8007254:	484f      	ldr	r0, [pc, #316]	@ (8007394 <w25qxx_init+0x564>)
 8007256:	4798      	blx	r3
                    (void)handle->spi_qspi_deinit();                                       /** deinit */
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	4798      	blx	r3
                    
                    return 8;                                                              /* return error */
 800725e:	2308      	movs	r3, #8
 8007260:	e1ff      	b.n	8007662 <w25qxx_init+0x832>
            }
        }
    }
    else
    {
        res = handle->spi_qspi_init();                                                     /* qspi init */
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4798      	blx	r3
 8007268:	4603      	mov	r3, r0
 800726a:	75fb      	strb	r3, [r7, #23]
        if (res != 0)                                                                      /* check result */
 800726c:	7dfb      	ldrb	r3, [r7, #23]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d005      	beq.n	800727e <w25qxx_init+0x44e>
        {
            handle->debug_print("w25qxx: qspi init failed.\n");                            /* qspi init failed */
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	695b      	ldr	r3, [r3, #20]
 8007276:	4848      	ldr	r0, [pc, #288]	@ (8007398 <w25qxx_init+0x568>)
 8007278:	4798      	blx	r3
           
            return 1;                                                                      /* return error */
 800727a:	2301      	movs	r3, #1
 800727c:	e1f1      	b.n	8007662 <w25qxx_init+0x832>
        }
        res = a_w25qxx_qspi_write_read(handle,
 800727e:	2301      	movs	r3, #1
 8007280:	930a      	str	r3, [sp, #40]	@ 0x28
 8007282:	2301      	movs	r3, #1
 8007284:	9309      	str	r3, [sp, #36]	@ 0x24
 8007286:	f107 030a 	add.w	r3, r7, #10
 800728a:	9308      	str	r3, [sp, #32]
 800728c:	2300      	movs	r3, #0
 800728e:	9307      	str	r3, [sp, #28]
 8007290:	2300      	movs	r3, #0
 8007292:	9306      	str	r3, [sp, #24]
 8007294:	2318      	movs	r3, #24
 8007296:	9305      	str	r3, [sp, #20]
 8007298:	2300      	movs	r3, #0
 800729a:	9304      	str	r3, [sp, #16]
 800729c:	2300      	movs	r3, #0
 800729e:	9303      	str	r3, [sp, #12]
 80072a0:	2300      	movs	r3, #0
 80072a2:	9302      	str	r3, [sp, #8]
 80072a4:	2300      	movs	r3, #0
 80072a6:	9301      	str	r3, [sp, #4]
 80072a8:	2300      	movs	r3, #0
 80072aa:	9300      	str	r3, [sp, #0]
 80072ac:	2300      	movs	r3, #0
 80072ae:	2201      	movs	r2, #1
 80072b0:	21ab      	movs	r1, #171	@ 0xab
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f7ff fd86 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80072b8:	4603      	mov	r3, r0
 80072ba:	75fb      	strb	r3, [r7, #23]
                                       W25QXX_COMMAND_RELEASE_POWER_DOWN, 1,
                                       0x00000000, 0x00, 0x00,
                                       0x00000000, 0x00, 0x00,
                                       3 * 8, NULL, 0x00,
                                      (uint8_t *)&id, 1, 1);                               /* spi write read */
        if (res != 0)                                                                      /* check result */
 80072bc:	7dfb      	ldrb	r3, [r7, #23]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d008      	beq.n	80072d4 <w25qxx_init+0x4a4>
        {
            handle->debug_print("w25qxx: release power down failed.\n");                   /* release power down failed */
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	695b      	ldr	r3, [r3, #20]
 80072c6:	482e      	ldr	r0, [pc, #184]	@ (8007380 <w25qxx_init+0x550>)
 80072c8:	4798      	blx	r3
            (void)handle->spi_qspi_deinit();                                               /** deinit */
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	4798      	blx	r3
            
            return 1;                                                                      /* return error */
 80072d0:	2301      	movs	r3, #1
 80072d2:	e1c6      	b.n	8007662 <w25qxx_init+0x832>
        }
        res = a_w25qxx_qspi_write_read(handle,
 80072d4:	2300      	movs	r3, #0
 80072d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80072d8:	2300      	movs	r3, #0
 80072da:	9309      	str	r3, [sp, #36]	@ 0x24
 80072dc:	2300      	movs	r3, #0
 80072de:	9308      	str	r3, [sp, #32]
 80072e0:	2300      	movs	r3, #0
 80072e2:	9307      	str	r3, [sp, #28]
 80072e4:	2300      	movs	r3, #0
 80072e6:	9306      	str	r3, [sp, #24]
 80072e8:	2300      	movs	r3, #0
 80072ea:	9305      	str	r3, [sp, #20]
 80072ec:	2300      	movs	r3, #0
 80072ee:	9304      	str	r3, [sp, #16]
 80072f0:	2300      	movs	r3, #0
 80072f2:	9303      	str	r3, [sp, #12]
 80072f4:	2300      	movs	r3, #0
 80072f6:	9302      	str	r3, [sp, #8]
 80072f8:	2300      	movs	r3, #0
 80072fa:	9301      	str	r3, [sp, #4]
 80072fc:	2300      	movs	r3, #0
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	2300      	movs	r3, #0
 8007302:	2201      	movs	r2, #1
 8007304:	2166      	movs	r1, #102	@ 0x66
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7ff fd5c 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800730c:	4603      	mov	r3, r0
 800730e:	75fb      	strb	r3, [r7, #23]
                                       W25QXX_COMMAND_ENABLE_RESET, 1,
                                       0x00000000, 0x00, 0x00,
                                       0x00000000, 0x00, 0x00,
                                       0x00, NULL, 0x00,
                                       NULL, 0x00, 0x00);                                  /* spi write read */
        if (res != 0)                                                                      /* check result */
 8007310:	7dfb      	ldrb	r3, [r7, #23]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d008      	beq.n	8007328 <w25qxx_init+0x4f8>
        {
            handle->debug_print("w25qxx: enable reset failed.\n");                         /* enable reset failed */
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	695b      	ldr	r3, [r3, #20]
 800731a:	481a      	ldr	r0, [pc, #104]	@ (8007384 <w25qxx_init+0x554>)
 800731c:	4798      	blx	r3
            (void)handle->spi_qspi_deinit();                                               /** deinit */
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	4798      	blx	r3
            
            return 7;                                                                      /* return error */
 8007324:	2307      	movs	r3, #7
 8007326:	e19c      	b.n	8007662 <w25qxx_init+0x832>
        }
        res = a_w25qxx_qspi_write_read(handle,
 8007328:	2300      	movs	r3, #0
 800732a:	930a      	str	r3, [sp, #40]	@ 0x28
 800732c:	2300      	movs	r3, #0
 800732e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007330:	2300      	movs	r3, #0
 8007332:	9308      	str	r3, [sp, #32]
 8007334:	2300      	movs	r3, #0
 8007336:	9307      	str	r3, [sp, #28]
 8007338:	2300      	movs	r3, #0
 800733a:	9306      	str	r3, [sp, #24]
 800733c:	2300      	movs	r3, #0
 800733e:	9305      	str	r3, [sp, #20]
 8007340:	2300      	movs	r3, #0
 8007342:	9304      	str	r3, [sp, #16]
 8007344:	2300      	movs	r3, #0
 8007346:	9303      	str	r3, [sp, #12]
 8007348:	2300      	movs	r3, #0
 800734a:	9302      	str	r3, [sp, #8]
 800734c:	2300      	movs	r3, #0
 800734e:	9301      	str	r3, [sp, #4]
 8007350:	2300      	movs	r3, #0
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	2300      	movs	r3, #0
 8007356:	2201      	movs	r2, #1
 8007358:	2199      	movs	r1, #153	@ 0x99
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f7ff fd32 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007360:	4603      	mov	r3, r0
 8007362:	75fb      	strb	r3, [r7, #23]
                                       W25QXX_COMMAND_RESET_DEVICE, 1,
                                       0x00000000, 0x00, 0x00,
                                       0x00000000, 0x00, 0x00,
                                       0x00, NULL, 0x00,
                                       NULL, 0x00, 0x00);                                  /* spi write read */
        if (res != 0)                                                                      /* check result */
 8007364:	7dfb      	ldrb	r3, [r7, #23]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d018      	beq.n	800739c <w25qxx_init+0x56c>
        {
            handle->debug_print("w25qxx: reset device failed.\n");                         /* reset device failed */
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	695b      	ldr	r3, [r3, #20]
 800736e:	4806      	ldr	r0, [pc, #24]	@ (8007388 <w25qxx_init+0x558>)
 8007370:	4798      	blx	r3
            (void)handle->spi_qspi_deinit();                                               /** deinit */
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	4798      	blx	r3
            
            return 7;                                                                      /* return error */
 8007378:	2307      	movs	r3, #7
 800737a:	e172      	b.n	8007662 <w25qxx_init+0x832>
 800737c:	0801bb30 	.word	0x0801bb30
 8007380:	0801b2e8 	.word	0x0801b2e8
 8007384:	0801b540 	.word	0x0801b540
 8007388:	0801b560 	.word	0x0801b560
 800738c:	0801b30c 	.word	0x0801b30c
 8007390:	0801bb18 	.word	0x0801bb18
 8007394:	0801b074 	.word	0x0801b074
 8007398:	0801bb54 	.word	0x0801bb54
        }
        handle->delay_ms(10);                                                              /* delay 10 ms */
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	200a      	movs	r0, #10
 80073a2:	4798      	blx	r3
        res = a_w25qxx_qspi_write_read(handle,
 80073a4:	2301      	movs	r3, #1
 80073a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80073a8:	2301      	movs	r3, #1
 80073aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ac:	f107 0316 	add.w	r3, r7, #22
 80073b0:	9308      	str	r3, [sp, #32]
 80073b2:	2300      	movs	r3, #0
 80073b4:	9307      	str	r3, [sp, #28]
 80073b6:	2300      	movs	r3, #0
 80073b8:	9306      	str	r3, [sp, #24]
 80073ba:	2300      	movs	r3, #0
 80073bc:	9305      	str	r3, [sp, #20]
 80073be:	2300      	movs	r3, #0
 80073c0:	9304      	str	r3, [sp, #16]
 80073c2:	2300      	movs	r3, #0
 80073c4:	9303      	str	r3, [sp, #12]
 80073c6:	2300      	movs	r3, #0
 80073c8:	9302      	str	r3, [sp, #8]
 80073ca:	2300      	movs	r3, #0
 80073cc:	9301      	str	r3, [sp, #4]
 80073ce:	2300      	movs	r3, #0
 80073d0:	9300      	str	r3, [sp, #0]
 80073d2:	2300      	movs	r3, #0
 80073d4:	2201      	movs	r2, #1
 80073d6:	2135      	movs	r1, #53	@ 0x35
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f7ff fcf3 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80073de:	4603      	mov	r3, r0
 80073e0:	75fb      	strb	r3, [r7, #23]
                                       W25QXX_COMMAND_READ_STATUS_REG2, 1,
                                       0x00000000, 0x00, 0x00,
                                       0x00000000, 0x00, 0x00,
                                       0x00, NULL, 0x00,
                                      (uint8_t *)&status, 1, 1);                           /* spi write read */
        if (res != 0)                                                                      /* check result */
 80073e2:	7dfb      	ldrb	r3, [r7, #23]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d008      	beq.n	80073fa <w25qxx_init+0x5ca>
        {
            handle->debug_print("w25qxx: read status 2 failed.\n");                        /* read status 2 failed */
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	695b      	ldr	r3, [r3, #20]
 80073ec:	489f      	ldr	r0, [pc, #636]	@ (800766c <w25qxx_init+0x83c>)
 80073ee:	4798      	blx	r3
            (void)handle->spi_qspi_deinit();                                               /** deinit */
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	4798      	blx	r3
            
            return 5;                                                                      /* return error */
 80073f6:	2305      	movs	r3, #5
 80073f8:	e133      	b.n	8007662 <w25qxx_init+0x832>
        }
        if ((status & 0x02) == 0)                                                          /* check status */
 80073fa:	7dbb      	ldrb	r3, [r7, #22]
 80073fc:	f003 0302 	and.w	r3, r3, #2
 8007400:	2b00      	cmp	r3, #0
 8007402:	d153      	bne.n	80074ac <w25qxx_init+0x67c>
        {
            res = a_w25qxx_qspi_write_read(handle,
 8007404:	2300      	movs	r3, #0
 8007406:	930a      	str	r3, [sp, #40]	@ 0x28
 8007408:	2300      	movs	r3, #0
 800740a:	9309      	str	r3, [sp, #36]	@ 0x24
 800740c:	2300      	movs	r3, #0
 800740e:	9308      	str	r3, [sp, #32]
 8007410:	2300      	movs	r3, #0
 8007412:	9307      	str	r3, [sp, #28]
 8007414:	2300      	movs	r3, #0
 8007416:	9306      	str	r3, [sp, #24]
 8007418:	2300      	movs	r3, #0
 800741a:	9305      	str	r3, [sp, #20]
 800741c:	2300      	movs	r3, #0
 800741e:	9304      	str	r3, [sp, #16]
 8007420:	2300      	movs	r3, #0
 8007422:	9303      	str	r3, [sp, #12]
 8007424:	2300      	movs	r3, #0
 8007426:	9302      	str	r3, [sp, #8]
 8007428:	2300      	movs	r3, #0
 800742a:	9301      	str	r3, [sp, #4]
 800742c:	2300      	movs	r3, #0
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	2300      	movs	r3, #0
 8007432:	2201      	movs	r2, #1
 8007434:	2150      	movs	r1, #80	@ 0x50
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f7ff fcc4 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800743c:	4603      	mov	r3, r0
 800743e:	75fb      	strb	r3, [r7, #23]
                                           W25QXX_COMMAND_VOLATILE_SR_WRITE_ENABLE, 1,
                                           0x00000000, 0x00, 0x00,
                                           0x00000000, 0x00, 0x00,
                                           0x00, NULL, 0x00,
                                           NULL, 0x00, 0x00);                              /* spi write read */
            if (res != 0)                                                                  /* check result */
 8007440:	7dfb      	ldrb	r3, [r7, #23]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d008      	beq.n	8007458 <w25qxx_init+0x628>
            {
                handle->debug_print("w25qxx: set sr write enable failed.\n");              /* set sr write enable failed */
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	4889      	ldr	r0, [pc, #548]	@ (8007670 <w25qxx_init+0x840>)
 800744c:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	4798      	blx	r3
                
                return 5;                                                                  /* return error */
 8007454:	2305      	movs	r3, #5
 8007456:	e104      	b.n	8007662 <w25qxx_init+0x832>
            }
            res = a_w25qxx_qspi_write_read(handle,
 8007458:	2300      	movs	r3, #0
 800745a:	930a      	str	r3, [sp, #40]	@ 0x28
 800745c:	2300      	movs	r3, #0
 800745e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007460:	2300      	movs	r3, #0
 8007462:	9308      	str	r3, [sp, #32]
 8007464:	2300      	movs	r3, #0
 8007466:	9307      	str	r3, [sp, #28]
 8007468:	2300      	movs	r3, #0
 800746a:	9306      	str	r3, [sp, #24]
 800746c:	2300      	movs	r3, #0
 800746e:	9305      	str	r3, [sp, #20]
 8007470:	2300      	movs	r3, #0
 8007472:	9304      	str	r3, [sp, #16]
 8007474:	2300      	movs	r3, #0
 8007476:	9303      	str	r3, [sp, #12]
 8007478:	2300      	movs	r3, #0
 800747a:	9302      	str	r3, [sp, #8]
 800747c:	2300      	movs	r3, #0
 800747e:	9301      	str	r3, [sp, #4]
 8007480:	2300      	movs	r3, #0
 8007482:	9300      	str	r3, [sp, #0]
 8007484:	2300      	movs	r3, #0
 8007486:	2201      	movs	r2, #1
 8007488:	2131      	movs	r1, #49	@ 0x31
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f7ff fc9a 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007490:	4603      	mov	r3, r0
 8007492:	75fb      	strb	r3, [r7, #23]
                                           W25QXX_COMMAND_WRITE_STATUS_REG2, 1,
                                           0x00000000, 0x00, 0x00,
                                           0x00000000, 0x00, 0x00,
                                           0x00, NULL, 0x00,
                                           NULL, 0x00, 0x00);                              /* spi write read */
            if (res != 0)                                                                  /* check result */
 8007494:	7dfb      	ldrb	r3, [r7, #23]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d008      	beq.n	80074ac <w25qxx_init+0x67c>
            {
                handle->debug_print("w25qxx: write status 2 failed.\n");                   /* write status 2 failed */
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	695b      	ldr	r3, [r3, #20]
 800749e:	4875      	ldr	r0, [pc, #468]	@ (8007674 <w25qxx_init+0x844>)
 80074a0:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	4798      	blx	r3
                
                return 5;                                                                  /* return error */
 80074a8:	2305      	movs	r3, #5
 80074aa:	e0da      	b.n	8007662 <w25qxx_init+0x832>
            }
        }
        res = a_w25qxx_qspi_write_read(handle,
 80074ac:	2300      	movs	r3, #0
 80074ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80074b0:	2300      	movs	r3, #0
 80074b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80074b4:	2300      	movs	r3, #0
 80074b6:	9308      	str	r3, [sp, #32]
 80074b8:	2300      	movs	r3, #0
 80074ba:	9307      	str	r3, [sp, #28]
 80074bc:	2300      	movs	r3, #0
 80074be:	9306      	str	r3, [sp, #24]
 80074c0:	2300      	movs	r3, #0
 80074c2:	9305      	str	r3, [sp, #20]
 80074c4:	2300      	movs	r3, #0
 80074c6:	9304      	str	r3, [sp, #16]
 80074c8:	2300      	movs	r3, #0
 80074ca:	9303      	str	r3, [sp, #12]
 80074cc:	2300      	movs	r3, #0
 80074ce:	9302      	str	r3, [sp, #8]
 80074d0:	2300      	movs	r3, #0
 80074d2:	9301      	str	r3, [sp, #4]
 80074d4:	2300      	movs	r3, #0
 80074d6:	9300      	str	r3, [sp, #0]
 80074d8:	2300      	movs	r3, #0
 80074da:	2201      	movs	r2, #1
 80074dc:	2138      	movs	r1, #56	@ 0x38
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f7ff fc70 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80074e4:	4603      	mov	r3, r0
 80074e6:	75fb      	strb	r3, [r7, #23]
                                       W25QXX_COMMAND_ENTER_QSPI_MODE, 1,
                                       0x00000000, 0x00, 0x00,
                                       0x00000000, 0x00, 0x00,
                                       0x00, NULL, 0x00,
                                       NULL, 0x00, 0x00);                                  /* spi write read */
        if (res != 0)                                                                      /* check result */
 80074e8:	7dfb      	ldrb	r3, [r7, #23]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d008      	beq.n	8007500 <w25qxx_init+0x6d0>
        {
            handle->debug_print("w25qxx: enter qspi failed.\n");                           /* enter qspi failed */
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	4861      	ldr	r0, [pc, #388]	@ (8007678 <w25qxx_init+0x848>)
 80074f4:	4798      	blx	r3
            (void)handle->spi_qspi_deinit();                                               /** deinit */
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	4798      	blx	r3
            
            return 5;                                                                      /* return error */
 80074fc:	2305      	movs	r3, #5
 80074fe:	e0b0      	b.n	8007662 <w25qxx_init+0x832>
        }
        handle->delay_ms(10);                                                              /* delay 10 ms */
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	200a      	movs	r0, #10
 8007506:	4798      	blx	r3
        buf[0] = 3 << 4;                                                                   /* set 8 read dummy */
 8007508:	2330      	movs	r3, #48	@ 0x30
 800750a:	743b      	strb	r3, [r7, #16]
        handle->param = buf[0];                                                            /* set param */
 800750c:	7c3a      	ldrb	r2, [r7, #16]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	775a      	strb	r2, [r3, #29]
        handle->dummy = 8;                                                                 /* set dummy */
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2208      	movs	r2, #8
 8007516:	779a      	strb	r2, [r3, #30]
        res = a_w25qxx_qspi_write_read(handle, 0xC0, 4,
 8007518:	2304      	movs	r3, #4
 800751a:	930a      	str	r3, [sp, #40]	@ 0x28
 800751c:	2300      	movs	r3, #0
 800751e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007520:	2300      	movs	r3, #0
 8007522:	9308      	str	r3, [sp, #32]
 8007524:	2301      	movs	r3, #1
 8007526:	9307      	str	r3, [sp, #28]
 8007528:	f107 0310 	add.w	r3, r7, #16
 800752c:	9306      	str	r3, [sp, #24]
 800752e:	2300      	movs	r3, #0
 8007530:	9305      	str	r3, [sp, #20]
 8007532:	2300      	movs	r3, #0
 8007534:	9304      	str	r3, [sp, #16]
 8007536:	2300      	movs	r3, #0
 8007538:	9303      	str	r3, [sp, #12]
 800753a:	2300      	movs	r3, #0
 800753c:	9302      	str	r3, [sp, #8]
 800753e:	2300      	movs	r3, #0
 8007540:	9301      	str	r3, [sp, #4]
 8007542:	2300      	movs	r3, #0
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	2300      	movs	r3, #0
 8007548:	2204      	movs	r2, #4
 800754a:	21c0      	movs	r1, #192	@ 0xc0
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f7ff fc39 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007552:	4603      	mov	r3, r0
 8007554:	75fb      	strb	r3, [r7, #23]
                                       0x00000000, 0x00, 0x00,
                                       0x00000000, 0x00, 0x00,
                                       0, (uint8_t *)buf, 1,
                                       NULL, 0x00, 4);                                     /* qspi write read */
        if (res != 0)                                                                      /* check result */
 8007556:	7dfb      	ldrb	r3, [r7, #23]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d008      	beq.n	800756e <w25qxx_init+0x73e>
        {
            handle->debug_print("w25qxx: set read parameters failed.\n");                  /* set read parameters failed */
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	695b      	ldr	r3, [r3, #20]
 8007560:	4846      	ldr	r0, [pc, #280]	@ (800767c <w25qxx_init+0x84c>)
 8007562:	4798      	blx	r3
            (void)handle->spi_qspi_deinit();                                               /** deinit */
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	4798      	blx	r3
            
            return 5;                                                                      /* return error */
 800756a:	2305      	movs	r3, #5
 800756c:	e079      	b.n	8007662 <w25qxx_init+0x832>
        }
        res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_READ_MANUFACTURER, 4,
 800756e:	2304      	movs	r3, #4
 8007570:	930a      	str	r3, [sp, #40]	@ 0x28
 8007572:	2302      	movs	r3, #2
 8007574:	9309      	str	r3, [sp, #36]	@ 0x24
 8007576:	f107 030c 	add.w	r3, r7, #12
 800757a:	9308      	str	r3, [sp, #32]
 800757c:	2300      	movs	r3, #0
 800757e:	9307      	str	r3, [sp, #28]
 8007580:	2300      	movs	r3, #0
 8007582:	9306      	str	r3, [sp, #24]
 8007584:	2300      	movs	r3, #0
 8007586:	9305      	str	r3, [sp, #20]
 8007588:	2300      	movs	r3, #0
 800758a:	9304      	str	r3, [sp, #16]
 800758c:	2300      	movs	r3, #0
 800758e:	9303      	str	r3, [sp, #12]
 8007590:	2300      	movs	r3, #0
 8007592:	9302      	str	r3, [sp, #8]
 8007594:	2303      	movs	r3, #3
 8007596:	9301      	str	r3, [sp, #4]
 8007598:	2304      	movs	r3, #4
 800759a:	9300      	str	r3, [sp, #0]
 800759c:	2300      	movs	r3, #0
 800759e:	2204      	movs	r2, #4
 80075a0:	2190      	movs	r1, #144	@ 0x90
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f7ff fc0e 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80075a8:	4603      	mov	r3, r0
 80075aa:	75fb      	strb	r3, [r7, #23]
                                       0x00000000, 4, 3,
                                       0x00000000, 0x00, 0x00,
                                       0, NULL, 0x00,
                                      (uint8_t *)out, 2, 4);                               /* qspi write read */
        if (res != 0)                                                                      /* check result */
 80075ac:	7dfb      	ldrb	r3, [r7, #23]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d008      	beq.n	80075c4 <w25qxx_init+0x794>
        {
            handle->debug_print("w25qxx: get manufacturer device id failed.\n");           /* get manufacturer device id failed */
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	695b      	ldr	r3, [r3, #20]
 80075b6:	4832      	ldr	r0, [pc, #200]	@ (8007680 <w25qxx_init+0x850>)
 80075b8:	4798      	blx	r3
            (void)handle->spi_qspi_deinit();                                               /** deinit */
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	685b      	ldr	r3, [r3, #4]
 80075be:	4798      	blx	r3
            
            return 1;                                                                      /* return error */
 80075c0:	2301      	movs	r3, #1
 80075c2:	e04e      	b.n	8007662 <w25qxx_init+0x832>
        }
        id = (uint16_t)out[0] << 8 | out[1];                                               /* set id */
 80075c4:	7b3b      	ldrb	r3, [r7, #12]
 80075c6:	b21b      	sxth	r3, r3
 80075c8:	021b      	lsls	r3, r3, #8
 80075ca:	b21a      	sxth	r2, r3
 80075cc:	7b7b      	ldrb	r3, [r7, #13]
 80075ce:	b21b      	sxth	r3, r3
 80075d0:	4313      	orrs	r3, r2
 80075d2:	b21b      	sxth	r3, r3
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	817b      	strh	r3, [r7, #10]
        if (id != handle->type)                                                            /* check id */
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	8b5a      	ldrh	r2, [r3, #26]
 80075dc:	897b      	ldrh	r3, [r7, #10]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d008      	beq.n	80075f4 <w25qxx_init+0x7c4>
        {
            handle->debug_print("w25qxx: id is invalid.\n");                               /* id is invalid */
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	695b      	ldr	r3, [r3, #20]
 80075e6:	4827      	ldr	r0, [pc, #156]	@ (8007684 <w25qxx_init+0x854>)
 80075e8:	4798      	blx	r3
            (void)handle->spi_qspi_deinit();                                               /** deinit */
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	4798      	blx	r3
            
            return 6;                                                                      /* return error */
 80075f0:	2306      	movs	r3, #6
 80075f2:	e036      	b.n	8007662 <w25qxx_init+0x832>
        }
        if (handle->type >= W25Q256)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	8b5b      	ldrh	r3, [r3, #26]
 80075f8:	f64e 7217 	movw	r2, #61207	@ 0xef17
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d929      	bls.n	8007654 <w25qxx_init+0x824>
        {
            res = a_w25qxx_qspi_write_read(handle, 0xE9, 4,
 8007600:	2300      	movs	r3, #0
 8007602:	930a      	str	r3, [sp, #40]	@ 0x28
 8007604:	2300      	movs	r3, #0
 8007606:	9309      	str	r3, [sp, #36]	@ 0x24
 8007608:	2300      	movs	r3, #0
 800760a:	9308      	str	r3, [sp, #32]
 800760c:	2300      	movs	r3, #0
 800760e:	9307      	str	r3, [sp, #28]
 8007610:	2300      	movs	r3, #0
 8007612:	9306      	str	r3, [sp, #24]
 8007614:	2300      	movs	r3, #0
 8007616:	9305      	str	r3, [sp, #20]
 8007618:	2300      	movs	r3, #0
 800761a:	9304      	str	r3, [sp, #16]
 800761c:	2300      	movs	r3, #0
 800761e:	9303      	str	r3, [sp, #12]
 8007620:	2300      	movs	r3, #0
 8007622:	9302      	str	r3, [sp, #8]
 8007624:	2300      	movs	r3, #0
 8007626:	9301      	str	r3, [sp, #4]
 8007628:	2300      	movs	r3, #0
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	2300      	movs	r3, #0
 800762e:	2204      	movs	r2, #4
 8007630:	21e9      	movs	r1, #233	@ 0xe9
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f7ff fbc6 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007638:	4603      	mov	r3, r0
 800763a:	75fb      	strb	r3, [r7, #23]
                                           0x00000000, 0, 0,
                                           0x00000000, 0x00, 0x00,
                                           0, NULL, 0x00,
                                           NULL, 0, 0);                                    /* qspi write read */
            if (res != 0)                                                                  /* check result */
 800763c:	7dfb      	ldrb	r3, [r7, #23]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d008      	beq.n	8007654 <w25qxx_init+0x824>
            {
                handle->debug_print("w25qxx: enter 3 byte mode failed.\n");                /* enter 3 byte mode failed */
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	695b      	ldr	r3, [r3, #20]
 8007646:	4810      	ldr	r0, [pc, #64]	@ (8007688 <w25qxx_init+0x858>)
 8007648:	4798      	blx	r3
                (void)handle->spi_qspi_deinit();                                           /** deinit */
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	4798      	blx	r3
                
                return 1;                                                                  /* return error */
 8007650:	2301      	movs	r3, #1
 8007652:	e006      	b.n	8007662 <w25qxx_init+0x832>
            }
        }
    }
    handle->address_mode = W25QXX_ADDRESS_MODE_3_BYTE;                                     /* set address mode */
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	771a      	strb	r2, [r3, #28]
    handle->inited = 1;                                                                    /* initialize inited */
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2201      	movs	r2, #1
 800765e:	761a      	strb	r2, [r3, #24]
    
    return 0;                                                                              /* success return 0 */
 8007660:	2300      	movs	r3, #0
}
 8007662:	4618      	mov	r0, r3
 8007664:	3718      	adds	r7, #24
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
 800766a:	bf00      	nop
 800766c:	0801bb70 	.word	0x0801bb70
 8007670:	0801bb90 	.word	0x0801bb90
 8007674:	0801bbb8 	.word	0x0801bbb8
 8007678:	0801bbd8 	.word	0x0801bbd8
 800767c:	0801b4c0 	.word	0x0801b4c0
 8007680:	0801b30c 	.word	0x0801b30c
 8007684:	0801bb18 	.word	0x0801bb18
 8007688:	0801bb30 	.word	0x0801bb30

0800768c <w25qxx_read>:
 *             - 3 handle is not initialized
 *             - 4 address mode is invalid
 * @note       none
 */
uint8_t w25qxx_read(w25qxx_handle_t *handle, uint32_t addr, uint8_t *data, uint32_t len)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b092      	sub	sp, #72	@ 0x48
 8007690:	af0c      	add	r7, sp, #48	@ 0x30
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	60b9      	str	r1, [r7, #8]
 8007696:	607a      	str	r2, [r7, #4]
 8007698:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint8_t buf[6];
    
    if (handle == NULL)                                                                                   /* check handle */
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d101      	bne.n	80076a4 <w25qxx_read+0x18>
    {
        return 2;                                                                                         /* return error */
 80076a0:	2302      	movs	r3, #2
 80076a2:	e22c      	b.n	8007afe <w25qxx_read+0x472>
    }   
    if (handle->inited != 1)                                                                              /* check handle initialization */
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	7e1b      	ldrb	r3, [r3, #24]
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d001      	beq.n	80076b0 <w25qxx_read+0x24>
    {
        return 3;                                                                                         /* return error */
 80076ac:	2303      	movs	r3, #3
 80076ae:	e226      	b.n	8007afe <w25qxx_read+0x472>
    }
    
    if (handle->spi_qspi == W25QXX_INTERFACE_SPI)                                                         /* spi interface */
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	f040 8162 	bne.w	8007980 <w25qxx_read+0x2f4>
    {
        if (handle->dual_quad_spi_enable != 0)                                                            /* enable dual quad spi */
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	7fdb      	ldrb	r3, [r3, #31]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	f000 80be 	beq.w	8007842 <w25qxx_read+0x1b6>
        {
            if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                       /* 3 address mode */
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	7f1b      	ldrb	r3, [r3, #28]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f040 8081 	bne.w	80077d2 <w25qxx_read+0x146>
            {
                if (handle->type >= W25Q256)                                                              /* >128Mb */
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	8b5b      	ldrh	r3, [r3, #26]
 80076d4:	f64e 7217 	movw	r2, #61207	@ 0xef17
 80076d8:	4293      	cmp	r3, r2
 80076da:	d952      	bls.n	8007782 <w25qxx_read+0xf6>
                {
                    res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 1,
 80076dc:	2300      	movs	r3, #0
 80076de:	930a      	str	r3, [sp, #40]	@ 0x28
 80076e0:	2300      	movs	r3, #0
 80076e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80076e4:	2300      	movs	r3, #0
 80076e6:	9308      	str	r3, [sp, #32]
 80076e8:	2300      	movs	r3, #0
 80076ea:	9307      	str	r3, [sp, #28]
 80076ec:	2300      	movs	r3, #0
 80076ee:	9306      	str	r3, [sp, #24]
 80076f0:	2300      	movs	r3, #0
 80076f2:	9305      	str	r3, [sp, #20]
 80076f4:	2300      	movs	r3, #0
 80076f6:	9304      	str	r3, [sp, #16]
 80076f8:	2300      	movs	r3, #0
 80076fa:	9303      	str	r3, [sp, #12]
 80076fc:	2300      	movs	r3, #0
 80076fe:	9302      	str	r3, [sp, #8]
 8007700:	2300      	movs	r3, #0
 8007702:	9301      	str	r3, [sp, #4]
 8007704:	2300      	movs	r3, #0
 8007706:	9300      	str	r3, [sp, #0]
 8007708:	2300      	movs	r3, #0
 800770a:	2201      	movs	r2, #1
 800770c:	2106      	movs	r1, #6
 800770e:	68f8      	ldr	r0, [r7, #12]
 8007710:	f7ff fb58 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007714:	4603      	mov	r3, r0
 8007716:	75fb      	strb	r3, [r7, #23]
                                                   0x00000000, 0x00, 0x00,
                                                   0x00000000, 0x00, 0x00,
                                                   0x00, NULL, 0x00,
                                                   NULL, 0x00, 0x00);                                     /* qspi write read */
                    if (res != 0)                                                                         /* check result */
 8007718:	7dfb      	ldrb	r3, [r7, #23]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d005      	beq.n	800772a <w25qxx_read+0x9e>
                    {
                        handle->debug_print("w25qxx: write enable failed.\n");                            /* write enable failed */
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	4893      	ldr	r0, [pc, #588]	@ (8007970 <w25qxx_read+0x2e4>)
 8007724:	4798      	blx	r3
                       
                        return 1;                                                                         /* return error */
 8007726:	2301      	movs	r3, #1
 8007728:	e1e9      	b.n	8007afe <w25qxx_read+0x472>
                    }
                    buf[0] = (addr >> 24) & 0xFF;                                                         /* 31 - 24 bits */
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	0e1b      	lsrs	r3, r3, #24
 800772e:	b2db      	uxtb	r3, r3
 8007730:	743b      	strb	r3, [r7, #16]
                    res = a_w25qxx_qspi_write_read(handle, 0xC5, 1,
 8007732:	2301      	movs	r3, #1
 8007734:	930a      	str	r3, [sp, #40]	@ 0x28
 8007736:	2300      	movs	r3, #0
 8007738:	9309      	str	r3, [sp, #36]	@ 0x24
 800773a:	2300      	movs	r3, #0
 800773c:	9308      	str	r3, [sp, #32]
 800773e:	2301      	movs	r3, #1
 8007740:	9307      	str	r3, [sp, #28]
 8007742:	f107 0310 	add.w	r3, r7, #16
 8007746:	9306      	str	r3, [sp, #24]
 8007748:	2300      	movs	r3, #0
 800774a:	9305      	str	r3, [sp, #20]
 800774c:	2300      	movs	r3, #0
 800774e:	9304      	str	r3, [sp, #16]
 8007750:	2300      	movs	r3, #0
 8007752:	9303      	str	r3, [sp, #12]
 8007754:	2300      	movs	r3, #0
 8007756:	9302      	str	r3, [sp, #8]
 8007758:	2300      	movs	r3, #0
 800775a:	9301      	str	r3, [sp, #4]
 800775c:	2300      	movs	r3, #0
 800775e:	9300      	str	r3, [sp, #0]
 8007760:	2300      	movs	r3, #0
 8007762:	2201      	movs	r2, #1
 8007764:	21c5      	movs	r1, #197	@ 0xc5
 8007766:	68f8      	ldr	r0, [r7, #12]
 8007768:	f7ff fb2c 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800776c:	4603      	mov	r3, r0
 800776e:	75fb      	strb	r3, [r7, #23]
                                                   0x00000000, 0x00, 0x00,
                                                   0x00000000, 0x00, 0x00,
                                                   0, (uint8_t *)buf, 0x01,
                                                   NULL, 0x00, 1);                                        /* spi write read */
                    if (res != 0)                                                                         /* check result */
 8007770:	7dfb      	ldrb	r3, [r7, #23]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d005      	beq.n	8007782 <w25qxx_read+0xf6>
                    {
                        handle->debug_print("w25qxx: write extended addr register failed.\n");            /* write extended addr register failed */
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	487e      	ldr	r0, [pc, #504]	@ (8007974 <w25qxx_read+0x2e8>)
 800777c:	4798      	blx	r3
                       
                        return 1;                                                                         /* return error */
 800777e:	2301      	movs	r3, #1
 8007780:	e1bd      	b.n	8007afe <w25qxx_read+0x472>
                    }
                }
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_FAST_READ, 1,
 8007782:	2301      	movs	r3, #1
 8007784:	930a      	str	r3, [sp, #40]	@ 0x28
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	9309      	str	r3, [sp, #36]	@ 0x24
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	9308      	str	r3, [sp, #32]
 800778e:	2300      	movs	r3, #0
 8007790:	9307      	str	r3, [sp, #28]
 8007792:	2300      	movs	r3, #0
 8007794:	9306      	str	r3, [sp, #24]
 8007796:	2308      	movs	r3, #8
 8007798:	9305      	str	r3, [sp, #20]
 800779a:	2300      	movs	r3, #0
 800779c:	9304      	str	r3, [sp, #16]
 800779e:	2300      	movs	r3, #0
 80077a0:	9303      	str	r3, [sp, #12]
 80077a2:	2300      	movs	r3, #0
 80077a4:	9302      	str	r3, [sp, #8]
 80077a6:	2303      	movs	r3, #3
 80077a8:	9301      	str	r3, [sp, #4]
 80077aa:	2301      	movs	r3, #1
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	2201      	movs	r2, #1
 80077b2:	210b      	movs	r1, #11
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f7ff fb05 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80077ba:	4603      	mov	r3, r0
 80077bc:	75fb      	strb	r3, [r7, #23]
                                               addr, 1, 3,
                                               0x00000000, 0x00, 0x00,
                                               8, NULL, 0x00,                                             /* spi write */
                                               data, len, 1);                                             /* spi write read */
                if (res != 0)                                                                             /* check result */
 80077be:	7dfb      	ldrb	r3, [r7, #23]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f000 819b 	beq.w	8007afc <w25qxx_read+0x470>
                {
                    handle->debug_print("w25qxx: fast read failed.\n");                                   /* fast read failed */
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	695b      	ldr	r3, [r3, #20]
 80077ca:	486b      	ldr	r0, [pc, #428]	@ (8007978 <w25qxx_read+0x2ec>)
 80077cc:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 80077ce:	2301      	movs	r3, #1
 80077d0:	e195      	b.n	8007afe <w25qxx_read+0x472>
                }
            }
            else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	7f1b      	ldrb	r3, [r3, #28]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d12d      	bne.n	8007836 <w25qxx_read+0x1aa>
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	8b5b      	ldrh	r3, [r3, #26]
 80077de:	f64e 7217 	movw	r2, #61207	@ 0xef17
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d927      	bls.n	8007836 <w25qxx_read+0x1aa>
            {
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_FAST_READ, 1,
 80077e6:	2301      	movs	r3, #1
 80077e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	9308      	str	r3, [sp, #32]
 80077f2:	2300      	movs	r3, #0
 80077f4:	9307      	str	r3, [sp, #28]
 80077f6:	2300      	movs	r3, #0
 80077f8:	9306      	str	r3, [sp, #24]
 80077fa:	2308      	movs	r3, #8
 80077fc:	9305      	str	r3, [sp, #20]
 80077fe:	2300      	movs	r3, #0
 8007800:	9304      	str	r3, [sp, #16]
 8007802:	2300      	movs	r3, #0
 8007804:	9303      	str	r3, [sp, #12]
 8007806:	2300      	movs	r3, #0
 8007808:	9302      	str	r3, [sp, #8]
 800780a:	2304      	movs	r3, #4
 800780c:	9301      	str	r3, [sp, #4]
 800780e:	2301      	movs	r3, #1
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	2201      	movs	r2, #1
 8007816:	210b      	movs	r1, #11
 8007818:	68f8      	ldr	r0, [r7, #12]
 800781a:	f7ff fad3 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800781e:	4603      	mov	r3, r0
 8007820:	75fb      	strb	r3, [r7, #23]
                                               addr, 1, 4,
                                               0x00000000, 0x00, 0x00,
                                               8, NULL, 0x00,                                             /* spi write */
                                               data, len, 1);                                             /* spi write read */
                if (res != 0)                                                                             /* check result */
 8007822:	7dfb      	ldrb	r3, [r7, #23]
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 8169 	beq.w	8007afc <w25qxx_read+0x470>
                {
                    handle->debug_print("w25qxx: fast read failed.\n");                                   /* fast read failed */
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	695b      	ldr	r3, [r3, #20]
 800782e:	4852      	ldr	r0, [pc, #328]	@ (8007978 <w25qxx_read+0x2ec>)
 8007830:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 8007832:	2301      	movs	r3, #1
 8007834:	e163      	b.n	8007afe <w25qxx_read+0x472>
                }
            }
            else
            {
                handle->debug_print("w25qxx: address mode is invalid.\n");                                /* address mode is invalid */
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	4850      	ldr	r0, [pc, #320]	@ (800797c <w25qxx_read+0x2f0>)
 800783c:	4798      	blx	r3
               
                return 4;                                                                                 /* return error */
 800783e:	2304      	movs	r3, #4
 8007840:	e15d      	b.n	8007afe <w25qxx_read+0x472>
            }
        }
        else                                                                                              /* single spi */
        {
            if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                       /* 3 address mode */
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	7f1b      	ldrb	r3, [r3, #28]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d159      	bne.n	80078fe <w25qxx_read+0x272>
            {
                if (handle->type >= W25Q256)                                                              /* >128Mb */
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	8b5b      	ldrh	r3, [r3, #26]
 800784e:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007852:	4293      	cmp	r3, r2
 8007854:	d92f      	bls.n	80078b6 <w25qxx_read+0x22a>
                {
                    buf[0] = W25QXX_COMMAND_WRITE_ENABLE;                                                 /* write enable command */
 8007856:	2306      	movs	r3, #6
 8007858:	743b      	strb	r3, [r7, #16]
                    res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, NULL, 0);                    /* spi write read */
 800785a:	f107 0110 	add.w	r1, r7, #16
 800785e:	2300      	movs	r3, #0
 8007860:	9300      	str	r3, [sp, #0]
 8007862:	2300      	movs	r3, #0
 8007864:	2201      	movs	r2, #1
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	f7ff fa80 	bl	8006d6c <a_w25qxx_spi_write_read>
 800786c:	4603      	mov	r3, r0
 800786e:	75fb      	strb	r3, [r7, #23]
                    if (res != 0)                                                                         /* check result */
 8007870:	7dfb      	ldrb	r3, [r7, #23]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d005      	beq.n	8007882 <w25qxx_read+0x1f6>
                    {
                        handle->debug_print("w25qxx: write enable failed.\n");                            /* write enable failed */
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	695b      	ldr	r3, [r3, #20]
 800787a:	483d      	ldr	r0, [pc, #244]	@ (8007970 <w25qxx_read+0x2e4>)
 800787c:	4798      	blx	r3
                       
                        return 1;                                                                         /* return error */
 800787e:	2301      	movs	r3, #1
 8007880:	e13d      	b.n	8007afe <w25qxx_read+0x472>
                    }
                    buf[0] = 0xC5;                                                                        /* write extended addr register command */
 8007882:	23c5      	movs	r3, #197	@ 0xc5
 8007884:	743b      	strb	r3, [r7, #16]
                    buf[1] = (addr >> 24) & 0xFF;                                                         /* 31 - 24 bits */
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	0e1b      	lsrs	r3, r3, #24
 800788a:	b2db      	uxtb	r3, r3
 800788c:	747b      	strb	r3, [r7, #17]
                    res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 2, NULL, 0);                    /* spi write read */
 800788e:	f107 0110 	add.w	r1, r7, #16
 8007892:	2300      	movs	r3, #0
 8007894:	9300      	str	r3, [sp, #0]
 8007896:	2300      	movs	r3, #0
 8007898:	2202      	movs	r2, #2
 800789a:	68f8      	ldr	r0, [r7, #12]
 800789c:	f7ff fa66 	bl	8006d6c <a_w25qxx_spi_write_read>
 80078a0:	4603      	mov	r3, r0
 80078a2:	75fb      	strb	r3, [r7, #23]
                    if (res != 0)                                                                         /* check result */
 80078a4:	7dfb      	ldrb	r3, [r7, #23]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d005      	beq.n	80078b6 <w25qxx_read+0x22a>
                    {
                        handle->debug_print("w25qxx: write extended addr register failed.\n");            /* write extended addr register failed */
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	695b      	ldr	r3, [r3, #20]
 80078ae:	4831      	ldr	r0, [pc, #196]	@ (8007974 <w25qxx_read+0x2e8>)
 80078b0:	4798      	blx	r3
                       
                        return 1;                                                                         /* return error */
 80078b2:	2301      	movs	r3, #1
 80078b4:	e123      	b.n	8007afe <w25qxx_read+0x472>
                    }
                }
                buf[0] = W25QXX_COMMAND_FAST_READ;                                                        /* fast read command */
 80078b6:	230b      	movs	r3, #11
 80078b8:	743b      	strb	r3, [r7, #16]
                buf[1] = (addr >> 16) & 0xFF;                                                             /* 23 - 16 bits */
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	0c1b      	lsrs	r3, r3, #16
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	747b      	strb	r3, [r7, #17]
                buf[2] = (addr >> 8) & 0xFF;                                                              /* 15 - 8  bits */
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	0a1b      	lsrs	r3, r3, #8
 80078c6:	b2db      	uxtb	r3, r3
 80078c8:	74bb      	strb	r3, [r7, #18]
                buf[3] = (addr >> 0) & 0xFF;                                                              /* 7 - 0 bits */
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	74fb      	strb	r3, [r7, #19]
                buf[4] = 0x00;                                                                            /* dummy */
 80078d0:	2300      	movs	r3, #0
 80078d2:	753b      	strb	r3, [r7, #20]
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 5, (uint8_t *)data, (uint32_t)len); /* spi write read */
 80078d4:	f107 0110 	add.w	r1, r7, #16
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	9300      	str	r3, [sp, #0]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2205      	movs	r2, #5
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f7ff fa43 	bl	8006d6c <a_w25qxx_spi_write_read>
 80078e6:	4603      	mov	r3, r0
 80078e8:	75fb      	strb	r3, [r7, #23]
                if (res != 0)                                                                             /* check result */
 80078ea:	7dfb      	ldrb	r3, [r7, #23]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 8105 	beq.w	8007afc <w25qxx_read+0x470>
                {
                    handle->debug_print("w25qxx: fast read failed.\n");                                   /* fast read failed */
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	695b      	ldr	r3, [r3, #20]
 80078f6:	4820      	ldr	r0, [pc, #128]	@ (8007978 <w25qxx_read+0x2ec>)
 80078f8:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 80078fa:	2301      	movs	r3, #1
 80078fc:	e0ff      	b.n	8007afe <w25qxx_read+0x472>
                }
            }
            else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	7f1b      	ldrb	r3, [r3, #28]
 8007902:	2b01      	cmp	r3, #1
 8007904:	d12d      	bne.n	8007962 <w25qxx_read+0x2d6>
                    && (handle->type >= W25Q256))                                                         /* check address mode */
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	8b5b      	ldrh	r3, [r3, #26]
 800790a:	f64e 7217 	movw	r2, #61207	@ 0xef17
 800790e:	4293      	cmp	r3, r2
 8007910:	d927      	bls.n	8007962 <w25qxx_read+0x2d6>
            {
                buf[0] = W25QXX_COMMAND_FAST_READ;                                                        /* fast read command */
 8007912:	230b      	movs	r3, #11
 8007914:	743b      	strb	r3, [r7, #16]
                buf[1] = (addr >> 24) & 0xFF;                                                             /* 31 - 24 bits */
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	0e1b      	lsrs	r3, r3, #24
 800791a:	b2db      	uxtb	r3, r3
 800791c:	747b      	strb	r3, [r7, #17]
                buf[2] = (addr >> 16) & 0xFF;                                                             /* 23 - 16 bits */
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	0c1b      	lsrs	r3, r3, #16
 8007922:	b2db      	uxtb	r3, r3
 8007924:	74bb      	strb	r3, [r7, #18]
                buf[3] = (addr >> 8) & 0xFF;                                                              /* 15 - 8  bits */
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	0a1b      	lsrs	r3, r3, #8
 800792a:	b2db      	uxtb	r3, r3
 800792c:	74fb      	strb	r3, [r7, #19]
                buf[4] = (addr >> 0) & 0xFF;                                                              /* 7 - 0 bits */
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	b2db      	uxtb	r3, r3
 8007932:	753b      	strb	r3, [r7, #20]
                buf[5] = 0x00;                                                                            /* dummy */
 8007934:	2300      	movs	r3, #0
 8007936:	757b      	strb	r3, [r7, #21]
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 6, (uint8_t *)data, (uint32_t)len); /* spi write read */
 8007938:	f107 0110 	add.w	r1, r7, #16
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2206      	movs	r2, #6
 8007944:	68f8      	ldr	r0, [r7, #12]
 8007946:	f7ff fa11 	bl	8006d6c <a_w25qxx_spi_write_read>
 800794a:	4603      	mov	r3, r0
 800794c:	75fb      	strb	r3, [r7, #23]
                if (res != 0)                                                                             /* check result */
 800794e:	7dfb      	ldrb	r3, [r7, #23]
 8007950:	2b00      	cmp	r3, #0
 8007952:	f000 80d3 	beq.w	8007afc <w25qxx_read+0x470>
                {
                    handle->debug_print("w25qxx: fast read failed.\n");                                   /* fast read failed */
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	695b      	ldr	r3, [r3, #20]
 800795a:	4807      	ldr	r0, [pc, #28]	@ (8007978 <w25qxx_read+0x2ec>)
 800795c:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 800795e:	2301      	movs	r3, #1
 8007960:	e0cd      	b.n	8007afe <w25qxx_read+0x472>
                }
            }
            else
            {
                handle->debug_print("w25qxx: address mode is invalid.\n");                                /* address mode is invalid */
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	695b      	ldr	r3, [r3, #20]
 8007966:	4805      	ldr	r0, [pc, #20]	@ (800797c <w25qxx_read+0x2f0>)
 8007968:	4798      	blx	r3
               
                return 4;                                                                                 /* return error */
 800796a:	2304      	movs	r3, #4
 800796c:	e0c7      	b.n	8007afe <w25qxx_read+0x472>
 800796e:	bf00      	nop
 8007970:	0801b098 	.word	0x0801b098
 8007974:	0801b694 	.word	0x0801b694
 8007978:	0801b718 	.word	0x0801b718
 800797c:	0801b3a4 	.word	0x0801b3a4
            }
        }
    }
    else                                                                                                  /* qspi interface */
    {
        if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                           /* 3 address mode */
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	7f1b      	ldrb	r3, [r3, #28]
 8007984:	2b00      	cmp	r3, #0
 8007986:	f040 8081 	bne.w	8007a8c <w25qxx_read+0x400>
        {
            if (handle->type >= W25Q256)                                                                  /* >128Mb */
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	8b5b      	ldrh	r3, [r3, #26]
 800798e:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007992:	4293      	cmp	r3, r2
 8007994:	d952      	bls.n	8007a3c <w25qxx_read+0x3b0>
            {
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 4,
 8007996:	2300      	movs	r3, #0
 8007998:	930a      	str	r3, [sp, #40]	@ 0x28
 800799a:	2300      	movs	r3, #0
 800799c:	9309      	str	r3, [sp, #36]	@ 0x24
 800799e:	2300      	movs	r3, #0
 80079a0:	9308      	str	r3, [sp, #32]
 80079a2:	2300      	movs	r3, #0
 80079a4:	9307      	str	r3, [sp, #28]
 80079a6:	2300      	movs	r3, #0
 80079a8:	9306      	str	r3, [sp, #24]
 80079aa:	2300      	movs	r3, #0
 80079ac:	9305      	str	r3, [sp, #20]
 80079ae:	2300      	movs	r3, #0
 80079b0:	9304      	str	r3, [sp, #16]
 80079b2:	2300      	movs	r3, #0
 80079b4:	9303      	str	r3, [sp, #12]
 80079b6:	2300      	movs	r3, #0
 80079b8:	9302      	str	r3, [sp, #8]
 80079ba:	2300      	movs	r3, #0
 80079bc:	9301      	str	r3, [sp, #4]
 80079be:	2300      	movs	r3, #0
 80079c0:	9300      	str	r3, [sp, #0]
 80079c2:	2300      	movs	r3, #0
 80079c4:	2204      	movs	r2, #4
 80079c6:	2106      	movs	r1, #6
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f7ff f9fb 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80079ce:	4603      	mov	r3, r0
 80079d0:	75fb      	strb	r3, [r7, #23]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0x00, NULL, 0x00,
                                               NULL, 0x00, 0x00);                                         /* qspi write read */
                if (res != 0)                                                                             /* check result */
 80079d2:	7dfb      	ldrb	r3, [r7, #23]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d005      	beq.n	80079e4 <w25qxx_read+0x358>
                {
                    handle->debug_print("w25qxx: write enable failed.\n");                                /* write enable failed */
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	695b      	ldr	r3, [r3, #20]
 80079dc:	484a      	ldr	r0, [pc, #296]	@ (8007b08 <w25qxx_read+0x47c>)
 80079de:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 80079e0:	2301      	movs	r3, #1
 80079e2:	e08c      	b.n	8007afe <w25qxx_read+0x472>
                }
                buf[0] = (addr >> 24) & 0xFF;                                                             /* 31 - 24 bits */
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	0e1b      	lsrs	r3, r3, #24
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	743b      	strb	r3, [r7, #16]
                res = a_w25qxx_qspi_write_read(handle, 0xC5, 4,
 80079ec:	2304      	movs	r3, #4
 80079ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80079f0:	2300      	movs	r3, #0
 80079f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80079f4:	2300      	movs	r3, #0
 80079f6:	9308      	str	r3, [sp, #32]
 80079f8:	2301      	movs	r3, #1
 80079fa:	9307      	str	r3, [sp, #28]
 80079fc:	f107 0310 	add.w	r3, r7, #16
 8007a00:	9306      	str	r3, [sp, #24]
 8007a02:	2300      	movs	r3, #0
 8007a04:	9305      	str	r3, [sp, #20]
 8007a06:	2300      	movs	r3, #0
 8007a08:	9304      	str	r3, [sp, #16]
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	9303      	str	r3, [sp, #12]
 8007a0e:	2300      	movs	r3, #0
 8007a10:	9302      	str	r3, [sp, #8]
 8007a12:	2300      	movs	r3, #0
 8007a14:	9301      	str	r3, [sp, #4]
 8007a16:	2300      	movs	r3, #0
 8007a18:	9300      	str	r3, [sp, #0]
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	2204      	movs	r2, #4
 8007a1e:	21c5      	movs	r1, #197	@ 0xc5
 8007a20:	68f8      	ldr	r0, [r7, #12]
 8007a22:	f7ff f9cf 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007a26:	4603      	mov	r3, r0
 8007a28:	75fb      	strb	r3, [r7, #23]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0, (uint8_t *)buf, 0x01,
                                               NULL, 0x00, 4);                                            /* spi write read */
                if (res != 0)                                                                             /* check result */
 8007a2a:	7dfb      	ldrb	r3, [r7, #23]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d005      	beq.n	8007a3c <w25qxx_read+0x3b0>
                {
                    handle->debug_print("w25qxx: write extended addr register failed.\n");                /* write extended addr register failed */
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	695b      	ldr	r3, [r3, #20]
 8007a34:	4835      	ldr	r0, [pc, #212]	@ (8007b0c <w25qxx_read+0x480>)
 8007a36:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e060      	b.n	8007afe <w25qxx_read+0x472>
                }
            }
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_FAST_READ, 4,
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	7f9b      	ldrb	r3, [r3, #30]
 8007a40:	2204      	movs	r2, #4
 8007a42:	920a      	str	r2, [sp, #40]	@ 0x28
 8007a44:	683a      	ldr	r2, [r7, #0]
 8007a46:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	9208      	str	r2, [sp, #32]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	9207      	str	r2, [sp, #28]
 8007a50:	2200      	movs	r2, #0
 8007a52:	9206      	str	r2, [sp, #24]
 8007a54:	9305      	str	r3, [sp, #20]
 8007a56:	2300      	movs	r3, #0
 8007a58:	9304      	str	r3, [sp, #16]
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	9303      	str	r3, [sp, #12]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	9302      	str	r3, [sp, #8]
 8007a62:	2303      	movs	r3, #3
 8007a64:	9301      	str	r3, [sp, #4]
 8007a66:	2304      	movs	r3, #4
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	2204      	movs	r2, #4
 8007a6e:	210b      	movs	r1, #11
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f7ff f9a7 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007a76:	4603      	mov	r3, r0
 8007a78:	75fb      	strb	r3, [r7, #23]
                                           addr, 4, 3,
                                           0x00000000, 0x00, 0x00,
                                           handle->dummy, NULL, 0x00,                                     /* spi write */
                                           data, len, 4);                                                 /* spi write read */
            if (res != 0)                                                                                 /* check result */
 8007a7a:	7dfb      	ldrb	r3, [r7, #23]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d03d      	beq.n	8007afc <w25qxx_read+0x470>
            {
                handle->debug_print("w25qxx: fast read failed.\n");                                       /* fast read failed */
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	695b      	ldr	r3, [r3, #20]
 8007a84:	4822      	ldr	r0, [pc, #136]	@ (8007b10 <w25qxx_read+0x484>)
 8007a86:	4798      	blx	r3
               
                return 1;                                                                                 /* return error */
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e038      	b.n	8007afe <w25qxx_read+0x472>
            }
        }
        else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	7f1b      	ldrb	r3, [r3, #28]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d12d      	bne.n	8007af0 <w25qxx_read+0x464>
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	8b5b      	ldrh	r3, [r3, #26]
 8007a98:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d927      	bls.n	8007af0 <w25qxx_read+0x464>
        {
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_FAST_READ, 4,
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	7f9b      	ldrb	r3, [r3, #30]
 8007aa4:	2204      	movs	r2, #4
 8007aa6:	920a      	str	r2, [sp, #40]	@ 0x28
 8007aa8:	683a      	ldr	r2, [r7, #0]
 8007aaa:	9209      	str	r2, [sp, #36]	@ 0x24
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	9208      	str	r2, [sp, #32]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	9207      	str	r2, [sp, #28]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	9206      	str	r2, [sp, #24]
 8007ab8:	9305      	str	r3, [sp, #20]
 8007aba:	2300      	movs	r3, #0
 8007abc:	9304      	str	r3, [sp, #16]
 8007abe:	2300      	movs	r3, #0
 8007ac0:	9303      	str	r3, [sp, #12]
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9302      	str	r3, [sp, #8]
 8007ac6:	2304      	movs	r3, #4
 8007ac8:	9301      	str	r3, [sp, #4]
 8007aca:	2304      	movs	r3, #4
 8007acc:	9300      	str	r3, [sp, #0]
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	2204      	movs	r2, #4
 8007ad2:	210b      	movs	r1, #11
 8007ad4:	68f8      	ldr	r0, [r7, #12]
 8007ad6:	f7ff f975 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007ada:	4603      	mov	r3, r0
 8007adc:	75fb      	strb	r3, [r7, #23]
                                           addr, 4, 4,
                                           0x00000000, 0x00, 0x00,
                                           handle->dummy, NULL, 0x00,                                     /* spi write */
                                           data, len, 4);                                                 /* spi write read */
            if (res != 0)                                                                                 /* check result */
 8007ade:	7dfb      	ldrb	r3, [r7, #23]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d00b      	beq.n	8007afc <w25qxx_read+0x470>
            {
                handle->debug_print("w25qxx: fast read failed.\n");                                       /* fast read failed */
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	4809      	ldr	r0, [pc, #36]	@ (8007b10 <w25qxx_read+0x484>)
 8007aea:	4798      	blx	r3
               
                return 1;                                                                                 /* return error */
 8007aec:	2301      	movs	r3, #1
 8007aee:	e006      	b.n	8007afe <w25qxx_read+0x472>
            }
        }
        else
        {
            handle->debug_print("w25qxx: address mode is invalid.\n");                                    /* address mode is invalid */
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	695b      	ldr	r3, [r3, #20]
 8007af4:	4807      	ldr	r0, [pc, #28]	@ (8007b14 <w25qxx_read+0x488>)
 8007af6:	4798      	blx	r3
           
            return 4;                                                                                     /* return error */
 8007af8:	2304      	movs	r3, #4
 8007afa:	e000      	b.n	8007afe <w25qxx_read+0x472>
        }
    }
    
    return 0;                                                                                             /* success return 0 */
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3718      	adds	r7, #24
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	0801b098 	.word	0x0801b098
 8007b0c:	0801b694 	.word	0x0801b694
 8007b10:	0801b718 	.word	0x0801b718
 8007b14:	0801b3a4 	.word	0x0801b3a4

08007b18 <a_w25qxx_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
static uint8_t a_w25qxx_read(w25qxx_handle_t *handle, uint32_t addr, uint8_t *data, uint32_t len)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b092      	sub	sp, #72	@ 0x48
 8007b1c:	af0c      	add	r7, sp, #48	@ 0x30
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	60b9      	str	r1, [r7, #8]
 8007b22:	607a      	str	r2, [r7, #4]
 8007b24:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint8_t buf[6];

    if (handle->spi_qspi == W25QXX_INTERFACE_SPI)                                                         /* spi interface */
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f040 8161 	bne.w	8007df4 <a_w25qxx_read+0x2dc>
    {
        if (handle->dual_quad_spi_enable != 0)                                                            /* enable dual quad spi */
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	7fdb      	ldrb	r3, [r3, #31]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f000 80be 	beq.w	8007cb8 <a_w25qxx_read+0x1a0>
        {
            if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                       /* 3 address mode */
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	7f1b      	ldrb	r3, [r3, #28]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f040 8081 	bne.w	8007c48 <a_w25qxx_read+0x130>
            {
                if (handle->type >= W25Q256)                                                              /* >128Mb */
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8b5b      	ldrh	r3, [r3, #26]
 8007b4a:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d952      	bls.n	8007bf8 <a_w25qxx_read+0xe0>
                {
                    res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 1,
 8007b52:	2300      	movs	r3, #0
 8007b54:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b56:	2300      	movs	r3, #0
 8007b58:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	9308      	str	r3, [sp, #32]
 8007b5e:	2300      	movs	r3, #0
 8007b60:	9307      	str	r3, [sp, #28]
 8007b62:	2300      	movs	r3, #0
 8007b64:	9306      	str	r3, [sp, #24]
 8007b66:	2300      	movs	r3, #0
 8007b68:	9305      	str	r3, [sp, #20]
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	9304      	str	r3, [sp, #16]
 8007b6e:	2300      	movs	r3, #0
 8007b70:	9303      	str	r3, [sp, #12]
 8007b72:	2300      	movs	r3, #0
 8007b74:	9302      	str	r3, [sp, #8]
 8007b76:	2300      	movs	r3, #0
 8007b78:	9301      	str	r3, [sp, #4]
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	9300      	str	r3, [sp, #0]
 8007b7e:	2300      	movs	r3, #0
 8007b80:	2201      	movs	r2, #1
 8007b82:	2106      	movs	r1, #6
 8007b84:	68f8      	ldr	r0, [r7, #12]
 8007b86:	f7ff f91d 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	75fb      	strb	r3, [r7, #23]
                                                   0x00000000, 0x00, 0x00,
                                                   0x00000000, 0x00, 0x00,
                                                   0x00, NULL, 0x00,
                                                   NULL, 0x00, 0x00);                                     /* qspi write read */
                    if (res != 0)                                                                         /* check result */
 8007b8e:	7dfb      	ldrb	r3, [r7, #23]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d005      	beq.n	8007ba0 <a_w25qxx_read+0x88>
                    {
                        handle->debug_print("w25qxx: write enable failed.\n");                            /* write enable failed */
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	695b      	ldr	r3, [r3, #20]
 8007b98:	4892      	ldr	r0, [pc, #584]	@ (8007de4 <a_w25qxx_read+0x2cc>)
 8007b9a:	4798      	blx	r3
                       
                        return 1;                                                                         /* return error */
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e1e8      	b.n	8007f72 <a_w25qxx_read+0x45a>
                    }
                    buf[0] = (addr >> 24) & 0xFF;                                                         /* 31 - 24 bits */
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	0e1b      	lsrs	r3, r3, #24
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	743b      	strb	r3, [r7, #16]
                    res = a_w25qxx_qspi_write_read(handle, 0xC5, 1,
 8007ba8:	2301      	movs	r3, #1
 8007baa:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bac:	2300      	movs	r3, #0
 8007bae:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	9308      	str	r3, [sp, #32]
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	9307      	str	r3, [sp, #28]
 8007bb8:	f107 0310 	add.w	r3, r7, #16
 8007bbc:	9306      	str	r3, [sp, #24]
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	9305      	str	r3, [sp, #20]
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	9304      	str	r3, [sp, #16]
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	9303      	str	r3, [sp, #12]
 8007bca:	2300      	movs	r3, #0
 8007bcc:	9302      	str	r3, [sp, #8]
 8007bce:	2300      	movs	r3, #0
 8007bd0:	9301      	str	r3, [sp, #4]
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	9300      	str	r3, [sp, #0]
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	2201      	movs	r2, #1
 8007bda:	21c5      	movs	r1, #197	@ 0xc5
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	f7ff f8f1 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007be2:	4603      	mov	r3, r0
 8007be4:	75fb      	strb	r3, [r7, #23]
                                                   0x00000000, 0x00, 0x00,
                                                   0x00000000, 0x00, 0x00,
                                                   0, (uint8_t *)buf, 0x01,
                                                   NULL, 0x00, 1);                                        /* spi write read */
                    if (res != 0)                                                                         /* check result */
 8007be6:	7dfb      	ldrb	r3, [r7, #23]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d005      	beq.n	8007bf8 <a_w25qxx_read+0xe0>
                    {
                        handle->debug_print("w25qxx: write extended addr register failed.\n");            /* write extended addr register failed */
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	695b      	ldr	r3, [r3, #20]
 8007bf0:	487d      	ldr	r0, [pc, #500]	@ (8007de8 <a_w25qxx_read+0x2d0>)
 8007bf2:	4798      	blx	r3
                       
                        return 1;                                                                         /* return error */
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e1bc      	b.n	8007f72 <a_w25qxx_read+0x45a>
                    }
                }
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_FAST_READ, 1,
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	9308      	str	r3, [sp, #32]
 8007c04:	2300      	movs	r3, #0
 8007c06:	9307      	str	r3, [sp, #28]
 8007c08:	2300      	movs	r3, #0
 8007c0a:	9306      	str	r3, [sp, #24]
 8007c0c:	2308      	movs	r3, #8
 8007c0e:	9305      	str	r3, [sp, #20]
 8007c10:	2300      	movs	r3, #0
 8007c12:	9304      	str	r3, [sp, #16]
 8007c14:	2300      	movs	r3, #0
 8007c16:	9303      	str	r3, [sp, #12]
 8007c18:	2300      	movs	r3, #0
 8007c1a:	9302      	str	r3, [sp, #8]
 8007c1c:	2303      	movs	r3, #3
 8007c1e:	9301      	str	r3, [sp, #4]
 8007c20:	2301      	movs	r3, #1
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	2201      	movs	r2, #1
 8007c28:	210b      	movs	r1, #11
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f7ff f8ca 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007c30:	4603      	mov	r3, r0
 8007c32:	75fb      	strb	r3, [r7, #23]
                                               addr, 1, 3,
                                               0x00000000, 0x00, 0x00,
                                               8, NULL, 0x00,
                                               data, len, 1);                                             /* spi write read */
                if (res != 0)                                                                             /* check result */
 8007c34:	7dfb      	ldrb	r3, [r7, #23]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f000 819a 	beq.w	8007f70 <a_w25qxx_read+0x458>
                {
                    handle->debug_print("w25qxx: fast read failed.\n");                                   /* fast read failed */
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	695b      	ldr	r3, [r3, #20]
 8007c40:	486a      	ldr	r0, [pc, #424]	@ (8007dec <a_w25qxx_read+0x2d4>)
 8007c42:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 8007c44:	2301      	movs	r3, #1
 8007c46:	e194      	b.n	8007f72 <a_w25qxx_read+0x45a>
                }
            }
            else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	7f1b      	ldrb	r3, [r3, #28]
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d12d      	bne.n	8007cac <a_w25qxx_read+0x194>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	8b5b      	ldrh	r3, [r3, #26]
 8007c54:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d927      	bls.n	8007cac <a_w25qxx_read+0x194>
            {
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_FAST_READ, 1,
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	9308      	str	r3, [sp, #32]
 8007c68:	2300      	movs	r3, #0
 8007c6a:	9307      	str	r3, [sp, #28]
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	9306      	str	r3, [sp, #24]
 8007c70:	2308      	movs	r3, #8
 8007c72:	9305      	str	r3, [sp, #20]
 8007c74:	2300      	movs	r3, #0
 8007c76:	9304      	str	r3, [sp, #16]
 8007c78:	2300      	movs	r3, #0
 8007c7a:	9303      	str	r3, [sp, #12]
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	9302      	str	r3, [sp, #8]
 8007c80:	2304      	movs	r3, #4
 8007c82:	9301      	str	r3, [sp, #4]
 8007c84:	2301      	movs	r3, #1
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	210b      	movs	r1, #11
 8007c8e:	68f8      	ldr	r0, [r7, #12]
 8007c90:	f7ff f898 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007c94:	4603      	mov	r3, r0
 8007c96:	75fb      	strb	r3, [r7, #23]
                                               addr, 1, 4,
                                               0x00000000, 0x00, 0x00,
                                               8, NULL, 0x00,
                                               data, len, 1);                                             /* spi write read */
                if (res != 0)                                                                             /* check result */
 8007c98:	7dfb      	ldrb	r3, [r7, #23]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f000 8168 	beq.w	8007f70 <a_w25qxx_read+0x458>
                {
                    handle->debug_print("w25qxx: fast read failed.\n");                                   /* fast read failed */
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	695b      	ldr	r3, [r3, #20]
 8007ca4:	4851      	ldr	r0, [pc, #324]	@ (8007dec <a_w25qxx_read+0x2d4>)
 8007ca6:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e162      	b.n	8007f72 <a_w25qxx_read+0x45a>
                }
            }
            else
            {
                handle->debug_print("w25qxx: address mode is invalid.\n");                                /* address mode is invalid */
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	695b      	ldr	r3, [r3, #20]
 8007cb0:	484f      	ldr	r0, [pc, #316]	@ (8007df0 <a_w25qxx_read+0x2d8>)
 8007cb2:	4798      	blx	r3
               
                return 1;                                                                                 /* return error */
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e15c      	b.n	8007f72 <a_w25qxx_read+0x45a>
            }
        }
        else
        {
            if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                       /* 3 address mode */
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	7f1b      	ldrb	r3, [r3, #28]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d159      	bne.n	8007d74 <a_w25qxx_read+0x25c>
            {
                if (handle->type >= W25Q256)                                                              /* >128Mb */
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	8b5b      	ldrh	r3, [r3, #26]
 8007cc4:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d92f      	bls.n	8007d2c <a_w25qxx_read+0x214>
                {
                    buf[0] = W25QXX_COMMAND_WRITE_ENABLE;                                                 /* write enable command */
 8007ccc:	2306      	movs	r3, #6
 8007cce:	743b      	strb	r3, [r7, #16]
                    res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, NULL, 0);                    /* spi write read */
 8007cd0:	f107 0110 	add.w	r1, r7, #16
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	9300      	str	r3, [sp, #0]
 8007cd8:	2300      	movs	r3, #0
 8007cda:	2201      	movs	r2, #1
 8007cdc:	68f8      	ldr	r0, [r7, #12]
 8007cde:	f7ff f845 	bl	8006d6c <a_w25qxx_spi_write_read>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	75fb      	strb	r3, [r7, #23]
                    if (res != 0)                                                                         /* check result */
 8007ce6:	7dfb      	ldrb	r3, [r7, #23]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d005      	beq.n	8007cf8 <a_w25qxx_read+0x1e0>
                    {
                        handle->debug_print("w25qxx: write enable failed.\n");                            /* write enable failed */
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	695b      	ldr	r3, [r3, #20]
 8007cf0:	483c      	ldr	r0, [pc, #240]	@ (8007de4 <a_w25qxx_read+0x2cc>)
 8007cf2:	4798      	blx	r3
                       
                        return 1;                                                                         /* return error */
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e13c      	b.n	8007f72 <a_w25qxx_read+0x45a>
                    }
                    buf[0] = 0xC5;                                                                        /* write extended addr register command */
 8007cf8:	23c5      	movs	r3, #197	@ 0xc5
 8007cfa:	743b      	strb	r3, [r7, #16]
                    buf[1] = (addr >> 24) & 0xFF;                                                         /* 31 - 24 bits */
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	0e1b      	lsrs	r3, r3, #24
 8007d00:	b2db      	uxtb	r3, r3
 8007d02:	747b      	strb	r3, [r7, #17]
                    res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 2, NULL, 0);                    /* spi write read */
 8007d04:	f107 0110 	add.w	r1, r7, #16
 8007d08:	2300      	movs	r3, #0
 8007d0a:	9300      	str	r3, [sp, #0]
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	2202      	movs	r2, #2
 8007d10:	68f8      	ldr	r0, [r7, #12]
 8007d12:	f7ff f82b 	bl	8006d6c <a_w25qxx_spi_write_read>
 8007d16:	4603      	mov	r3, r0
 8007d18:	75fb      	strb	r3, [r7, #23]
                    if (res != 0)                                                                         /* check result */
 8007d1a:	7dfb      	ldrb	r3, [r7, #23]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d005      	beq.n	8007d2c <a_w25qxx_read+0x214>
                    {
                        handle->debug_print("w25qxx: write extended addr register failed.\n");            /* write extended addr register failed */
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	695b      	ldr	r3, [r3, #20]
 8007d24:	4830      	ldr	r0, [pc, #192]	@ (8007de8 <a_w25qxx_read+0x2d0>)
 8007d26:	4798      	blx	r3
                       
                        return 1;                                                                         /* return error */
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e122      	b.n	8007f72 <a_w25qxx_read+0x45a>
                    }
                }
                buf[0] = W25QXX_COMMAND_FAST_READ;                                                        /* fast read command */
 8007d2c:	230b      	movs	r3, #11
 8007d2e:	743b      	strb	r3, [r7, #16]
                buf[1] = (addr >> 16) & 0xFF;                                                             /* 23 - 16 bits */
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	0c1b      	lsrs	r3, r3, #16
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	747b      	strb	r3, [r7, #17]
                buf[2] = (addr >> 8) & 0xFF;                                                              /* 15 - 8  bits */
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	0a1b      	lsrs	r3, r3, #8
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	74bb      	strb	r3, [r7, #18]
                buf[3] = (addr >> 0) & 0xFF;                                                              /* 7 - 0 bits */
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	74fb      	strb	r3, [r7, #19]
                buf[4] = 0x00;                                                                            /* dummy */
 8007d46:	2300      	movs	r3, #0
 8007d48:	753b      	strb	r3, [r7, #20]
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 5, (uint8_t *)data, (uint32_t)len); /* spi write read */
 8007d4a:	f107 0110 	add.w	r1, r7, #16
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	9300      	str	r3, [sp, #0]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2205      	movs	r2, #5
 8007d56:	68f8      	ldr	r0, [r7, #12]
 8007d58:	f7ff f808 	bl	8006d6c <a_w25qxx_spi_write_read>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	75fb      	strb	r3, [r7, #23]
                if (res != 0)                                                                             /* check result */
 8007d60:	7dfb      	ldrb	r3, [r7, #23]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	f000 8104 	beq.w	8007f70 <a_w25qxx_read+0x458>
                {
                    handle->debug_print("w25qxx: fast read failed.\n");                                   /* fast read failed */
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	695b      	ldr	r3, [r3, #20]
 8007d6c:	481f      	ldr	r0, [pc, #124]	@ (8007dec <a_w25qxx_read+0x2d4>)
 8007d6e:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 8007d70:	2301      	movs	r3, #1
 8007d72:	e0fe      	b.n	8007f72 <a_w25qxx_read+0x45a>
                }
            }
            else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))   /* check address mode */
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	7f1b      	ldrb	r3, [r3, #28]
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d12d      	bne.n	8007dd8 <a_w25qxx_read+0x2c0>
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	8b5b      	ldrh	r3, [r3, #26]
 8007d80:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d927      	bls.n	8007dd8 <a_w25qxx_read+0x2c0>
            {
                buf[0] = W25QXX_COMMAND_FAST_READ;                                                        /* fast read command */
 8007d88:	230b      	movs	r3, #11
 8007d8a:	743b      	strb	r3, [r7, #16]
                buf[1] = (addr >> 24) & 0xFF;                                                             /* 31 - 24 bits */
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	0e1b      	lsrs	r3, r3, #24
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	747b      	strb	r3, [r7, #17]
                buf[2] = (addr >> 16) & 0xFF;                                                             /* 23 - 16 bits */
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	0c1b      	lsrs	r3, r3, #16
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	74bb      	strb	r3, [r7, #18]
                buf[3] = (addr >> 8) & 0xFF;                                                              /* 15 - 8  bits */
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	0a1b      	lsrs	r3, r3, #8
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	74fb      	strb	r3, [r7, #19]
                buf[4] = (addr >> 0) & 0xFF;                                                              /* 7 - 0 bits */
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	753b      	strb	r3, [r7, #20]
                buf[5] = 0x00;                                                                            /* dummy */
 8007daa:	2300      	movs	r3, #0
 8007dac:	757b      	strb	r3, [r7, #21]
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 6, (uint8_t *)data, (uint32_t)len); /* spi write read */
 8007dae:	f107 0110 	add.w	r1, r7, #16
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2206      	movs	r2, #6
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f7fe ffd6 	bl	8006d6c <a_w25qxx_spi_write_read>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	75fb      	strb	r3, [r7, #23]
                if (res != 0)                                                                             /* check result */
 8007dc4:	7dfb      	ldrb	r3, [r7, #23]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	f000 80d2 	beq.w	8007f70 <a_w25qxx_read+0x458>
                {
                    handle->debug_print("w25qxx: fast read failed.\n");                                   /* fast read failed */
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	695b      	ldr	r3, [r3, #20]
 8007dd0:	4806      	ldr	r0, [pc, #24]	@ (8007dec <a_w25qxx_read+0x2d4>)
 8007dd2:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	e0cc      	b.n	8007f72 <a_w25qxx_read+0x45a>
                }
            }
            else
            {
                handle->debug_print("w25qxx: address mode is invalid.\n");                                /* address mode is invalid */
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	695b      	ldr	r3, [r3, #20]
 8007ddc:	4804      	ldr	r0, [pc, #16]	@ (8007df0 <a_w25qxx_read+0x2d8>)
 8007dde:	4798      	blx	r3
               
                return 1;                                                                                 /* return error */
 8007de0:	2301      	movs	r3, #1
 8007de2:	e0c6      	b.n	8007f72 <a_w25qxx_read+0x45a>
 8007de4:	0801b098 	.word	0x0801b098
 8007de8:	0801b694 	.word	0x0801b694
 8007dec:	0801b718 	.word	0x0801b718
 8007df0:	0801b3a4 	.word	0x0801b3a4
            }
        }
    }
    else                                                                                                  /* qspi interface */
    {
        if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                           /* 3 address mode */
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	7f1b      	ldrb	r3, [r3, #28]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	f040 8081 	bne.w	8007f00 <a_w25qxx_read+0x3e8>
        {
            if (handle->type >= W25Q256)                                                                  /* >128Mb */
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8b5b      	ldrh	r3, [r3, #26]
 8007e02:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d952      	bls.n	8007eb0 <a_w25qxx_read+0x398>
            {
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 4,
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e0e:	2300      	movs	r3, #0
 8007e10:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e12:	2300      	movs	r3, #0
 8007e14:	9308      	str	r3, [sp, #32]
 8007e16:	2300      	movs	r3, #0
 8007e18:	9307      	str	r3, [sp, #28]
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	9306      	str	r3, [sp, #24]
 8007e1e:	2300      	movs	r3, #0
 8007e20:	9305      	str	r3, [sp, #20]
 8007e22:	2300      	movs	r3, #0
 8007e24:	9304      	str	r3, [sp, #16]
 8007e26:	2300      	movs	r3, #0
 8007e28:	9303      	str	r3, [sp, #12]
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	9302      	str	r3, [sp, #8]
 8007e2e:	2300      	movs	r3, #0
 8007e30:	9301      	str	r3, [sp, #4]
 8007e32:	2300      	movs	r3, #0
 8007e34:	9300      	str	r3, [sp, #0]
 8007e36:	2300      	movs	r3, #0
 8007e38:	2204      	movs	r2, #4
 8007e3a:	2106      	movs	r1, #6
 8007e3c:	68f8      	ldr	r0, [r7, #12]
 8007e3e:	f7fe ffc1 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007e42:	4603      	mov	r3, r0
 8007e44:	75fb      	strb	r3, [r7, #23]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0x00, NULL, 0x00,
                                               NULL, 0x00, 0x00);                                         /* qspi write read */
                if (res != 0)                                                                             /* check result */
 8007e46:	7dfb      	ldrb	r3, [r7, #23]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d005      	beq.n	8007e58 <a_w25qxx_read+0x340>
                {
                    handle->debug_print("w25qxx: write enable failed.\n");                                /* write enable failed */
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	695b      	ldr	r3, [r3, #20]
 8007e50:	484a      	ldr	r0, [pc, #296]	@ (8007f7c <a_w25qxx_read+0x464>)
 8007e52:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 8007e54:	2301      	movs	r3, #1
 8007e56:	e08c      	b.n	8007f72 <a_w25qxx_read+0x45a>
                }
                buf[0] = (addr >> 24) & 0xFF;                                                             /* 31 - 24 bits */
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	0e1b      	lsrs	r3, r3, #24
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	743b      	strb	r3, [r7, #16]
                res = a_w25qxx_qspi_write_read(handle, 0xC5, 4,
 8007e60:	2304      	movs	r3, #4
 8007e62:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e64:	2300      	movs	r3, #0
 8007e66:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e68:	2300      	movs	r3, #0
 8007e6a:	9308      	str	r3, [sp, #32]
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	9307      	str	r3, [sp, #28]
 8007e70:	f107 0310 	add.w	r3, r7, #16
 8007e74:	9306      	str	r3, [sp, #24]
 8007e76:	2300      	movs	r3, #0
 8007e78:	9305      	str	r3, [sp, #20]
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	9304      	str	r3, [sp, #16]
 8007e7e:	2300      	movs	r3, #0
 8007e80:	9303      	str	r3, [sp, #12]
 8007e82:	2300      	movs	r3, #0
 8007e84:	9302      	str	r3, [sp, #8]
 8007e86:	2300      	movs	r3, #0
 8007e88:	9301      	str	r3, [sp, #4]
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	9300      	str	r3, [sp, #0]
 8007e8e:	2300      	movs	r3, #0
 8007e90:	2204      	movs	r2, #4
 8007e92:	21c5      	movs	r1, #197	@ 0xc5
 8007e94:	68f8      	ldr	r0, [r7, #12]
 8007e96:	f7fe ff95 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	75fb      	strb	r3, [r7, #23]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0, (uint8_t *)buf, 0x01,
                                               NULL, 0x00, 4);                                            /* spi write read */
                if (res != 0)                                                                             /* check result */
 8007e9e:	7dfb      	ldrb	r3, [r7, #23]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d005      	beq.n	8007eb0 <a_w25qxx_read+0x398>
                {
                    handle->debug_print("w25qxx: write extended addr register failed.\n");                /* write extended addr register failed */
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	695b      	ldr	r3, [r3, #20]
 8007ea8:	4835      	ldr	r0, [pc, #212]	@ (8007f80 <a_w25qxx_read+0x468>)
 8007eaa:	4798      	blx	r3
                   
                    return 1;                                                                             /* return error */
 8007eac:	2301      	movs	r3, #1
 8007eae:	e060      	b.n	8007f72 <a_w25qxx_read+0x45a>
                }
            }
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_FAST_READ, 4,
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	7f9b      	ldrb	r3, [r3, #30]
 8007eb4:	2204      	movs	r2, #4
 8007eb6:	920a      	str	r2, [sp, #40]	@ 0x28
 8007eb8:	683a      	ldr	r2, [r7, #0]
 8007eba:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	9208      	str	r2, [sp, #32]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	9207      	str	r2, [sp, #28]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	9206      	str	r2, [sp, #24]
 8007ec8:	9305      	str	r3, [sp, #20]
 8007eca:	2300      	movs	r3, #0
 8007ecc:	9304      	str	r3, [sp, #16]
 8007ece:	2300      	movs	r3, #0
 8007ed0:	9303      	str	r3, [sp, #12]
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	9302      	str	r3, [sp, #8]
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	9301      	str	r3, [sp, #4]
 8007eda:	2304      	movs	r3, #4
 8007edc:	9300      	str	r3, [sp, #0]
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2204      	movs	r2, #4
 8007ee2:	210b      	movs	r1, #11
 8007ee4:	68f8      	ldr	r0, [r7, #12]
 8007ee6:	f7fe ff6d 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007eea:	4603      	mov	r3, r0
 8007eec:	75fb      	strb	r3, [r7, #23]
                                           addr, 4, 3,
                                           0x00000000, 0x00, 0x00,
                                           handle->dummy, NULL, 0x00,                                     /* spi write */
                                           data, len, 4);                                                 /* spi write read */
            if (res != 0)                                                                                 /* check result */
 8007eee:	7dfb      	ldrb	r3, [r7, #23]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d03d      	beq.n	8007f70 <a_w25qxx_read+0x458>
            {
                handle->debug_print("w25qxx: fast read failed.\n");                                       /* fast read failed */
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	695b      	ldr	r3, [r3, #20]
 8007ef8:	4822      	ldr	r0, [pc, #136]	@ (8007f84 <a_w25qxx_read+0x46c>)
 8007efa:	4798      	blx	r3
               
                return 1;                                                                                 /* return error */
 8007efc:	2301      	movs	r3, #1
 8007efe:	e038      	b.n	8007f72 <a_w25qxx_read+0x45a>
            }
        }
        else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	7f1b      	ldrb	r3, [r3, #28]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d12d      	bne.n	8007f64 <a_w25qxx_read+0x44c>
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	8b5b      	ldrh	r3, [r3, #26]
 8007f0c:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d927      	bls.n	8007f64 <a_w25qxx_read+0x44c>
        {
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_FAST_READ, 4,
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	7f9b      	ldrb	r3, [r3, #30]
 8007f18:	2204      	movs	r2, #4
 8007f1a:	920a      	str	r2, [sp, #40]	@ 0x28
 8007f1c:	683a      	ldr	r2, [r7, #0]
 8007f1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	9208      	str	r2, [sp, #32]
 8007f24:	2200      	movs	r2, #0
 8007f26:	9207      	str	r2, [sp, #28]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	9206      	str	r2, [sp, #24]
 8007f2c:	9305      	str	r3, [sp, #20]
 8007f2e:	2300      	movs	r3, #0
 8007f30:	9304      	str	r3, [sp, #16]
 8007f32:	2300      	movs	r3, #0
 8007f34:	9303      	str	r3, [sp, #12]
 8007f36:	2300      	movs	r3, #0
 8007f38:	9302      	str	r3, [sp, #8]
 8007f3a:	2304      	movs	r3, #4
 8007f3c:	9301      	str	r3, [sp, #4]
 8007f3e:	2304      	movs	r3, #4
 8007f40:	9300      	str	r3, [sp, #0]
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	2204      	movs	r2, #4
 8007f46:	210b      	movs	r1, #11
 8007f48:	68f8      	ldr	r0, [r7, #12]
 8007f4a:	f7fe ff3b 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	75fb      	strb	r3, [r7, #23]
                                           addr, 4, 4,
                                           0x00000000, 0x00, 0x00,
                                           handle->dummy, NULL, 0x00,                                     /* spi write */
                                           data, len, 4);                                                 /* spi write read */
            if (res != 0)                                                                                 /* check result */
 8007f52:	7dfb      	ldrb	r3, [r7, #23]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d00b      	beq.n	8007f70 <a_w25qxx_read+0x458>
            {
                handle->debug_print("w25qxx: fast read failed.\n");                                       /* fast read failed */
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	4809      	ldr	r0, [pc, #36]	@ (8007f84 <a_w25qxx_read+0x46c>)
 8007f5e:	4798      	blx	r3
               
                return 1;                                                                                 /* return error */
 8007f60:	2301      	movs	r3, #1
 8007f62:	e006      	b.n	8007f72 <a_w25qxx_read+0x45a>
            }
        }
        else
        {
            handle->debug_print("w25qxx: address mode is invalid.\n");                                    /* address mode is invalid */
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	695b      	ldr	r3, [r3, #20]
 8007f68:	4807      	ldr	r0, [pc, #28]	@ (8007f88 <a_w25qxx_read+0x470>)
 8007f6a:	4798      	blx	r3
           
            return 1;                                                                                     /* return error */
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e000      	b.n	8007f72 <a_w25qxx_read+0x45a>
        }
    }
    
    return 0;                                                                                             /* success return 0 */
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3718      	adds	r7, #24
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	0801b098 	.word	0x0801b098
 8007f80:	0801b694 	.word	0x0801b694
 8007f84:	0801b718 	.word	0x0801b718
 8007f88:	0801b3a4 	.word	0x0801b3a4

08007f8c <a_w25qxx_erase_sector>:
 *            - 0 success
 *            - 1 sector erase failed
 * @note      none
 */
static uint8_t a_w25qxx_erase_sector(w25qxx_handle_t *handle, uint32_t addr)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b092      	sub	sp, #72	@ 0x48
 8007f90:	af0c      	add	r7, sp, #48	@ 0x30
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
    uint8_t res;
    uint8_t status;
    uint32_t timeout;
    uint8_t buf[5];

    if (handle->spi_qspi == W25QXX_INTERFACE_SPI)                                                           /* spi interface */
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	f040 8217 	bne.w	80083d0 <a_w25qxx_erase_sector+0x444>
    {
        if (handle->dual_quad_spi_enable != 0)                                                              /* enable dual quad spi */
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	7fdb      	ldrb	r3, [r3, #31]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f000 8129 	beq.w	80081fe <a_w25qxx_erase_sector+0x272>
        {
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 1,
 8007fac:	2300      	movs	r3, #0
 8007fae:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	9308      	str	r3, [sp, #32]
 8007fb8:	2300      	movs	r3, #0
 8007fba:	9307      	str	r3, [sp, #28]
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	9306      	str	r3, [sp, #24]
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	9305      	str	r3, [sp, #20]
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	9304      	str	r3, [sp, #16]
 8007fc8:	2300      	movs	r3, #0
 8007fca:	9303      	str	r3, [sp, #12]
 8007fcc:	2300      	movs	r3, #0
 8007fce:	9302      	str	r3, [sp, #8]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	9301      	str	r3, [sp, #4]
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	9300      	str	r3, [sp, #0]
 8007fd8:	2300      	movs	r3, #0
 8007fda:	2201      	movs	r2, #1
 8007fdc:	2106      	movs	r1, #6
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f7fe fef0 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	74fb      	strb	r3, [r7, #19]
                                           0x00000000, 0x00, 0x00,
                                           0x00000000, 0x00, 0x00,
                                           0x00, NULL, 0x00,
                                           NULL, 0x00, 0x00);                                               /* qspi write read */
            if (res != 0)                                                                                   /* check result */
 8007fe8:	7cfb      	ldrb	r3, [r7, #19]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d005      	beq.n	8007ffa <a_w25qxx_erase_sector+0x6e>
            {
                handle->debug_print("w25qxx: write enable failed.\n");                                      /* write enable failed */
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	695b      	ldr	r3, [r3, #20]
 8007ff2:	48a0      	ldr	r0, [pc, #640]	@ (8008274 <a_w25qxx_erase_sector+0x2e8>)
 8007ff4:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e320      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
            }
            if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                         /* 3 address mode */
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	7f1b      	ldrb	r3, [r3, #28]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d17f      	bne.n	8008102 <a_w25qxx_erase_sector+0x176>
            {
                if (handle->type >= W25Q256)                                                                /* >128Mb */
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	8b5b      	ldrh	r3, [r3, #26]
 8008006:	f64e 7217 	movw	r2, #61207	@ 0xef17
 800800a:	4293      	cmp	r3, r2
 800800c:	d952      	bls.n	80080b4 <a_w25qxx_erase_sector+0x128>
                {
                    buf[0] = (addr >> 24) & 0xFF;                                                           /* 31 - 24 bits */
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	0e1b      	lsrs	r3, r3, #24
 8008012:	b2db      	uxtb	r3, r3
 8008014:	733b      	strb	r3, [r7, #12]
                    res = a_w25qxx_qspi_write_read(handle, 0xC5, 1,
 8008016:	2301      	movs	r3, #1
 8008018:	930a      	str	r3, [sp, #40]	@ 0x28
 800801a:	2300      	movs	r3, #0
 800801c:	9309      	str	r3, [sp, #36]	@ 0x24
 800801e:	2300      	movs	r3, #0
 8008020:	9308      	str	r3, [sp, #32]
 8008022:	2301      	movs	r3, #1
 8008024:	9307      	str	r3, [sp, #28]
 8008026:	f107 030c 	add.w	r3, r7, #12
 800802a:	9306      	str	r3, [sp, #24]
 800802c:	2300      	movs	r3, #0
 800802e:	9305      	str	r3, [sp, #20]
 8008030:	2300      	movs	r3, #0
 8008032:	9304      	str	r3, [sp, #16]
 8008034:	2300      	movs	r3, #0
 8008036:	9303      	str	r3, [sp, #12]
 8008038:	2300      	movs	r3, #0
 800803a:	9302      	str	r3, [sp, #8]
 800803c:	2300      	movs	r3, #0
 800803e:	9301      	str	r3, [sp, #4]
 8008040:	2300      	movs	r3, #0
 8008042:	9300      	str	r3, [sp, #0]
 8008044:	2300      	movs	r3, #0
 8008046:	2201      	movs	r2, #1
 8008048:	21c5      	movs	r1, #197	@ 0xc5
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f7fe feba 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008050:	4603      	mov	r3, r0
 8008052:	74fb      	strb	r3, [r7, #19]
                                                   0x00000000, 0x00, 0x00,
                                                   0x00000000, 0x00, 0x00,
                                                   0, (uint8_t *)buf, 0x01,
                                                   NULL, 0x00, 1);                                          /* spi write read */
                    if (res != 0)                                                                           /* check result */
 8008054:	7cfb      	ldrb	r3, [r7, #19]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d005      	beq.n	8008066 <a_w25qxx_erase_sector+0xda>
                    {
                        handle->debug_print("w25qxx: write extended addr register failed.\n");              /* write extended addr register failed */
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	695b      	ldr	r3, [r3, #20]
 800805e:	4886      	ldr	r0, [pc, #536]	@ (8008278 <a_w25qxx_erase_sector+0x2ec>)
 8008060:	4798      	blx	r3
                       
                        return 1;                                                                           /* return error */
 8008062:	2301      	movs	r3, #1
 8008064:	e2ea      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                    }
                    res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 1,
 8008066:	2300      	movs	r3, #0
 8008068:	930a      	str	r3, [sp, #40]	@ 0x28
 800806a:	2300      	movs	r3, #0
 800806c:	9309      	str	r3, [sp, #36]	@ 0x24
 800806e:	2300      	movs	r3, #0
 8008070:	9308      	str	r3, [sp, #32]
 8008072:	2300      	movs	r3, #0
 8008074:	9307      	str	r3, [sp, #28]
 8008076:	2300      	movs	r3, #0
 8008078:	9306      	str	r3, [sp, #24]
 800807a:	2300      	movs	r3, #0
 800807c:	9305      	str	r3, [sp, #20]
 800807e:	2300      	movs	r3, #0
 8008080:	9304      	str	r3, [sp, #16]
 8008082:	2300      	movs	r3, #0
 8008084:	9303      	str	r3, [sp, #12]
 8008086:	2300      	movs	r3, #0
 8008088:	9302      	str	r3, [sp, #8]
 800808a:	2300      	movs	r3, #0
 800808c:	9301      	str	r3, [sp, #4]
 800808e:	2300      	movs	r3, #0
 8008090:	9300      	str	r3, [sp, #0]
 8008092:	2300      	movs	r3, #0
 8008094:	2201      	movs	r2, #1
 8008096:	2106      	movs	r1, #6
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f7fe fe93 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800809e:	4603      	mov	r3, r0
 80080a0:	74fb      	strb	r3, [r7, #19]
                                                   0x00000000, 0x00, 0x00,
                                                   0x00000000, 0x00, 0x00,
                                                   0x00, NULL, 0x00,
                                                   NULL, 0x00, 0x00);                                       /* qspi write read */
                    if (res != 0)                                                                           /* check result */
 80080a2:	7cfb      	ldrb	r3, [r7, #19]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d005      	beq.n	80080b4 <a_w25qxx_erase_sector+0x128>
                    {
                        handle->debug_print("w25qxx: write enable failed.\n");                              /* write enable failed */
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	695b      	ldr	r3, [r3, #20]
 80080ac:	4871      	ldr	r0, [pc, #452]	@ (8008274 <a_w25qxx_erase_sector+0x2e8>)
 80080ae:	4798      	blx	r3
                       
                        return 1;                                                                           /* return error */
 80080b0:	2301      	movs	r3, #1
 80080b2:	e2c3      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                    }
                }
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_SECTOR_ERASE_4K, 1,
 80080b4:	2300      	movs	r3, #0
 80080b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80080b8:	2300      	movs	r3, #0
 80080ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80080bc:	2300      	movs	r3, #0
 80080be:	9308      	str	r3, [sp, #32]
 80080c0:	2300      	movs	r3, #0
 80080c2:	9307      	str	r3, [sp, #28]
 80080c4:	2300      	movs	r3, #0
 80080c6:	9306      	str	r3, [sp, #24]
 80080c8:	2300      	movs	r3, #0
 80080ca:	9305      	str	r3, [sp, #20]
 80080cc:	2300      	movs	r3, #0
 80080ce:	9304      	str	r3, [sp, #16]
 80080d0:	2300      	movs	r3, #0
 80080d2:	9303      	str	r3, [sp, #12]
 80080d4:	2300      	movs	r3, #0
 80080d6:	9302      	str	r3, [sp, #8]
 80080d8:	2303      	movs	r3, #3
 80080da:	9301      	str	r3, [sp, #4]
 80080dc:	2301      	movs	r3, #1
 80080de:	9300      	str	r3, [sp, #0]
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	2201      	movs	r2, #1
 80080e4:	2120      	movs	r1, #32
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f7fe fe6c 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80080ec:	4603      	mov	r3, r0
 80080ee:	74fb      	strb	r3, [r7, #19]
                                               addr, 1, 3,
                                               0x00000000, 0x00, 0x00,
                                               0, NULL, 0x00,
                                               NULL, 0x00, 0x00);                                           /* spi write read */
                if (res != 0)                                                                               /* check result */
 80080f0:	7cfb      	ldrb	r3, [r7, #19]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d03c      	beq.n	8008170 <a_w25qxx_erase_sector+0x1e4>
                {
                    handle->debug_print("w25qxx: sector erase 4k failed.\n");                               /* sector erase 4k failed */
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	695b      	ldr	r3, [r3, #20]
 80080fa:	4860      	ldr	r0, [pc, #384]	@ (800827c <a_w25qxx_erase_sector+0x2f0>)
 80080fc:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 80080fe:	2301      	movs	r3, #1
 8008100:	e29c      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                }
            }
            else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	7f1b      	ldrb	r3, [r3, #28]
 8008106:	2b01      	cmp	r3, #1
 8008108:	d12c      	bne.n	8008164 <a_w25qxx_erase_sector+0x1d8>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	8b5b      	ldrh	r3, [r3, #26]
 800810e:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8008112:	4293      	cmp	r3, r2
 8008114:	d926      	bls.n	8008164 <a_w25qxx_erase_sector+0x1d8>
            {
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_SECTOR_ERASE_4K, 1,
 8008116:	2300      	movs	r3, #0
 8008118:	930a      	str	r3, [sp, #40]	@ 0x28
 800811a:	2300      	movs	r3, #0
 800811c:	9309      	str	r3, [sp, #36]	@ 0x24
 800811e:	2300      	movs	r3, #0
 8008120:	9308      	str	r3, [sp, #32]
 8008122:	2300      	movs	r3, #0
 8008124:	9307      	str	r3, [sp, #28]
 8008126:	2300      	movs	r3, #0
 8008128:	9306      	str	r3, [sp, #24]
 800812a:	2300      	movs	r3, #0
 800812c:	9305      	str	r3, [sp, #20]
 800812e:	2300      	movs	r3, #0
 8008130:	9304      	str	r3, [sp, #16]
 8008132:	2300      	movs	r3, #0
 8008134:	9303      	str	r3, [sp, #12]
 8008136:	2300      	movs	r3, #0
 8008138:	9302      	str	r3, [sp, #8]
 800813a:	2304      	movs	r3, #4
 800813c:	9301      	str	r3, [sp, #4]
 800813e:	2301      	movs	r3, #1
 8008140:	9300      	str	r3, [sp, #0]
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	2201      	movs	r2, #1
 8008146:	2120      	movs	r1, #32
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f7fe fe3b 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800814e:	4603      	mov	r3, r0
 8008150:	74fb      	strb	r3, [r7, #19]
                                               addr, 1, 4,
                                               0x00000000, 0x00, 0x00,
                                               0, NULL, 0x00,
                                               NULL, 0x00, 0x00);                                           /* spi write read */
                if (res != 0)                                                                               /* check result */
 8008152:	7cfb      	ldrb	r3, [r7, #19]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d00b      	beq.n	8008170 <a_w25qxx_erase_sector+0x1e4>
                {
                    handle->debug_print("w25qxx: sector erase 4k failed.\n");                               /* sector erase 4k failed */
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	695b      	ldr	r3, [r3, #20]
 800815c:	4847      	ldr	r0, [pc, #284]	@ (800827c <a_w25qxx_erase_sector+0x2f0>)
 800815e:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 8008160:	2301      	movs	r3, #1
 8008162:	e26b      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                }
            }
            else
            {
                handle->debug_print("w25qxx: address mode is invalid.\n");                                  /* address mode is invalid */
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	695b      	ldr	r3, [r3, #20]
 8008168:	4845      	ldr	r0, [pc, #276]	@ (8008280 <a_w25qxx_erase_sector+0x2f4>)
 800816a:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 800816c:	2301      	movs	r3, #1
 800816e:	e265      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
            }
            
            timeout = 400;                                                                                  /* max 400 ms */
 8008170:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8008174:	617b      	str	r3, [r7, #20]
            while (timeout != 0)                                                                            /* check timeout */
 8008176:	e033      	b.n	80081e0 <a_w25qxx_erase_sector+0x254>
            {
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_READ_STATUS_REG1, 1,
 8008178:	2301      	movs	r3, #1
 800817a:	930a      	str	r3, [sp, #40]	@ 0x28
 800817c:	2301      	movs	r3, #1
 800817e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008180:	f107 0312 	add.w	r3, r7, #18
 8008184:	9308      	str	r3, [sp, #32]
 8008186:	2300      	movs	r3, #0
 8008188:	9307      	str	r3, [sp, #28]
 800818a:	2300      	movs	r3, #0
 800818c:	9306      	str	r3, [sp, #24]
 800818e:	2300      	movs	r3, #0
 8008190:	9305      	str	r3, [sp, #20]
 8008192:	2300      	movs	r3, #0
 8008194:	9304      	str	r3, [sp, #16]
 8008196:	2300      	movs	r3, #0
 8008198:	9303      	str	r3, [sp, #12]
 800819a:	2300      	movs	r3, #0
 800819c:	9302      	str	r3, [sp, #8]
 800819e:	2300      	movs	r3, #0
 80081a0:	9301      	str	r3, [sp, #4]
 80081a2:	2300      	movs	r3, #0
 80081a4:	9300      	str	r3, [sp, #0]
 80081a6:	2300      	movs	r3, #0
 80081a8:	2201      	movs	r2, #1
 80081aa:	2105      	movs	r1, #5
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f7fe fe09 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80081b2:	4603      	mov	r3, r0
 80081b4:	74fb      	strb	r3, [r7, #19]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0, NULL, 0,
                                              (uint8_t *)&status, 1, 1);                                    /* spi write read */
                if (res != 0)                                                                               /* check result */
 80081b6:	7cfb      	ldrb	r3, [r7, #19]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d005      	beq.n	80081c8 <a_w25qxx_erase_sector+0x23c>
                {
                    handle->debug_print("w25qxx: get status1 failed.\n");                                   /* get status1 failed */
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	695b      	ldr	r3, [r3, #20]
 80081c0:	4830      	ldr	r0, [pc, #192]	@ (8008284 <a_w25qxx_erase_sector+0x2f8>)
 80081c2:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 80081c4:	2301      	movs	r3, #1
 80081c6:	e239      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                }
                if ((status & 0x01) == 0x00)                                                                /* check status */
 80081c8:	7cbb      	ldrb	r3, [r7, #18]
 80081ca:	f003 0301 	and.w	r3, r3, #1
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00a      	beq.n	80081e8 <a_w25qxx_erase_sector+0x25c>
                {
                    break;                                                                                  /* break */
                }
                timeout--;                                                                                  /* timeout-- */
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	3b01      	subs	r3, #1
 80081d6:	617b      	str	r3, [r7, #20]
                handle->delay_ms(1);                                                                        /* delay 1 ms */
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	2001      	movs	r0, #1
 80081de:	4798      	blx	r3
            while (timeout != 0)                                                                            /* check timeout */
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d1c8      	bne.n	8008178 <a_w25qxx_erase_sector+0x1ec>
 80081e6:	e000      	b.n	80081ea <a_w25qxx_erase_sector+0x25e>
                    break;                                                                                  /* break */
 80081e8:	bf00      	nop
            }
            if (timeout == 0)
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	f040 8224 	bne.w	800863a <a_w25qxx_erase_sector+0x6ae>
            {
                handle->debug_print("w25qxx: sector erase 4k timeout.\n");                                  /* sector erase 4k timeout */
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	695b      	ldr	r3, [r3, #20]
 80081f6:	4824      	ldr	r0, [pc, #144]	@ (8008288 <a_w25qxx_erase_sector+0x2fc>)
 80081f8:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 80081fa:	2301      	movs	r3, #1
 80081fc:	e21e      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
            }
        }
        else                                                                                                /* single spi */
        {
            buf[0] = W25QXX_COMMAND_WRITE_ENABLE;                                                           /* write enable command */
 80081fe:	2306      	movs	r3, #6
 8008200:	733b      	strb	r3, [r7, #12]
            res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, NULL, 0);                              /* spi write read */
 8008202:	f107 010c 	add.w	r1, r7, #12
 8008206:	2300      	movs	r3, #0
 8008208:	9300      	str	r3, [sp, #0]
 800820a:	2300      	movs	r3, #0
 800820c:	2201      	movs	r2, #1
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f7fe fdac 	bl	8006d6c <a_w25qxx_spi_write_read>
 8008214:	4603      	mov	r3, r0
 8008216:	74fb      	strb	r3, [r7, #19]
            if (res != 0)                                                                                   /* check result */
 8008218:	7cfb      	ldrb	r3, [r7, #19]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d005      	beq.n	800822a <a_w25qxx_erase_sector+0x29e>
            {
                handle->debug_print("w25qxx: write enable failed.\n");                                      /* write enable failed */
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	695b      	ldr	r3, [r3, #20]
 8008222:	4814      	ldr	r0, [pc, #80]	@ (8008274 <a_w25qxx_erase_sector+0x2e8>)
 8008224:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8008226:	2301      	movs	r3, #1
 8008228:	e208      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
            }
            if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                         /* 3 address mode */
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	7f1b      	ldrb	r3, [r3, #28]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d163      	bne.n	80082fa <a_w25qxx_erase_sector+0x36e>
            {
                if (handle->type >= W25Q256)                                                                /* >128Mb */
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	8b5b      	ldrh	r3, [r3, #26]
 8008236:	f64e 7217 	movw	r2, #61207	@ 0xef17
 800823a:	4293      	cmp	r3, r2
 800823c:	d93c      	bls.n	80082b8 <a_w25qxx_erase_sector+0x32c>
                {
                    buf[0] = 0xC5;                                                                          /* write extended addr register command */
 800823e:	23c5      	movs	r3, #197	@ 0xc5
 8008240:	733b      	strb	r3, [r7, #12]
                    buf[1] = (addr >> 24) & 0xFF;                                                           /* 31 - 24 bits */
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	0e1b      	lsrs	r3, r3, #24
 8008246:	b2db      	uxtb	r3, r3
 8008248:	737b      	strb	r3, [r7, #13]
                    res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 2, NULL, 0);                      /* spi write read */
 800824a:	f107 010c 	add.w	r1, r7, #12
 800824e:	2300      	movs	r3, #0
 8008250:	9300      	str	r3, [sp, #0]
 8008252:	2300      	movs	r3, #0
 8008254:	2202      	movs	r2, #2
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f7fe fd88 	bl	8006d6c <a_w25qxx_spi_write_read>
 800825c:	4603      	mov	r3, r0
 800825e:	74fb      	strb	r3, [r7, #19]
                    if (res != 0)                                                                           /* check result */
 8008260:	7cfb      	ldrb	r3, [r7, #19]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d012      	beq.n	800828c <a_w25qxx_erase_sector+0x300>
                    {
                        handle->debug_print("w25qxx: write extended addr register failed.\n");              /* write extended addr register failed */
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	695b      	ldr	r3, [r3, #20]
 800826a:	4803      	ldr	r0, [pc, #12]	@ (8008278 <a_w25qxx_erase_sector+0x2ec>)
 800826c:	4798      	blx	r3
                       
                        return 1;                                                                           /* return error */
 800826e:	2301      	movs	r3, #1
 8008270:	e1e4      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
 8008272:	bf00      	nop
 8008274:	0801b098 	.word	0x0801b098
 8008278:	0801b694 	.word	0x0801b694
 800827c:	0801b8e0 	.word	0x0801b8e0
 8008280:	0801b3a4 	.word	0x0801b3a4
 8008284:	0801b0fc 	.word	0x0801b0fc
 8008288:	0801b904 	.word	0x0801b904
                    }
                    buf[0] = W25QXX_COMMAND_WRITE_ENABLE;                                                   /* write enable command */
 800828c:	2306      	movs	r3, #6
 800828e:	733b      	strb	r3, [r7, #12]
                    res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, NULL, 0);                      /* spi write read */
 8008290:	f107 010c 	add.w	r1, r7, #12
 8008294:	2300      	movs	r3, #0
 8008296:	9300      	str	r3, [sp, #0]
 8008298:	2300      	movs	r3, #0
 800829a:	2201      	movs	r2, #1
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f7fe fd65 	bl	8006d6c <a_w25qxx_spi_write_read>
 80082a2:	4603      	mov	r3, r0
 80082a4:	74fb      	strb	r3, [r7, #19]
                    if (res != 0)                                                                           /* check result */
 80082a6:	7cfb      	ldrb	r3, [r7, #19]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d005      	beq.n	80082b8 <a_w25qxx_erase_sector+0x32c>
                    {
                        handle->debug_print("w25qxx: write enable failed.\n");                              /* write enable failed */
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	695b      	ldr	r3, [r3, #20]
 80082b0:	489d      	ldr	r0, [pc, #628]	@ (8008528 <a_w25qxx_erase_sector+0x59c>)
 80082b2:	4798      	blx	r3
                       
                        return 1;                                                                           /* return error */
 80082b4:	2301      	movs	r3, #1
 80082b6:	e1c1      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                    }
                }
                buf[0] = W25QXX_COMMAND_SECTOR_ERASE_4K;                                                    /* sector erase 4k command */
 80082b8:	2320      	movs	r3, #32
 80082ba:	733b      	strb	r3, [r7, #12]
                buf[1] = (addr >> 16) & 0xFF;                                                               /* 23 - 16 bits */
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	0c1b      	lsrs	r3, r3, #16
 80082c0:	b2db      	uxtb	r3, r3
 80082c2:	737b      	strb	r3, [r7, #13]
                buf[2] = (addr >> 8) & 0xFF;                                                                /* 15 - 8  bits */
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	0a1b      	lsrs	r3, r3, #8
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	73bb      	strb	r3, [r7, #14]
                buf[3] = (addr >> 0) & 0xFF;                                                                /* 7 - 0 bits */
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	73fb      	strb	r3, [r7, #15]
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 4, NULL, 0);                          /* spi write read */
 80082d2:	f107 010c 	add.w	r1, r7, #12
 80082d6:	2300      	movs	r3, #0
 80082d8:	9300      	str	r3, [sp, #0]
 80082da:	2300      	movs	r3, #0
 80082dc:	2204      	movs	r2, #4
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7fe fd44 	bl	8006d6c <a_w25qxx_spi_write_read>
 80082e4:	4603      	mov	r3, r0
 80082e6:	74fb      	strb	r3, [r7, #19]
                if (res != 0)                                                                               /* check result */
 80082e8:	7cfb      	ldrb	r3, [r7, #19]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d03a      	beq.n	8008364 <a_w25qxx_erase_sector+0x3d8>
                {
                    handle->debug_print("w25qxx: sector erase 4k failed.\n");                               /* sector erase 4k failed */
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	488e      	ldr	r0, [pc, #568]	@ (800852c <a_w25qxx_erase_sector+0x5a0>)
 80082f4:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 80082f6:	2301      	movs	r3, #1
 80082f8:	e1a0      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                }
            }
            else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	7f1b      	ldrb	r3, [r3, #28]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d12a      	bne.n	8008358 <a_w25qxx_erase_sector+0x3cc>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	8b5b      	ldrh	r3, [r3, #26]
 8008306:	f64e 7217 	movw	r2, #61207	@ 0xef17
 800830a:	4293      	cmp	r3, r2
 800830c:	d924      	bls.n	8008358 <a_w25qxx_erase_sector+0x3cc>
            {
                buf[0] = W25QXX_COMMAND_SECTOR_ERASE_4K;                                                    /* sector erase 4k command */
 800830e:	2320      	movs	r3, #32
 8008310:	733b      	strb	r3, [r7, #12]
                buf[1] = (addr >> 24) & 0xFF;                                                               /* 31 - 24 bits */
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	0e1b      	lsrs	r3, r3, #24
 8008316:	b2db      	uxtb	r3, r3
 8008318:	737b      	strb	r3, [r7, #13]
                buf[2] = (addr >> 16) & 0xFF;                                                               /* 23 - 16 bits */
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	0c1b      	lsrs	r3, r3, #16
 800831e:	b2db      	uxtb	r3, r3
 8008320:	73bb      	strb	r3, [r7, #14]
                buf[3] = (addr >> 8) & 0xFF;                                                                /* 15 - 8  bits */
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	0a1b      	lsrs	r3, r3, #8
 8008326:	b2db      	uxtb	r3, r3
 8008328:	73fb      	strb	r3, [r7, #15]
                buf[4] = (addr >> 0) & 0xFF;                                                                /* 7 - 0 bits */
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	b2db      	uxtb	r3, r3
 800832e:	743b      	strb	r3, [r7, #16]
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 5, NULL, 0);                          /* spi write read */
 8008330:	f107 010c 	add.w	r1, r7, #12
 8008334:	2300      	movs	r3, #0
 8008336:	9300      	str	r3, [sp, #0]
 8008338:	2300      	movs	r3, #0
 800833a:	2205      	movs	r2, #5
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f7fe fd15 	bl	8006d6c <a_w25qxx_spi_write_read>
 8008342:	4603      	mov	r3, r0
 8008344:	74fb      	strb	r3, [r7, #19]
                if (res != 0)                                                                               /* check result */
 8008346:	7cfb      	ldrb	r3, [r7, #19]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d00b      	beq.n	8008364 <a_w25qxx_erase_sector+0x3d8>
                {
                    handle->debug_print("w25qxx: sector erase 4k failed.\n");                               /* sector erase 4k failed */
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	695b      	ldr	r3, [r3, #20]
 8008350:	4876      	ldr	r0, [pc, #472]	@ (800852c <a_w25qxx_erase_sector+0x5a0>)
 8008352:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 8008354:	2301      	movs	r3, #1
 8008356:	e171      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                }
            }
            else
            {
                handle->debug_print("w25qxx: address mode is invalid.\n");                                  /* address mode is invalid */
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	695b      	ldr	r3, [r3, #20]
 800835c:	4874      	ldr	r0, [pc, #464]	@ (8008530 <a_w25qxx_erase_sector+0x5a4>)
 800835e:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8008360:	2301      	movs	r3, #1
 8008362:	e16b      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
            }
            
            timeout = 400;                                                                                  /* max 400 ms */
 8008364:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8008368:	617b      	str	r3, [r7, #20]
            while (timeout != 0)                                                                            /* check timeout */
 800836a:	e022      	b.n	80083b2 <a_w25qxx_erase_sector+0x426>
            {
                buf[0] = W25QXX_COMMAND_READ_STATUS_REG1;                                                   /* read status1 command */
 800836c:	2305      	movs	r3, #5
 800836e:	733b      	strb	r3, [r7, #12]
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, (uint8_t *)&status, 1);            /* spi write read */
 8008370:	f107 0312 	add.w	r3, r7, #18
 8008374:	f107 010c 	add.w	r1, r7, #12
 8008378:	2201      	movs	r2, #1
 800837a:	9200      	str	r2, [sp, #0]
 800837c:	2201      	movs	r2, #1
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f7fe fcf4 	bl	8006d6c <a_w25qxx_spi_write_read>
 8008384:	4603      	mov	r3, r0
 8008386:	74fb      	strb	r3, [r7, #19]
                if (res != 0)                                                                               /* check result */
 8008388:	7cfb      	ldrb	r3, [r7, #19]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d005      	beq.n	800839a <a_w25qxx_erase_sector+0x40e>
                {
                    handle->debug_print("w25qxx: get status1 failed.\n");                                   /* get status1 failed */
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	695b      	ldr	r3, [r3, #20]
 8008392:	4868      	ldr	r0, [pc, #416]	@ (8008534 <a_w25qxx_erase_sector+0x5a8>)
 8008394:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 8008396:	2301      	movs	r3, #1
 8008398:	e150      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                }
                if ((status & 0x01) == 0x00)                                                                /* check status */
 800839a:	7cbb      	ldrb	r3, [r7, #18]
 800839c:	f003 0301 	and.w	r3, r3, #1
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d00a      	beq.n	80083ba <a_w25qxx_erase_sector+0x42e>
                {
                    break;                                                                                  /* break */
                }
                timeout--;                                                                                  /* timeout-- */
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	3b01      	subs	r3, #1
 80083a8:	617b      	str	r3, [r7, #20]
                handle->delay_ms(1);                                                                        /* delay 1 ms */
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	68db      	ldr	r3, [r3, #12]
 80083ae:	2001      	movs	r0, #1
 80083b0:	4798      	blx	r3
            while (timeout != 0)                                                                            /* check timeout */
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1d9      	bne.n	800836c <a_w25qxx_erase_sector+0x3e0>
 80083b8:	e000      	b.n	80083bc <a_w25qxx_erase_sector+0x430>
                    break;                                                                                  /* break */
 80083ba:	bf00      	nop
            }
            if (timeout == 0)
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	f040 813b 	bne.w	800863a <a_w25qxx_erase_sector+0x6ae>
            {
                handle->debug_print("w25qxx: sector erase 4k timeout.\n");                                  /* sector erase 4k timeout */
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	695b      	ldr	r3, [r3, #20]
 80083c8:	485b      	ldr	r0, [pc, #364]	@ (8008538 <a_w25qxx_erase_sector+0x5ac>)
 80083ca:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 80083cc:	2301      	movs	r3, #1
 80083ce:	e135      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
            }
        }
    }
    else
    {
        res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 4,
 80083d0:	2300      	movs	r3, #0
 80083d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80083d4:	2300      	movs	r3, #0
 80083d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80083d8:	2300      	movs	r3, #0
 80083da:	9308      	str	r3, [sp, #32]
 80083dc:	2300      	movs	r3, #0
 80083de:	9307      	str	r3, [sp, #28]
 80083e0:	2300      	movs	r3, #0
 80083e2:	9306      	str	r3, [sp, #24]
 80083e4:	2300      	movs	r3, #0
 80083e6:	9305      	str	r3, [sp, #20]
 80083e8:	2300      	movs	r3, #0
 80083ea:	9304      	str	r3, [sp, #16]
 80083ec:	2300      	movs	r3, #0
 80083ee:	9303      	str	r3, [sp, #12]
 80083f0:	2300      	movs	r3, #0
 80083f2:	9302      	str	r3, [sp, #8]
 80083f4:	2300      	movs	r3, #0
 80083f6:	9301      	str	r3, [sp, #4]
 80083f8:	2300      	movs	r3, #0
 80083fa:	9300      	str	r3, [sp, #0]
 80083fc:	2300      	movs	r3, #0
 80083fe:	2204      	movs	r2, #4
 8008400:	2106      	movs	r1, #6
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f7fe fcde 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008408:	4603      	mov	r3, r0
 800840a:	74fb      	strb	r3, [r7, #19]
                                       0x00000000, 0x00, 0x00,
                                       0x00000000, 0x00, 0x00,
                                       0x00, NULL, 0x00,
                                       NULL, 0x00, 0x00);                                                   /* qspi write read */
        if (res != 0)                                                                                       /* check result */
 800840c:	7cfb      	ldrb	r3, [r7, #19]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d005      	beq.n	800841e <a_w25qxx_erase_sector+0x492>
        {
            handle->debug_print("w25qxx: write enable failed.\n");                                          /* write enable failed */
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	695b      	ldr	r3, [r3, #20]
 8008416:	4844      	ldr	r0, [pc, #272]	@ (8008528 <a_w25qxx_erase_sector+0x59c>)
 8008418:	4798      	blx	r3
           
            return 1;                                                                                       /* return error */
 800841a:	2301      	movs	r3, #1
 800841c:	e10e      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
        }
        if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                             /* 3 address mode */
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	7f1b      	ldrb	r3, [r3, #28]
 8008422:	2b00      	cmp	r3, #0
 8008424:	f040 808c 	bne.w	8008540 <a_w25qxx_erase_sector+0x5b4>
        {
            if (handle->type >= W25Q256)                                                                    /* >128Mb */
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	8b5b      	ldrh	r3, [r3, #26]
 800842c:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8008430:	4293      	cmp	r3, r2
 8008432:	d952      	bls.n	80084da <a_w25qxx_erase_sector+0x54e>
            {
                buf[0] = (addr >> 24) & 0xFF;                                                               /* 31 - 24 bits */
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	0e1b      	lsrs	r3, r3, #24
 8008438:	b2db      	uxtb	r3, r3
 800843a:	733b      	strb	r3, [r7, #12]
                res = a_w25qxx_qspi_write_read(handle, 0xC5, 4,
 800843c:	2304      	movs	r3, #4
 800843e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008440:	2300      	movs	r3, #0
 8008442:	9309      	str	r3, [sp, #36]	@ 0x24
 8008444:	2300      	movs	r3, #0
 8008446:	9308      	str	r3, [sp, #32]
 8008448:	2301      	movs	r3, #1
 800844a:	9307      	str	r3, [sp, #28]
 800844c:	f107 030c 	add.w	r3, r7, #12
 8008450:	9306      	str	r3, [sp, #24]
 8008452:	2300      	movs	r3, #0
 8008454:	9305      	str	r3, [sp, #20]
 8008456:	2300      	movs	r3, #0
 8008458:	9304      	str	r3, [sp, #16]
 800845a:	2300      	movs	r3, #0
 800845c:	9303      	str	r3, [sp, #12]
 800845e:	2300      	movs	r3, #0
 8008460:	9302      	str	r3, [sp, #8]
 8008462:	2300      	movs	r3, #0
 8008464:	9301      	str	r3, [sp, #4]
 8008466:	2300      	movs	r3, #0
 8008468:	9300      	str	r3, [sp, #0]
 800846a:	2300      	movs	r3, #0
 800846c:	2204      	movs	r2, #4
 800846e:	21c5      	movs	r1, #197	@ 0xc5
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f7fe fca7 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008476:	4603      	mov	r3, r0
 8008478:	74fb      	strb	r3, [r7, #19]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0, (uint8_t *)buf, 0x01,
                                               NULL, 0x00, 4);                                              /* spi write read */
                if (res != 0)                                                                               /* check result */
 800847a:	7cfb      	ldrb	r3, [r7, #19]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d005      	beq.n	800848c <a_w25qxx_erase_sector+0x500>
                {
                    handle->debug_print("w25qxx: write extended addr register failed.\n");                  /* write extended addr register failed */
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	695b      	ldr	r3, [r3, #20]
 8008484:	482d      	ldr	r0, [pc, #180]	@ (800853c <a_w25qxx_erase_sector+0x5b0>)
 8008486:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 8008488:	2301      	movs	r3, #1
 800848a:	e0d7      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                }
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 4,
 800848c:	2300      	movs	r3, #0
 800848e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008490:	2300      	movs	r3, #0
 8008492:	9309      	str	r3, [sp, #36]	@ 0x24
 8008494:	2300      	movs	r3, #0
 8008496:	9308      	str	r3, [sp, #32]
 8008498:	2300      	movs	r3, #0
 800849a:	9307      	str	r3, [sp, #28]
 800849c:	2300      	movs	r3, #0
 800849e:	9306      	str	r3, [sp, #24]
 80084a0:	2300      	movs	r3, #0
 80084a2:	9305      	str	r3, [sp, #20]
 80084a4:	2300      	movs	r3, #0
 80084a6:	9304      	str	r3, [sp, #16]
 80084a8:	2300      	movs	r3, #0
 80084aa:	9303      	str	r3, [sp, #12]
 80084ac:	2300      	movs	r3, #0
 80084ae:	9302      	str	r3, [sp, #8]
 80084b0:	2300      	movs	r3, #0
 80084b2:	9301      	str	r3, [sp, #4]
 80084b4:	2300      	movs	r3, #0
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	2300      	movs	r3, #0
 80084ba:	2204      	movs	r2, #4
 80084bc:	2106      	movs	r1, #6
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f7fe fc80 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80084c4:	4603      	mov	r3, r0
 80084c6:	74fb      	strb	r3, [r7, #19]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0x00, NULL, 0x00,
                                               NULL, 0x00, 0x00);                                           /* qspi write read */
                if (res != 0)                                                                               /* check result */
 80084c8:	7cfb      	ldrb	r3, [r7, #19]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d005      	beq.n	80084da <a_w25qxx_erase_sector+0x54e>
                {
                    handle->debug_print("w25qxx: write enable failed.\n");                                  /* write enable failed */
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	4815      	ldr	r0, [pc, #84]	@ (8008528 <a_w25qxx_erase_sector+0x59c>)
 80084d4:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 80084d6:	2301      	movs	r3, #1
 80084d8:	e0b0      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
                }
            }
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_SECTOR_ERASE_4K, 4,
 80084da:	2300      	movs	r3, #0
 80084dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80084de:	2300      	movs	r3, #0
 80084e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80084e2:	2300      	movs	r3, #0
 80084e4:	9308      	str	r3, [sp, #32]
 80084e6:	2300      	movs	r3, #0
 80084e8:	9307      	str	r3, [sp, #28]
 80084ea:	2300      	movs	r3, #0
 80084ec:	9306      	str	r3, [sp, #24]
 80084ee:	2300      	movs	r3, #0
 80084f0:	9305      	str	r3, [sp, #20]
 80084f2:	2300      	movs	r3, #0
 80084f4:	9304      	str	r3, [sp, #16]
 80084f6:	2300      	movs	r3, #0
 80084f8:	9303      	str	r3, [sp, #12]
 80084fa:	2300      	movs	r3, #0
 80084fc:	9302      	str	r3, [sp, #8]
 80084fe:	2303      	movs	r3, #3
 8008500:	9301      	str	r3, [sp, #4]
 8008502:	2304      	movs	r3, #4
 8008504:	9300      	str	r3, [sp, #0]
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	2204      	movs	r2, #4
 800850a:	2120      	movs	r1, #32
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f7fe fc59 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008512:	4603      	mov	r3, r0
 8008514:	74fb      	strb	r3, [r7, #19]
                                           addr, 4, 3,
                                           0x00000000, 0x00, 0x00,
                                           0, NULL, 0x00,
                                           NULL, 0x00, 0x00);                                               /* spi write read */
            if (res != 0)                                                                                   /* check result */
 8008516:	7cfb      	ldrb	r3, [r7, #19]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d048      	beq.n	80085ae <a_w25qxx_erase_sector+0x622>
            {
                handle->debug_print("w25qxx: sector erase 4k failed.\n");                                   /* sector erase 4k failed */
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	695b      	ldr	r3, [r3, #20]
 8008520:	4802      	ldr	r0, [pc, #8]	@ (800852c <a_w25qxx_erase_sector+0x5a0>)
 8008522:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8008524:	2301      	movs	r3, #1
 8008526:	e089      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
 8008528:	0801b098 	.word	0x0801b098
 800852c:	0801b8e0 	.word	0x0801b8e0
 8008530:	0801b3a4 	.word	0x0801b3a4
 8008534:	0801b0fc 	.word	0x0801b0fc
 8008538:	0801b904 	.word	0x0801b904
 800853c:	0801b694 	.word	0x0801b694
            }
        }
        else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	7f1b      	ldrb	r3, [r3, #28]
 8008544:	2b01      	cmp	r3, #1
 8008546:	d12c      	bne.n	80085a2 <a_w25qxx_erase_sector+0x616>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	8b5b      	ldrh	r3, [r3, #26]
 800854c:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8008550:	4293      	cmp	r3, r2
 8008552:	d926      	bls.n	80085a2 <a_w25qxx_erase_sector+0x616>
        {
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_SECTOR_ERASE_4K, 4,
 8008554:	2300      	movs	r3, #0
 8008556:	930a      	str	r3, [sp, #40]	@ 0x28
 8008558:	2300      	movs	r3, #0
 800855a:	9309      	str	r3, [sp, #36]	@ 0x24
 800855c:	2300      	movs	r3, #0
 800855e:	9308      	str	r3, [sp, #32]
 8008560:	2300      	movs	r3, #0
 8008562:	9307      	str	r3, [sp, #28]
 8008564:	2300      	movs	r3, #0
 8008566:	9306      	str	r3, [sp, #24]
 8008568:	2300      	movs	r3, #0
 800856a:	9305      	str	r3, [sp, #20]
 800856c:	2300      	movs	r3, #0
 800856e:	9304      	str	r3, [sp, #16]
 8008570:	2300      	movs	r3, #0
 8008572:	9303      	str	r3, [sp, #12]
 8008574:	2300      	movs	r3, #0
 8008576:	9302      	str	r3, [sp, #8]
 8008578:	2304      	movs	r3, #4
 800857a:	9301      	str	r3, [sp, #4]
 800857c:	2304      	movs	r3, #4
 800857e:	9300      	str	r3, [sp, #0]
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	2204      	movs	r2, #4
 8008584:	2120      	movs	r1, #32
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f7fe fc1c 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800858c:	4603      	mov	r3, r0
 800858e:	74fb      	strb	r3, [r7, #19]
                                           addr, 4, 4,
                                           0x00000000, 0x00, 0x00,
                                           0, NULL, 0x00,
                                           NULL, 0x00, 0x00);                                               /* spi write read */
            if (res != 0)                                                                                   /* check result */
 8008590:	7cfb      	ldrb	r3, [r7, #19]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00b      	beq.n	80085ae <a_w25qxx_erase_sector+0x622>
            {
                handle->debug_print("w25qxx: sector erase 4k failed.\n");                                   /* sector erase 4k failed */
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	695b      	ldr	r3, [r3, #20]
 800859a:	482a      	ldr	r0, [pc, #168]	@ (8008644 <a_w25qxx_erase_sector+0x6b8>)
 800859c:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 800859e:	2301      	movs	r3, #1
 80085a0:	e04c      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
            }
        }
        else
        {
            handle->debug_print("w25qxx: address mode is invalid.\n");                                      /* address mode is invalid */
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	695b      	ldr	r3, [r3, #20]
 80085a6:	4828      	ldr	r0, [pc, #160]	@ (8008648 <a_w25qxx_erase_sector+0x6bc>)
 80085a8:	4798      	blx	r3
           
            return 1;                                                                                       /* return error */
 80085aa:	2301      	movs	r3, #1
 80085ac:	e046      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
        }
        
        timeout = 400;                                                                                      /* max 400 ms */
 80085ae:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80085b2:	617b      	str	r3, [r7, #20]
        while (timeout != 0)                                                                                /* check timeout */
 80085b4:	e033      	b.n	800861e <a_w25qxx_erase_sector+0x692>
        {
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_READ_STATUS_REG1, 4,
 80085b6:	2304      	movs	r3, #4
 80085b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80085ba:	2301      	movs	r3, #1
 80085bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085be:	f107 0312 	add.w	r3, r7, #18
 80085c2:	9308      	str	r3, [sp, #32]
 80085c4:	2300      	movs	r3, #0
 80085c6:	9307      	str	r3, [sp, #28]
 80085c8:	2300      	movs	r3, #0
 80085ca:	9306      	str	r3, [sp, #24]
 80085cc:	2300      	movs	r3, #0
 80085ce:	9305      	str	r3, [sp, #20]
 80085d0:	2300      	movs	r3, #0
 80085d2:	9304      	str	r3, [sp, #16]
 80085d4:	2300      	movs	r3, #0
 80085d6:	9303      	str	r3, [sp, #12]
 80085d8:	2300      	movs	r3, #0
 80085da:	9302      	str	r3, [sp, #8]
 80085dc:	2300      	movs	r3, #0
 80085de:	9301      	str	r3, [sp, #4]
 80085e0:	2300      	movs	r3, #0
 80085e2:	9300      	str	r3, [sp, #0]
 80085e4:	2300      	movs	r3, #0
 80085e6:	2204      	movs	r2, #4
 80085e8:	2105      	movs	r1, #5
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f7fe fbea 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80085f0:	4603      	mov	r3, r0
 80085f2:	74fb      	strb	r3, [r7, #19]
                                           0x00000000, 0x00, 0x00,
                                           0x00000000, 0x00, 0x00,
                                           0, NULL, 0,
                                          (uint8_t *)&status, 1, 4);                                        /* spi write read */
            if (res != 0)                                                                                   /* check result */
 80085f4:	7cfb      	ldrb	r3, [r7, #19]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d005      	beq.n	8008606 <a_w25qxx_erase_sector+0x67a>
            {
                handle->debug_print("w25qxx: get status1 failed.\n");                                       /* get status1 failed */
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	695b      	ldr	r3, [r3, #20]
 80085fe:	4813      	ldr	r0, [pc, #76]	@ (800864c <a_w25qxx_erase_sector+0x6c0>)
 8008600:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8008602:	2301      	movs	r3, #1
 8008604:	e01a      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
            }
            if ((status & 0x01) == 0x00)                                                                    /* check status */
 8008606:	7cbb      	ldrb	r3, [r7, #18]
 8008608:	f003 0301 	and.w	r3, r3, #1
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00a      	beq.n	8008626 <a_w25qxx_erase_sector+0x69a>
            {
                break;                                                                                      /* break */
            }
            timeout--;                                                                                      /* timeout-- */
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	3b01      	subs	r3, #1
 8008614:	617b      	str	r3, [r7, #20]
            handle->delay_ms(1);                                                                            /* delay 1 ms */
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	68db      	ldr	r3, [r3, #12]
 800861a:	2001      	movs	r0, #1
 800861c:	4798      	blx	r3
        while (timeout != 0)                                                                                /* check timeout */
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d1c8      	bne.n	80085b6 <a_w25qxx_erase_sector+0x62a>
 8008624:	e000      	b.n	8008628 <a_w25qxx_erase_sector+0x69c>
                break;                                                                                      /* break */
 8008626:	bf00      	nop
        }
        if (timeout == 0)
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d105      	bne.n	800863a <a_w25qxx_erase_sector+0x6ae>
        {
            handle->debug_print("w25qxx: sector erase 4k timeout.\n");                                      /* sector erase 4k timeout */
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	695b      	ldr	r3, [r3, #20]
 8008632:	4807      	ldr	r0, [pc, #28]	@ (8008650 <a_w25qxx_erase_sector+0x6c4>)
 8008634:	4798      	blx	r3
           
            return 1;                                                                                       /* return error */
 8008636:	2301      	movs	r3, #1
 8008638:	e000      	b.n	800863c <a_w25qxx_erase_sector+0x6b0>
        }
    }
    
    return 0;                                                                                               /* success return 0 */
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	3718      	adds	r7, #24
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}
 8008644:	0801b8e0 	.word	0x0801b8e0
 8008648:	0801b3a4 	.word	0x0801b3a4
 800864c:	0801b0fc 	.word	0x0801b0fc
 8008650:	0801b904 	.word	0x0801b904

08008654 <a_w25qxx_page_program>:
 *            - 0 success
 *            - 1 page program failed
 * @note      none
 */
static uint8_t a_w25qxx_page_program(w25qxx_handle_t *handle, uint32_t addr, uint8_t *data, uint16_t len)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b092      	sub	sp, #72	@ 0x48
 8008658:	af0c      	add	r7, sp, #48	@ 0x30
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	607a      	str	r2, [r7, #4]
 8008660:	807b      	strh	r3, [r7, #2]
    uint8_t res;
    uint8_t status;
    uint32_t timeout;
    uint8_t buf[2];

    if (handle->spi_qspi == W25QXX_INTERFACE_SPI)                                                           /* spi interface */
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008668:	2b00      	cmp	r3, #0
 800866a:	f040 823b 	bne.w	8008ae4 <a_w25qxx_page_program+0x490>
    {
        if (handle->dual_quad_spi_enable != 0)                                                              /* enable dual quad spi */
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	7fdb      	ldrb	r3, [r3, #31]
 8008672:	2b00      	cmp	r3, #0
 8008674:	f000 8129 	beq.w	80088ca <a_w25qxx_page_program+0x276>
        {
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 1,
 8008678:	2300      	movs	r3, #0
 800867a:	930a      	str	r3, [sp, #40]	@ 0x28
 800867c:	2300      	movs	r3, #0
 800867e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008680:	2300      	movs	r3, #0
 8008682:	9308      	str	r3, [sp, #32]
 8008684:	2300      	movs	r3, #0
 8008686:	9307      	str	r3, [sp, #28]
 8008688:	2300      	movs	r3, #0
 800868a:	9306      	str	r3, [sp, #24]
 800868c:	2300      	movs	r3, #0
 800868e:	9305      	str	r3, [sp, #20]
 8008690:	2300      	movs	r3, #0
 8008692:	9304      	str	r3, [sp, #16]
 8008694:	2300      	movs	r3, #0
 8008696:	9303      	str	r3, [sp, #12]
 8008698:	2300      	movs	r3, #0
 800869a:	9302      	str	r3, [sp, #8]
 800869c:	2300      	movs	r3, #0
 800869e:	9301      	str	r3, [sp, #4]
 80086a0:	2300      	movs	r3, #0
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	2300      	movs	r3, #0
 80086a6:	2201      	movs	r2, #1
 80086a8:	2106      	movs	r1, #6
 80086aa:	68f8      	ldr	r0, [r7, #12]
 80086ac:	f7fe fb8a 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80086b0:	4603      	mov	r3, r0
 80086b2:	74fb      	strb	r3, [r7, #19]
                                           0x00000000, 0x00, 0x00,
                                           0x00000000, 0x00, 0x00,
                                           0x00, NULL, 0x00,
                                           NULL, 0x00, 0x00);                                               /* qspi write read */
            if (res != 0)                                                                                   /* check result */
 80086b4:	7cfb      	ldrb	r3, [r7, #19]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d005      	beq.n	80086c6 <a_w25qxx_page_program+0x72>
            {
                handle->debug_print("w25qxx: write enable failed.\n");                                      /* write enable failed */
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	695b      	ldr	r3, [r3, #20]
 80086be:	48a0      	ldr	r0, [pc, #640]	@ (8008940 <a_w25qxx_page_program+0x2ec>)
 80086c0:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 80086c2:	2301      	movs	r3, #1
 80086c4:	e345      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
            }
            if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                         /* 3 address mode */
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	7f1b      	ldrb	r3, [r3, #28]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d17f      	bne.n	80087ce <a_w25qxx_page_program+0x17a>
            {
                if (handle->type >= W25Q256)                                                                /* >128Mb */
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	8b5b      	ldrh	r3, [r3, #26]
 80086d2:	f64e 7217 	movw	r2, #61207	@ 0xef17
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d952      	bls.n	8008780 <a_w25qxx_page_program+0x12c>
                {
                    buf[0] = (addr >> 24) & 0xFF;                                                           /* 31 - 24 bits */
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	0e1b      	lsrs	r3, r3, #24
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	743b      	strb	r3, [r7, #16]
                    res = a_w25qxx_qspi_write_read(handle, 0xC5, 1,
 80086e2:	2301      	movs	r3, #1
 80086e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80086e6:	2300      	movs	r3, #0
 80086e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80086ea:	2300      	movs	r3, #0
 80086ec:	9308      	str	r3, [sp, #32]
 80086ee:	2301      	movs	r3, #1
 80086f0:	9307      	str	r3, [sp, #28]
 80086f2:	f107 0310 	add.w	r3, r7, #16
 80086f6:	9306      	str	r3, [sp, #24]
 80086f8:	2300      	movs	r3, #0
 80086fa:	9305      	str	r3, [sp, #20]
 80086fc:	2300      	movs	r3, #0
 80086fe:	9304      	str	r3, [sp, #16]
 8008700:	2300      	movs	r3, #0
 8008702:	9303      	str	r3, [sp, #12]
 8008704:	2300      	movs	r3, #0
 8008706:	9302      	str	r3, [sp, #8]
 8008708:	2300      	movs	r3, #0
 800870a:	9301      	str	r3, [sp, #4]
 800870c:	2300      	movs	r3, #0
 800870e:	9300      	str	r3, [sp, #0]
 8008710:	2300      	movs	r3, #0
 8008712:	2201      	movs	r2, #1
 8008714:	21c5      	movs	r1, #197	@ 0xc5
 8008716:	68f8      	ldr	r0, [r7, #12]
 8008718:	f7fe fb54 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800871c:	4603      	mov	r3, r0
 800871e:	74fb      	strb	r3, [r7, #19]
                                                   0x00000000, 0x00, 0x00,
                                                   0x00000000, 0x00, 0x00,
                                                   0, (uint8_t *)buf, 0x01,
                                                   NULL, 0x00, 1);                                          /* spi write read */
                    if (res != 0)                                                                           /* check result */
 8008720:	7cfb      	ldrb	r3, [r7, #19]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d005      	beq.n	8008732 <a_w25qxx_page_program+0xde>
                    {
                        handle->debug_print("w25qxx: write extended addr register failed.\n");              /* write extended addr register failed */
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	695b      	ldr	r3, [r3, #20]
 800872a:	4886      	ldr	r0, [pc, #536]	@ (8008944 <a_w25qxx_page_program+0x2f0>)
 800872c:	4798      	blx	r3
                       
                        return 1;                                                                           /* return error */
 800872e:	2301      	movs	r3, #1
 8008730:	e30f      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                    }
                    res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 1,
 8008732:	2300      	movs	r3, #0
 8008734:	930a      	str	r3, [sp, #40]	@ 0x28
 8008736:	2300      	movs	r3, #0
 8008738:	9309      	str	r3, [sp, #36]	@ 0x24
 800873a:	2300      	movs	r3, #0
 800873c:	9308      	str	r3, [sp, #32]
 800873e:	2300      	movs	r3, #0
 8008740:	9307      	str	r3, [sp, #28]
 8008742:	2300      	movs	r3, #0
 8008744:	9306      	str	r3, [sp, #24]
 8008746:	2300      	movs	r3, #0
 8008748:	9305      	str	r3, [sp, #20]
 800874a:	2300      	movs	r3, #0
 800874c:	9304      	str	r3, [sp, #16]
 800874e:	2300      	movs	r3, #0
 8008750:	9303      	str	r3, [sp, #12]
 8008752:	2300      	movs	r3, #0
 8008754:	9302      	str	r3, [sp, #8]
 8008756:	2300      	movs	r3, #0
 8008758:	9301      	str	r3, [sp, #4]
 800875a:	2300      	movs	r3, #0
 800875c:	9300      	str	r3, [sp, #0]
 800875e:	2300      	movs	r3, #0
 8008760:	2201      	movs	r2, #1
 8008762:	2106      	movs	r1, #6
 8008764:	68f8      	ldr	r0, [r7, #12]
 8008766:	f7fe fb2d 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800876a:	4603      	mov	r3, r0
 800876c:	74fb      	strb	r3, [r7, #19]
                                                   0x00000000, 0x00, 0x00,
                                                   0x00000000, 0x00, 0x00,
                                                   0x00, NULL, 0x00,
                                                   NULL, 0x00, 0x00);                                       /* qspi write read */
                    if (res != 0)                                                                           /* check result */
 800876e:	7cfb      	ldrb	r3, [r7, #19]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d005      	beq.n	8008780 <a_w25qxx_page_program+0x12c>
                    {
                        handle->debug_print("w25qxx: write enable failed.\n");                              /* write enable failed */
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	695b      	ldr	r3, [r3, #20]
 8008778:	4871      	ldr	r0, [pc, #452]	@ (8008940 <a_w25qxx_page_program+0x2ec>)
 800877a:	4798      	blx	r3
                       
                        return 1;                                                                           /* return error */
 800877c:	2301      	movs	r3, #1
 800877e:	e2e8      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                    }
                }
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_PAGE_PROGRAM, 1,
 8008780:	887b      	ldrh	r3, [r7, #2]
 8008782:	2201      	movs	r2, #1
 8008784:	920a      	str	r2, [sp, #40]	@ 0x28
 8008786:	2200      	movs	r2, #0
 8008788:	9209      	str	r2, [sp, #36]	@ 0x24
 800878a:	2200      	movs	r2, #0
 800878c:	9208      	str	r2, [sp, #32]
 800878e:	9307      	str	r3, [sp, #28]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	9306      	str	r3, [sp, #24]
 8008794:	2300      	movs	r3, #0
 8008796:	9305      	str	r3, [sp, #20]
 8008798:	2300      	movs	r3, #0
 800879a:	9304      	str	r3, [sp, #16]
 800879c:	2300      	movs	r3, #0
 800879e:	9303      	str	r3, [sp, #12]
 80087a0:	2300      	movs	r3, #0
 80087a2:	9302      	str	r3, [sp, #8]
 80087a4:	2303      	movs	r3, #3
 80087a6:	9301      	str	r3, [sp, #4]
 80087a8:	2301      	movs	r3, #1
 80087aa:	9300      	str	r3, [sp, #0]
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	2201      	movs	r2, #1
 80087b0:	2102      	movs	r1, #2
 80087b2:	68f8      	ldr	r0, [r7, #12]
 80087b4:	f7fe fb06 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 80087b8:	4603      	mov	r3, r0
 80087ba:	74fb      	strb	r3, [r7, #19]
                                               addr, 1, 3,
                                               0x00000000, 0x00, 0x00,
                                               0, data, len,
                                               NULL, 0x00, 1);                                              /* spi write read */
                if (res != 0)                                                                               /* check result */
 80087bc:	7cfb      	ldrb	r3, [r7, #19]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d03c      	beq.n	800883c <a_w25qxx_page_program+0x1e8>
                {
                    handle->debug_print("w25qxx: page program failed.\n");                                  /* page program failed */
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	695b      	ldr	r3, [r3, #20]
 80087c6:	4860      	ldr	r0, [pc, #384]	@ (8008948 <a_w25qxx_page_program+0x2f4>)
 80087c8:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 80087ca:	2301      	movs	r3, #1
 80087cc:	e2c1      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                }
            }
            else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	7f1b      	ldrb	r3, [r3, #28]
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d12c      	bne.n	8008830 <a_w25qxx_page_program+0x1dc>
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	8b5b      	ldrh	r3, [r3, #26]
 80087da:	f64e 7217 	movw	r2, #61207	@ 0xef17
 80087de:	4293      	cmp	r3, r2
 80087e0:	d926      	bls.n	8008830 <a_w25qxx_page_program+0x1dc>
            {
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_PAGE_PROGRAM, 1,
 80087e2:	887b      	ldrh	r3, [r7, #2]
 80087e4:	2201      	movs	r2, #1
 80087e6:	920a      	str	r2, [sp, #40]	@ 0x28
 80087e8:	2200      	movs	r2, #0
 80087ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80087ec:	2200      	movs	r2, #0
 80087ee:	9208      	str	r2, [sp, #32]
 80087f0:	9307      	str	r3, [sp, #28]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	9306      	str	r3, [sp, #24]
 80087f6:	2300      	movs	r3, #0
 80087f8:	9305      	str	r3, [sp, #20]
 80087fa:	2300      	movs	r3, #0
 80087fc:	9304      	str	r3, [sp, #16]
 80087fe:	2300      	movs	r3, #0
 8008800:	9303      	str	r3, [sp, #12]
 8008802:	2300      	movs	r3, #0
 8008804:	9302      	str	r3, [sp, #8]
 8008806:	2304      	movs	r3, #4
 8008808:	9301      	str	r3, [sp, #4]
 800880a:	2301      	movs	r3, #1
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	2201      	movs	r2, #1
 8008812:	2102      	movs	r1, #2
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f7fe fad5 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800881a:	4603      	mov	r3, r0
 800881c:	74fb      	strb	r3, [r7, #19]
                                               addr, 1, 4,
                                               0x00000000, 0x00, 0x00,
                                               0, data, len,
                                               NULL, 0x00, 1);                                              /* spi write read */
                if (res != 0)                                                                               /* check result */
 800881e:	7cfb      	ldrb	r3, [r7, #19]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00b      	beq.n	800883c <a_w25qxx_page_program+0x1e8>
                {
                    handle->debug_print("w25qxx: page program failed.\n");                                  /* page program failed */
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	695b      	ldr	r3, [r3, #20]
 8008828:	4847      	ldr	r0, [pc, #284]	@ (8008948 <a_w25qxx_page_program+0x2f4>)
 800882a:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 800882c:	2301      	movs	r3, #1
 800882e:	e290      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                }
            }
            else
            {
                handle->debug_print("w25qxx: address mode is invalid.\n");                                  /* address mode is invalid */
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	695b      	ldr	r3, [r3, #20]
 8008834:	4845      	ldr	r0, [pc, #276]	@ (800894c <a_w25qxx_page_program+0x2f8>)
 8008836:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8008838:	2301      	movs	r3, #1
 800883a:	e28a      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
            }
            
            timeout = 3 * 100;                                                                              /* max 3 ms */
 800883c:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8008840:	617b      	str	r3, [r7, #20]
            while (timeout != 0)                                                                            /* check timeout */
 8008842:	e033      	b.n	80088ac <a_w25qxx_page_program+0x258>
            {
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_READ_STATUS_REG1, 1,
 8008844:	2301      	movs	r3, #1
 8008846:	930a      	str	r3, [sp, #40]	@ 0x28
 8008848:	2301      	movs	r3, #1
 800884a:	9309      	str	r3, [sp, #36]	@ 0x24
 800884c:	f107 0312 	add.w	r3, r7, #18
 8008850:	9308      	str	r3, [sp, #32]
 8008852:	2300      	movs	r3, #0
 8008854:	9307      	str	r3, [sp, #28]
 8008856:	2300      	movs	r3, #0
 8008858:	9306      	str	r3, [sp, #24]
 800885a:	2300      	movs	r3, #0
 800885c:	9305      	str	r3, [sp, #20]
 800885e:	2300      	movs	r3, #0
 8008860:	9304      	str	r3, [sp, #16]
 8008862:	2300      	movs	r3, #0
 8008864:	9303      	str	r3, [sp, #12]
 8008866:	2300      	movs	r3, #0
 8008868:	9302      	str	r3, [sp, #8]
 800886a:	2300      	movs	r3, #0
 800886c:	9301      	str	r3, [sp, #4]
 800886e:	2300      	movs	r3, #0
 8008870:	9300      	str	r3, [sp, #0]
 8008872:	2300      	movs	r3, #0
 8008874:	2201      	movs	r2, #1
 8008876:	2105      	movs	r1, #5
 8008878:	68f8      	ldr	r0, [r7, #12]
 800887a:	f7fe faa3 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 800887e:	4603      	mov	r3, r0
 8008880:	74fb      	strb	r3, [r7, #19]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0, NULL, 0,
                                              (uint8_t *)&status, 1, 1);                                    /* spi write read */
                if (res != 0)                                                                               /* check result */
 8008882:	7cfb      	ldrb	r3, [r7, #19]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d005      	beq.n	8008894 <a_w25qxx_page_program+0x240>
                {
                    handle->debug_print("w25qxx: page program failed.\n");                                  /* page program failed */
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	695b      	ldr	r3, [r3, #20]
 800888c:	482e      	ldr	r0, [pc, #184]	@ (8008948 <a_w25qxx_page_program+0x2f4>)
 800888e:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 8008890:	2301      	movs	r3, #1
 8008892:	e25e      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                }
                if ((status & 0x01) == 0x00)                                                                /* check status */
 8008894:	7cbb      	ldrb	r3, [r7, #18]
 8008896:	f003 0301 	and.w	r3, r3, #1
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00a      	beq.n	80088b4 <a_w25qxx_page_program+0x260>
                {
                    break;                                                                                  /* break */
                }
                timeout--;                                                                                  /* timeout-- */
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	3b01      	subs	r3, #1
 80088a2:	617b      	str	r3, [r7, #20]
                handle->delay_us(10);                                                                       /* delay 10 us */
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	200a      	movs	r0, #10
 80088aa:	4798      	blx	r3
            while (timeout != 0)                                                                            /* check timeout */
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d1c8      	bne.n	8008844 <a_w25qxx_page_program+0x1f0>
 80088b2:	e000      	b.n	80088b6 <a_w25qxx_page_program+0x262>
                    break;                                                                                  /* break */
 80088b4:	bf00      	nop
            }
            if (timeout == 0)
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f040 8249 	bne.w	8008d50 <a_w25qxx_page_program+0x6fc>
            {
                handle->debug_print("w25qxx: page program timeout.\n");                                     /* page program timeout */
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	695b      	ldr	r3, [r3, #20]
 80088c2:	4823      	ldr	r0, [pc, #140]	@ (8008950 <a_w25qxx_page_program+0x2fc>)
 80088c4:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 80088c6:	2301      	movs	r3, #1
 80088c8:	e243      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
            }
        }
        else                                                                                                /* single spi */
        {
            buf[0] = W25QXX_COMMAND_WRITE_ENABLE;                                                           /* write enable command */
 80088ca:	2306      	movs	r3, #6
 80088cc:	743b      	strb	r3, [r7, #16]
            res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, NULL, 0);                              /* spi write read */
 80088ce:	f107 0110 	add.w	r1, r7, #16
 80088d2:	2300      	movs	r3, #0
 80088d4:	9300      	str	r3, [sp, #0]
 80088d6:	2300      	movs	r3, #0
 80088d8:	2201      	movs	r2, #1
 80088da:	68f8      	ldr	r0, [r7, #12]
 80088dc:	f7fe fa46 	bl	8006d6c <a_w25qxx_spi_write_read>
 80088e0:	4603      	mov	r3, r0
 80088e2:	74fb      	strb	r3, [r7, #19]
            if (res != 0)                                                                                   /* check result */
 80088e4:	7cfb      	ldrb	r3, [r7, #19]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d005      	beq.n	80088f6 <a_w25qxx_page_program+0x2a2>
            {
                handle->debug_print("w25qxx: write enable failed.\n");                                      /* write enable failed */
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	695b      	ldr	r3, [r3, #20]
 80088ee:	4814      	ldr	r0, [pc, #80]	@ (8008940 <a_w25qxx_page_program+0x2ec>)
 80088f0:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 80088f2:	2301      	movs	r3, #1
 80088f4:	e22d      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
            }
            if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                         /* 3 address mode */
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	7f1b      	ldrb	r3, [r3, #28]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d173      	bne.n	80089e6 <a_w25qxx_page_program+0x392>
            {
                if (handle->type >= W25Q256)                                                                /* >128Mb */
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	8b5b      	ldrh	r3, [r3, #26]
 8008902:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8008906:	4293      	cmp	r3, r2
 8008908:	d93a      	bls.n	8008980 <a_w25qxx_page_program+0x32c>
                {
                    buf[0] = 0xC5;                                                                          /* write extended addr register command */
 800890a:	23c5      	movs	r3, #197	@ 0xc5
 800890c:	743b      	strb	r3, [r7, #16]
                    buf[1] = (addr >> 24) & 0xFF;                                                           /* 31 - 24 bits */
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	0e1b      	lsrs	r3, r3, #24
 8008912:	b2db      	uxtb	r3, r3
 8008914:	747b      	strb	r3, [r7, #17]
                    res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 2, NULL, 0);                      /* spi write read */
 8008916:	f107 0110 	add.w	r1, r7, #16
 800891a:	2300      	movs	r3, #0
 800891c:	9300      	str	r3, [sp, #0]
 800891e:	2300      	movs	r3, #0
 8008920:	2202      	movs	r2, #2
 8008922:	68f8      	ldr	r0, [r7, #12]
 8008924:	f7fe fa22 	bl	8006d6c <a_w25qxx_spi_write_read>
 8008928:	4603      	mov	r3, r0
 800892a:	74fb      	strb	r3, [r7, #19]
                    if (res != 0)                                                                           /* check result */
 800892c:	7cfb      	ldrb	r3, [r7, #19]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d010      	beq.n	8008954 <a_w25qxx_page_program+0x300>
                    {
                        handle->debug_print("w25qxx: write extended addr register failed.\n");              /* write extended addr register failed */
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	695b      	ldr	r3, [r3, #20]
 8008936:	4803      	ldr	r0, [pc, #12]	@ (8008944 <a_w25qxx_page_program+0x2f0>)
 8008938:	4798      	blx	r3
                       
                        return 1;                                                                           /* return error */
 800893a:	2301      	movs	r3, #1
 800893c:	e209      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
 800893e:	bf00      	nop
 8008940:	0801b098 	.word	0x0801b098
 8008944:	0801b694 	.word	0x0801b694
 8008948:	0801b858 	.word	0x0801b858
 800894c:	0801b3a4 	.word	0x0801b3a4
 8008950:	0801b878 	.word	0x0801b878
                    }
                    buf[0] = W25QXX_COMMAND_WRITE_ENABLE;                                                   /* write enable command */
 8008954:	2306      	movs	r3, #6
 8008956:	743b      	strb	r3, [r7, #16]
                    res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, NULL, 0);                      /* spi write read */
 8008958:	f107 0110 	add.w	r1, r7, #16
 800895c:	2300      	movs	r3, #0
 800895e:	9300      	str	r3, [sp, #0]
 8008960:	2300      	movs	r3, #0
 8008962:	2201      	movs	r2, #1
 8008964:	68f8      	ldr	r0, [r7, #12]
 8008966:	f7fe fa01 	bl	8006d6c <a_w25qxx_spi_write_read>
 800896a:	4603      	mov	r3, r0
 800896c:	74fb      	strb	r3, [r7, #19]
                    if (res != 0)                                                                           /* check result */
 800896e:	7cfb      	ldrb	r3, [r7, #19]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d005      	beq.n	8008980 <a_w25qxx_page_program+0x32c>
                    {
                        handle->debug_print("w25qxx: write enable failed.\n");                              /* write enable failed */
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	695b      	ldr	r3, [r3, #20]
 8008978:	489d      	ldr	r0, [pc, #628]	@ (8008bf0 <a_w25qxx_page_program+0x59c>)
 800897a:	4798      	blx	r3
                       
                        return 1;                                                                           /* return error */
 800897c:	2301      	movs	r3, #1
 800897e:	e1e8      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                    }
                }
                handle->buf[0] = W25QXX_COMMAND_PAGE_PROGRAM;                                               /* page program command */
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2202      	movs	r2, #2
 8008984:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                handle->buf[1] = (addr >> 16) & 0xFF;                                                       /* 23 - 16 bits */
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	0c1b      	lsrs	r3, r3, #16
 800898c:	b2da      	uxtb	r2, r3
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                handle->buf[2] = (addr >> 8) & 0xFF;                                                        /* 15 - 8  bits */
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	0a1b      	lsrs	r3, r3, #8
 8008998:	b2da      	uxtb	r2, r3
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
                handle->buf[3] = (addr >> 0) & 0xFF;                                                        /* 7 - 0 bits */
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	b2da      	uxtb	r2, r3
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                memcpy(&handle->buf[4], data, len);                                                         /* copy data */
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	3325      	adds	r3, #37	@ 0x25
 80089ae:	887a      	ldrh	r2, [r7, #2]
 80089b0:	6879      	ldr	r1, [r7, #4]
 80089b2:	4618      	mov	r0, r3
 80089b4:	f00f fbce 	bl	8018154 <memcpy>
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)handle->buf, 4 + len, NULL, 0);            /* spi write read */
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f103 0121 	add.w	r1, r3, #33	@ 0x21
 80089be:	887b      	ldrh	r3, [r7, #2]
 80089c0:	3304      	adds	r3, #4
 80089c2:	461a      	mov	r2, r3
 80089c4:	2300      	movs	r3, #0
 80089c6:	9300      	str	r3, [sp, #0]
 80089c8:	2300      	movs	r3, #0
 80089ca:	68f8      	ldr	r0, [r7, #12]
 80089cc:	f7fe f9ce 	bl	8006d6c <a_w25qxx_spi_write_read>
 80089d0:	4603      	mov	r3, r0
 80089d2:	74fb      	strb	r3, [r7, #19]
                if (res != 0)                                                                               /* check result */
 80089d4:	7cfb      	ldrb	r3, [r7, #19]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d04e      	beq.n	8008a78 <a_w25qxx_page_program+0x424>
                {
                    handle->debug_print("w25qxx: page program failed.\n");                                  /* page program failed */
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	695b      	ldr	r3, [r3, #20]
 80089de:	4885      	ldr	r0, [pc, #532]	@ (8008bf4 <a_w25qxx_page_program+0x5a0>)
 80089e0:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 80089e2:	2301      	movs	r3, #1
 80089e4:	e1b5      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                }
            }
            else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	7f1b      	ldrb	r3, [r3, #28]
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d13e      	bne.n	8008a6c <a_w25qxx_page_program+0x418>
                     && (handle->type >= W25Q256))                                                          /* 4 address mode */
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	8b5b      	ldrh	r3, [r3, #26]
 80089f2:	f64e 7217 	movw	r2, #61207	@ 0xef17
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d938      	bls.n	8008a6c <a_w25qxx_page_program+0x418>
            {
                handle->buf[0] = W25QXX_COMMAND_PAGE_PROGRAM;                                               /* page program command */
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2202      	movs	r2, #2
 80089fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                handle->buf[1] = (addr >> 24) & 0xFF;                                                       /* 31 - 24 bits */
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	0e1b      	lsrs	r3, r3, #24
 8008a06:	b2da      	uxtb	r2, r3
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                handle->buf[2] = (addr >> 16) & 0xFF;                                                       /* 23 - 16 bits */
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	0c1b      	lsrs	r3, r3, #16
 8008a12:	b2da      	uxtb	r2, r3
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
                handle->buf[3] = (addr >> 8) & 0xFF;                                                        /* 15 - 8  bits */
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	0a1b      	lsrs	r3, r3, #8
 8008a1e:	b2da      	uxtb	r2, r3
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                handle->buf[4] = (addr >> 0) & 0xFF;                                                        /* 7 - 0 bits */
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	b2da      	uxtb	r2, r3
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                memcpy(&handle->buf[5], data, len);                                                         /* copy data */
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	3326      	adds	r3, #38	@ 0x26
 8008a34:	887a      	ldrh	r2, [r7, #2]
 8008a36:	6879      	ldr	r1, [r7, #4]
 8008a38:	4618      	mov	r0, r3
 8008a3a:	f00f fb8b 	bl	8018154 <memcpy>
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)handle->buf, 5 + len, NULL, 0);            /* spi write read */
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f103 0121 	add.w	r1, r3, #33	@ 0x21
 8008a44:	887b      	ldrh	r3, [r7, #2]
 8008a46:	3305      	adds	r3, #5
 8008a48:	461a      	mov	r2, r3
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	9300      	str	r3, [sp, #0]
 8008a4e:	2300      	movs	r3, #0
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	f7fe f98b 	bl	8006d6c <a_w25qxx_spi_write_read>
 8008a56:	4603      	mov	r3, r0
 8008a58:	74fb      	strb	r3, [r7, #19]
                if (res != 0)                                                                               /* check result */
 8008a5a:	7cfb      	ldrb	r3, [r7, #19]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00b      	beq.n	8008a78 <a_w25qxx_page_program+0x424>
                {
                    handle->debug_print("w25qxx: page program failed.\n");                                  /* page program failed */
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	695b      	ldr	r3, [r3, #20]
 8008a64:	4863      	ldr	r0, [pc, #396]	@ (8008bf4 <a_w25qxx_page_program+0x5a0>)
 8008a66:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e172      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                }
            }
            else
            {
                handle->debug_print("w25qxx: address mode is invalid.\n");                                  /* address mode is invalid */
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	695b      	ldr	r3, [r3, #20]
 8008a70:	4861      	ldr	r0, [pc, #388]	@ (8008bf8 <a_w25qxx_page_program+0x5a4>)
 8008a72:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8008a74:	2301      	movs	r3, #1
 8008a76:	e16c      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
            }
            
            timeout = 3 * 100;                                                                              /* max 3 ms */
 8008a78:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8008a7c:	617b      	str	r3, [r7, #20]
            while (timeout != 0)                                                                            /* check timeout */
 8008a7e:	e022      	b.n	8008ac6 <a_w25qxx_page_program+0x472>
            {
                buf[0] = W25QXX_COMMAND_READ_STATUS_REG1;                                                   /* read status1 command */
 8008a80:	2305      	movs	r3, #5
 8008a82:	743b      	strb	r3, [r7, #16]
                res = a_w25qxx_spi_write_read(handle, (uint8_t *)buf, 1, (uint8_t *)&status, 1);            /* spi write read */
 8008a84:	f107 0312 	add.w	r3, r7, #18
 8008a88:	f107 0110 	add.w	r1, r7, #16
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	9200      	str	r2, [sp, #0]
 8008a90:	2201      	movs	r2, #1
 8008a92:	68f8      	ldr	r0, [r7, #12]
 8008a94:	f7fe f96a 	bl	8006d6c <a_w25qxx_spi_write_read>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	74fb      	strb	r3, [r7, #19]
                if (res != 0)                                                                               /* check result */
 8008a9c:	7cfb      	ldrb	r3, [r7, #19]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d005      	beq.n	8008aae <a_w25qxx_page_program+0x45a>
                {
                    handle->debug_print("w25qxx: get status1 failed.\n");                                   /* get status1 failed */
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	4855      	ldr	r0, [pc, #340]	@ (8008bfc <a_w25qxx_page_program+0x5a8>)
 8008aa8:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 8008aaa:	2301      	movs	r3, #1
 8008aac:	e151      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                }
                if ((status & 0x01) == 0x00)                                                                /* check status */
 8008aae:	7cbb      	ldrb	r3, [r7, #18]
 8008ab0:	f003 0301 	and.w	r3, r3, #1
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d00a      	beq.n	8008ace <a_w25qxx_page_program+0x47a>
                {
                    break;                                                                                  /* break */
                }
                timeout--;                                                                                  /* timeout-- */
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	3b01      	subs	r3, #1
 8008abc:	617b      	str	r3, [r7, #20]
                handle->delay_us(10);                                                                       /* delay 10 us */
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	691b      	ldr	r3, [r3, #16]
 8008ac2:	200a      	movs	r0, #10
 8008ac4:	4798      	blx	r3
            while (timeout != 0)                                                                            /* check timeout */
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d1d9      	bne.n	8008a80 <a_w25qxx_page_program+0x42c>
 8008acc:	e000      	b.n	8008ad0 <a_w25qxx_page_program+0x47c>
                    break;                                                                                  /* break */
 8008ace:	bf00      	nop
            }
            if (timeout == 0)
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f040 813c 	bne.w	8008d50 <a_w25qxx_page_program+0x6fc>
            {
                handle->debug_print("w25qxx: page program timeout.\n");                                     /* page program timeout */
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	695b      	ldr	r3, [r3, #20]
 8008adc:	4848      	ldr	r0, [pc, #288]	@ (8008c00 <a_w25qxx_page_program+0x5ac>)
 8008ade:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e136      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
            }
        }
    }
    else
    {
        res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 4,
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ae8:	2300      	movs	r3, #0
 8008aea:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aec:	2300      	movs	r3, #0
 8008aee:	9308      	str	r3, [sp, #32]
 8008af0:	2300      	movs	r3, #0
 8008af2:	9307      	str	r3, [sp, #28]
 8008af4:	2300      	movs	r3, #0
 8008af6:	9306      	str	r3, [sp, #24]
 8008af8:	2300      	movs	r3, #0
 8008afa:	9305      	str	r3, [sp, #20]
 8008afc:	2300      	movs	r3, #0
 8008afe:	9304      	str	r3, [sp, #16]
 8008b00:	2300      	movs	r3, #0
 8008b02:	9303      	str	r3, [sp, #12]
 8008b04:	2300      	movs	r3, #0
 8008b06:	9302      	str	r3, [sp, #8]
 8008b08:	2300      	movs	r3, #0
 8008b0a:	9301      	str	r3, [sp, #4]
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	9300      	str	r3, [sp, #0]
 8008b10:	2300      	movs	r3, #0
 8008b12:	2204      	movs	r2, #4
 8008b14:	2106      	movs	r1, #6
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f7fe f954 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	74fb      	strb	r3, [r7, #19]
                                       0x00000000, 0x00, 0x00,
                                       0x00000000, 0x00, 0x00,
                                       0x00, NULL, 0x00,
                                       NULL, 0x00, 0x00);                                                   /* qspi write read */
        if (res != 0)                                                                                       /* check result */
 8008b20:	7cfb      	ldrb	r3, [r7, #19]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d005      	beq.n	8008b32 <a_w25qxx_page_program+0x4de>
        {
            handle->debug_print("w25qxx: write enable failed.\n");                                          /* write enable failed */
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	695b      	ldr	r3, [r3, #20]
 8008b2a:	4831      	ldr	r0, [pc, #196]	@ (8008bf0 <a_w25qxx_page_program+0x59c>)
 8008b2c:	4798      	blx	r3
           
            return 1;                                                                                       /* return error */
 8008b2e:	2301      	movs	r3, #1
 8008b30:	e10f      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
        }
        if (handle->address_mode == W25QXX_ADDRESS_MODE_3_BYTE)                                             /* 3 address mode */
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	7f1b      	ldrb	r3, [r3, #28]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	f040 808d 	bne.w	8008c56 <a_w25qxx_page_program+0x602>
        {
            if (handle->type >= W25Q256)                                                                    /* >128Mb */
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	8b5b      	ldrh	r3, [r3, #26]
 8008b40:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d95f      	bls.n	8008c08 <a_w25qxx_page_program+0x5b4>
            {
                buf[0] = (addr >> 24) & 0xFF;                                                               /* 31 - 24 bits */
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	0e1b      	lsrs	r3, r3, #24
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	743b      	strb	r3, [r7, #16]
                res = a_w25qxx_qspi_write_read(handle, 0xC5, 4,
 8008b50:	2304      	movs	r3, #4
 8008b52:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b54:	2300      	movs	r3, #0
 8008b56:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b58:	2300      	movs	r3, #0
 8008b5a:	9308      	str	r3, [sp, #32]
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	9307      	str	r3, [sp, #28]
 8008b60:	f107 0310 	add.w	r3, r7, #16
 8008b64:	9306      	str	r3, [sp, #24]
 8008b66:	2300      	movs	r3, #0
 8008b68:	9305      	str	r3, [sp, #20]
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	9304      	str	r3, [sp, #16]
 8008b6e:	2300      	movs	r3, #0
 8008b70:	9303      	str	r3, [sp, #12]
 8008b72:	2300      	movs	r3, #0
 8008b74:	9302      	str	r3, [sp, #8]
 8008b76:	2300      	movs	r3, #0
 8008b78:	9301      	str	r3, [sp, #4]
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	9300      	str	r3, [sp, #0]
 8008b7e:	2300      	movs	r3, #0
 8008b80:	2204      	movs	r2, #4
 8008b82:	21c5      	movs	r1, #197	@ 0xc5
 8008b84:	68f8      	ldr	r0, [r7, #12]
 8008b86:	f7fe f91d 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	74fb      	strb	r3, [r7, #19]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0, (uint8_t *)buf, 0x01,
                                               NULL, 0x00, 4);                                              /* spi write read */
                if (res != 0)                                                                               /* check result */
 8008b8e:	7cfb      	ldrb	r3, [r7, #19]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d005      	beq.n	8008ba0 <a_w25qxx_page_program+0x54c>
                {
                    handle->debug_print("w25qxx: write extended addr register failed.\n");                  /* write extended addr register failed */
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	695b      	ldr	r3, [r3, #20]
 8008b98:	481a      	ldr	r0, [pc, #104]	@ (8008c04 <a_w25qxx_page_program+0x5b0>)
 8008b9a:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e0d8      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
                }
                res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_WRITE_ENABLE, 4,
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ba8:	2300      	movs	r3, #0
 8008baa:	9308      	str	r3, [sp, #32]
 8008bac:	2300      	movs	r3, #0
 8008bae:	9307      	str	r3, [sp, #28]
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	9306      	str	r3, [sp, #24]
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	9305      	str	r3, [sp, #20]
 8008bb8:	2300      	movs	r3, #0
 8008bba:	9304      	str	r3, [sp, #16]
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	9303      	str	r3, [sp, #12]
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	9302      	str	r3, [sp, #8]
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	9301      	str	r3, [sp, #4]
 8008bc8:	2300      	movs	r3, #0
 8008bca:	9300      	str	r3, [sp, #0]
 8008bcc:	2300      	movs	r3, #0
 8008bce:	2204      	movs	r2, #4
 8008bd0:	2106      	movs	r1, #6
 8008bd2:	68f8      	ldr	r0, [r7, #12]
 8008bd4:	f7fe f8f6 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	74fb      	strb	r3, [r7, #19]
                                               0x00000000, 0x00, 0x00,
                                               0x00000000, 0x00, 0x00,
                                               0x00, NULL, 0x00,
                                               NULL, 0x00, 0x00);                                           /* qspi write read */
                if (res != 0)                                                                               /* check result */
 8008bdc:	7cfb      	ldrb	r3, [r7, #19]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d012      	beq.n	8008c08 <a_w25qxx_page_program+0x5b4>
                {
                    handle->debug_print("w25qxx: write enable failed.\n");                                  /* write enable failed */
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	695b      	ldr	r3, [r3, #20]
 8008be6:	4802      	ldr	r0, [pc, #8]	@ (8008bf0 <a_w25qxx_page_program+0x59c>)
 8008be8:	4798      	blx	r3
                   
                    return 1;                                                                               /* return error */
 8008bea:	2301      	movs	r3, #1
 8008bec:	e0b1      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
 8008bee:	bf00      	nop
 8008bf0:	0801b098 	.word	0x0801b098
 8008bf4:	0801b858 	.word	0x0801b858
 8008bf8:	0801b3a4 	.word	0x0801b3a4
 8008bfc:	0801b0fc 	.word	0x0801b0fc
 8008c00:	0801b878 	.word	0x0801b878
 8008c04:	0801b694 	.word	0x0801b694
                }
            }
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_PAGE_PROGRAM, 4,
 8008c08:	887b      	ldrh	r3, [r7, #2]
 8008c0a:	2204      	movs	r2, #4
 8008c0c:	920a      	str	r2, [sp, #40]	@ 0x28
 8008c0e:	2200      	movs	r2, #0
 8008c10:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c12:	2200      	movs	r2, #0
 8008c14:	9208      	str	r2, [sp, #32]
 8008c16:	9307      	str	r3, [sp, #28]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	9306      	str	r3, [sp, #24]
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	9305      	str	r3, [sp, #20]
 8008c20:	2300      	movs	r3, #0
 8008c22:	9304      	str	r3, [sp, #16]
 8008c24:	2300      	movs	r3, #0
 8008c26:	9303      	str	r3, [sp, #12]
 8008c28:	2300      	movs	r3, #0
 8008c2a:	9302      	str	r3, [sp, #8]
 8008c2c:	2303      	movs	r3, #3
 8008c2e:	9301      	str	r3, [sp, #4]
 8008c30:	2304      	movs	r3, #4
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	2204      	movs	r2, #4
 8008c38:	2102      	movs	r1, #2
 8008c3a:	68f8      	ldr	r0, [r7, #12]
 8008c3c:	f7fe f8c2 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008c40:	4603      	mov	r3, r0
 8008c42:	74fb      	strb	r3, [r7, #19]
                                           addr, 4, 3,
                                           0x00000000, 0x00, 0x00,
                                           0, data, len,
                                           NULL, 0x00, 4);                                                  /* spi write read */
            if (res != 0)                                                                                   /* check result */
 8008c44:	7cfb      	ldrb	r3, [r7, #19]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d03c      	beq.n	8008cc4 <a_w25qxx_page_program+0x670>
            {
                handle->debug_print("w25qxx: page program failed.\n");                                      /* page program failed */
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	695b      	ldr	r3, [r3, #20]
 8008c4e:	4843      	ldr	r0, [pc, #268]	@ (8008d5c <a_w25qxx_page_program+0x708>)
 8008c50:	4798      	blx	r3
               
                  return 1;                                                                                 /* return error */
 8008c52:	2301      	movs	r3, #1
 8008c54:	e07d      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
            }
        }
        else if ((handle->address_mode == W25QXX_ADDRESS_MODE_4_BYTE) && (handle->type >= W25Q256))
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	7f1b      	ldrb	r3, [r3, #28]
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	d12c      	bne.n	8008cb8 <a_w25qxx_page_program+0x664>
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	8b5b      	ldrh	r3, [r3, #26]
 8008c62:	f64e 7217 	movw	r2, #61207	@ 0xef17
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d926      	bls.n	8008cb8 <a_w25qxx_page_program+0x664>
        {
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_PAGE_PROGRAM, 4,
 8008c6a:	887b      	ldrh	r3, [r7, #2]
 8008c6c:	2204      	movs	r2, #4
 8008c6e:	920a      	str	r2, [sp, #40]	@ 0x28
 8008c70:	2200      	movs	r2, #0
 8008c72:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c74:	2200      	movs	r2, #0
 8008c76:	9208      	str	r2, [sp, #32]
 8008c78:	9307      	str	r3, [sp, #28]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	9306      	str	r3, [sp, #24]
 8008c7e:	2300      	movs	r3, #0
 8008c80:	9305      	str	r3, [sp, #20]
 8008c82:	2300      	movs	r3, #0
 8008c84:	9304      	str	r3, [sp, #16]
 8008c86:	2300      	movs	r3, #0
 8008c88:	9303      	str	r3, [sp, #12]
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	9302      	str	r3, [sp, #8]
 8008c8e:	2304      	movs	r3, #4
 8008c90:	9301      	str	r3, [sp, #4]
 8008c92:	2304      	movs	r3, #4
 8008c94:	9300      	str	r3, [sp, #0]
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	2204      	movs	r2, #4
 8008c9a:	2102      	movs	r1, #2
 8008c9c:	68f8      	ldr	r0, [r7, #12]
 8008c9e:	f7fe f891 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	74fb      	strb	r3, [r7, #19]
                                           addr, 4, 4,
                                           0x00000000, 0x00, 0x00,
                                           0, data, len,
                                           NULL, 0x00, 4);                                                  /* spi write read */
            if (res != 0)                                                                                   /* check result */
 8008ca6:	7cfb      	ldrb	r3, [r7, #19]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00b      	beq.n	8008cc4 <a_w25qxx_page_program+0x670>
            {
                handle->debug_print("w25qxx: page program failed.\n");                                      /* page program failed */
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	695b      	ldr	r3, [r3, #20]
 8008cb0:	482a      	ldr	r0, [pc, #168]	@ (8008d5c <a_w25qxx_page_program+0x708>)
 8008cb2:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e04c      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
            }
        }
        else
        {
            handle->debug_print("w25qxx: address mode is invalid.\n");                                      /* address mode is invalid */
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	695b      	ldr	r3, [r3, #20]
 8008cbc:	4828      	ldr	r0, [pc, #160]	@ (8008d60 <a_w25qxx_page_program+0x70c>)
 8008cbe:	4798      	blx	r3
           
            return 1;                                                                                       /* return error */
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	e046      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
        }
        
        timeout = 3 * 100;                                                                                  /* max 3 ms */
 8008cc4:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8008cc8:	617b      	str	r3, [r7, #20]
        while (timeout != 0)                                                                                /* check timeout */
 8008cca:	e033      	b.n	8008d34 <a_w25qxx_page_program+0x6e0>
        {
            res = a_w25qxx_qspi_write_read(handle, W25QXX_COMMAND_READ_STATUS_REG1, 4,
 8008ccc:	2304      	movs	r3, #4
 8008cce:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cd4:	f107 0312 	add.w	r3, r7, #18
 8008cd8:	9308      	str	r3, [sp, #32]
 8008cda:	2300      	movs	r3, #0
 8008cdc:	9307      	str	r3, [sp, #28]
 8008cde:	2300      	movs	r3, #0
 8008ce0:	9306      	str	r3, [sp, #24]
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	9305      	str	r3, [sp, #20]
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	9304      	str	r3, [sp, #16]
 8008cea:	2300      	movs	r3, #0
 8008cec:	9303      	str	r3, [sp, #12]
 8008cee:	2300      	movs	r3, #0
 8008cf0:	9302      	str	r3, [sp, #8]
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	9301      	str	r3, [sp, #4]
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	9300      	str	r3, [sp, #0]
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	2204      	movs	r2, #4
 8008cfe:	2105      	movs	r1, #5
 8008d00:	68f8      	ldr	r0, [r7, #12]
 8008d02:	f7fe f85f 	bl	8006dc4 <a_w25qxx_qspi_write_read>
 8008d06:	4603      	mov	r3, r0
 8008d08:	74fb      	strb	r3, [r7, #19]
                                           0x00000000, 0x00, 0x00,
                                           0x00000000, 0x00, 0x00,
                                           0, NULL, 0,
                                          (uint8_t *)&status, 1, 4);                                        /* spi write read */
            if (res != 0)                                                                                   /* check result */
 8008d0a:	7cfb      	ldrb	r3, [r7, #19]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d005      	beq.n	8008d1c <a_w25qxx_page_program+0x6c8>
            {
                handle->debug_print("w25qxx: page program failed.\n");                                      /* page program failed */
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	695b      	ldr	r3, [r3, #20]
 8008d14:	4811      	ldr	r0, [pc, #68]	@ (8008d5c <a_w25qxx_page_program+0x708>)
 8008d16:	4798      	blx	r3
               
                return 1;                                                                                   /* return error */
 8008d18:	2301      	movs	r3, #1
 8008d1a:	e01a      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
            }
            if ((status & 0x01) == 0x00)                                                                    /* check status */
 8008d1c:	7cbb      	ldrb	r3, [r7, #18]
 8008d1e:	f003 0301 	and.w	r3, r3, #1
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d00a      	beq.n	8008d3c <a_w25qxx_page_program+0x6e8>
            {
                break;                                                                                      /* break */
            }
            timeout--;                                                                                      /* timeout-- */
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	3b01      	subs	r3, #1
 8008d2a:	617b      	str	r3, [r7, #20]
            handle->delay_us(10);                                                                           /* delay 10 us */
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	691b      	ldr	r3, [r3, #16]
 8008d30:	200a      	movs	r0, #10
 8008d32:	4798      	blx	r3
        while (timeout != 0)                                                                                /* check timeout */
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d1c8      	bne.n	8008ccc <a_w25qxx_page_program+0x678>
 8008d3a:	e000      	b.n	8008d3e <a_w25qxx_page_program+0x6ea>
                break;                                                                                      /* break */
 8008d3c:	bf00      	nop
        }
        if (timeout == 0)
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d105      	bne.n	8008d50 <a_w25qxx_page_program+0x6fc>
        {
            handle->debug_print("w25qxx: page program timeout.\n");                                         /* page program timeout */
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	695b      	ldr	r3, [r3, #20]
 8008d48:	4806      	ldr	r0, [pc, #24]	@ (8008d64 <a_w25qxx_page_program+0x710>)
 8008d4a:	4798      	blx	r3
           
            return 1;                                                                                       /* return error */
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	e000      	b.n	8008d52 <a_w25qxx_page_program+0x6fe>
        }
    }
    
    return 0;                                                                                               /* success return 0 */
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3718      	adds	r7, #24
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
 8008d5a:	bf00      	nop
 8008d5c:	0801b858 	.word	0x0801b858
 8008d60:	0801b3a4 	.word	0x0801b3a4
 8008d64:	0801b878 	.word	0x0801b878

08008d68 <a_w25qxx_write_no_check>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
static uint8_t a_w25qxx_write_no_check(w25qxx_handle_t *handle, uint32_t addr, uint8_t *data, uint32_t len)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b086      	sub	sp, #24
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	607a      	str	r2, [r7, #4]
 8008d74:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint16_t page_remain;
    
    page_remain = 256 - addr % 256;                                         /* get remain */
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8008d82:	82fb      	strh	r3, [r7, #22]
    if (len <= page_remain)                                                 /* check length */
 8008d84:	8afb      	ldrh	r3, [r7, #22]
 8008d86:	683a      	ldr	r2, [r7, #0]
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d801      	bhi.n	8008d90 <a_w25qxx_write_no_check+0x28>
    {
        page_remain = (uint16_t)len;                                        /* page remain */
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	82fb      	strh	r3, [r7, #22]
    }
    while( 1)                                                               /* loop */
    { 
        res = a_w25qxx_page_program(handle, addr, data, page_remain);       /* page program */
 8008d90:	8afb      	ldrh	r3, [r7, #22]
 8008d92:	687a      	ldr	r2, [r7, #4]
 8008d94:	68b9      	ldr	r1, [r7, #8]
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f7ff fc5c 	bl	8008654 <a_w25qxx_page_program>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	757b      	strb	r3, [r7, #21]
        if (res != 0)
 8008da0:	7d7b      	ldrb	r3, [r7, #21]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d005      	beq.n	8008db2 <a_w25qxx_write_no_check+0x4a>
        {
            handle->debug_print("w25qxx: page program failed.\n");          /* page program failed */
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	695b      	ldr	r3, [r3, #20]
 8008daa:	4812      	ldr	r0, [pc, #72]	@ (8008df4 <a_w25qxx_write_no_check+0x8c>)
 8008dac:	4798      	blx	r3
           
            return 1;                                                       /* return error */
 8008dae:	2301      	movs	r3, #1
 8008db0:	e01c      	b.n	8008dec <a_w25qxx_write_no_check+0x84>
        }
        if (len == page_remain)                                             /* check length */
 8008db2:	8afb      	ldrh	r3, [r7, #22]
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	429a      	cmp	r2, r3
 8008db8:	d016      	beq.n	8008de8 <a_w25qxx_write_no_check+0x80>
        {
            break;                                                          /* break loop */
        }
        else
        {
            data += page_remain;                                            /* data + page_remain */
 8008dba:	8afb      	ldrh	r3, [r7, #22]
 8008dbc:	687a      	ldr	r2, [r7, #4]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	607b      	str	r3, [r7, #4]
            addr += page_remain;                                            /* address + page_remain */
 8008dc2:	8afb      	ldrh	r3, [r7, #22]
 8008dc4:	68ba      	ldr	r2, [r7, #8]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	60bb      	str	r3, [r7, #8]
            len -= page_remain;                                             /* length - page_remain */
 8008dca:	8afb      	ldrh	r3, [r7, #22]
 8008dcc:	683a      	ldr	r2, [r7, #0]
 8008dce:	1ad3      	subs	r3, r2, r3
 8008dd0:	603b      	str	r3, [r7, #0]
            if (len > 256)                                                  /* check length */
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dd8:	d903      	bls.n	8008de2 <a_w25qxx_write_no_check+0x7a>
            {
                page_remain = 256;                                          /* set page remain */
 8008dda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008dde:	82fb      	strh	r3, [r7, #22]
 8008de0:	e7d6      	b.n	8008d90 <a_w25qxx_write_no_check+0x28>
            }
            else
            {
                page_remain = (uint16_t)len;                                /* set length */
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	82fb      	strh	r3, [r7, #22]
        res = a_w25qxx_page_program(handle, addr, data, page_remain);       /* page program */
 8008de6:	e7d3      	b.n	8008d90 <a_w25qxx_write_no_check+0x28>
            break;                                                          /* break loop */
 8008de8:	bf00      	nop
            }
        }
    }
    
    return 0;                                                               /* success return 0 */
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3718      	adds	r7, #24
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	0801b858 	.word	0x0801b858

08008df8 <w25qxx_write>:
 *            - 4 read failed
 *            - 5 erase sector failed
 * @note      none
 */
uint8_t w25qxx_write(w25qxx_handle_t *handle, uint32_t addr, uint8_t *data, uint32_t len)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b08a      	sub	sp, #40	@ 0x28
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	60b9      	str	r1, [r7, #8]
 8008e02:	607a      	str	r2, [r7, #4]
 8008e04:	603b      	str	r3, [r7, #0]
    uint32_t sec_pos;
    uint32_t sec_off;
    uint32_t sec_remain;
    uint32_t i;
    
    if (handle == NULL)                                                                        /* check handle */
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d101      	bne.n	8008e10 <w25qxx_write+0x18>
    {
        return 2;                                                                              /* return error */
 8008e0c:	2302      	movs	r3, #2
 8008e0e:	e0b3      	b.n	8008f78 <w25qxx_write+0x180>
    }   
    if (handle->inited != 1)                                                                   /* check handle initialization */
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	7e1b      	ldrb	r3, [r3, #24]
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d001      	beq.n	8008e1c <w25qxx_write+0x24>
    {
        return 3;                                                                              /* return error */
 8008e18:	2303      	movs	r3, #3
 8008e1a:	e0ad      	b.n	8008f78 <w25qxx_write+0x180>
    }

    sec_pos = addr / 4096;                                                                     /* get sector position */
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	0b1b      	lsrs	r3, r3, #12
 8008e20:	627b      	str	r3, [r7, #36]	@ 0x24
    sec_off = addr % 4096;                                                                     /* get sector offset */
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008e28:	623b      	str	r3, [r7, #32]
    sec_remain = 4096 - sec_off;                                                               /* get sector remain */
 8008e2a:	6a3b      	ldr	r3, [r7, #32]
 8008e2c:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8008e30:	61fb      	str	r3, [r7, #28]
    if (len <= sec_remain)                                                                     /* check length */
 8008e32:	683a      	ldr	r2, [r7, #0]
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d801      	bhi.n	8008e3e <w25qxx_write+0x46>
    {
        sec_remain = len;                                                                      /* set remain */
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	61fb      	str	r3, [r7, #28]
    }
    while(1)                                                                                   /* loop */
    {    
        res = a_w25qxx_read(handle, sec_pos * 4096, handle->buf_4k, 4096);                     /* read 4k data */
 8008e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e40:	0319      	lsls	r1, r3, #12
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f203 1227 	addw	r2, r3, #295	@ 0x127
 8008e48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008e4c:	68f8      	ldr	r0, [r7, #12]
 8008e4e:	f7fe fe63 	bl	8007b18 <a_w25qxx_read>
 8008e52:	4603      	mov	r3, r0
 8008e54:	75fb      	strb	r3, [r7, #23]
        if (res != 0)
 8008e56:	7dfb      	ldrb	r3, [r7, #23]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d005      	beq.n	8008e68 <w25qxx_write+0x70>
        {
            handle->debug_print("w25qxx: read failed.\n");                                     /* read failed */
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	695b      	ldr	r3, [r3, #20]
 8008e60:	4847      	ldr	r0, [pc, #284]	@ (8008f80 <w25qxx_write+0x188>)
 8008e62:	4798      	blx	r3
           
            return 4;                                                                          /* return error */
 8008e64:	2304      	movs	r3, #4
 8008e66:	e087      	b.n	8008f78 <w25qxx_write+0x180>
        }
        for (i = 0; i< sec_remain; i++)                                                        /* sec_remain length */
 8008e68:	2300      	movs	r3, #0
 8008e6a:	61bb      	str	r3, [r7, #24]
 8008e6c:	e00b      	b.n	8008e86 <w25qxx_write+0x8e>
        {
            if (handle->buf_4k[sec_off + i] != 0xFF)                                           /* check 0xFF */
 8008e6e:	6a3a      	ldr	r2, [r7, #32]
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	4413      	add	r3, r2
 8008e74:	68fa      	ldr	r2, [r7, #12]
 8008e76:	4413      	add	r3, r2
 8008e78:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8008e7c:	2bff      	cmp	r3, #255	@ 0xff
 8008e7e:	d107      	bne.n	8008e90 <w25qxx_write+0x98>
        for (i = 0; i< sec_remain; i++)                                                        /* sec_remain length */
 8008e80:	69bb      	ldr	r3, [r7, #24]
 8008e82:	3301      	adds	r3, #1
 8008e84:	61bb      	str	r3, [r7, #24]
 8008e86:	69ba      	ldr	r2, [r7, #24]
 8008e88:	69fb      	ldr	r3, [r7, #28]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d3ef      	bcc.n	8008e6e <w25qxx_write+0x76>
 8008e8e:	e000      	b.n	8008e92 <w25qxx_write+0x9a>
            {
                break;                                                                         /* break loop */
 8008e90:	bf00      	nop
            }
        }
        if (i < sec_remain)                                                                    /* not all is 0xFF */
 8008e92:	69ba      	ldr	r2, [r7, #24]
 8008e94:	69fb      	ldr	r3, [r7, #28]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d23b      	bcs.n	8008f12 <w25qxx_write+0x11a>
        {
            res = a_w25qxx_erase_sector(handle, sec_pos * 4096);                               /* erase sector */
 8008e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9c:	031b      	lsls	r3, r3, #12
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	68f8      	ldr	r0, [r7, #12]
 8008ea2:	f7ff f873 	bl	8007f8c <a_w25qxx_erase_sector>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	75fb      	strb	r3, [r7, #23]
            if (res != 0)
 8008eaa:	7dfb      	ldrb	r3, [r7, #23]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d005      	beq.n	8008ebc <w25qxx_write+0xc4>
            {
                handle->debug_print("w25qxx: erase sector failed.\n");                         /* erase sector failed */
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	695b      	ldr	r3, [r3, #20]
 8008eb4:	4833      	ldr	r0, [pc, #204]	@ (8008f84 <w25qxx_write+0x18c>)
 8008eb6:	4798      	blx	r3
               
                return 5;                                                                      /* return error */
 8008eb8:	2305      	movs	r3, #5
 8008eba:	e05d      	b.n	8008f78 <w25qxx_write+0x180>
            }
            for (i = 0; i<sec_remain; i++)                                                     /* sec_remain length */
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	61bb      	str	r3, [r7, #24]
 8008ec0:	e00e      	b.n	8008ee0 <w25qxx_write+0xe8>
            {
                handle->buf_4k[i + sec_off] = data[i];                                         /* copy data */
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	441a      	add	r2, r3
 8008ec8:	69b9      	ldr	r1, [r7, #24]
 8008eca:	6a3b      	ldr	r3, [r7, #32]
 8008ecc:	440b      	add	r3, r1
 8008ece:	7811      	ldrb	r1, [r2, #0]
 8008ed0:	68fa      	ldr	r2, [r7, #12]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	460a      	mov	r2, r1
 8008ed6:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
            for (i = 0; i<sec_remain; i++)                                                     /* sec_remain length */
 8008eda:	69bb      	ldr	r3, [r7, #24]
 8008edc:	3301      	adds	r3, #1
 8008ede:	61bb      	str	r3, [r7, #24]
 8008ee0:	69ba      	ldr	r2, [r7, #24]
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d3ec      	bcc.n	8008ec2 <w25qxx_write+0xca>
            }
            res = a_w25qxx_write_no_check(handle, sec_pos * 4096, handle->buf_4k, 4096);       /* write data no check */
 8008ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eea:	0319      	lsls	r1, r3, #12
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f203 1227 	addw	r2, r3, #295	@ 0x127
 8008ef2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f7ff ff36 	bl	8008d68 <a_w25qxx_write_no_check>
 8008efc:	4603      	mov	r3, r0
 8008efe:	75fb      	strb	r3, [r7, #23]
            if (res != 0)                                                                      /* check result */
 8008f00:	7dfb      	ldrb	r3, [r7, #23]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d016      	beq.n	8008f34 <w25qxx_write+0x13c>
            {
                handle->debug_print("w25qxx: write failed.\n");                                /* write failed */
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	695b      	ldr	r3, [r3, #20]
 8008f0a:	481f      	ldr	r0, [pc, #124]	@ (8008f88 <w25qxx_write+0x190>)
 8008f0c:	4798      	blx	r3
               
                return 1;                                                                      /* return error */
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e032      	b.n	8008f78 <w25qxx_write+0x180>
            }
        }
        else
        {
            res = a_w25qxx_write_no_check(handle, addr, data, sec_remain);                     /* write data */
 8008f12:	69fb      	ldr	r3, [r7, #28]
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	68b9      	ldr	r1, [r7, #8]
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f7ff ff25 	bl	8008d68 <a_w25qxx_write_no_check>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	75fb      	strb	r3, [r7, #23]
            if (res != 0)                                                                      /* check result */
 8008f22:	7dfb      	ldrb	r3, [r7, #23]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d005      	beq.n	8008f34 <w25qxx_write+0x13c>
            {
                handle->debug_print("w25qxx: write failed.\n");                                /* write failed */
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	695b      	ldr	r3, [r3, #20]
 8008f2c:	4816      	ldr	r0, [pc, #88]	@ (8008f88 <w25qxx_write+0x190>)
 8008f2e:	4798      	blx	r3
               
                return 1;                                                                      /* return error */
 8008f30:	2301      	movs	r3, #1
 8008f32:	e021      	b.n	8008f78 <w25qxx_write+0x180>
            }
        }    
        if (len == sec_remain)                                                                 /* check length length*/
 8008f34:	683a      	ldr	r2, [r7, #0]
 8008f36:	69fb      	ldr	r3, [r7, #28]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d01b      	beq.n	8008f74 <w25qxx_write+0x17c>
        {
            break;                                                                             /* break loop */
        }
        else
        {
            sec_pos++;                                                                         /* sector++ */
 8008f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3e:	3301      	adds	r3, #1
 8008f40:	627b      	str	r3, [r7, #36]	@ 0x24
            sec_off = 0;                                                                       /* set offset */
 8008f42:	2300      	movs	r3, #0
 8008f44:	623b      	str	r3, [r7, #32]
            data += sec_remain;                                                                /* data + remain */
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	69fb      	ldr	r3, [r7, #28]
 8008f4a:	4413      	add	r3, r2
 8008f4c:	607b      	str	r3, [r7, #4]
            addr += sec_remain;                                                                /* addr + remain */
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	4413      	add	r3, r2
 8008f54:	60bb      	str	r3, [r7, #8]
            len -= sec_remain;                                                                 /* len - remain */
 8008f56:	683a      	ldr	r2, [r7, #0]
 8008f58:	69fb      	ldr	r3, [r7, #28]
 8008f5a:	1ad3      	subs	r3, r2, r3
 8008f5c:	603b      	str	r3, [r7, #0]
            if (len > 4096)                                                                    /* check length */
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f64:	d903      	bls.n	8008f6e <w25qxx_write+0x176>
            {
                sec_remain = 4096;                                                             /* set 4096 */
 8008f66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008f6a:	61fb      	str	r3, [r7, #28]
 8008f6c:	e767      	b.n	8008e3e <w25qxx_write+0x46>
            }
            else
            {
                sec_remain = len;                                                              /* set length */
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	61fb      	str	r3, [r7, #28]
        res = a_w25qxx_read(handle, sec_pos * 4096, handle->buf_4k, 4096);                     /* read 4k data */
 8008f72:	e764      	b.n	8008e3e <w25qxx_write+0x46>
            break;                                                                             /* break loop */
 8008f74:	bf00      	nop
            }
        }
    }
    
    return 0;                                                                                  /* success return 0 */
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3728      	adds	r7, #40	@ 0x28
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}
 8008f80:	0801bc18 	.word	0x0801bc18
 8008f84:	0801bc30 	.word	0x0801bc30
 8008f88:	0801bc50 	.word	0x0801bc50

08008f8c <cs_low>:
/**
 * @brief Drive CS pin to active state
 * @note  Uses logic defined by W25QXX_CS_ACTIVE_HIGH macro
 */
void cs_low(void)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	af00      	add	r7, sp, #0
#if W25QXX_CS_ACTIVE_HIGH
    HAL_GPIO_WritePin(W25QXX_CS_PORT, W25QXX_CS_PIN, GPIO_PIN_SET);  // active high
#else
    HAL_GPIO_WritePin(W25QXX_CS_PORT, W25QXX_CS_PIN, GPIO_PIN_RESET); // active low
 8008f90:	2200      	movs	r2, #0
 8008f92:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008f96:	4802      	ldr	r0, [pc, #8]	@ (8008fa0 <cs_low+0x14>)
 8008f98:	f001 fa9c 	bl	800a4d4 <HAL_GPIO_WritePin>
#endif
}
 8008f9c:	bf00      	nop
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	40020000 	.word	0x40020000

08008fa4 <cs_high>:
/**
 * @brief Drive CS pin to inactive state
 * @note  Uses logic defined by W25QXX_CS_ACTIVE_HIGH macro
 */
void cs_high(void)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	af00      	add	r7, sp, #0
#if W25QXX_CS_ACTIVE_HIGH
    HAL_GPIO_WritePin(W25QXX_CS_PORT, W25QXX_CS_PIN, GPIO_PIN_RESET);  // inactive = low
#else
    HAL_GPIO_WritePin(W25QXX_CS_PORT, W25QXX_CS_PIN, GPIO_PIN_SET);    // inactive = high
 8008fa8:	2201      	movs	r2, #1
 8008faa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008fae:	4802      	ldr	r0, [pc, #8]	@ (8008fb8 <cs_high+0x14>)
 8008fb0:	f001 fa90 	bl	800a4d4 <HAL_GPIO_WritePin>
#endif
}
 8008fb4:	bf00      	nop
 8008fb6:	bd80      	pop	{r7, pc}
 8008fb8:	40020000 	.word	0x40020000

08008fbc <w25qxx_interface_spi_qspi_init>:
 *            - 0 success
 *            - 1 error
 * @note  Uses logic defined by W25QXX_CS_ACTIVE_HIGH macro
 */
uint8_t w25qxx_interface_spi_qspi_init(void)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	af00      	add	r7, sp, #0
    return (HAL_SPI_Init(W25QXX_SPI_HANDLE) == HAL_OK) ? 0 : 1;
 8008fc0:	4805      	ldr	r0, [pc, #20]	@ (8008fd8 <w25qxx_interface_spi_qspi_init+0x1c>)
 8008fc2:	f001 ff6b 	bl	800ae9c <HAL_SPI_Init>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	bf14      	ite	ne
 8008fcc:	2301      	movne	r3, #1
 8008fce:	2300      	moveq	r3, #0
 8008fd0:	b2db      	uxtb	r3, r3
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	20000944 	.word	0x20000944

08008fdc <w25qxx_interface_spi_qspi_deinit>:
 *            - 0 success
 *            - 1 error
 * @note  Uses logic defined by W25QXX_CS_ACTIVE_HIGH macro
 */
uint8_t w25qxx_interface_spi_qspi_deinit(void)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	af00      	add	r7, sp, #0
    return (HAL_SPI_DeInit(W25QXX_SPI_HANDLE) == HAL_OK) ? 0 : 1;
 8008fe0:	4805      	ldr	r0, [pc, #20]	@ (8008ff8 <w25qxx_interface_spi_qspi_deinit+0x1c>)
 8008fe2:	f001 ffe4 	bl	800afae <HAL_SPI_DeInit>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	bf14      	ite	ne
 8008fec:	2301      	movne	r3, #1
 8008fee:	2300      	moveq	r3, #0
 8008ff0:	b2db      	uxtb	r3, r3
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	20000944 	.word	0x20000944

08008ffc <w25qxx_platform_init>:
 *            - 7 reset failed
 *            - 8 set address mode failed
 * @note      low level init
 */
uint8_t w25qxx_platform_init(w25qxx_handle_t *handle)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b082      	sub	sp, #8
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
    DRIVER_W25QXX_LINK_INIT(handle, w25qxx_handle_t);
 8009004:	f241 1228 	movw	r2, #4392	@ 0x1128
 8009008:	2100      	movs	r1, #0
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f00e fe18 	bl	8017c40 <memset>
    DRIVER_W25QXX_LINK_SPI_QSPI_INIT(handle, w25qxx_interface_spi_qspi_init);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	4a13      	ldr	r2, [pc, #76]	@ (8009060 <w25qxx_platform_init+0x64>)
 8009014:	601a      	str	r2, [r3, #0]
    DRIVER_W25QXX_LINK_SPI_QSPI_DEINIT(handle, w25qxx_interface_spi_qspi_deinit);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4a12      	ldr	r2, [pc, #72]	@ (8009064 <w25qxx_platform_init+0x68>)
 800901a:	605a      	str	r2, [r3, #4]
    DRIVER_W25QXX_LINK_SPI_QSPI_WRITE_READ(handle, w25qxx_interface_spi_qspi_write_read);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	4a12      	ldr	r2, [pc, #72]	@ (8009068 <w25qxx_platform_init+0x6c>)
 8009020:	609a      	str	r2, [r3, #8]
    DRIVER_W25QXX_LINK_DELAY_MS(handle, w25qxx_interface_delay_ms);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	4a11      	ldr	r2, [pc, #68]	@ (800906c <w25qxx_platform_init+0x70>)
 8009026:	60da      	str	r2, [r3, #12]
    DRIVER_W25QXX_LINK_DELAY_US(handle, w25qxx_interface_delay_us);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a11      	ldr	r2, [pc, #68]	@ (8009070 <w25qxx_platform_init+0x74>)
 800902c:	611a      	str	r2, [r3, #16]
    DRIVER_W25QXX_LINK_DEBUG_PRINT(handle, w25qxx_interface_debug_print);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	4a10      	ldr	r2, [pc, #64]	@ (8009074 <w25qxx_platform_init+0x78>)
 8009032:	615a      	str	r2, [r3, #20]

    handle->spi_qspi = W25QXX_INTERFACE_SPI;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	f883 2020 	strb.w	r2, [r3, #32]
    handle->type = W25Q16;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f64e 7214 	movw	r2, #61204	@ 0xef14
 8009042:	835a      	strh	r2, [r3, #26]
    // Optional but good to define
    handle->address_mode = 3;  // 3-byte addressing (0x00 - 0xFFFFFF)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2203      	movs	r2, #3
 8009048:	771a      	strb	r2, [r3, #28]
    handle->dummy = 8;         // Typical for fast read: 8 dummy clocks
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2208      	movs	r2, #8
 800904e:	779a      	strb	r2, [r3, #30]

    return w25qxx_init(handle);
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f7fd feed 	bl	8006e30 <w25qxx_init>
 8009056:	4603      	mov	r3, r0
}
 8009058:	4618      	mov	r0, r3
 800905a:	3708      	adds	r7, #8
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}
 8009060:	08008fbd 	.word	0x08008fbd
 8009064:	08008fdd 	.word	0x08008fdd
 8009068:	08009079 	.word	0x08009079
 800906c:	08009149 	.word	0x08009149
 8009070:	08009161 	.word	0x08009161
 8009074:	080091d5 	.word	0x080091d5

08009078 <w25qxx_interface_spi_qspi_write_read>:
                                             uint8_t *in_buf,
                                             uint32_t in_len,
                                             uint8_t *out_buf,
                                             uint32_t out_len,
                                             uint8_t data_line)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b084      	sub	sp, #16
 800907c:	af00      	add	r7, sp, #0
 800907e:	603a      	str	r2, [r7, #0]
 8009080:	461a      	mov	r2, r3
 8009082:	4603      	mov	r3, r0
 8009084:	71fb      	strb	r3, [r7, #7]
 8009086:	460b      	mov	r3, r1
 8009088:	71bb      	strb	r3, [r7, #6]
 800908a:	4613      	mov	r3, r2
 800908c:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_OK;
 800908e:	2300      	movs	r3, #0
 8009090:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8009092:	f7ff ff7b 	bl	8008f8c <cs_low>

    /* transmit command/data buffer */
    if (in_buf && in_len > 0)
 8009096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009098:	2b00      	cmp	r3, #0
 800909a:	d013      	beq.n	80090c4 <w25qxx_interface_spi_qspi_write_read+0x4c>
 800909c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d010      	beq.n	80090c4 <w25qxx_interface_spi_qspi_write_read+0x4c>
    {
        status = HAL_SPI_Transmit(&hspi1, in_buf, in_len, HAL_MAX_DELAY);
 80090a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a4:	b29a      	uxth	r2, r3
 80090a6:	f04f 33ff 	mov.w	r3, #4294967295
 80090aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090ac:	4825      	ldr	r0, [pc, #148]	@ (8009144 <w25qxx_interface_spi_qspi_write_read+0xcc>)
 80090ae:	f001 ffa6 	bl	800affe <HAL_SPI_Transmit>
 80090b2:	4603      	mov	r3, r0
 80090b4:	72fb      	strb	r3, [r7, #11]
        if (status != HAL_OK)
 80090b6:	7afb      	ldrb	r3, [r7, #11]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d003      	beq.n	80090c4 <w25qxx_interface_spi_qspi_write_read+0x4c>
        {
            cs_high();
 80090bc:	f7ff ff72 	bl	8008fa4 <cs_high>
            return 1;  // TX error (command/data)
 80090c0:	2301      	movs	r3, #1
 80090c2:	e03b      	b.n	800913c <w25qxx_interface_spi_qspi_write_read+0xc4>
        }
    }

    /* send dummy bytes if needed */
    if (dummy > 0)
 80090c4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d01d      	beq.n	8009108 <w25qxx_interface_spi_qspi_write_read+0x90>
    {
        uint8_t d = 0x00;
 80090cc:	2300      	movs	r3, #0
 80090ce:	72bb      	strb	r3, [r7, #10]
        for (uint32_t i = 0; i < dummy; i++)
 80090d0:	2300      	movs	r3, #0
 80090d2:	60fb      	str	r3, [r7, #12]
 80090d4:	e013      	b.n	80090fe <w25qxx_interface_spi_qspi_write_read+0x86>
        {
            status = HAL_SPI_Transmit(&hspi1, &d, 1, HAL_MAX_DELAY);
 80090d6:	f107 010a 	add.w	r1, r7, #10
 80090da:	f04f 33ff 	mov.w	r3, #4294967295
 80090de:	2201      	movs	r2, #1
 80090e0:	4818      	ldr	r0, [pc, #96]	@ (8009144 <w25qxx_interface_spi_qspi_write_read+0xcc>)
 80090e2:	f001 ff8c 	bl	800affe <HAL_SPI_Transmit>
 80090e6:	4603      	mov	r3, r0
 80090e8:	72fb      	strb	r3, [r7, #11]
            if (status != HAL_OK)
 80090ea:	7afb      	ldrb	r3, [r7, #11]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d003      	beq.n	80090f8 <w25qxx_interface_spi_qspi_write_read+0x80>
            {
                cs_high();
 80090f0:	f7ff ff58 	bl	8008fa4 <cs_high>
                return 1;  // TX error (dummy)
 80090f4:	2301      	movs	r3, #1
 80090f6:	e021      	b.n	800913c <w25qxx_interface_spi_qspi_write_read+0xc4>
        for (uint32_t i = 0; i < dummy; i++)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	3301      	adds	r3, #1
 80090fc:	60fb      	str	r3, [r7, #12]
 80090fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009102:	68fa      	ldr	r2, [r7, #12]
 8009104:	429a      	cmp	r2, r3
 8009106:	d3e6      	bcc.n	80090d6 <w25qxx_interface_spi_qspi_write_read+0x5e>
            }
        }
    }

    /* receive data if requested */
    if (out_buf && out_len > 0)
 8009108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800910a:	2b00      	cmp	r3, #0
 800910c:	d013      	beq.n	8009136 <w25qxx_interface_spi_qspi_write_read+0xbe>
 800910e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009110:	2b00      	cmp	r3, #0
 8009112:	d010      	beq.n	8009136 <w25qxx_interface_spi_qspi_write_read+0xbe>
    {
        status = HAL_SPI_Receive(&hspi1, out_buf, out_len, HAL_MAX_DELAY);
 8009114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009116:	b29a      	uxth	r2, r3
 8009118:	f04f 33ff 	mov.w	r3, #4294967295
 800911c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800911e:	4809      	ldr	r0, [pc, #36]	@ (8009144 <w25qxx_interface_spi_qspi_write_read+0xcc>)
 8009120:	f002 f8b1 	bl	800b286 <HAL_SPI_Receive>
 8009124:	4603      	mov	r3, r0
 8009126:	72fb      	strb	r3, [r7, #11]
        if (status != HAL_OK)
 8009128:	7afb      	ldrb	r3, [r7, #11]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d003      	beq.n	8009136 <w25qxx_interface_spi_qspi_write_read+0xbe>
        {
            cs_high();
 800912e:	f7ff ff39 	bl	8008fa4 <cs_high>
            return 2;  // RX error
 8009132:	2302      	movs	r3, #2
 8009134:	e002      	b.n	800913c <w25qxx_interface_spi_qspi_write_read+0xc4>
        }
    }

    cs_high();
 8009136:	f7ff ff35 	bl	8008fa4 <cs_high>
    return 0;  // success
 800913a:	2300      	movs	r3, #0
}
 800913c:	4618      	mov	r0, r3
 800913e:	3710      	adds	r7, #16
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}
 8009144:	20000944 	.word	0x20000944

08009148 <w25qxx_interface_delay_ms>:



void w25qxx_interface_delay_ms(uint32_t ms)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 f9d7 	bl	8009504 <HAL_Delay>
}
 8009156:	bf00      	nop
 8009158:	3708      	adds	r7, #8
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
	...

08009160 <w25qxx_interface_delay_us>:
 * @param[in] microseconds
 * @return    nothing
 * @note      none
 */
void w25qxx_interface_delay_us(uint32_t us)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
    // Enable DWT CYCCNT if not already enabled
    if ((DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk) == 0)
 8009168:	4b17      	ldr	r3, [pc, #92]	@ (80091c8 <w25qxx_interface_delay_us+0x68>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f003 0301 	and.w	r3, r3, #1
 8009170:	2b00      	cmp	r3, #0
 8009172:	d10e      	bne.n	8009192 <w25qxx_interface_delay_us+0x32>
    {
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;      // Enable trace
 8009174:	4b15      	ldr	r3, [pc, #84]	@ (80091cc <w25qxx_interface_delay_us+0x6c>)
 8009176:	68db      	ldr	r3, [r3, #12]
 8009178:	4a14      	ldr	r2, [pc, #80]	@ (80091cc <w25qxx_interface_delay_us+0x6c>)
 800917a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800917e:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;                                     // Reset counter
 8009180:	4b11      	ldr	r3, [pc, #68]	@ (80091c8 <w25qxx_interface_delay_us+0x68>)
 8009182:	2200      	movs	r2, #0
 8009184:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;                 // Enable cycle counter
 8009186:	4b10      	ldr	r3, [pc, #64]	@ (80091c8 <w25qxx_interface_delay_us+0x68>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a0f      	ldr	r2, [pc, #60]	@ (80091c8 <w25qxx_interface_delay_us+0x68>)
 800918c:	f043 0301 	orr.w	r3, r3, #1
 8009190:	6013      	str	r3, [r2, #0]
    }

    uint32_t start = DWT->CYCCNT;
 8009192:	4b0d      	ldr	r3, [pc, #52]	@ (80091c8 <w25qxx_interface_delay_us+0x68>)
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * (HAL_RCC_GetHCLKFreq() / 1000000);
 8009198:	f001 fe4c 	bl	800ae34 <HAL_RCC_GetHCLKFreq>
 800919c:	4603      	mov	r3, r0
 800919e:	4a0c      	ldr	r2, [pc, #48]	@ (80091d0 <w25qxx_interface_delay_us+0x70>)
 80091a0:	fba2 2303 	umull	r2, r3, r2, r3
 80091a4:	0c9a      	lsrs	r2, r3, #18
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	fb02 f303 	mul.w	r3, r2, r3
 80091ac:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < ticks);
 80091ae:	bf00      	nop
 80091b0:	4b05      	ldr	r3, [pc, #20]	@ (80091c8 <w25qxx_interface_delay_us+0x68>)
 80091b2:	685a      	ldr	r2, [r3, #4]
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d8f8      	bhi.n	80091b0 <w25qxx_interface_delay_us+0x50>
}
 80091be:	bf00      	nop
 80091c0:	bf00      	nop
 80091c2:	3710      	adds	r7, #16
 80091c4:	46bd      	mov	sp, r7
 80091c6:	bd80      	pop	{r7, pc}
 80091c8:	e0001000 	.word	0xe0001000
 80091cc:	e000edf0 	.word	0xe000edf0
 80091d0:	431bde83 	.word	0x431bde83

080091d4 <w25qxx_interface_debug_print>:
 * @brief     prints to uart2
 * @return    nothing
 * @note      none
 */
void w25qxx_interface_debug_print(const char *fmt, ...)
{
 80091d4:	b40f      	push	{r0, r1, r2, r3}
 80091d6:	b580      	push	{r7, lr}
 80091d8:	b0a2      	sub	sp, #136	@ 0x88
 80091da:	af00      	add	r7, sp, #0
    char buf[128];
    va_list args;
    va_start(args, fmt);
 80091dc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80091e0:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, args);
 80091e2:	f107 0008 	add.w	r0, r7, #8
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80091ec:	2180      	movs	r1, #128	@ 0x80
 80091ee:	f00e fc4b 	bl	8017a88 <vsniprintf>
    va_end(args);
    HAL_UART_Transmit(&huart2, (uint8_t *)buf, strlen(buf), HAL_MAX_DELAY);
 80091f2:	f107 0308 	add.w	r3, r7, #8
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7f7 f83a 	bl	8000270 <strlen>
 80091fc:	4603      	mov	r3, r0
 80091fe:	b29a      	uxth	r2, r3
 8009200:	f107 0108 	add.w	r1, r7, #8
 8009204:	f04f 33ff 	mov.w	r3, #4294967295
 8009208:	4804      	ldr	r0, [pc, #16]	@ (800921c <w25qxx_interface_debug_print+0x48>)
 800920a:	f004 faef 	bl	800d7ec <HAL_UART_Transmit>
}
 800920e:	bf00      	nop
 8009210:	3788      	adds	r7, #136	@ 0x88
 8009212:	46bd      	mov	sp, r7
 8009214:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009218:	b004      	add	sp, #16
 800921a:	4770      	bx	lr
 800921c:	20000bec 	.word	0x20000bec

08009220 <flash_init>:
 *            - 6 id is invalid
 *            - 7 reset failed
 *            - 8 set address mode failed
 * @note      none
 */
uint8_t flash_init(void){
 8009220:	b580      	push	{r7, lr}
 8009222:	b082      	sub	sp, #8
 8009224:	af00      	add	r7, sp, #0
	uint8_t a = w25qxx_platform_init(&w25q);
 8009226:	4809      	ldr	r0, [pc, #36]	@ (800924c <flash_init+0x2c>)
 8009228:	f7ff fee8 	bl	8008ffc <w25qxx_platform_init>
 800922c:	4603      	mov	r3, r0
 800922e:	71fb      	strb	r3, [r7, #7]
	if(!a){
 8009230:	79fb      	ldrb	r3, [r7, #7]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d101      	bne.n	800923a <flash_init+0x1a>
		flash_load_cache();
 8009236:	f000 f80d 	bl	8009254 <flash_load_cache>
		//flush_buffer_dump();
	}
	is_updated = false;
 800923a:	4b05      	ldr	r3, [pc, #20]	@ (8009250 <flash_init+0x30>)
 800923c:	2200      	movs	r2, #0
 800923e:	701a      	strb	r2, [r3, #0]
	return a;
 8009240:	79fb      	ldrb	r3, [r7, #7]
}
 8009242:	4618      	mov	r0, r3
 8009244:	3708      	adds	r7, #8
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
 800924a:	bf00      	nop
 800924c:	20000f68 	.word	0x20000f68
 8009250:	20000f64 	.word	0x20000f64

08009254 <flash_load_cache>:
 * @return    status code
 *            - 0 success
 *            - 1 read failed
 */
uint8_t flash_load_cache(void)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	af00      	add	r7, sp, #0
	// cahnge FLASH_SLOT_SIZE to user_data_size
   if (w25qxx_read(&w25q,
 8009258:	23cc      	movs	r3, #204	@ 0xcc
 800925a:	4a06      	ldr	r2, [pc, #24]	@ (8009274 <flash_load_cache+0x20>)
 800925c:	2100      	movs	r1, #0
 800925e:	4806      	ldr	r0, [pc, #24]	@ (8009278 <flash_load_cache+0x24>)
 8009260:	f7fe fa14 	bl	800768c <w25qxx_read>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d001      	beq.n	800926e <flash_load_cache+0x1a>
		   	   	   Flash_INITIAL_ADDRESS,
		   	   	   (uint8_t*)flash_buffer,
				   FLASH_ADDR_MAX * ADDRS_SPACE_SLOT_SIZE) != 0)
        return 1;
 800926a:	2301      	movs	r3, #1
 800926c:	e000      	b.n	8009270 <flash_load_cache+0x1c>

    return 0;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	bd80      	pop	{r7, pc}
 8009274:	20000e98 	.word	0x20000e98
 8009278:	20000f68 	.word	0x20000f68

0800927c <flash_read>:


//reads in local buffer one slot
uint8_t flash_read(uint16_t addr, uint32_t *data)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	4603      	mov	r3, r0
 8009284:	6039      	str	r1, [r7, #0]
 8009286:	80fb      	strh	r3, [r7, #6]
    if (addr >= FLASH_ADDR_MAX)
 8009288:	88fb      	ldrh	r3, [r7, #6]
 800928a:	2b32      	cmp	r3, #50	@ 0x32
 800928c:	d901      	bls.n	8009292 <flash_read+0x16>
        return 1;
 800928e:	2301      	movs	r3, #1
 8009290:	e006      	b.n	80092a0 <flash_read+0x24>

    *data = flash_buffer[addr];
 8009292:	88fb      	ldrh	r3, [r7, #6]
 8009294:	4a05      	ldr	r2, [pc, #20]	@ (80092ac <flash_read+0x30>)
 8009296:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	601a      	str	r2, [r3, #0]
    return 0;
 800929e:	2300      	movs	r3, #0
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr
 80092ac:	20000e98 	.word	0x20000e98

080092b0 <flash_read_float>:
 * @return    status code
 *            - 0 success
 *            - 1 invalid slot or NULL pointer
 */
uint8_t flash_read_float(uint16_t addr, float *value)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b084      	sub	sp, #16
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	4603      	mov	r3, r0
 80092b8:	6039      	str	r1, [r7, #0]
 80092ba:	80fb      	strh	r3, [r7, #6]
    if (addr >= FLASH_ADDR_MAX || value == NULL)
 80092bc:	88fb      	ldrh	r3, [r7, #6]
 80092be:	2b32      	cmp	r3, #50	@ 0x32
 80092c0:	d802      	bhi.n	80092c8 <flash_read_float+0x18>
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d101      	bne.n	80092cc <flash_read_float+0x1c>
        return 1;
 80092c8:	2301      	movs	r3, #1
 80092ca:	e00f      	b.n	80092ec <flash_read_float+0x3c>

    uint32_t raw;
    if (flash_read(addr, &raw) != 0)
 80092cc:	f107 020c 	add.w	r2, r7, #12
 80092d0:	88fb      	ldrh	r3, [r7, #6]
 80092d2:	4611      	mov	r1, r2
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7ff ffd1 	bl	800927c <flash_read>
 80092da:	4603      	mov	r3, r0
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d001      	beq.n	80092e4 <flash_read_float+0x34>
        return 1;
 80092e0:	2301      	movs	r3, #1
 80092e2:	e003      	b.n	80092ec <flash_read_float+0x3c>

    memcpy(value, &raw, sizeof(float));
 80092e4:	68fa      	ldr	r2, [r7, #12]
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	601a      	str	r2, [r3, #0]
    return 0;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <flash_write>:
 * @return    status code
 *            - 0 success
 *            - 1 invalid slot
 */
uint8_t flash_write(uint16_t addr, uint32_t value)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	4603      	mov	r3, r0
 80092fc:	6039      	str	r1, [r7, #0]
 80092fe:	80fb      	strh	r3, [r7, #6]
    if (addr >= FLASH_ADDR_MAX)
 8009300:	88fb      	ldrh	r3, [r7, #6]
 8009302:	2b32      	cmp	r3, #50	@ 0x32
 8009304:	d901      	bls.n	800930a <flash_write+0x16>
        return 1;
 8009306:	2301      	movs	r3, #1
 8009308:	e008      	b.n	800931c <flash_write+0x28>

    flash_buffer[addr] = value;
 800930a:	88fb      	ldrh	r3, [r7, #6]
 800930c:	4906      	ldr	r1, [pc, #24]	@ (8009328 <flash_write+0x34>)
 800930e:	683a      	ldr	r2, [r7, #0]
 8009310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    is_updated = true;
 8009314:	4b05      	ldr	r3, [pc, #20]	@ (800932c <flash_write+0x38>)
 8009316:	2201      	movs	r2, #1
 8009318:	701a      	strb	r2, [r3, #0]
    return 0;
 800931a:	2300      	movs	r3, #0
}
 800931c:	4618      	mov	r0, r3
 800931e:	370c      	adds	r7, #12
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr
 8009328:	20000e98 	.word	0x20000e98
 800932c:	20000f64 	.word	0x20000f64

08009330 <flash_write_float>:
 * @return    status code
 *            - 0 success
 *            - 1 invalid slot
 */
uint8_t flash_write_float(uint16_t addr, float value)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
 8009336:	4603      	mov	r3, r0
 8009338:	ed87 0a00 	vstr	s0, [r7]
 800933c:	80fb      	strh	r3, [r7, #6]
    if (addr >= FLASH_ADDR_MAX)
 800933e:	88fb      	ldrh	r3, [r7, #6]
 8009340:	2b32      	cmp	r3, #50	@ 0x32
 8009342:	d901      	bls.n	8009348 <flash_write_float+0x18>
        return 1;
 8009344:	2301      	movs	r3, #1
 8009346:	e008      	b.n	800935a <flash_write_float+0x2a>

    uint32_t raw;
    memcpy(&raw, &value, sizeof(float));
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	60fb      	str	r3, [r7, #12]
    return flash_write(addr, raw);
 800934c:	68fa      	ldr	r2, [r7, #12]
 800934e:	88fb      	ldrh	r3, [r7, #6]
 8009350:	4611      	mov	r1, r2
 8009352:	4618      	mov	r0, r3
 8009354:	f7ff ffce 	bl	80092f4 <flash_write>
 8009358:	4603      	mov	r3, r0
}
 800935a:	4618      	mov	r0, r3
 800935c:	3710      	adds	r7, #16
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
	...

08009364 <flash_flush>:
 * @return    status code
 *            - 0 success
 *            - 1 write failed
 */
uint8_t flash_flush(void)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	af00      	add	r7, sp, #0
    if (w25qxx_write(&w25q,
 8009368:	23cc      	movs	r3, #204	@ 0xcc
 800936a:	4a06      	ldr	r2, [pc, #24]	@ (8009384 <flash_flush+0x20>)
 800936c:	2100      	movs	r1, #0
 800936e:	4806      	ldr	r0, [pc, #24]	@ (8009388 <flash_flush+0x24>)
 8009370:	f7ff fd42 	bl	8008df8 <w25qxx_write>
 8009374:	4603      	mov	r3, r0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d001      	beq.n	800937e <flash_flush+0x1a>
    				 Flash_INITIAL_ADDRESS,
					 (uint8_t*)flash_buffer,
					 FLASH_ADDR_MAX * ADDRS_SPACE_SLOT_SIZE) != 0)
        return 1;
 800937a:	2301      	movs	r3, #1
 800937c:	e000      	b.n	8009380 <flash_flush+0x1c>

    return 0;
 800937e:	2300      	movs	r3, #0
}
 8009380:	4618      	mov	r0, r3
 8009382:	bd80      	pop	{r7, pc}
 8009384:	20000e98 	.word	0x20000e98
 8009388:	20000f68 	.word	0x20000f68

0800938c <flash_flushOnChange>:
 *            - 0 success (flushed or nothing to do)
 *            - 1 flush failed
 *            - 2 not changed
 */
uint8_t flash_flushOnChange(void)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	af00      	add	r7, sp, #0
    if (is_updated)
 8009390:	4b06      	ldr	r3, [pc, #24]	@ (80093ac <flash_flushOnChange+0x20>)
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d006      	beq.n	80093a6 <flash_flushOnChange+0x1a>
    {
        is_updated = 0;  // reset update flag
 8009398:	4b04      	ldr	r3, [pc, #16]	@ (80093ac <flash_flushOnChange+0x20>)
 800939a:	2200      	movs	r2, #0
 800939c:	701a      	strb	r2, [r3, #0]
        return  flash_flush() ;  // flush buffer to flash
 800939e:	f7ff ffe1 	bl	8009364 <flash_flush>
 80093a2:	4603      	mov	r3, r0
 80093a4:	e000      	b.n	80093a8 <flash_flushOnChange+0x1c>

    }
    else{
    	return 2;
 80093a6:	2302      	movs	r3, #2
    }

}
 80093a8:	4618      	mov	r0, r3
 80093aa:	bd80      	pop	{r7, pc}
 80093ac:	20000f64 	.word	0x20000f64

080093b0 <flash_cleanup>:
 * @return    status code
 *            - 0 success
 *            - 1 flush failed
 */
uint8_t flash_cleanup(void)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	af00      	add	r7, sp, #0
    // Set user slots to 0xFFFFFFFF starting from slot 0
    memset(&flash_buffer[0], 0xFF, (FLASH_ADDR_MAX) * ADDRS_SPACE_SLOT_SIZE);
 80093b4:	22cc      	movs	r2, #204	@ 0xcc
 80093b6:	21ff      	movs	r1, #255	@ 0xff
 80093b8:	4803      	ldr	r0, [pc, #12]	@ (80093c8 <flash_cleanup+0x18>)
 80093ba:	f00e fc41 	bl	8017c40 <memset>

    // Flush updated RAM buffer to flash
    return flash_flush();
 80093be:	f7ff ffd1 	bl	8009364 <flash_flush>
 80093c2:	4603      	mov	r3, r0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	bd80      	pop	{r7, pc}
 80093c8:	20000e98 	.word	0x20000e98

080093cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80093cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8009404 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80093d0:	f7fb ff0a 	bl	80051e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80093d4:	480c      	ldr	r0, [pc, #48]	@ (8009408 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80093d6:	490d      	ldr	r1, [pc, #52]	@ (800940c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80093d8:	4a0d      	ldr	r2, [pc, #52]	@ (8009410 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80093da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80093dc:	e002      	b.n	80093e4 <LoopCopyDataInit>

080093de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80093de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80093e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80093e2:	3304      	adds	r3, #4

080093e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80093e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80093e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80093e8:	d3f9      	bcc.n	80093de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80093ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009414 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80093ec:	4c0a      	ldr	r4, [pc, #40]	@ (8009418 <LoopFillZerobss+0x22>)
  movs r3, #0
 80093ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80093f0:	e001      	b.n	80093f6 <LoopFillZerobss>

080093f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80093f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80093f4:	3204      	adds	r2, #4

080093f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80093f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80093f8:	d3fb      	bcc.n	80093f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80093fa:	f00e fe7b 	bl	80180f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80093fe:	f7fa fc79 	bl	8003cf4 <main>
  bx  lr    
 8009402:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009404:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8009408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800940c:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 8009410:	0801dd10 	.word	0x0801dd10
  ldr r2, =_sbss
 8009414:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 8009418:	20002504 	.word	0x20002504

0800941c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800941c:	e7fe      	b.n	800941c <ADC_IRQHandler>
	...

08009420 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009424:	4b0e      	ldr	r3, [pc, #56]	@ (8009460 <HAL_Init+0x40>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4a0d      	ldr	r2, [pc, #52]	@ (8009460 <HAL_Init+0x40>)
 800942a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800942e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009430:	4b0b      	ldr	r3, [pc, #44]	@ (8009460 <HAL_Init+0x40>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a0a      	ldr	r2, [pc, #40]	@ (8009460 <HAL_Init+0x40>)
 8009436:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800943a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800943c:	4b08      	ldr	r3, [pc, #32]	@ (8009460 <HAL_Init+0x40>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a07      	ldr	r2, [pc, #28]	@ (8009460 <HAL_Init+0x40>)
 8009442:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009446:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009448:	2003      	movs	r0, #3
 800944a:	f000 f94f 	bl	80096ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800944e:	200f      	movs	r0, #15
 8009450:	f000 f808 	bl	8009464 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009454:	f7fb f9bc 	bl	80047d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009458:	2300      	movs	r3, #0
}
 800945a:	4618      	mov	r0, r3
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	40023c00 	.word	0x40023c00

08009464 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800946c:	4b12      	ldr	r3, [pc, #72]	@ (80094b8 <HAL_InitTick+0x54>)
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	4b12      	ldr	r3, [pc, #72]	@ (80094bc <HAL_InitTick+0x58>)
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	4619      	mov	r1, r3
 8009476:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800947a:	fbb3 f3f1 	udiv	r3, r3, r1
 800947e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009482:	4618      	mov	r0, r3
 8009484:	f000 f967 	bl	8009756 <HAL_SYSTICK_Config>
 8009488:	4603      	mov	r3, r0
 800948a:	2b00      	cmp	r3, #0
 800948c:	d001      	beq.n	8009492 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800948e:	2301      	movs	r3, #1
 8009490:	e00e      	b.n	80094b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2b0f      	cmp	r3, #15
 8009496:	d80a      	bhi.n	80094ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009498:	2200      	movs	r2, #0
 800949a:	6879      	ldr	r1, [r7, #4]
 800949c:	f04f 30ff 	mov.w	r0, #4294967295
 80094a0:	f000 f92f 	bl	8009702 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80094a4:	4a06      	ldr	r2, [pc, #24]	@ (80094c0 <HAL_InitTick+0x5c>)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80094aa:	2300      	movs	r3, #0
 80094ac:	e000      	b.n	80094b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3708      	adds	r7, #8
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}
 80094b8:	20000004 	.word	0x20000004
 80094bc:	20000050 	.word	0x20000050
 80094c0:	2000004c 	.word	0x2000004c

080094c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80094c4:	b480      	push	{r7}
 80094c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80094c8:	4b06      	ldr	r3, [pc, #24]	@ (80094e4 <HAL_IncTick+0x20>)
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	461a      	mov	r2, r3
 80094ce:	4b06      	ldr	r3, [pc, #24]	@ (80094e8 <HAL_IncTick+0x24>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4413      	add	r3, r2
 80094d4:	4a04      	ldr	r2, [pc, #16]	@ (80094e8 <HAL_IncTick+0x24>)
 80094d6:	6013      	str	r3, [r2, #0]
}
 80094d8:	bf00      	nop
 80094da:	46bd      	mov	sp, r7
 80094dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e0:	4770      	bx	lr
 80094e2:	bf00      	nop
 80094e4:	20000050 	.word	0x20000050
 80094e8:	20002090 	.word	0x20002090

080094ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80094ec:	b480      	push	{r7}
 80094ee:	af00      	add	r7, sp, #0
  return uwTick;
 80094f0:	4b03      	ldr	r3, [pc, #12]	@ (8009500 <HAL_GetTick+0x14>)
 80094f2:	681b      	ldr	r3, [r3, #0]
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	46bd      	mov	sp, r7
 80094f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fc:	4770      	bx	lr
 80094fe:	bf00      	nop
 8009500:	20002090 	.word	0x20002090

08009504 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b084      	sub	sp, #16
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800950c:	f7ff ffee 	bl	80094ec <HAL_GetTick>
 8009510:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800951c:	d005      	beq.n	800952a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800951e:	4b0a      	ldr	r3, [pc, #40]	@ (8009548 <HAL_Delay+0x44>)
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	461a      	mov	r2, r3
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	4413      	add	r3, r2
 8009528:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800952a:	bf00      	nop
 800952c:	f7ff ffde 	bl	80094ec <HAL_GetTick>
 8009530:	4602      	mov	r2, r0
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	1ad3      	subs	r3, r2, r3
 8009536:	68fa      	ldr	r2, [r7, #12]
 8009538:	429a      	cmp	r2, r3
 800953a:	d8f7      	bhi.n	800952c <HAL_Delay+0x28>
  {
  }
}
 800953c:	bf00      	nop
 800953e:	bf00      	nop
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
 8009546:	bf00      	nop
 8009548:	20000050 	.word	0x20000050

0800954c <__NVIC_SetPriorityGrouping>:
{
 800954c:	b480      	push	{r7}
 800954e:	b085      	sub	sp, #20
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f003 0307 	and.w	r3, r3, #7
 800955a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800955c:	4b0c      	ldr	r3, [pc, #48]	@ (8009590 <__NVIC_SetPriorityGrouping+0x44>)
 800955e:	68db      	ldr	r3, [r3, #12]
 8009560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009562:	68ba      	ldr	r2, [r7, #8]
 8009564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009568:	4013      	ands	r3, r2
 800956a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009574:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800957c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800957e:	4a04      	ldr	r2, [pc, #16]	@ (8009590 <__NVIC_SetPriorityGrouping+0x44>)
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	60d3      	str	r3, [r2, #12]
}
 8009584:	bf00      	nop
 8009586:	3714      	adds	r7, #20
 8009588:	46bd      	mov	sp, r7
 800958a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958e:	4770      	bx	lr
 8009590:	e000ed00 	.word	0xe000ed00

08009594 <__NVIC_GetPriorityGrouping>:
{
 8009594:	b480      	push	{r7}
 8009596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009598:	4b04      	ldr	r3, [pc, #16]	@ (80095ac <__NVIC_GetPriorityGrouping+0x18>)
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	0a1b      	lsrs	r3, r3, #8
 800959e:	f003 0307 	and.w	r3, r3, #7
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr
 80095ac:	e000ed00 	.word	0xe000ed00

080095b0 <__NVIC_EnableIRQ>:
{
 80095b0:	b480      	push	{r7}
 80095b2:	b083      	sub	sp, #12
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	4603      	mov	r3, r0
 80095b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80095ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	db0b      	blt.n	80095da <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80095c2:	79fb      	ldrb	r3, [r7, #7]
 80095c4:	f003 021f 	and.w	r2, r3, #31
 80095c8:	4907      	ldr	r1, [pc, #28]	@ (80095e8 <__NVIC_EnableIRQ+0x38>)
 80095ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095ce:	095b      	lsrs	r3, r3, #5
 80095d0:	2001      	movs	r0, #1
 80095d2:	fa00 f202 	lsl.w	r2, r0, r2
 80095d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80095da:	bf00      	nop
 80095dc:	370c      	adds	r7, #12
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop
 80095e8:	e000e100 	.word	0xe000e100

080095ec <__NVIC_SetPriority>:
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	4603      	mov	r3, r0
 80095f4:	6039      	str	r1, [r7, #0]
 80095f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80095f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	db0a      	blt.n	8009616 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	b2da      	uxtb	r2, r3
 8009604:	490c      	ldr	r1, [pc, #48]	@ (8009638 <__NVIC_SetPriority+0x4c>)
 8009606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800960a:	0112      	lsls	r2, r2, #4
 800960c:	b2d2      	uxtb	r2, r2
 800960e:	440b      	add	r3, r1
 8009610:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009614:	e00a      	b.n	800962c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	b2da      	uxtb	r2, r3
 800961a:	4908      	ldr	r1, [pc, #32]	@ (800963c <__NVIC_SetPriority+0x50>)
 800961c:	79fb      	ldrb	r3, [r7, #7]
 800961e:	f003 030f 	and.w	r3, r3, #15
 8009622:	3b04      	subs	r3, #4
 8009624:	0112      	lsls	r2, r2, #4
 8009626:	b2d2      	uxtb	r2, r2
 8009628:	440b      	add	r3, r1
 800962a:	761a      	strb	r2, [r3, #24]
}
 800962c:	bf00      	nop
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr
 8009638:	e000e100 	.word	0xe000e100
 800963c:	e000ed00 	.word	0xe000ed00

08009640 <NVIC_EncodePriority>:
{
 8009640:	b480      	push	{r7}
 8009642:	b089      	sub	sp, #36	@ 0x24
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	f003 0307 	and.w	r3, r3, #7
 8009652:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009654:	69fb      	ldr	r3, [r7, #28]
 8009656:	f1c3 0307 	rsb	r3, r3, #7
 800965a:	2b04      	cmp	r3, #4
 800965c:	bf28      	it	cs
 800965e:	2304      	movcs	r3, #4
 8009660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	3304      	adds	r3, #4
 8009666:	2b06      	cmp	r3, #6
 8009668:	d902      	bls.n	8009670 <NVIC_EncodePriority+0x30>
 800966a:	69fb      	ldr	r3, [r7, #28]
 800966c:	3b03      	subs	r3, #3
 800966e:	e000      	b.n	8009672 <NVIC_EncodePriority+0x32>
 8009670:	2300      	movs	r3, #0
 8009672:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009674:	f04f 32ff 	mov.w	r2, #4294967295
 8009678:	69bb      	ldr	r3, [r7, #24]
 800967a:	fa02 f303 	lsl.w	r3, r2, r3
 800967e:	43da      	mvns	r2, r3
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	401a      	ands	r2, r3
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009688:	f04f 31ff 	mov.w	r1, #4294967295
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	fa01 f303 	lsl.w	r3, r1, r3
 8009692:	43d9      	mvns	r1, r3
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009698:	4313      	orrs	r3, r2
}
 800969a:	4618      	mov	r0, r3
 800969c:	3724      	adds	r7, #36	@ 0x24
 800969e:	46bd      	mov	sp, r7
 80096a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a4:	4770      	bx	lr
	...

080096a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	3b01      	subs	r3, #1
 80096b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80096b8:	d301      	bcc.n	80096be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80096ba:	2301      	movs	r3, #1
 80096bc:	e00f      	b.n	80096de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80096be:	4a0a      	ldr	r2, [pc, #40]	@ (80096e8 <SysTick_Config+0x40>)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	3b01      	subs	r3, #1
 80096c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80096c6:	210f      	movs	r1, #15
 80096c8:	f04f 30ff 	mov.w	r0, #4294967295
 80096cc:	f7ff ff8e 	bl	80095ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80096d0:	4b05      	ldr	r3, [pc, #20]	@ (80096e8 <SysTick_Config+0x40>)
 80096d2:	2200      	movs	r2, #0
 80096d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80096d6:	4b04      	ldr	r3, [pc, #16]	@ (80096e8 <SysTick_Config+0x40>)
 80096d8:	2207      	movs	r2, #7
 80096da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3708      	adds	r7, #8
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
 80096e6:	bf00      	nop
 80096e8:	e000e010 	.word	0xe000e010

080096ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f7ff ff29 	bl	800954c <__NVIC_SetPriorityGrouping>
}
 80096fa:	bf00      	nop
 80096fc:	3708      	adds	r7, #8
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}

08009702 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009702:	b580      	push	{r7, lr}
 8009704:	b086      	sub	sp, #24
 8009706:	af00      	add	r7, sp, #0
 8009708:	4603      	mov	r3, r0
 800970a:	60b9      	str	r1, [r7, #8]
 800970c:	607a      	str	r2, [r7, #4]
 800970e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009710:	2300      	movs	r3, #0
 8009712:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009714:	f7ff ff3e 	bl	8009594 <__NVIC_GetPriorityGrouping>
 8009718:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800971a:	687a      	ldr	r2, [r7, #4]
 800971c:	68b9      	ldr	r1, [r7, #8]
 800971e:	6978      	ldr	r0, [r7, #20]
 8009720:	f7ff ff8e 	bl	8009640 <NVIC_EncodePriority>
 8009724:	4602      	mov	r2, r0
 8009726:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800972a:	4611      	mov	r1, r2
 800972c:	4618      	mov	r0, r3
 800972e:	f7ff ff5d 	bl	80095ec <__NVIC_SetPriority>
}
 8009732:	bf00      	nop
 8009734:	3718      	adds	r7, #24
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}

0800973a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800973a:	b580      	push	{r7, lr}
 800973c:	b082      	sub	sp, #8
 800973e:	af00      	add	r7, sp, #0
 8009740:	4603      	mov	r3, r0
 8009742:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009748:	4618      	mov	r0, r3
 800974a:	f7ff ff31 	bl	80095b0 <__NVIC_EnableIRQ>
}
 800974e:	bf00      	nop
 8009750:	3708      	adds	r7, #8
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}

08009756 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009756:	b580      	push	{r7, lr}
 8009758:	b082      	sub	sp, #8
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f7ff ffa2 	bl	80096a8 <SysTick_Config>
 8009764:	4603      	mov	r3, r0
}
 8009766:	4618      	mov	r0, r3
 8009768:	3708      	adds	r7, #8
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
	...

08009770 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b086      	sub	sp, #24
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8009778:	2300      	movs	r3, #0
 800977a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800977c:	f7ff feb6 	bl	80094ec <HAL_GetTick>
 8009780:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d101      	bne.n	800978c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8009788:	2301      	movs	r3, #1
 800978a:	e099      	b.n	80098c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2202      	movs	r2, #2
 8009790:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2200      	movs	r2, #0
 8009798:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f022 0201 	bic.w	r2, r2, #1
 80097aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80097ac:	e00f      	b.n	80097ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80097ae:	f7ff fe9d 	bl	80094ec <HAL_GetTick>
 80097b2:	4602      	mov	r2, r0
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	1ad3      	subs	r3, r2, r3
 80097b8:	2b05      	cmp	r3, #5
 80097ba:	d908      	bls.n	80097ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2220      	movs	r2, #32
 80097c0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2203      	movs	r2, #3
 80097c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80097ca:	2303      	movs	r3, #3
 80097cc:	e078      	b.n	80098c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f003 0301 	and.w	r3, r3, #1
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d1e8      	bne.n	80097ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80097e4:	697a      	ldr	r2, [r7, #20]
 80097e6:	4b38      	ldr	r3, [pc, #224]	@ (80098c8 <HAL_DMA_Init+0x158>)
 80097e8:	4013      	ands	r3, r2
 80097ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	685a      	ldr	r2, [r3, #4]
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80097fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	691b      	ldr	r3, [r3, #16]
 8009800:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009806:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009812:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6a1b      	ldr	r3, [r3, #32]
 8009818:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800981a:	697a      	ldr	r2, [r7, #20]
 800981c:	4313      	orrs	r3, r2
 800981e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009824:	2b04      	cmp	r3, #4
 8009826:	d107      	bne.n	8009838 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009830:	4313      	orrs	r3, r2
 8009832:	697a      	ldr	r2, [r7, #20]
 8009834:	4313      	orrs	r3, r2
 8009836:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	697a      	ldr	r2, [r7, #20]
 800983e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	695b      	ldr	r3, [r3, #20]
 8009846:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	f023 0307 	bic.w	r3, r3, #7
 800984e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009854:	697a      	ldr	r2, [r7, #20]
 8009856:	4313      	orrs	r3, r2
 8009858:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800985e:	2b04      	cmp	r3, #4
 8009860:	d117      	bne.n	8009892 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009866:	697a      	ldr	r2, [r7, #20]
 8009868:	4313      	orrs	r3, r2
 800986a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009870:	2b00      	cmp	r3, #0
 8009872:	d00e      	beq.n	8009892 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f000 fb01 	bl	8009e7c <DMA_CheckFifoParam>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d008      	beq.n	8009892 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2240      	movs	r2, #64	@ 0x40
 8009884:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800988e:	2301      	movs	r3, #1
 8009890:	e016      	b.n	80098c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	697a      	ldr	r2, [r7, #20]
 8009898:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f000 fab8 	bl	8009e10 <DMA_CalcBaseAndBitshift>
 80098a0:	4603      	mov	r3, r0
 80098a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098a8:	223f      	movs	r2, #63	@ 0x3f
 80098aa:	409a      	lsls	r2, r3
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2200      	movs	r2, #0
 80098b4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2201      	movs	r2, #1
 80098ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80098be:	2300      	movs	r3, #0
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3718      	adds	r7, #24
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	f010803f 	.word	0xf010803f

080098cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b086      	sub	sp, #24
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	60f8      	str	r0, [r7, #12]
 80098d4:	60b9      	str	r1, [r7, #8]
 80098d6:	607a      	str	r2, [r7, #4]
 80098d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098da:	2300      	movs	r3, #0
 80098dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d101      	bne.n	80098f2 <HAL_DMA_Start_IT+0x26>
 80098ee:	2302      	movs	r3, #2
 80098f0:	e040      	b.n	8009974 <HAL_DMA_Start_IT+0xa8>
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2201      	movs	r2, #1
 80098f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009900:	b2db      	uxtb	r3, r3
 8009902:	2b01      	cmp	r3, #1
 8009904:	d12f      	bne.n	8009966 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2202      	movs	r2, #2
 800990a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	2200      	movs	r2, #0
 8009912:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	687a      	ldr	r2, [r7, #4]
 8009918:	68b9      	ldr	r1, [r7, #8]
 800991a:	68f8      	ldr	r0, [r7, #12]
 800991c:	f000 fa4a 	bl	8009db4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009924:	223f      	movs	r2, #63	@ 0x3f
 8009926:	409a      	lsls	r2, r3
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f042 0216 	orr.w	r2, r2, #22
 800993a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009940:	2b00      	cmp	r3, #0
 8009942:	d007      	beq.n	8009954 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f042 0208 	orr.w	r2, r2, #8
 8009952:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	681a      	ldr	r2, [r3, #0]
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f042 0201 	orr.w	r2, r2, #1
 8009962:	601a      	str	r2, [r3, #0]
 8009964:	e005      	b.n	8009972 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800996e:	2302      	movs	r3, #2
 8009970:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8009972:	7dfb      	ldrb	r3, [r7, #23]
}
 8009974:	4618      	mov	r0, r3
 8009976:	3718      	adds	r7, #24
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009988:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800998a:	f7ff fdaf 	bl	80094ec <HAL_GetTick>
 800998e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009996:	b2db      	uxtb	r3, r3
 8009998:	2b02      	cmp	r3, #2
 800999a:	d008      	beq.n	80099ae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2280      	movs	r2, #128	@ 0x80
 80099a0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2200      	movs	r2, #0
 80099a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80099aa:	2301      	movs	r3, #1
 80099ac:	e052      	b.n	8009a54 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	681a      	ldr	r2, [r3, #0]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f022 0216 	bic.w	r2, r2, #22
 80099bc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	695a      	ldr	r2, [r3, #20]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80099cc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d103      	bne.n	80099de <HAL_DMA_Abort+0x62>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d007      	beq.n	80099ee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 0208 	bic.w	r2, r2, #8
 80099ec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f022 0201 	bic.w	r2, r2, #1
 80099fc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80099fe:	e013      	b.n	8009a28 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009a00:	f7ff fd74 	bl	80094ec <HAL_GetTick>
 8009a04:	4602      	mov	r2, r0
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	1ad3      	subs	r3, r2, r3
 8009a0a:	2b05      	cmp	r3, #5
 8009a0c:	d90c      	bls.n	8009a28 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2220      	movs	r2, #32
 8009a12:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2203      	movs	r2, #3
 8009a18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8009a24:	2303      	movs	r3, #3
 8009a26:	e015      	b.n	8009a54 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f003 0301 	and.w	r3, r3, #1
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d1e4      	bne.n	8009a00 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a3a:	223f      	movs	r2, #63	@ 0x3f
 8009a3c:	409a      	lsls	r2, r3
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2201      	movs	r2, #1
 8009a46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8009a52:	2300      	movs	r3, #0
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3710      	adds	r7, #16
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b083      	sub	sp, #12
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009a6a:	b2db      	uxtb	r3, r3
 8009a6c:	2b02      	cmp	r3, #2
 8009a6e:	d004      	beq.n	8009a7a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2280      	movs	r2, #128	@ 0x80
 8009a74:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8009a76:	2301      	movs	r3, #1
 8009a78:	e00c      	b.n	8009a94 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2205      	movs	r2, #5
 8009a7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	681a      	ldr	r2, [r3, #0]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f022 0201 	bic.w	r2, r2, #1
 8009a90:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009a92:	2300      	movs	r3, #0
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	370c      	adds	r7, #12
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b086      	sub	sp, #24
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009aac:	4b8e      	ldr	r3, [pc, #568]	@ (8009ce8 <HAL_DMA_IRQHandler+0x248>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a8e      	ldr	r2, [pc, #568]	@ (8009cec <HAL_DMA_IRQHandler+0x24c>)
 8009ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ab6:	0a9b      	lsrs	r3, r3, #10
 8009ab8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009abe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009aca:	2208      	movs	r2, #8
 8009acc:	409a      	lsls	r2, r3
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	4013      	ands	r3, r2
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d01a      	beq.n	8009b0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f003 0304 	and.w	r3, r3, #4
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d013      	beq.n	8009b0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f022 0204 	bic.w	r2, r2, #4
 8009af2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009af8:	2208      	movs	r2, #8
 8009afa:	409a      	lsls	r2, r3
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b04:	f043 0201 	orr.w	r2, r3, #1
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b10:	2201      	movs	r2, #1
 8009b12:	409a      	lsls	r2, r3
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	4013      	ands	r3, r2
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d012      	beq.n	8009b42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	695b      	ldr	r3, [r3, #20]
 8009b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d00b      	beq.n	8009b42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b2e:	2201      	movs	r2, #1
 8009b30:	409a      	lsls	r2, r3
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b3a:	f043 0202 	orr.w	r2, r3, #2
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b46:	2204      	movs	r2, #4
 8009b48:	409a      	lsls	r2, r3
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	4013      	ands	r3, r2
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d012      	beq.n	8009b78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f003 0302 	and.w	r3, r3, #2
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d00b      	beq.n	8009b78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b64:	2204      	movs	r2, #4
 8009b66:	409a      	lsls	r2, r3
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b70:	f043 0204 	orr.w	r2, r3, #4
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b7c:	2210      	movs	r2, #16
 8009b7e:	409a      	lsls	r2, r3
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	4013      	ands	r3, r2
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d043      	beq.n	8009c10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f003 0308 	and.w	r3, r3, #8
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d03c      	beq.n	8009c10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b9a:	2210      	movs	r2, #16
 8009b9c:	409a      	lsls	r2, r3
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d018      	beq.n	8009be2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d108      	bne.n	8009bd0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d024      	beq.n	8009c10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	4798      	blx	r3
 8009bce:	e01f      	b.n	8009c10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d01b      	beq.n	8009c10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	4798      	blx	r3
 8009be0:	e016      	b.n	8009c10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d107      	bne.n	8009c00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f022 0208 	bic.w	r2, r2, #8
 8009bfe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d003      	beq.n	8009c10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c14:	2220      	movs	r2, #32
 8009c16:	409a      	lsls	r2, r3
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	4013      	ands	r3, r2
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	f000 808f 	beq.w	8009d40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f003 0310 	and.w	r3, r3, #16
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	f000 8087 	beq.w	8009d40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c36:	2220      	movs	r2, #32
 8009c38:	409a      	lsls	r2, r3
 8009c3a:	693b      	ldr	r3, [r7, #16]
 8009c3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	2b05      	cmp	r3, #5
 8009c48:	d136      	bne.n	8009cb8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f022 0216 	bic.w	r2, r2, #22
 8009c58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	695a      	ldr	r2, [r3, #20]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009c68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d103      	bne.n	8009c7a <HAL_DMA_IRQHandler+0x1da>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d007      	beq.n	8009c8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681a      	ldr	r2, [r3, #0]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f022 0208 	bic.w	r2, r2, #8
 8009c88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c8e:	223f      	movs	r2, #63	@ 0x3f
 8009c90:	409a      	lsls	r2, r3
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d07e      	beq.n	8009dac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	4798      	blx	r3
        }
        return;
 8009cb6:	e079      	b.n	8009dac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d01d      	beq.n	8009d02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d10d      	bne.n	8009cf0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d031      	beq.n	8009d40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	4798      	blx	r3
 8009ce4:	e02c      	b.n	8009d40 <HAL_DMA_IRQHandler+0x2a0>
 8009ce6:	bf00      	nop
 8009ce8:	20000004 	.word	0x20000004
 8009cec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d023      	beq.n	8009d40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	4798      	blx	r3
 8009d00:	e01e      	b.n	8009d40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d10f      	bne.n	8009d30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f022 0210 	bic.w	r2, r2, #16
 8009d1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2201      	movs	r2, #1
 8009d24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d003      	beq.n	8009d40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d032      	beq.n	8009dae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d4c:	f003 0301 	and.w	r3, r3, #1
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d022      	beq.n	8009d9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2205      	movs	r2, #5
 8009d58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	681a      	ldr	r2, [r3, #0]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f022 0201 	bic.w	r2, r2, #1
 8009d6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	3301      	adds	r3, #1
 8009d70:	60bb      	str	r3, [r7, #8]
 8009d72:	697a      	ldr	r2, [r7, #20]
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d307      	bcc.n	8009d88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f003 0301 	and.w	r3, r3, #1
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d1f2      	bne.n	8009d6c <HAL_DMA_IRQHandler+0x2cc>
 8009d86:	e000      	b.n	8009d8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8009d88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2200      	movs	r2, #0
 8009d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d005      	beq.n	8009dae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	4798      	blx	r3
 8009daa:	e000      	b.n	8009dae <HAL_DMA_IRQHandler+0x30e>
        return;
 8009dac:	bf00      	nop
    }
  }
}
 8009dae:	3718      	adds	r7, #24
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b085      	sub	sp, #20
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	60f8      	str	r0, [r7, #12]
 8009dbc:	60b9      	str	r1, [r7, #8]
 8009dbe:	607a      	str	r2, [r7, #4]
 8009dc0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009dd0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	683a      	ldr	r2, [r7, #0]
 8009dd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	689b      	ldr	r3, [r3, #8]
 8009dde:	2b40      	cmp	r3, #64	@ 0x40
 8009de0:	d108      	bne.n	8009df4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	68ba      	ldr	r2, [r7, #8]
 8009df0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8009df2:	e007      	b.n	8009e04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	68ba      	ldr	r2, [r7, #8]
 8009dfa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	60da      	str	r2, [r3, #12]
}
 8009e04:	bf00      	nop
 8009e06:	3714      	adds	r7, #20
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr

08009e10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b085      	sub	sp, #20
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	b2db      	uxtb	r3, r3
 8009e1e:	3b10      	subs	r3, #16
 8009e20:	4a14      	ldr	r2, [pc, #80]	@ (8009e74 <DMA_CalcBaseAndBitshift+0x64>)
 8009e22:	fba2 2303 	umull	r2, r3, r2, r3
 8009e26:	091b      	lsrs	r3, r3, #4
 8009e28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009e2a:	4a13      	ldr	r2, [pc, #76]	@ (8009e78 <DMA_CalcBaseAndBitshift+0x68>)
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	4413      	add	r3, r2
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	461a      	mov	r2, r3
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	2b03      	cmp	r3, #3
 8009e3c:	d909      	bls.n	8009e52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009e46:	f023 0303 	bic.w	r3, r3, #3
 8009e4a:	1d1a      	adds	r2, r3, #4
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	659a      	str	r2, [r3, #88]	@ 0x58
 8009e50:	e007      	b.n	8009e62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009e5a:	f023 0303 	bic.w	r3, r3, #3
 8009e5e:	687a      	ldr	r2, [r7, #4]
 8009e60:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3714      	adds	r7, #20
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr
 8009e72:	bf00      	nop
 8009e74:	aaaaaaab 	.word	0xaaaaaaab
 8009e78:	0801d038 	.word	0x0801d038

08009e7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b085      	sub	sp, #20
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e84:	2300      	movs	r3, #0
 8009e86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	699b      	ldr	r3, [r3, #24]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d11f      	bne.n	8009ed6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	2b03      	cmp	r3, #3
 8009e9a:	d856      	bhi.n	8009f4a <DMA_CheckFifoParam+0xce>
 8009e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8009ea4 <DMA_CheckFifoParam+0x28>)
 8009e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea2:	bf00      	nop
 8009ea4:	08009eb5 	.word	0x08009eb5
 8009ea8:	08009ec7 	.word	0x08009ec7
 8009eac:	08009eb5 	.word	0x08009eb5
 8009eb0:	08009f4b 	.word	0x08009f4b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d046      	beq.n	8009f4e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009ec4:	e043      	b.n	8009f4e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009ece:	d140      	bne.n	8009f52 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009ed4:	e03d      	b.n	8009f52 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	699b      	ldr	r3, [r3, #24]
 8009eda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ede:	d121      	bne.n	8009f24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	2b03      	cmp	r3, #3
 8009ee4:	d837      	bhi.n	8009f56 <DMA_CheckFifoParam+0xda>
 8009ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8009eec <DMA_CheckFifoParam+0x70>)
 8009ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eec:	08009efd 	.word	0x08009efd
 8009ef0:	08009f03 	.word	0x08009f03
 8009ef4:	08009efd 	.word	0x08009efd
 8009ef8:	08009f15 	.word	0x08009f15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8009efc:	2301      	movs	r3, #1
 8009efe:	73fb      	strb	r3, [r7, #15]
      break;
 8009f00:	e030      	b.n	8009f64 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d025      	beq.n	8009f5a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009f12:	e022      	b.n	8009f5a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f18:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009f1c:	d11f      	bne.n	8009f5e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8009f22:	e01c      	b.n	8009f5e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	d903      	bls.n	8009f32 <DMA_CheckFifoParam+0xb6>
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	2b03      	cmp	r3, #3
 8009f2e:	d003      	beq.n	8009f38 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8009f30:	e018      	b.n	8009f64 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8009f32:	2301      	movs	r3, #1
 8009f34:	73fb      	strb	r3, [r7, #15]
      break;
 8009f36:	e015      	b.n	8009f64 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d00e      	beq.n	8009f62 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8009f44:	2301      	movs	r3, #1
 8009f46:	73fb      	strb	r3, [r7, #15]
      break;
 8009f48:	e00b      	b.n	8009f62 <DMA_CheckFifoParam+0xe6>
      break;
 8009f4a:	bf00      	nop
 8009f4c:	e00a      	b.n	8009f64 <DMA_CheckFifoParam+0xe8>
      break;
 8009f4e:	bf00      	nop
 8009f50:	e008      	b.n	8009f64 <DMA_CheckFifoParam+0xe8>
      break;
 8009f52:	bf00      	nop
 8009f54:	e006      	b.n	8009f64 <DMA_CheckFifoParam+0xe8>
      break;
 8009f56:	bf00      	nop
 8009f58:	e004      	b.n	8009f64 <DMA_CheckFifoParam+0xe8>
      break;
 8009f5a:	bf00      	nop
 8009f5c:	e002      	b.n	8009f64 <DMA_CheckFifoParam+0xe8>
      break;   
 8009f5e:	bf00      	nop
 8009f60:	e000      	b.n	8009f64 <DMA_CheckFifoParam+0xe8>
      break;
 8009f62:	bf00      	nop
    }
  } 
  
  return status; 
 8009f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3714      	adds	r7, #20
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr
 8009f72:	bf00      	nop

08009f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b089      	sub	sp, #36	@ 0x24
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009f82:	2300      	movs	r3, #0
 8009f84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009f86:	2300      	movs	r3, #0
 8009f88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	61fb      	str	r3, [r7, #28]
 8009f8e:	e16b      	b.n	800a268 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009f90:	2201      	movs	r2, #1
 8009f92:	69fb      	ldr	r3, [r7, #28]
 8009f94:	fa02 f303 	lsl.w	r3, r2, r3
 8009f98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	697a      	ldr	r2, [r7, #20]
 8009fa0:	4013      	ands	r3, r2
 8009fa2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009fa4:	693a      	ldr	r2, [r7, #16]
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	f040 815a 	bne.w	800a262 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	f003 0303 	and.w	r3, r3, #3
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d005      	beq.n	8009fc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009fc2:	2b02      	cmp	r3, #2
 8009fc4:	d130      	bne.n	800a028 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009fcc:	69fb      	ldr	r3, [r7, #28]
 8009fce:	005b      	lsls	r3, r3, #1
 8009fd0:	2203      	movs	r2, #3
 8009fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8009fd6:	43db      	mvns	r3, r3
 8009fd8:	69ba      	ldr	r2, [r7, #24]
 8009fda:	4013      	ands	r3, r2
 8009fdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	68da      	ldr	r2, [r3, #12]
 8009fe2:	69fb      	ldr	r3, [r7, #28]
 8009fe4:	005b      	lsls	r3, r3, #1
 8009fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8009fea:	69ba      	ldr	r2, [r7, #24]
 8009fec:	4313      	orrs	r3, r2
 8009fee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	69ba      	ldr	r2, [r7, #24]
 8009ff4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	69fb      	ldr	r3, [r7, #28]
 800a000:	fa02 f303 	lsl.w	r3, r2, r3
 800a004:	43db      	mvns	r3, r3
 800a006:	69ba      	ldr	r2, [r7, #24]
 800a008:	4013      	ands	r3, r2
 800a00a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	091b      	lsrs	r3, r3, #4
 800a012:	f003 0201 	and.w	r2, r3, #1
 800a016:	69fb      	ldr	r3, [r7, #28]
 800a018:	fa02 f303 	lsl.w	r3, r2, r3
 800a01c:	69ba      	ldr	r2, [r7, #24]
 800a01e:	4313      	orrs	r3, r2
 800a020:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	69ba      	ldr	r2, [r7, #24]
 800a026:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	f003 0303 	and.w	r3, r3, #3
 800a030:	2b03      	cmp	r3, #3
 800a032:	d017      	beq.n	800a064 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	68db      	ldr	r3, [r3, #12]
 800a038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a03a:	69fb      	ldr	r3, [r7, #28]
 800a03c:	005b      	lsls	r3, r3, #1
 800a03e:	2203      	movs	r2, #3
 800a040:	fa02 f303 	lsl.w	r3, r2, r3
 800a044:	43db      	mvns	r3, r3
 800a046:	69ba      	ldr	r2, [r7, #24]
 800a048:	4013      	ands	r3, r2
 800a04a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	689a      	ldr	r2, [r3, #8]
 800a050:	69fb      	ldr	r3, [r7, #28]
 800a052:	005b      	lsls	r3, r3, #1
 800a054:	fa02 f303 	lsl.w	r3, r2, r3
 800a058:	69ba      	ldr	r2, [r7, #24]
 800a05a:	4313      	orrs	r3, r2
 800a05c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	69ba      	ldr	r2, [r7, #24]
 800a062:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	f003 0303 	and.w	r3, r3, #3
 800a06c:	2b02      	cmp	r3, #2
 800a06e:	d123      	bne.n	800a0b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a070:	69fb      	ldr	r3, [r7, #28]
 800a072:	08da      	lsrs	r2, r3, #3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	3208      	adds	r2, #8
 800a078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a07c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a07e:	69fb      	ldr	r3, [r7, #28]
 800a080:	f003 0307 	and.w	r3, r3, #7
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	220f      	movs	r2, #15
 800a088:	fa02 f303 	lsl.w	r3, r2, r3
 800a08c:	43db      	mvns	r3, r3
 800a08e:	69ba      	ldr	r2, [r7, #24]
 800a090:	4013      	ands	r3, r2
 800a092:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	691a      	ldr	r2, [r3, #16]
 800a098:	69fb      	ldr	r3, [r7, #28]
 800a09a:	f003 0307 	and.w	r3, r3, #7
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a0a4:	69ba      	ldr	r2, [r7, #24]
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	08da      	lsrs	r2, r3, #3
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	3208      	adds	r2, #8
 800a0b2:	69b9      	ldr	r1, [r7, #24]
 800a0b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	005b      	lsls	r3, r3, #1
 800a0c2:	2203      	movs	r2, #3
 800a0c4:	fa02 f303 	lsl.w	r3, r2, r3
 800a0c8:	43db      	mvns	r3, r3
 800a0ca:	69ba      	ldr	r2, [r7, #24]
 800a0cc:	4013      	ands	r3, r2
 800a0ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	f003 0203 	and.w	r2, r3, #3
 800a0d8:	69fb      	ldr	r3, [r7, #28]
 800a0da:	005b      	lsls	r3, r3, #1
 800a0dc:	fa02 f303 	lsl.w	r3, r2, r3
 800a0e0:	69ba      	ldr	r2, [r7, #24]
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	69ba      	ldr	r2, [r7, #24]
 800a0ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	685b      	ldr	r3, [r3, #4]
 800a0f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	f000 80b4 	beq.w	800a262 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	60fb      	str	r3, [r7, #12]
 800a0fe:	4b60      	ldr	r3, [pc, #384]	@ (800a280 <HAL_GPIO_Init+0x30c>)
 800a100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a102:	4a5f      	ldr	r2, [pc, #380]	@ (800a280 <HAL_GPIO_Init+0x30c>)
 800a104:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a108:	6453      	str	r3, [r2, #68]	@ 0x44
 800a10a:	4b5d      	ldr	r3, [pc, #372]	@ (800a280 <HAL_GPIO_Init+0x30c>)
 800a10c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a10e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a112:	60fb      	str	r3, [r7, #12]
 800a114:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a116:	4a5b      	ldr	r2, [pc, #364]	@ (800a284 <HAL_GPIO_Init+0x310>)
 800a118:	69fb      	ldr	r3, [r7, #28]
 800a11a:	089b      	lsrs	r3, r3, #2
 800a11c:	3302      	adds	r3, #2
 800a11e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a122:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800a124:	69fb      	ldr	r3, [r7, #28]
 800a126:	f003 0303 	and.w	r3, r3, #3
 800a12a:	009b      	lsls	r3, r3, #2
 800a12c:	220f      	movs	r2, #15
 800a12e:	fa02 f303 	lsl.w	r3, r2, r3
 800a132:	43db      	mvns	r3, r3
 800a134:	69ba      	ldr	r2, [r7, #24]
 800a136:	4013      	ands	r3, r2
 800a138:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	4a52      	ldr	r2, [pc, #328]	@ (800a288 <HAL_GPIO_Init+0x314>)
 800a13e:	4293      	cmp	r3, r2
 800a140:	d02b      	beq.n	800a19a <HAL_GPIO_Init+0x226>
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	4a51      	ldr	r2, [pc, #324]	@ (800a28c <HAL_GPIO_Init+0x318>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d025      	beq.n	800a196 <HAL_GPIO_Init+0x222>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	4a50      	ldr	r2, [pc, #320]	@ (800a290 <HAL_GPIO_Init+0x31c>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d01f      	beq.n	800a192 <HAL_GPIO_Init+0x21e>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	4a4f      	ldr	r2, [pc, #316]	@ (800a294 <HAL_GPIO_Init+0x320>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d019      	beq.n	800a18e <HAL_GPIO_Init+0x21a>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	4a4e      	ldr	r2, [pc, #312]	@ (800a298 <HAL_GPIO_Init+0x324>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d013      	beq.n	800a18a <HAL_GPIO_Init+0x216>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	4a4d      	ldr	r2, [pc, #308]	@ (800a29c <HAL_GPIO_Init+0x328>)
 800a166:	4293      	cmp	r3, r2
 800a168:	d00d      	beq.n	800a186 <HAL_GPIO_Init+0x212>
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	4a4c      	ldr	r2, [pc, #304]	@ (800a2a0 <HAL_GPIO_Init+0x32c>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d007      	beq.n	800a182 <HAL_GPIO_Init+0x20e>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4a4b      	ldr	r2, [pc, #300]	@ (800a2a4 <HAL_GPIO_Init+0x330>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d101      	bne.n	800a17e <HAL_GPIO_Init+0x20a>
 800a17a:	2307      	movs	r3, #7
 800a17c:	e00e      	b.n	800a19c <HAL_GPIO_Init+0x228>
 800a17e:	2308      	movs	r3, #8
 800a180:	e00c      	b.n	800a19c <HAL_GPIO_Init+0x228>
 800a182:	2306      	movs	r3, #6
 800a184:	e00a      	b.n	800a19c <HAL_GPIO_Init+0x228>
 800a186:	2305      	movs	r3, #5
 800a188:	e008      	b.n	800a19c <HAL_GPIO_Init+0x228>
 800a18a:	2304      	movs	r3, #4
 800a18c:	e006      	b.n	800a19c <HAL_GPIO_Init+0x228>
 800a18e:	2303      	movs	r3, #3
 800a190:	e004      	b.n	800a19c <HAL_GPIO_Init+0x228>
 800a192:	2302      	movs	r3, #2
 800a194:	e002      	b.n	800a19c <HAL_GPIO_Init+0x228>
 800a196:	2301      	movs	r3, #1
 800a198:	e000      	b.n	800a19c <HAL_GPIO_Init+0x228>
 800a19a:	2300      	movs	r3, #0
 800a19c:	69fa      	ldr	r2, [r7, #28]
 800a19e:	f002 0203 	and.w	r2, r2, #3
 800a1a2:	0092      	lsls	r2, r2, #2
 800a1a4:	4093      	lsls	r3, r2
 800a1a6:	69ba      	ldr	r2, [r7, #24]
 800a1a8:	4313      	orrs	r3, r2
 800a1aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a1ac:	4935      	ldr	r1, [pc, #212]	@ (800a284 <HAL_GPIO_Init+0x310>)
 800a1ae:	69fb      	ldr	r3, [r7, #28]
 800a1b0:	089b      	lsrs	r3, r3, #2
 800a1b2:	3302      	adds	r3, #2
 800a1b4:	69ba      	ldr	r2, [r7, #24]
 800a1b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a1ba:	4b3b      	ldr	r3, [pc, #236]	@ (800a2a8 <HAL_GPIO_Init+0x334>)
 800a1bc:	689b      	ldr	r3, [r3, #8]
 800a1be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	43db      	mvns	r3, r3
 800a1c4:	69ba      	ldr	r2, [r7, #24]
 800a1c6:	4013      	ands	r3, r2
 800a1c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d003      	beq.n	800a1de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800a1d6:	69ba      	ldr	r2, [r7, #24]
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a1de:	4a32      	ldr	r2, [pc, #200]	@ (800a2a8 <HAL_GPIO_Init+0x334>)
 800a1e0:	69bb      	ldr	r3, [r7, #24]
 800a1e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a1e4:	4b30      	ldr	r3, [pc, #192]	@ (800a2a8 <HAL_GPIO_Init+0x334>)
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	43db      	mvns	r3, r3
 800a1ee:	69ba      	ldr	r2, [r7, #24]
 800a1f0:	4013      	ands	r3, r2
 800a1f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d003      	beq.n	800a208 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800a200:	69ba      	ldr	r2, [r7, #24]
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	4313      	orrs	r3, r2
 800a206:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a208:	4a27      	ldr	r2, [pc, #156]	@ (800a2a8 <HAL_GPIO_Init+0x334>)
 800a20a:	69bb      	ldr	r3, [r7, #24]
 800a20c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800a20e:	4b26      	ldr	r3, [pc, #152]	@ (800a2a8 <HAL_GPIO_Init+0x334>)
 800a210:	685b      	ldr	r3, [r3, #4]
 800a212:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a214:	693b      	ldr	r3, [r7, #16]
 800a216:	43db      	mvns	r3, r3
 800a218:	69ba      	ldr	r2, [r7, #24]
 800a21a:	4013      	ands	r3, r2
 800a21c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a226:	2b00      	cmp	r3, #0
 800a228:	d003      	beq.n	800a232 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800a22a:	69ba      	ldr	r2, [r7, #24]
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	4313      	orrs	r3, r2
 800a230:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a232:	4a1d      	ldr	r2, [pc, #116]	@ (800a2a8 <HAL_GPIO_Init+0x334>)
 800a234:	69bb      	ldr	r3, [r7, #24]
 800a236:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a238:	4b1b      	ldr	r3, [pc, #108]	@ (800a2a8 <HAL_GPIO_Init+0x334>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	43db      	mvns	r3, r3
 800a242:	69ba      	ldr	r2, [r7, #24]
 800a244:	4013      	ands	r3, r2
 800a246:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a250:	2b00      	cmp	r3, #0
 800a252:	d003      	beq.n	800a25c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800a254:	69ba      	ldr	r2, [r7, #24]
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	4313      	orrs	r3, r2
 800a25a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a25c:	4a12      	ldr	r2, [pc, #72]	@ (800a2a8 <HAL_GPIO_Init+0x334>)
 800a25e:	69bb      	ldr	r3, [r7, #24]
 800a260:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a262:	69fb      	ldr	r3, [r7, #28]
 800a264:	3301      	adds	r3, #1
 800a266:	61fb      	str	r3, [r7, #28]
 800a268:	69fb      	ldr	r3, [r7, #28]
 800a26a:	2b0f      	cmp	r3, #15
 800a26c:	f67f ae90 	bls.w	8009f90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800a270:	bf00      	nop
 800a272:	bf00      	nop
 800a274:	3724      	adds	r7, #36	@ 0x24
 800a276:	46bd      	mov	sp, r7
 800a278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27c:	4770      	bx	lr
 800a27e:	bf00      	nop
 800a280:	40023800 	.word	0x40023800
 800a284:	40013800 	.word	0x40013800
 800a288:	40020000 	.word	0x40020000
 800a28c:	40020400 	.word	0x40020400
 800a290:	40020800 	.word	0x40020800
 800a294:	40020c00 	.word	0x40020c00
 800a298:	40021000 	.word	0x40021000
 800a29c:	40021400 	.word	0x40021400
 800a2a0:	40021800 	.word	0x40021800
 800a2a4:	40021c00 	.word	0x40021c00
 800a2a8:	40013c00 	.word	0x40013c00

0800a2ac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b087      	sub	sp, #28
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
 800a2b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	617b      	str	r3, [r7, #20]
 800a2c6:	e0cd      	b.n	800a464 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800a2c8:	2201      	movs	r2, #1
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a2d0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800a2d2:	683a      	ldr	r2, [r7, #0]
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	4013      	ands	r3, r2
 800a2d8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800a2da:	68fa      	ldr	r2, [r7, #12]
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	429a      	cmp	r2, r3
 800a2e0:	f040 80bd 	bne.w	800a45e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800a2e4:	4a65      	ldr	r2, [pc, #404]	@ (800a47c <HAL_GPIO_DeInit+0x1d0>)
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	089b      	lsrs	r3, r3, #2
 800a2ea:	3302      	adds	r3, #2
 800a2ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2f0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	f003 0303 	and.w	r3, r3, #3
 800a2f8:	009b      	lsls	r3, r3, #2
 800a2fa:	220f      	movs	r2, #15
 800a2fc:	fa02 f303 	lsl.w	r3, r2, r3
 800a300:	68ba      	ldr	r2, [r7, #8]
 800a302:	4013      	ands	r3, r2
 800a304:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a5d      	ldr	r2, [pc, #372]	@ (800a480 <HAL_GPIO_DeInit+0x1d4>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d02b      	beq.n	800a366 <HAL_GPIO_DeInit+0xba>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a5c      	ldr	r2, [pc, #368]	@ (800a484 <HAL_GPIO_DeInit+0x1d8>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d025      	beq.n	800a362 <HAL_GPIO_DeInit+0xb6>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	4a5b      	ldr	r2, [pc, #364]	@ (800a488 <HAL_GPIO_DeInit+0x1dc>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d01f      	beq.n	800a35e <HAL_GPIO_DeInit+0xb2>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4a5a      	ldr	r2, [pc, #360]	@ (800a48c <HAL_GPIO_DeInit+0x1e0>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d019      	beq.n	800a35a <HAL_GPIO_DeInit+0xae>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4a59      	ldr	r2, [pc, #356]	@ (800a490 <HAL_GPIO_DeInit+0x1e4>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d013      	beq.n	800a356 <HAL_GPIO_DeInit+0xaa>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a58      	ldr	r2, [pc, #352]	@ (800a494 <HAL_GPIO_DeInit+0x1e8>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d00d      	beq.n	800a352 <HAL_GPIO_DeInit+0xa6>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a57      	ldr	r2, [pc, #348]	@ (800a498 <HAL_GPIO_DeInit+0x1ec>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d007      	beq.n	800a34e <HAL_GPIO_DeInit+0xa2>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a56      	ldr	r2, [pc, #344]	@ (800a49c <HAL_GPIO_DeInit+0x1f0>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d101      	bne.n	800a34a <HAL_GPIO_DeInit+0x9e>
 800a346:	2307      	movs	r3, #7
 800a348:	e00e      	b.n	800a368 <HAL_GPIO_DeInit+0xbc>
 800a34a:	2308      	movs	r3, #8
 800a34c:	e00c      	b.n	800a368 <HAL_GPIO_DeInit+0xbc>
 800a34e:	2306      	movs	r3, #6
 800a350:	e00a      	b.n	800a368 <HAL_GPIO_DeInit+0xbc>
 800a352:	2305      	movs	r3, #5
 800a354:	e008      	b.n	800a368 <HAL_GPIO_DeInit+0xbc>
 800a356:	2304      	movs	r3, #4
 800a358:	e006      	b.n	800a368 <HAL_GPIO_DeInit+0xbc>
 800a35a:	2303      	movs	r3, #3
 800a35c:	e004      	b.n	800a368 <HAL_GPIO_DeInit+0xbc>
 800a35e:	2302      	movs	r3, #2
 800a360:	e002      	b.n	800a368 <HAL_GPIO_DeInit+0xbc>
 800a362:	2301      	movs	r3, #1
 800a364:	e000      	b.n	800a368 <HAL_GPIO_DeInit+0xbc>
 800a366:	2300      	movs	r3, #0
 800a368:	697a      	ldr	r2, [r7, #20]
 800a36a:	f002 0203 	and.w	r2, r2, #3
 800a36e:	0092      	lsls	r2, r2, #2
 800a370:	4093      	lsls	r3, r2
 800a372:	68ba      	ldr	r2, [r7, #8]
 800a374:	429a      	cmp	r2, r3
 800a376:	d132      	bne.n	800a3de <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800a378:	4b49      	ldr	r3, [pc, #292]	@ (800a4a0 <HAL_GPIO_DeInit+0x1f4>)
 800a37a:	681a      	ldr	r2, [r3, #0]
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	43db      	mvns	r3, r3
 800a380:	4947      	ldr	r1, [pc, #284]	@ (800a4a0 <HAL_GPIO_DeInit+0x1f4>)
 800a382:	4013      	ands	r3, r2
 800a384:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800a386:	4b46      	ldr	r3, [pc, #280]	@ (800a4a0 <HAL_GPIO_DeInit+0x1f4>)
 800a388:	685a      	ldr	r2, [r3, #4]
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	43db      	mvns	r3, r3
 800a38e:	4944      	ldr	r1, [pc, #272]	@ (800a4a0 <HAL_GPIO_DeInit+0x1f4>)
 800a390:	4013      	ands	r3, r2
 800a392:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800a394:	4b42      	ldr	r3, [pc, #264]	@ (800a4a0 <HAL_GPIO_DeInit+0x1f4>)
 800a396:	68da      	ldr	r2, [r3, #12]
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	43db      	mvns	r3, r3
 800a39c:	4940      	ldr	r1, [pc, #256]	@ (800a4a0 <HAL_GPIO_DeInit+0x1f4>)
 800a39e:	4013      	ands	r3, r2
 800a3a0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800a3a2:	4b3f      	ldr	r3, [pc, #252]	@ (800a4a0 <HAL_GPIO_DeInit+0x1f4>)
 800a3a4:	689a      	ldr	r2, [r3, #8]
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	43db      	mvns	r3, r3
 800a3aa:	493d      	ldr	r1, [pc, #244]	@ (800a4a0 <HAL_GPIO_DeInit+0x1f4>)
 800a3ac:	4013      	ands	r3, r2
 800a3ae:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	f003 0303 	and.w	r3, r3, #3
 800a3b6:	009b      	lsls	r3, r3, #2
 800a3b8:	220f      	movs	r2, #15
 800a3ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a3be:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800a3c0:	4a2e      	ldr	r2, [pc, #184]	@ (800a47c <HAL_GPIO_DeInit+0x1d0>)
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	089b      	lsrs	r3, r3, #2
 800a3c6:	3302      	adds	r3, #2
 800a3c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	43da      	mvns	r2, r3
 800a3d0:	482a      	ldr	r0, [pc, #168]	@ (800a47c <HAL_GPIO_DeInit+0x1d0>)
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	089b      	lsrs	r3, r3, #2
 800a3d6:	400a      	ands	r2, r1
 800a3d8:	3302      	adds	r3, #2
 800a3da:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681a      	ldr	r2, [r3, #0]
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	005b      	lsls	r3, r3, #1
 800a3e6:	2103      	movs	r1, #3
 800a3e8:	fa01 f303 	lsl.w	r3, r1, r3
 800a3ec:	43db      	mvns	r3, r3
 800a3ee:	401a      	ands	r2, r3
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	08da      	lsrs	r2, r3, #3
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	3208      	adds	r2, #8
 800a3fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	f003 0307 	and.w	r3, r3, #7
 800a406:	009b      	lsls	r3, r3, #2
 800a408:	220f      	movs	r2, #15
 800a40a:	fa02 f303 	lsl.w	r3, r2, r3
 800a40e:	43db      	mvns	r3, r3
 800a410:	697a      	ldr	r2, [r7, #20]
 800a412:	08d2      	lsrs	r2, r2, #3
 800a414:	4019      	ands	r1, r3
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	3208      	adds	r2, #8
 800a41a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	68da      	ldr	r2, [r3, #12]
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	005b      	lsls	r3, r3, #1
 800a426:	2103      	movs	r1, #3
 800a428:	fa01 f303 	lsl.w	r3, r1, r3
 800a42c:	43db      	mvns	r3, r3
 800a42e:	401a      	ands	r2, r3
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	685a      	ldr	r2, [r3, #4]
 800a438:	2101      	movs	r1, #1
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	fa01 f303 	lsl.w	r3, r1, r3
 800a440:	43db      	mvns	r3, r3
 800a442:	401a      	ands	r2, r3
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	689a      	ldr	r2, [r3, #8]
 800a44c:	697b      	ldr	r3, [r7, #20]
 800a44e:	005b      	lsls	r3, r3, #1
 800a450:	2103      	movs	r1, #3
 800a452:	fa01 f303 	lsl.w	r3, r1, r3
 800a456:	43db      	mvns	r3, r3
 800a458:	401a      	ands	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	3301      	adds	r3, #1
 800a462:	617b      	str	r3, [r7, #20]
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	2b0f      	cmp	r3, #15
 800a468:	f67f af2e 	bls.w	800a2c8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800a46c:	bf00      	nop
 800a46e:	bf00      	nop
 800a470:	371c      	adds	r7, #28
 800a472:	46bd      	mov	sp, r7
 800a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a478:	4770      	bx	lr
 800a47a:	bf00      	nop
 800a47c:	40013800 	.word	0x40013800
 800a480:	40020000 	.word	0x40020000
 800a484:	40020400 	.word	0x40020400
 800a488:	40020800 	.word	0x40020800
 800a48c:	40020c00 	.word	0x40020c00
 800a490:	40021000 	.word	0x40021000
 800a494:	40021400 	.word	0x40021400
 800a498:	40021800 	.word	0x40021800
 800a49c:	40021c00 	.word	0x40021c00
 800a4a0:	40013c00 	.word	0x40013c00

0800a4a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	691a      	ldr	r2, [r3, #16]
 800a4b4:	887b      	ldrh	r3, [r7, #2]
 800a4b6:	4013      	ands	r3, r2
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d002      	beq.n	800a4c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a4bc:	2301      	movs	r3, #1
 800a4be:	73fb      	strb	r3, [r7, #15]
 800a4c0:	e001      	b.n	800a4c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a4c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3714      	adds	r7, #20
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d2:	4770      	bx	lr

0800a4d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b083      	sub	sp, #12
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
 800a4dc:	460b      	mov	r3, r1
 800a4de:	807b      	strh	r3, [r7, #2]
 800a4e0:	4613      	mov	r3, r2
 800a4e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a4e4:	787b      	ldrb	r3, [r7, #1]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d003      	beq.n	800a4f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a4ea:	887a      	ldrh	r2, [r7, #2]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a4f0:	e003      	b.n	800a4fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a4f2:	887b      	ldrh	r3, [r7, #2]
 800a4f4:	041a      	lsls	r2, r3, #16
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	619a      	str	r2, [r3, #24]
}
 800a4fa:	bf00      	nop
 800a4fc:	370c      	adds	r7, #12
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr

0800a506 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a506:	b480      	push	{r7}
 800a508:	b085      	sub	sp, #20
 800a50a:	af00      	add	r7, sp, #0
 800a50c:	6078      	str	r0, [r7, #4]
 800a50e:	460b      	mov	r3, r1
 800a510:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	695b      	ldr	r3, [r3, #20]
 800a516:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a518:	887a      	ldrh	r2, [r7, #2]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	4013      	ands	r3, r2
 800a51e:	041a      	lsls	r2, r3, #16
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	43d9      	mvns	r1, r3
 800a524:	887b      	ldrh	r3, [r7, #2]
 800a526:	400b      	ands	r3, r1
 800a528:	431a      	orrs	r2, r3
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	619a      	str	r2, [r3, #24]
}
 800a52e:	bf00      	nop
 800a530:	3714      	adds	r7, #20
 800a532:	46bd      	mov	sp, r7
 800a534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a538:	4770      	bx	lr
	...

0800a53c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b082      	sub	sp, #8
 800a540:	af00      	add	r7, sp, #0
 800a542:	4603      	mov	r3, r0
 800a544:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800a546:	4b08      	ldr	r3, [pc, #32]	@ (800a568 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a548:	695a      	ldr	r2, [r3, #20]
 800a54a:	88fb      	ldrh	r3, [r7, #6]
 800a54c:	4013      	ands	r3, r2
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d006      	beq.n	800a560 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a552:	4a05      	ldr	r2, [pc, #20]	@ (800a568 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a554:	88fb      	ldrh	r3, [r7, #6]
 800a556:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a558:	88fb      	ldrh	r3, [r7, #6]
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7f7 ff0a 	bl	8002374 <HAL_GPIO_EXTI_Callback>
  }
}
 800a560:	bf00      	nop
 800a562:	3708      	adds	r7, #8
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}
 800a568:	40013c00 	.word	0x40013c00

0800a56c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b086      	sub	sp, #24
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d101      	bne.n	800a57e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a57a:	2301      	movs	r3, #1
 800a57c:	e267      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f003 0301 	and.w	r3, r3, #1
 800a586:	2b00      	cmp	r3, #0
 800a588:	d075      	beq.n	800a676 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a58a:	4b88      	ldr	r3, [pc, #544]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	f003 030c 	and.w	r3, r3, #12
 800a592:	2b04      	cmp	r3, #4
 800a594:	d00c      	beq.n	800a5b0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a596:	4b85      	ldr	r3, [pc, #532]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a59e:	2b08      	cmp	r3, #8
 800a5a0:	d112      	bne.n	800a5c8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a5a2:	4b82      	ldr	r3, [pc, #520]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a5aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a5ae:	d10b      	bne.n	800a5c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5b0:	4b7e      	ldr	r3, [pc, #504]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d05b      	beq.n	800a674 <HAL_RCC_OscConfig+0x108>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d157      	bne.n	800a674 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	e242      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5d0:	d106      	bne.n	800a5e0 <HAL_RCC_OscConfig+0x74>
 800a5d2:	4b76      	ldr	r3, [pc, #472]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4a75      	ldr	r2, [pc, #468]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a5d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a5dc:	6013      	str	r3, [r2, #0]
 800a5de:	e01d      	b.n	800a61c <HAL_RCC_OscConfig+0xb0>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	685b      	ldr	r3, [r3, #4]
 800a5e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a5e8:	d10c      	bne.n	800a604 <HAL_RCC_OscConfig+0x98>
 800a5ea:	4b70      	ldr	r3, [pc, #448]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	4a6f      	ldr	r2, [pc, #444]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a5f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a5f4:	6013      	str	r3, [r2, #0]
 800a5f6:	4b6d      	ldr	r3, [pc, #436]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4a6c      	ldr	r2, [pc, #432]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a5fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a600:	6013      	str	r3, [r2, #0]
 800a602:	e00b      	b.n	800a61c <HAL_RCC_OscConfig+0xb0>
 800a604:	4b69      	ldr	r3, [pc, #420]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a68      	ldr	r2, [pc, #416]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a60a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a60e:	6013      	str	r3, [r2, #0]
 800a610:	4b66      	ldr	r3, [pc, #408]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4a65      	ldr	r2, [pc, #404]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a616:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a61a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	685b      	ldr	r3, [r3, #4]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d013      	beq.n	800a64c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a624:	f7fe ff62 	bl	80094ec <HAL_GetTick>
 800a628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a62a:	e008      	b.n	800a63e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a62c:	f7fe ff5e 	bl	80094ec <HAL_GetTick>
 800a630:	4602      	mov	r2, r0
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	1ad3      	subs	r3, r2, r3
 800a636:	2b64      	cmp	r3, #100	@ 0x64
 800a638:	d901      	bls.n	800a63e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a63a:	2303      	movs	r3, #3
 800a63c:	e207      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a63e:	4b5b      	ldr	r3, [pc, #364]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a646:	2b00      	cmp	r3, #0
 800a648:	d0f0      	beq.n	800a62c <HAL_RCC_OscConfig+0xc0>
 800a64a:	e014      	b.n	800a676 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a64c:	f7fe ff4e 	bl	80094ec <HAL_GetTick>
 800a650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a652:	e008      	b.n	800a666 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a654:	f7fe ff4a 	bl	80094ec <HAL_GetTick>
 800a658:	4602      	mov	r2, r0
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	1ad3      	subs	r3, r2, r3
 800a65e:	2b64      	cmp	r3, #100	@ 0x64
 800a660:	d901      	bls.n	800a666 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a662:	2303      	movs	r3, #3
 800a664:	e1f3      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a666:	4b51      	ldr	r3, [pc, #324]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d1f0      	bne.n	800a654 <HAL_RCC_OscConfig+0xe8>
 800a672:	e000      	b.n	800a676 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a674:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f003 0302 	and.w	r3, r3, #2
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d063      	beq.n	800a74a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a682:	4b4a      	ldr	r3, [pc, #296]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a684:	689b      	ldr	r3, [r3, #8]
 800a686:	f003 030c 	and.w	r3, r3, #12
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d00b      	beq.n	800a6a6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a68e:	4b47      	ldr	r3, [pc, #284]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a690:	689b      	ldr	r3, [r3, #8]
 800a692:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a696:	2b08      	cmp	r3, #8
 800a698:	d11c      	bne.n	800a6d4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a69a:	4b44      	ldr	r3, [pc, #272]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d116      	bne.n	800a6d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a6a6:	4b41      	ldr	r3, [pc, #260]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f003 0302 	and.w	r3, r3, #2
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d005      	beq.n	800a6be <HAL_RCC_OscConfig+0x152>
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	d001      	beq.n	800a6be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e1c7      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a6be:	4b3b      	ldr	r3, [pc, #236]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	691b      	ldr	r3, [r3, #16]
 800a6ca:	00db      	lsls	r3, r3, #3
 800a6cc:	4937      	ldr	r1, [pc, #220]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a6d2:	e03a      	b.n	800a74a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	68db      	ldr	r3, [r3, #12]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d020      	beq.n	800a71e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a6dc:	4b34      	ldr	r3, [pc, #208]	@ (800a7b0 <HAL_RCC_OscConfig+0x244>)
 800a6de:	2201      	movs	r2, #1
 800a6e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6e2:	f7fe ff03 	bl	80094ec <HAL_GetTick>
 800a6e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a6e8:	e008      	b.n	800a6fc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a6ea:	f7fe feff 	bl	80094ec <HAL_GetTick>
 800a6ee:	4602      	mov	r2, r0
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	1ad3      	subs	r3, r2, r3
 800a6f4:	2b02      	cmp	r3, #2
 800a6f6:	d901      	bls.n	800a6fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a6f8:	2303      	movs	r3, #3
 800a6fa:	e1a8      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a6fc:	4b2b      	ldr	r3, [pc, #172]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f003 0302 	and.w	r3, r3, #2
 800a704:	2b00      	cmp	r3, #0
 800a706:	d0f0      	beq.n	800a6ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a708:	4b28      	ldr	r3, [pc, #160]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	691b      	ldr	r3, [r3, #16]
 800a714:	00db      	lsls	r3, r3, #3
 800a716:	4925      	ldr	r1, [pc, #148]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a718:	4313      	orrs	r3, r2
 800a71a:	600b      	str	r3, [r1, #0]
 800a71c:	e015      	b.n	800a74a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a71e:	4b24      	ldr	r3, [pc, #144]	@ (800a7b0 <HAL_RCC_OscConfig+0x244>)
 800a720:	2200      	movs	r2, #0
 800a722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a724:	f7fe fee2 	bl	80094ec <HAL_GetTick>
 800a728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a72a:	e008      	b.n	800a73e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a72c:	f7fe fede 	bl	80094ec <HAL_GetTick>
 800a730:	4602      	mov	r2, r0
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	1ad3      	subs	r3, r2, r3
 800a736:	2b02      	cmp	r3, #2
 800a738:	d901      	bls.n	800a73e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a73a:	2303      	movs	r3, #3
 800a73c:	e187      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a73e:	4b1b      	ldr	r3, [pc, #108]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f003 0302 	and.w	r3, r3, #2
 800a746:	2b00      	cmp	r3, #0
 800a748:	d1f0      	bne.n	800a72c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f003 0308 	and.w	r3, r3, #8
 800a752:	2b00      	cmp	r3, #0
 800a754:	d036      	beq.n	800a7c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	695b      	ldr	r3, [r3, #20]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d016      	beq.n	800a78c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a75e:	4b15      	ldr	r3, [pc, #84]	@ (800a7b4 <HAL_RCC_OscConfig+0x248>)
 800a760:	2201      	movs	r2, #1
 800a762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a764:	f7fe fec2 	bl	80094ec <HAL_GetTick>
 800a768:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a76a:	e008      	b.n	800a77e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a76c:	f7fe febe 	bl	80094ec <HAL_GetTick>
 800a770:	4602      	mov	r2, r0
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	1ad3      	subs	r3, r2, r3
 800a776:	2b02      	cmp	r3, #2
 800a778:	d901      	bls.n	800a77e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a77a:	2303      	movs	r3, #3
 800a77c:	e167      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a77e:	4b0b      	ldr	r3, [pc, #44]	@ (800a7ac <HAL_RCC_OscConfig+0x240>)
 800a780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a782:	f003 0302 	and.w	r3, r3, #2
 800a786:	2b00      	cmp	r3, #0
 800a788:	d0f0      	beq.n	800a76c <HAL_RCC_OscConfig+0x200>
 800a78a:	e01b      	b.n	800a7c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a78c:	4b09      	ldr	r3, [pc, #36]	@ (800a7b4 <HAL_RCC_OscConfig+0x248>)
 800a78e:	2200      	movs	r2, #0
 800a790:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a792:	f7fe feab 	bl	80094ec <HAL_GetTick>
 800a796:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a798:	e00e      	b.n	800a7b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a79a:	f7fe fea7 	bl	80094ec <HAL_GetTick>
 800a79e:	4602      	mov	r2, r0
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	1ad3      	subs	r3, r2, r3
 800a7a4:	2b02      	cmp	r3, #2
 800a7a6:	d907      	bls.n	800a7b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a7a8:	2303      	movs	r3, #3
 800a7aa:	e150      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
 800a7ac:	40023800 	.word	0x40023800
 800a7b0:	42470000 	.word	0x42470000
 800a7b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a7b8:	4b88      	ldr	r3, [pc, #544]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a7ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7bc:	f003 0302 	and.w	r3, r3, #2
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d1ea      	bne.n	800a79a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f003 0304 	and.w	r3, r3, #4
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	f000 8097 	beq.w	800a900 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a7d6:	4b81      	ldr	r3, [pc, #516]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a7d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d10f      	bne.n	800a802 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	60bb      	str	r3, [r7, #8]
 800a7e6:	4b7d      	ldr	r3, [pc, #500]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a7e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7ea:	4a7c      	ldr	r2, [pc, #496]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a7ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7f0:	6413      	str	r3, [r2, #64]	@ 0x40
 800a7f2:	4b7a      	ldr	r3, [pc, #488]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a7f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7fa:	60bb      	str	r3, [r7, #8]
 800a7fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a7fe:	2301      	movs	r3, #1
 800a800:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a802:	4b77      	ldr	r3, [pc, #476]	@ (800a9e0 <HAL_RCC_OscConfig+0x474>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d118      	bne.n	800a840 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a80e:	4b74      	ldr	r3, [pc, #464]	@ (800a9e0 <HAL_RCC_OscConfig+0x474>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a73      	ldr	r2, [pc, #460]	@ (800a9e0 <HAL_RCC_OscConfig+0x474>)
 800a814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a818:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a81a:	f7fe fe67 	bl	80094ec <HAL_GetTick>
 800a81e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a820:	e008      	b.n	800a834 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a822:	f7fe fe63 	bl	80094ec <HAL_GetTick>
 800a826:	4602      	mov	r2, r0
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	1ad3      	subs	r3, r2, r3
 800a82c:	2b02      	cmp	r3, #2
 800a82e:	d901      	bls.n	800a834 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a830:	2303      	movs	r3, #3
 800a832:	e10c      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a834:	4b6a      	ldr	r3, [pc, #424]	@ (800a9e0 <HAL_RCC_OscConfig+0x474>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d0f0      	beq.n	800a822 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	689b      	ldr	r3, [r3, #8]
 800a844:	2b01      	cmp	r3, #1
 800a846:	d106      	bne.n	800a856 <HAL_RCC_OscConfig+0x2ea>
 800a848:	4b64      	ldr	r3, [pc, #400]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a84a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a84c:	4a63      	ldr	r2, [pc, #396]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a84e:	f043 0301 	orr.w	r3, r3, #1
 800a852:	6713      	str	r3, [r2, #112]	@ 0x70
 800a854:	e01c      	b.n	800a890 <HAL_RCC_OscConfig+0x324>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	689b      	ldr	r3, [r3, #8]
 800a85a:	2b05      	cmp	r3, #5
 800a85c:	d10c      	bne.n	800a878 <HAL_RCC_OscConfig+0x30c>
 800a85e:	4b5f      	ldr	r3, [pc, #380]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a862:	4a5e      	ldr	r2, [pc, #376]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a864:	f043 0304 	orr.w	r3, r3, #4
 800a868:	6713      	str	r3, [r2, #112]	@ 0x70
 800a86a:	4b5c      	ldr	r3, [pc, #368]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a86c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a86e:	4a5b      	ldr	r2, [pc, #364]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a870:	f043 0301 	orr.w	r3, r3, #1
 800a874:	6713      	str	r3, [r2, #112]	@ 0x70
 800a876:	e00b      	b.n	800a890 <HAL_RCC_OscConfig+0x324>
 800a878:	4b58      	ldr	r3, [pc, #352]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a87a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a87c:	4a57      	ldr	r2, [pc, #348]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a87e:	f023 0301 	bic.w	r3, r3, #1
 800a882:	6713      	str	r3, [r2, #112]	@ 0x70
 800a884:	4b55      	ldr	r3, [pc, #340]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a888:	4a54      	ldr	r2, [pc, #336]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a88a:	f023 0304 	bic.w	r3, r3, #4
 800a88e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	689b      	ldr	r3, [r3, #8]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d015      	beq.n	800a8c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a898:	f7fe fe28 	bl	80094ec <HAL_GetTick>
 800a89c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a89e:	e00a      	b.n	800a8b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8a0:	f7fe fe24 	bl	80094ec <HAL_GetTick>
 800a8a4:	4602      	mov	r2, r0
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	1ad3      	subs	r3, r2, r3
 800a8aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8ae:	4293      	cmp	r3, r2
 800a8b0:	d901      	bls.n	800a8b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a8b2:	2303      	movs	r3, #3
 800a8b4:	e0cb      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a8b6:	4b49      	ldr	r3, [pc, #292]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a8b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8ba:	f003 0302 	and.w	r3, r3, #2
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d0ee      	beq.n	800a8a0 <HAL_RCC_OscConfig+0x334>
 800a8c2:	e014      	b.n	800a8ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a8c4:	f7fe fe12 	bl	80094ec <HAL_GetTick>
 800a8c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a8ca:	e00a      	b.n	800a8e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8cc:	f7fe fe0e 	bl	80094ec <HAL_GetTick>
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	1ad3      	subs	r3, r2, r3
 800a8d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d901      	bls.n	800a8e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a8de:	2303      	movs	r3, #3
 800a8e0:	e0b5      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a8e2:	4b3e      	ldr	r3, [pc, #248]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a8e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8e6:	f003 0302 	and.w	r3, r3, #2
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d1ee      	bne.n	800a8cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a8ee:	7dfb      	ldrb	r3, [r7, #23]
 800a8f0:	2b01      	cmp	r3, #1
 800a8f2:	d105      	bne.n	800a900 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a8f4:	4b39      	ldr	r3, [pc, #228]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a8f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8f8:	4a38      	ldr	r2, [pc, #224]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a8fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a8fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	699b      	ldr	r3, [r3, #24]
 800a904:	2b00      	cmp	r3, #0
 800a906:	f000 80a1 	beq.w	800aa4c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a90a:	4b34      	ldr	r3, [pc, #208]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a90c:	689b      	ldr	r3, [r3, #8]
 800a90e:	f003 030c 	and.w	r3, r3, #12
 800a912:	2b08      	cmp	r3, #8
 800a914:	d05c      	beq.n	800a9d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	699b      	ldr	r3, [r3, #24]
 800a91a:	2b02      	cmp	r3, #2
 800a91c:	d141      	bne.n	800a9a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a91e:	4b31      	ldr	r3, [pc, #196]	@ (800a9e4 <HAL_RCC_OscConfig+0x478>)
 800a920:	2200      	movs	r2, #0
 800a922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a924:	f7fe fde2 	bl	80094ec <HAL_GetTick>
 800a928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a92a:	e008      	b.n	800a93e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a92c:	f7fe fdde 	bl	80094ec <HAL_GetTick>
 800a930:	4602      	mov	r2, r0
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	1ad3      	subs	r3, r2, r3
 800a936:	2b02      	cmp	r3, #2
 800a938:	d901      	bls.n	800a93e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a93a:	2303      	movs	r3, #3
 800a93c:	e087      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a93e:	4b27      	ldr	r3, [pc, #156]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a946:	2b00      	cmp	r3, #0
 800a948:	d1f0      	bne.n	800a92c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	69da      	ldr	r2, [r3, #28]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a1b      	ldr	r3, [r3, #32]
 800a952:	431a      	orrs	r2, r3
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a958:	019b      	lsls	r3, r3, #6
 800a95a:	431a      	orrs	r2, r3
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a960:	085b      	lsrs	r3, r3, #1
 800a962:	3b01      	subs	r3, #1
 800a964:	041b      	lsls	r3, r3, #16
 800a966:	431a      	orrs	r2, r3
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a96c:	061b      	lsls	r3, r3, #24
 800a96e:	491b      	ldr	r1, [pc, #108]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a970:	4313      	orrs	r3, r2
 800a972:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a974:	4b1b      	ldr	r3, [pc, #108]	@ (800a9e4 <HAL_RCC_OscConfig+0x478>)
 800a976:	2201      	movs	r2, #1
 800a978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a97a:	f7fe fdb7 	bl	80094ec <HAL_GetTick>
 800a97e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a980:	e008      	b.n	800a994 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a982:	f7fe fdb3 	bl	80094ec <HAL_GetTick>
 800a986:	4602      	mov	r2, r0
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	1ad3      	subs	r3, r2, r3
 800a98c:	2b02      	cmp	r3, #2
 800a98e:	d901      	bls.n	800a994 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a990:	2303      	movs	r3, #3
 800a992:	e05c      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a994:	4b11      	ldr	r3, [pc, #68]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d0f0      	beq.n	800a982 <HAL_RCC_OscConfig+0x416>
 800a9a0:	e054      	b.n	800aa4c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9a2:	4b10      	ldr	r3, [pc, #64]	@ (800a9e4 <HAL_RCC_OscConfig+0x478>)
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a9a8:	f7fe fda0 	bl	80094ec <HAL_GetTick>
 800a9ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9ae:	e008      	b.n	800a9c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9b0:	f7fe fd9c 	bl	80094ec <HAL_GetTick>
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	693b      	ldr	r3, [r7, #16]
 800a9b8:	1ad3      	subs	r3, r2, r3
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d901      	bls.n	800a9c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e045      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9c2:	4b06      	ldr	r3, [pc, #24]	@ (800a9dc <HAL_RCC_OscConfig+0x470>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d1f0      	bne.n	800a9b0 <HAL_RCC_OscConfig+0x444>
 800a9ce:	e03d      	b.n	800aa4c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	699b      	ldr	r3, [r3, #24]
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	d107      	bne.n	800a9e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a9d8:	2301      	movs	r3, #1
 800a9da:	e038      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
 800a9dc:	40023800 	.word	0x40023800
 800a9e0:	40007000 	.word	0x40007000
 800a9e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a9e8:	4b1b      	ldr	r3, [pc, #108]	@ (800aa58 <HAL_RCC_OscConfig+0x4ec>)
 800a9ea:	685b      	ldr	r3, [r3, #4]
 800a9ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	699b      	ldr	r3, [r3, #24]
 800a9f2:	2b01      	cmp	r3, #1
 800a9f4:	d028      	beq.n	800aa48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aa00:	429a      	cmp	r2, r3
 800aa02:	d121      	bne.n	800aa48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d11a      	bne.n	800aa48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800aa12:	68fa      	ldr	r2, [r7, #12]
 800aa14:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800aa18:	4013      	ands	r3, r2
 800aa1a:	687a      	ldr	r2, [r7, #4]
 800aa1c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800aa1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d111      	bne.n	800aa48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa2e:	085b      	lsrs	r3, r3, #1
 800aa30:	3b01      	subs	r3, #1
 800aa32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800aa34:	429a      	cmp	r2, r3
 800aa36:	d107      	bne.n	800aa48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d001      	beq.n	800aa4c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800aa48:	2301      	movs	r3, #1
 800aa4a:	e000      	b.n	800aa4e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800aa4c:	2300      	movs	r3, #0
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	3718      	adds	r7, #24
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}
 800aa56:	bf00      	nop
 800aa58:	40023800 	.word	0x40023800

0800aa5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b084      	sub	sp, #16
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
 800aa64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d101      	bne.n	800aa70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e0cc      	b.n	800ac0a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800aa70:	4b68      	ldr	r3, [pc, #416]	@ (800ac14 <HAL_RCC_ClockConfig+0x1b8>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f003 0307 	and.w	r3, r3, #7
 800aa78:	683a      	ldr	r2, [r7, #0]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d90c      	bls.n	800aa98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aa7e:	4b65      	ldr	r3, [pc, #404]	@ (800ac14 <HAL_RCC_ClockConfig+0x1b8>)
 800aa80:	683a      	ldr	r2, [r7, #0]
 800aa82:	b2d2      	uxtb	r2, r2
 800aa84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aa86:	4b63      	ldr	r3, [pc, #396]	@ (800ac14 <HAL_RCC_ClockConfig+0x1b8>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f003 0307 	and.w	r3, r3, #7
 800aa8e:	683a      	ldr	r2, [r7, #0]
 800aa90:	429a      	cmp	r2, r3
 800aa92:	d001      	beq.n	800aa98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800aa94:	2301      	movs	r3, #1
 800aa96:	e0b8      	b.n	800ac0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f003 0302 	and.w	r3, r3, #2
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d020      	beq.n	800aae6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f003 0304 	and.w	r3, r3, #4
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d005      	beq.n	800aabc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800aab0:	4b59      	ldr	r3, [pc, #356]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800aab2:	689b      	ldr	r3, [r3, #8]
 800aab4:	4a58      	ldr	r2, [pc, #352]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800aab6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800aaba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f003 0308 	and.w	r3, r3, #8
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d005      	beq.n	800aad4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800aac8:	4b53      	ldr	r3, [pc, #332]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800aaca:	689b      	ldr	r3, [r3, #8]
 800aacc:	4a52      	ldr	r2, [pc, #328]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800aace:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800aad2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aad4:	4b50      	ldr	r3, [pc, #320]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800aad6:	689b      	ldr	r3, [r3, #8]
 800aad8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	494d      	ldr	r1, [pc, #308]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800aae2:	4313      	orrs	r3, r2
 800aae4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f003 0301 	and.w	r3, r3, #1
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d044      	beq.n	800ab7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	685b      	ldr	r3, [r3, #4]
 800aaf6:	2b01      	cmp	r3, #1
 800aaf8:	d107      	bne.n	800ab0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800aafa:	4b47      	ldr	r3, [pc, #284]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d119      	bne.n	800ab3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab06:	2301      	movs	r3, #1
 800ab08:	e07f      	b.n	800ac0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	2b02      	cmp	r3, #2
 800ab10:	d003      	beq.n	800ab1a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ab16:	2b03      	cmp	r3, #3
 800ab18:	d107      	bne.n	800ab2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab1a:	4b3f      	ldr	r3, [pc, #252]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d109      	bne.n	800ab3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab26:	2301      	movs	r3, #1
 800ab28:	e06f      	b.n	800ac0a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ab2a:	4b3b      	ldr	r3, [pc, #236]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f003 0302 	and.w	r3, r3, #2
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d101      	bne.n	800ab3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ab36:	2301      	movs	r3, #1
 800ab38:	e067      	b.n	800ac0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ab3a:	4b37      	ldr	r3, [pc, #220]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800ab3c:	689b      	ldr	r3, [r3, #8]
 800ab3e:	f023 0203 	bic.w	r2, r3, #3
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	685b      	ldr	r3, [r3, #4]
 800ab46:	4934      	ldr	r1, [pc, #208]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800ab48:	4313      	orrs	r3, r2
 800ab4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ab4c:	f7fe fcce 	bl	80094ec <HAL_GetTick>
 800ab50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab52:	e00a      	b.n	800ab6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab54:	f7fe fcca 	bl	80094ec <HAL_GetTick>
 800ab58:	4602      	mov	r2, r0
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	1ad3      	subs	r3, r2, r3
 800ab5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab62:	4293      	cmp	r3, r2
 800ab64:	d901      	bls.n	800ab6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ab66:	2303      	movs	r3, #3
 800ab68:	e04f      	b.n	800ac0a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab6a:	4b2b      	ldr	r3, [pc, #172]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800ab6c:	689b      	ldr	r3, [r3, #8]
 800ab6e:	f003 020c 	and.w	r2, r3, #12
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	685b      	ldr	r3, [r3, #4]
 800ab76:	009b      	lsls	r3, r3, #2
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d1eb      	bne.n	800ab54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ab7c:	4b25      	ldr	r3, [pc, #148]	@ (800ac14 <HAL_RCC_ClockConfig+0x1b8>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f003 0307 	and.w	r3, r3, #7
 800ab84:	683a      	ldr	r2, [r7, #0]
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d20c      	bcs.n	800aba4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab8a:	4b22      	ldr	r3, [pc, #136]	@ (800ac14 <HAL_RCC_ClockConfig+0x1b8>)
 800ab8c:	683a      	ldr	r2, [r7, #0]
 800ab8e:	b2d2      	uxtb	r2, r2
 800ab90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab92:	4b20      	ldr	r3, [pc, #128]	@ (800ac14 <HAL_RCC_ClockConfig+0x1b8>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f003 0307 	and.w	r3, r3, #7
 800ab9a:	683a      	ldr	r2, [r7, #0]
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d001      	beq.n	800aba4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800aba0:	2301      	movs	r3, #1
 800aba2:	e032      	b.n	800ac0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f003 0304 	and.w	r3, r3, #4
 800abac:	2b00      	cmp	r3, #0
 800abae:	d008      	beq.n	800abc2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800abb0:	4b19      	ldr	r3, [pc, #100]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800abb2:	689b      	ldr	r3, [r3, #8]
 800abb4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	68db      	ldr	r3, [r3, #12]
 800abbc:	4916      	ldr	r1, [pc, #88]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800abbe:	4313      	orrs	r3, r2
 800abc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f003 0308 	and.w	r3, r3, #8
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d009      	beq.n	800abe2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800abce:	4b12      	ldr	r3, [pc, #72]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800abd0:	689b      	ldr	r3, [r3, #8]
 800abd2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	691b      	ldr	r3, [r3, #16]
 800abda:	00db      	lsls	r3, r3, #3
 800abdc:	490e      	ldr	r1, [pc, #56]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800abde:	4313      	orrs	r3, r2
 800abe0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800abe2:	f000 f821 	bl	800ac28 <HAL_RCC_GetSysClockFreq>
 800abe6:	4602      	mov	r2, r0
 800abe8:	4b0b      	ldr	r3, [pc, #44]	@ (800ac18 <HAL_RCC_ClockConfig+0x1bc>)
 800abea:	689b      	ldr	r3, [r3, #8]
 800abec:	091b      	lsrs	r3, r3, #4
 800abee:	f003 030f 	and.w	r3, r3, #15
 800abf2:	490a      	ldr	r1, [pc, #40]	@ (800ac1c <HAL_RCC_ClockConfig+0x1c0>)
 800abf4:	5ccb      	ldrb	r3, [r1, r3]
 800abf6:	fa22 f303 	lsr.w	r3, r2, r3
 800abfa:	4a09      	ldr	r2, [pc, #36]	@ (800ac20 <HAL_RCC_ClockConfig+0x1c4>)
 800abfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800abfe:	4b09      	ldr	r3, [pc, #36]	@ (800ac24 <HAL_RCC_ClockConfig+0x1c8>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4618      	mov	r0, r3
 800ac04:	f7fe fc2e 	bl	8009464 <HAL_InitTick>

  return HAL_OK;
 800ac08:	2300      	movs	r3, #0
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3710      	adds	r7, #16
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}
 800ac12:	bf00      	nop
 800ac14:	40023c00 	.word	0x40023c00
 800ac18:	40023800 	.word	0x40023800
 800ac1c:	0801d020 	.word	0x0801d020
 800ac20:	20000004 	.word	0x20000004
 800ac24:	2000004c 	.word	0x2000004c

0800ac28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ac28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ac2c:	b094      	sub	sp, #80	@ 0x50
 800ac2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800ac30:	2300      	movs	r3, #0
 800ac32:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800ac34:	2300      	movs	r3, #0
 800ac36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ac40:	4b79      	ldr	r3, [pc, #484]	@ (800ae28 <HAL_RCC_GetSysClockFreq+0x200>)
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	f003 030c 	and.w	r3, r3, #12
 800ac48:	2b08      	cmp	r3, #8
 800ac4a:	d00d      	beq.n	800ac68 <HAL_RCC_GetSysClockFreq+0x40>
 800ac4c:	2b08      	cmp	r3, #8
 800ac4e:	f200 80e1 	bhi.w	800ae14 <HAL_RCC_GetSysClockFreq+0x1ec>
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d002      	beq.n	800ac5c <HAL_RCC_GetSysClockFreq+0x34>
 800ac56:	2b04      	cmp	r3, #4
 800ac58:	d003      	beq.n	800ac62 <HAL_RCC_GetSysClockFreq+0x3a>
 800ac5a:	e0db      	b.n	800ae14 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800ac5c:	4b73      	ldr	r3, [pc, #460]	@ (800ae2c <HAL_RCC_GetSysClockFreq+0x204>)
 800ac5e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ac60:	e0db      	b.n	800ae1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ac62:	4b73      	ldr	r3, [pc, #460]	@ (800ae30 <HAL_RCC_GetSysClockFreq+0x208>)
 800ac64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ac66:	e0d8      	b.n	800ae1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ac68:	4b6f      	ldr	r3, [pc, #444]	@ (800ae28 <HAL_RCC_GetSysClockFreq+0x200>)
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ac70:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800ac72:	4b6d      	ldr	r3, [pc, #436]	@ (800ae28 <HAL_RCC_GetSysClockFreq+0x200>)
 800ac74:	685b      	ldr	r3, [r3, #4]
 800ac76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d063      	beq.n	800ad46 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ac7e:	4b6a      	ldr	r3, [pc, #424]	@ (800ae28 <HAL_RCC_GetSysClockFreq+0x200>)
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	099b      	lsrs	r3, r3, #6
 800ac84:	2200      	movs	r2, #0
 800ac86:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac88:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800ac8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac90:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac92:	2300      	movs	r3, #0
 800ac94:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac96:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800ac9a:	4622      	mov	r2, r4
 800ac9c:	462b      	mov	r3, r5
 800ac9e:	f04f 0000 	mov.w	r0, #0
 800aca2:	f04f 0100 	mov.w	r1, #0
 800aca6:	0159      	lsls	r1, r3, #5
 800aca8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800acac:	0150      	lsls	r0, r2, #5
 800acae:	4602      	mov	r2, r0
 800acb0:	460b      	mov	r3, r1
 800acb2:	4621      	mov	r1, r4
 800acb4:	1a51      	subs	r1, r2, r1
 800acb6:	6139      	str	r1, [r7, #16]
 800acb8:	4629      	mov	r1, r5
 800acba:	eb63 0301 	sbc.w	r3, r3, r1
 800acbe:	617b      	str	r3, [r7, #20]
 800acc0:	f04f 0200 	mov.w	r2, #0
 800acc4:	f04f 0300 	mov.w	r3, #0
 800acc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800accc:	4659      	mov	r1, fp
 800acce:	018b      	lsls	r3, r1, #6
 800acd0:	4651      	mov	r1, sl
 800acd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800acd6:	4651      	mov	r1, sl
 800acd8:	018a      	lsls	r2, r1, #6
 800acda:	4651      	mov	r1, sl
 800acdc:	ebb2 0801 	subs.w	r8, r2, r1
 800ace0:	4659      	mov	r1, fp
 800ace2:	eb63 0901 	sbc.w	r9, r3, r1
 800ace6:	f04f 0200 	mov.w	r2, #0
 800acea:	f04f 0300 	mov.w	r3, #0
 800acee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800acf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800acf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800acfa:	4690      	mov	r8, r2
 800acfc:	4699      	mov	r9, r3
 800acfe:	4623      	mov	r3, r4
 800ad00:	eb18 0303 	adds.w	r3, r8, r3
 800ad04:	60bb      	str	r3, [r7, #8]
 800ad06:	462b      	mov	r3, r5
 800ad08:	eb49 0303 	adc.w	r3, r9, r3
 800ad0c:	60fb      	str	r3, [r7, #12]
 800ad0e:	f04f 0200 	mov.w	r2, #0
 800ad12:	f04f 0300 	mov.w	r3, #0
 800ad16:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800ad1a:	4629      	mov	r1, r5
 800ad1c:	024b      	lsls	r3, r1, #9
 800ad1e:	4621      	mov	r1, r4
 800ad20:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800ad24:	4621      	mov	r1, r4
 800ad26:	024a      	lsls	r2, r1, #9
 800ad28:	4610      	mov	r0, r2
 800ad2a:	4619      	mov	r1, r3
 800ad2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad2e:	2200      	movs	r2, #0
 800ad30:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ad32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ad38:	f7f5 ffa6 	bl	8000c88 <__aeabi_uldivmod>
 800ad3c:	4602      	mov	r2, r0
 800ad3e:	460b      	mov	r3, r1
 800ad40:	4613      	mov	r3, r2
 800ad42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad44:	e058      	b.n	800adf8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ad46:	4b38      	ldr	r3, [pc, #224]	@ (800ae28 <HAL_RCC_GetSysClockFreq+0x200>)
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	099b      	lsrs	r3, r3, #6
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	4618      	mov	r0, r3
 800ad50:	4611      	mov	r1, r2
 800ad52:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800ad56:	623b      	str	r3, [r7, #32]
 800ad58:	2300      	movs	r3, #0
 800ad5a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad5c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800ad60:	4642      	mov	r2, r8
 800ad62:	464b      	mov	r3, r9
 800ad64:	f04f 0000 	mov.w	r0, #0
 800ad68:	f04f 0100 	mov.w	r1, #0
 800ad6c:	0159      	lsls	r1, r3, #5
 800ad6e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ad72:	0150      	lsls	r0, r2, #5
 800ad74:	4602      	mov	r2, r0
 800ad76:	460b      	mov	r3, r1
 800ad78:	4641      	mov	r1, r8
 800ad7a:	ebb2 0a01 	subs.w	sl, r2, r1
 800ad7e:	4649      	mov	r1, r9
 800ad80:	eb63 0b01 	sbc.w	fp, r3, r1
 800ad84:	f04f 0200 	mov.w	r2, #0
 800ad88:	f04f 0300 	mov.w	r3, #0
 800ad8c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800ad90:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800ad94:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800ad98:	ebb2 040a 	subs.w	r4, r2, sl
 800ad9c:	eb63 050b 	sbc.w	r5, r3, fp
 800ada0:	f04f 0200 	mov.w	r2, #0
 800ada4:	f04f 0300 	mov.w	r3, #0
 800ada8:	00eb      	lsls	r3, r5, #3
 800adaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800adae:	00e2      	lsls	r2, r4, #3
 800adb0:	4614      	mov	r4, r2
 800adb2:	461d      	mov	r5, r3
 800adb4:	4643      	mov	r3, r8
 800adb6:	18e3      	adds	r3, r4, r3
 800adb8:	603b      	str	r3, [r7, #0]
 800adba:	464b      	mov	r3, r9
 800adbc:	eb45 0303 	adc.w	r3, r5, r3
 800adc0:	607b      	str	r3, [r7, #4]
 800adc2:	f04f 0200 	mov.w	r2, #0
 800adc6:	f04f 0300 	mov.w	r3, #0
 800adca:	e9d7 4500 	ldrd	r4, r5, [r7]
 800adce:	4629      	mov	r1, r5
 800add0:	028b      	lsls	r3, r1, #10
 800add2:	4621      	mov	r1, r4
 800add4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800add8:	4621      	mov	r1, r4
 800adda:	028a      	lsls	r2, r1, #10
 800addc:	4610      	mov	r0, r2
 800adde:	4619      	mov	r1, r3
 800ade0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ade2:	2200      	movs	r2, #0
 800ade4:	61bb      	str	r3, [r7, #24]
 800ade6:	61fa      	str	r2, [r7, #28]
 800ade8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800adec:	f7f5 ff4c 	bl	8000c88 <__aeabi_uldivmod>
 800adf0:	4602      	mov	r2, r0
 800adf2:	460b      	mov	r3, r1
 800adf4:	4613      	mov	r3, r2
 800adf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800adf8:	4b0b      	ldr	r3, [pc, #44]	@ (800ae28 <HAL_RCC_GetSysClockFreq+0x200>)
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	0c1b      	lsrs	r3, r3, #16
 800adfe:	f003 0303 	and.w	r3, r3, #3
 800ae02:	3301      	adds	r3, #1
 800ae04:	005b      	lsls	r3, r3, #1
 800ae06:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800ae08:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ae0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ae12:	e002      	b.n	800ae1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ae14:	4b05      	ldr	r3, [pc, #20]	@ (800ae2c <HAL_RCC_GetSysClockFreq+0x204>)
 800ae16:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ae18:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ae1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	3750      	adds	r7, #80	@ 0x50
 800ae20:	46bd      	mov	sp, r7
 800ae22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ae26:	bf00      	nop
 800ae28:	40023800 	.word	0x40023800
 800ae2c:	00f42400 	.word	0x00f42400
 800ae30:	007a1200 	.word	0x007a1200

0800ae34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ae34:	b480      	push	{r7}
 800ae36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ae38:	4b03      	ldr	r3, [pc, #12]	@ (800ae48 <HAL_RCC_GetHCLKFreq+0x14>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
}
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr
 800ae46:	bf00      	nop
 800ae48:	20000004 	.word	0x20000004

0800ae4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800ae50:	f7ff fff0 	bl	800ae34 <HAL_RCC_GetHCLKFreq>
 800ae54:	4602      	mov	r2, r0
 800ae56:	4b05      	ldr	r3, [pc, #20]	@ (800ae6c <HAL_RCC_GetPCLK1Freq+0x20>)
 800ae58:	689b      	ldr	r3, [r3, #8]
 800ae5a:	0a9b      	lsrs	r3, r3, #10
 800ae5c:	f003 0307 	and.w	r3, r3, #7
 800ae60:	4903      	ldr	r1, [pc, #12]	@ (800ae70 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ae62:	5ccb      	ldrb	r3, [r1, r3]
 800ae64:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	bd80      	pop	{r7, pc}
 800ae6c:	40023800 	.word	0x40023800
 800ae70:	0801d030 	.word	0x0801d030

0800ae74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ae78:	f7ff ffdc 	bl	800ae34 <HAL_RCC_GetHCLKFreq>
 800ae7c:	4602      	mov	r2, r0
 800ae7e:	4b05      	ldr	r3, [pc, #20]	@ (800ae94 <HAL_RCC_GetPCLK2Freq+0x20>)
 800ae80:	689b      	ldr	r3, [r3, #8]
 800ae82:	0b5b      	lsrs	r3, r3, #13
 800ae84:	f003 0307 	and.w	r3, r3, #7
 800ae88:	4903      	ldr	r1, [pc, #12]	@ (800ae98 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ae8a:	5ccb      	ldrb	r3, [r1, r3]
 800ae8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	bd80      	pop	{r7, pc}
 800ae94:	40023800 	.word	0x40023800
 800ae98:	0801d030 	.word	0x0801d030

0800ae9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b082      	sub	sp, #8
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d101      	bne.n	800aeae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	e07b      	b.n	800afa6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d108      	bne.n	800aec8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	685b      	ldr	r3, [r3, #4]
 800aeba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aebe:	d009      	beq.n	800aed4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2200      	movs	r2, #0
 800aec4:	61da      	str	r2, [r3, #28]
 800aec6:	e005      	b.n	800aed4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2200      	movs	r2, #0
 800aecc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2200      	movs	r2, #0
 800aed2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2200      	movs	r2, #0
 800aed8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d106      	bne.n	800aef4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2200      	movs	r2, #0
 800aeea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f7f9 fc96 	bl	8004820 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2202      	movs	r2, #2
 800aef8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	681a      	ldr	r2, [r3, #0]
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800af0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	685b      	ldr	r3, [r3, #4]
 800af10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	689b      	ldr	r3, [r3, #8]
 800af18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800af1c:	431a      	orrs	r2, r3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af26:	431a      	orrs	r2, r3
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	691b      	ldr	r3, [r3, #16]
 800af2c:	f003 0302 	and.w	r3, r3, #2
 800af30:	431a      	orrs	r2, r3
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	695b      	ldr	r3, [r3, #20]
 800af36:	f003 0301 	and.w	r3, r3, #1
 800af3a:	431a      	orrs	r2, r3
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	699b      	ldr	r3, [r3, #24]
 800af40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800af44:	431a      	orrs	r2, r3
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	69db      	ldr	r3, [r3, #28]
 800af4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800af4e:	431a      	orrs	r2, r3
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6a1b      	ldr	r3, [r3, #32]
 800af54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af58:	ea42 0103 	orr.w	r1, r2, r3
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af60:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	430a      	orrs	r2, r1
 800af6a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	699b      	ldr	r3, [r3, #24]
 800af70:	0c1b      	lsrs	r3, r3, #16
 800af72:	f003 0104 	and.w	r1, r3, #4
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af7a:	f003 0210 	and.w	r2, r3, #16
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	430a      	orrs	r2, r1
 800af84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	69da      	ldr	r2, [r3, #28]
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800af94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2201      	movs	r2, #1
 800afa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800afa4:	2300      	movs	r3, #0
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3708      	adds	r7, #8
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}

0800afae <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800afae:	b580      	push	{r7, lr}
 800afb0:	b082      	sub	sp, #8
 800afb2:	af00      	add	r7, sp, #0
 800afb4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d101      	bne.n	800afc0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800afbc:	2301      	movs	r3, #1
 800afbe:	e01a      	b.n	800aff6 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2202      	movs	r2, #2
 800afc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	681a      	ldr	r2, [r3, #0]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800afd6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f7f9 fc9d 	bl	8004918 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2200      	movs	r2, #0
 800afe2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2200      	movs	r2, #0
 800afe8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2200      	movs	r2, #0
 800aff0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800aff4:	2300      	movs	r3, #0
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3708      	adds	r7, #8
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}

0800affe <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800affe:	b580      	push	{r7, lr}
 800b000:	b088      	sub	sp, #32
 800b002:	af00      	add	r7, sp, #0
 800b004:	60f8      	str	r0, [r7, #12]
 800b006:	60b9      	str	r1, [r7, #8]
 800b008:	603b      	str	r3, [r7, #0]
 800b00a:	4613      	mov	r3, r2
 800b00c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b00e:	f7fe fa6d 	bl	80094ec <HAL_GetTick>
 800b012:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800b014:	88fb      	ldrh	r3, [r7, #6]
 800b016:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b01e:	b2db      	uxtb	r3, r3
 800b020:	2b01      	cmp	r3, #1
 800b022:	d001      	beq.n	800b028 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800b024:	2302      	movs	r3, #2
 800b026:	e12a      	b.n	800b27e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d002      	beq.n	800b034 <HAL_SPI_Transmit+0x36>
 800b02e:	88fb      	ldrh	r3, [r7, #6]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d101      	bne.n	800b038 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800b034:	2301      	movs	r3, #1
 800b036:	e122      	b.n	800b27e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b03e:	2b01      	cmp	r3, #1
 800b040:	d101      	bne.n	800b046 <HAL_SPI_Transmit+0x48>
 800b042:	2302      	movs	r3, #2
 800b044:	e11b      	b.n	800b27e <HAL_SPI_Transmit+0x280>
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	2201      	movs	r2, #1
 800b04a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	2203      	movs	r2, #3
 800b052:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	2200      	movs	r2, #0
 800b05a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	68ba      	ldr	r2, [r7, #8]
 800b060:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	88fa      	ldrh	r2, [r7, #6]
 800b066:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	88fa      	ldrh	r2, [r7, #6]
 800b06c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	2200      	movs	r2, #0
 800b072:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2200      	movs	r2, #0
 800b078:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2200      	movs	r2, #0
 800b07e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	2200      	movs	r2, #0
 800b084:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	2200      	movs	r2, #0
 800b08a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	689b      	ldr	r3, [r3, #8]
 800b090:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b094:	d10f      	bne.n	800b0b6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	681a      	ldr	r2, [r3, #0]
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b0a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	681a      	ldr	r2, [r3, #0]
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b0b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0c0:	2b40      	cmp	r3, #64	@ 0x40
 800b0c2:	d007      	beq.n	800b0d4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	681a      	ldr	r2, [r3, #0]
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b0d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0dc:	d152      	bne.n	800b184 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	685b      	ldr	r3, [r3, #4]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d002      	beq.n	800b0ec <HAL_SPI_Transmit+0xee>
 800b0e6:	8b7b      	ldrh	r3, [r7, #26]
 800b0e8:	2b01      	cmp	r3, #1
 800b0ea:	d145      	bne.n	800b178 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0f0:	881a      	ldrh	r2, [r3, #0]
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0fc:	1c9a      	adds	r2, r3, #2
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b106:	b29b      	uxth	r3, r3
 800b108:	3b01      	subs	r3, #1
 800b10a:	b29a      	uxth	r2, r3
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b110:	e032      	b.n	800b178 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	689b      	ldr	r3, [r3, #8]
 800b118:	f003 0302 	and.w	r3, r3, #2
 800b11c:	2b02      	cmp	r3, #2
 800b11e:	d112      	bne.n	800b146 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b124:	881a      	ldrh	r2, [r3, #0]
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b130:	1c9a      	adds	r2, r3, #2
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	3b01      	subs	r3, #1
 800b13e:	b29a      	uxth	r2, r3
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	86da      	strh	r2, [r3, #54]	@ 0x36
 800b144:	e018      	b.n	800b178 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b146:	f7fe f9d1 	bl	80094ec <HAL_GetTick>
 800b14a:	4602      	mov	r2, r0
 800b14c:	69fb      	ldr	r3, [r7, #28]
 800b14e:	1ad3      	subs	r3, r2, r3
 800b150:	683a      	ldr	r2, [r7, #0]
 800b152:	429a      	cmp	r2, r3
 800b154:	d803      	bhi.n	800b15e <HAL_SPI_Transmit+0x160>
 800b156:	683b      	ldr	r3, [r7, #0]
 800b158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b15c:	d102      	bne.n	800b164 <HAL_SPI_Transmit+0x166>
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d109      	bne.n	800b178 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	2201      	movs	r2, #1
 800b168:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	2200      	movs	r2, #0
 800b170:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b174:	2303      	movs	r3, #3
 800b176:	e082      	b.n	800b27e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b17c:	b29b      	uxth	r3, r3
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d1c7      	bne.n	800b112 <HAL_SPI_Transmit+0x114>
 800b182:	e053      	b.n	800b22c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	685b      	ldr	r3, [r3, #4]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d002      	beq.n	800b192 <HAL_SPI_Transmit+0x194>
 800b18c:	8b7b      	ldrh	r3, [r7, #26]
 800b18e:	2b01      	cmp	r3, #1
 800b190:	d147      	bne.n	800b222 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	330c      	adds	r3, #12
 800b19c:	7812      	ldrb	r2, [r2, #0]
 800b19e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1a4:	1c5a      	adds	r2, r3, #1
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b1ae:	b29b      	uxth	r3, r3
 800b1b0:	3b01      	subs	r3, #1
 800b1b2:	b29a      	uxth	r2, r3
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b1b8:	e033      	b.n	800b222 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	689b      	ldr	r3, [r3, #8]
 800b1c0:	f003 0302 	and.w	r3, r3, #2
 800b1c4:	2b02      	cmp	r3, #2
 800b1c6:	d113      	bne.n	800b1f0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	330c      	adds	r3, #12
 800b1d2:	7812      	ldrb	r2, [r2, #0]
 800b1d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1da:	1c5a      	adds	r2, r3, #1
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b1e4:	b29b      	uxth	r3, r3
 800b1e6:	3b01      	subs	r3, #1
 800b1e8:	b29a      	uxth	r2, r3
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	86da      	strh	r2, [r3, #54]	@ 0x36
 800b1ee:	e018      	b.n	800b222 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b1f0:	f7fe f97c 	bl	80094ec <HAL_GetTick>
 800b1f4:	4602      	mov	r2, r0
 800b1f6:	69fb      	ldr	r3, [r7, #28]
 800b1f8:	1ad3      	subs	r3, r2, r3
 800b1fa:	683a      	ldr	r2, [r7, #0]
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d803      	bhi.n	800b208 <HAL_SPI_Transmit+0x20a>
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b206:	d102      	bne.n	800b20e <HAL_SPI_Transmit+0x210>
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d109      	bne.n	800b222 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	2201      	movs	r2, #1
 800b212:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	2200      	movs	r2, #0
 800b21a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b21e:	2303      	movs	r3, #3
 800b220:	e02d      	b.n	800b27e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b226:	b29b      	uxth	r3, r3
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d1c6      	bne.n	800b1ba <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b22c:	69fa      	ldr	r2, [r7, #28]
 800b22e:	6839      	ldr	r1, [r7, #0]
 800b230:	68f8      	ldr	r0, [r7, #12]
 800b232:	f000 fbd9 	bl	800b9e8 <SPI_EndRxTxTransaction>
 800b236:	4603      	mov	r3, r0
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d002      	beq.n	800b242 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	2220      	movs	r2, #32
 800b240:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d10a      	bne.n	800b260 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b24a:	2300      	movs	r3, #0
 800b24c:	617b      	str	r3, [r7, #20]
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	68db      	ldr	r3, [r3, #12]
 800b254:	617b      	str	r3, [r7, #20]
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	689b      	ldr	r3, [r3, #8]
 800b25c:	617b      	str	r3, [r7, #20]
 800b25e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	2201      	movs	r2, #1
 800b264:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	2200      	movs	r2, #0
 800b26c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b274:	2b00      	cmp	r3, #0
 800b276:	d001      	beq.n	800b27c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800b278:	2301      	movs	r3, #1
 800b27a:	e000      	b.n	800b27e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800b27c:	2300      	movs	r3, #0
  }
}
 800b27e:	4618      	mov	r0, r3
 800b280:	3720      	adds	r7, #32
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}

0800b286 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b286:	b580      	push	{r7, lr}
 800b288:	b088      	sub	sp, #32
 800b28a:	af02      	add	r7, sp, #8
 800b28c:	60f8      	str	r0, [r7, #12]
 800b28e:	60b9      	str	r1, [r7, #8]
 800b290:	603b      	str	r3, [r7, #0]
 800b292:	4613      	mov	r3, r2
 800b294:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b29c:	b2db      	uxtb	r3, r3
 800b29e:	2b01      	cmp	r3, #1
 800b2a0:	d001      	beq.n	800b2a6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800b2a2:	2302      	movs	r3, #2
 800b2a4:	e104      	b.n	800b4b0 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d002      	beq.n	800b2b2 <HAL_SPI_Receive+0x2c>
 800b2ac:	88fb      	ldrh	r3, [r7, #6]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d101      	bne.n	800b2b6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	e0fc      	b.n	800b4b0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b2be:	d112      	bne.n	800b2e6 <HAL_SPI_Receive+0x60>
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d10e      	bne.n	800b2e6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	2204      	movs	r2, #4
 800b2cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b2d0:	88fa      	ldrh	r2, [r7, #6]
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	9300      	str	r3, [sp, #0]
 800b2d6:	4613      	mov	r3, r2
 800b2d8:	68ba      	ldr	r2, [r7, #8]
 800b2da:	68b9      	ldr	r1, [r7, #8]
 800b2dc:	68f8      	ldr	r0, [r7, #12]
 800b2de:	f000 f8eb 	bl	800b4b8 <HAL_SPI_TransmitReceive>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	e0e4      	b.n	800b4b0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b2e6:	f7fe f901 	bl	80094ec <HAL_GetTick>
 800b2ea:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	d101      	bne.n	800b2fa <HAL_SPI_Receive+0x74>
 800b2f6:	2302      	movs	r3, #2
 800b2f8:	e0da      	b.n	800b4b0 <HAL_SPI_Receive+0x22a>
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	2201      	movs	r2, #1
 800b2fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	2204      	movs	r2, #4
 800b306:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	2200      	movs	r2, #0
 800b30e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	68ba      	ldr	r2, [r7, #8]
 800b314:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	88fa      	ldrh	r2, [r7, #6]
 800b31a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	88fa      	ldrh	r2, [r7, #6]
 800b320:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	2200      	movs	r2, #0
 800b326:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	2200      	movs	r2, #0
 800b32c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	2200      	movs	r2, #0
 800b332:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	2200      	movs	r2, #0
 800b338:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2200      	movs	r2, #0
 800b33e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	689b      	ldr	r3, [r3, #8]
 800b344:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b348:	d10f      	bne.n	800b36a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	681a      	ldr	r2, [r3, #0]
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b358:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	681a      	ldr	r2, [r3, #0]
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b368:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b374:	2b40      	cmp	r3, #64	@ 0x40
 800b376:	d007      	beq.n	800b388 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	681a      	ldr	r2, [r3, #0]
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b386:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	68db      	ldr	r3, [r3, #12]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d170      	bne.n	800b472 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b390:	e035      	b.n	800b3fe <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	689b      	ldr	r3, [r3, #8]
 800b398:	f003 0301 	and.w	r3, r3, #1
 800b39c:	2b01      	cmp	r3, #1
 800b39e:	d115      	bne.n	800b3cc <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f103 020c 	add.w	r2, r3, #12
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3ac:	7812      	ldrb	r2, [r2, #0]
 800b3ae:	b2d2      	uxtb	r2, r2
 800b3b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3b6:	1c5a      	adds	r2, r3, #1
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b3c0:	b29b      	uxth	r3, r3
 800b3c2:	3b01      	subs	r3, #1
 800b3c4:	b29a      	uxth	r2, r3
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b3ca:	e018      	b.n	800b3fe <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b3cc:	f7fe f88e 	bl	80094ec <HAL_GetTick>
 800b3d0:	4602      	mov	r2, r0
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	1ad3      	subs	r3, r2, r3
 800b3d6:	683a      	ldr	r2, [r7, #0]
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d803      	bhi.n	800b3e4 <HAL_SPI_Receive+0x15e>
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3e2:	d102      	bne.n	800b3ea <HAL_SPI_Receive+0x164>
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d109      	bne.n	800b3fe <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b3fa:	2303      	movs	r3, #3
 800b3fc:	e058      	b.n	800b4b0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b402:	b29b      	uxth	r3, r3
 800b404:	2b00      	cmp	r3, #0
 800b406:	d1c4      	bne.n	800b392 <HAL_SPI_Receive+0x10c>
 800b408:	e038      	b.n	800b47c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	689b      	ldr	r3, [r3, #8]
 800b410:	f003 0301 	and.w	r3, r3, #1
 800b414:	2b01      	cmp	r3, #1
 800b416:	d113      	bne.n	800b440 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	68da      	ldr	r2, [r3, #12]
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b422:	b292      	uxth	r2, r2
 800b424:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b42a:	1c9a      	adds	r2, r3, #2
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b434:	b29b      	uxth	r3, r3
 800b436:	3b01      	subs	r3, #1
 800b438:	b29a      	uxth	r2, r3
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b43e:	e018      	b.n	800b472 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b440:	f7fe f854 	bl	80094ec <HAL_GetTick>
 800b444:	4602      	mov	r2, r0
 800b446:	697b      	ldr	r3, [r7, #20]
 800b448:	1ad3      	subs	r3, r2, r3
 800b44a:	683a      	ldr	r2, [r7, #0]
 800b44c:	429a      	cmp	r2, r3
 800b44e:	d803      	bhi.n	800b458 <HAL_SPI_Receive+0x1d2>
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b456:	d102      	bne.n	800b45e <HAL_SPI_Receive+0x1d8>
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d109      	bne.n	800b472 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2201      	movs	r2, #1
 800b462:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2200      	movs	r2, #0
 800b46a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b46e:	2303      	movs	r3, #3
 800b470:	e01e      	b.n	800b4b0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b476:	b29b      	uxth	r3, r3
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d1c6      	bne.n	800b40a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b47c:	697a      	ldr	r2, [r7, #20]
 800b47e:	6839      	ldr	r1, [r7, #0]
 800b480:	68f8      	ldr	r0, [r7, #12]
 800b482:	f000 fa4b 	bl	800b91c <SPI_EndRxTransaction>
 800b486:	4603      	mov	r3, r0
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d002      	beq.n	800b492 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2220      	movs	r2, #32
 800b490:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	2201      	movs	r2, #1
 800b496:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2200      	movs	r2, #0
 800b49e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d001      	beq.n	800b4ae <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	e000      	b.n	800b4b0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800b4ae:	2300      	movs	r3, #0
  }
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3718      	adds	r7, #24
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}

0800b4b8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b08a      	sub	sp, #40	@ 0x28
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	60f8      	str	r0, [r7, #12]
 800b4c0:	60b9      	str	r1, [r7, #8]
 800b4c2:	607a      	str	r2, [r7, #4]
 800b4c4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b4ca:	f7fe f80f 	bl	80094ec <HAL_GetTick>
 800b4ce:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b4d6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	685b      	ldr	r3, [r3, #4]
 800b4dc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b4de:	887b      	ldrh	r3, [r7, #2]
 800b4e0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b4e2:	7ffb      	ldrb	r3, [r7, #31]
 800b4e4:	2b01      	cmp	r3, #1
 800b4e6:	d00c      	beq.n	800b502 <HAL_SPI_TransmitReceive+0x4a>
 800b4e8:	69bb      	ldr	r3, [r7, #24]
 800b4ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4ee:	d106      	bne.n	800b4fe <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	689b      	ldr	r3, [r3, #8]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d102      	bne.n	800b4fe <HAL_SPI_TransmitReceive+0x46>
 800b4f8:	7ffb      	ldrb	r3, [r7, #31]
 800b4fa:	2b04      	cmp	r3, #4
 800b4fc:	d001      	beq.n	800b502 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b4fe:	2302      	movs	r3, #2
 800b500:	e17f      	b.n	800b802 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d005      	beq.n	800b514 <HAL_SPI_TransmitReceive+0x5c>
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d002      	beq.n	800b514 <HAL_SPI_TransmitReceive+0x5c>
 800b50e:	887b      	ldrh	r3, [r7, #2]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d101      	bne.n	800b518 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800b514:	2301      	movs	r3, #1
 800b516:	e174      	b.n	800b802 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b51e:	2b01      	cmp	r3, #1
 800b520:	d101      	bne.n	800b526 <HAL_SPI_TransmitReceive+0x6e>
 800b522:	2302      	movs	r3, #2
 800b524:	e16d      	b.n	800b802 <HAL_SPI_TransmitReceive+0x34a>
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	2201      	movs	r2, #1
 800b52a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b534:	b2db      	uxtb	r3, r3
 800b536:	2b04      	cmp	r3, #4
 800b538:	d003      	beq.n	800b542 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	2205      	movs	r2, #5
 800b53e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2200      	movs	r2, #0
 800b546:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	687a      	ldr	r2, [r7, #4]
 800b54c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	887a      	ldrh	r2, [r7, #2]
 800b552:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	887a      	ldrh	r2, [r7, #2]
 800b558:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	68ba      	ldr	r2, [r7, #8]
 800b55e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	887a      	ldrh	r2, [r7, #2]
 800b564:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	887a      	ldrh	r2, [r7, #2]
 800b56a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	2200      	movs	r2, #0
 800b570:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	2200      	movs	r2, #0
 800b576:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b582:	2b40      	cmp	r3, #64	@ 0x40
 800b584:	d007      	beq.n	800b596 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	681a      	ldr	r2, [r3, #0]
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b594:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	68db      	ldr	r3, [r3, #12]
 800b59a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b59e:	d17e      	bne.n	800b69e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	685b      	ldr	r3, [r3, #4]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d002      	beq.n	800b5ae <HAL_SPI_TransmitReceive+0xf6>
 800b5a8:	8afb      	ldrh	r3, [r7, #22]
 800b5aa:	2b01      	cmp	r3, #1
 800b5ac:	d16c      	bne.n	800b688 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5b2:	881a      	ldrh	r2, [r3, #0]
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5be:	1c9a      	adds	r2, r3, #2
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b5c8:	b29b      	uxth	r3, r3
 800b5ca:	3b01      	subs	r3, #1
 800b5cc:	b29a      	uxth	r2, r3
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b5d2:	e059      	b.n	800b688 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	f003 0302 	and.w	r3, r3, #2
 800b5de:	2b02      	cmp	r3, #2
 800b5e0:	d11b      	bne.n	800b61a <HAL_SPI_TransmitReceive+0x162>
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b5e6:	b29b      	uxth	r3, r3
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d016      	beq.n	800b61a <HAL_SPI_TransmitReceive+0x162>
 800b5ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ee:	2b01      	cmp	r3, #1
 800b5f0:	d113      	bne.n	800b61a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5f6:	881a      	ldrh	r2, [r3, #0]
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b602:	1c9a      	adds	r2, r3, #2
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	3b01      	subs	r3, #1
 800b610:	b29a      	uxth	r2, r3
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b616:	2300      	movs	r3, #0
 800b618:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	689b      	ldr	r3, [r3, #8]
 800b620:	f003 0301 	and.w	r3, r3, #1
 800b624:	2b01      	cmp	r3, #1
 800b626:	d119      	bne.n	800b65c <HAL_SPI_TransmitReceive+0x1a4>
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b62c:	b29b      	uxth	r3, r3
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d014      	beq.n	800b65c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	68da      	ldr	r2, [r3, #12]
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b63c:	b292      	uxth	r2, r2
 800b63e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b644:	1c9a      	adds	r2, r3, #2
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b64e:	b29b      	uxth	r3, r3
 800b650:	3b01      	subs	r3, #1
 800b652:	b29a      	uxth	r2, r3
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b658:	2301      	movs	r3, #1
 800b65a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b65c:	f7fd ff46 	bl	80094ec <HAL_GetTick>
 800b660:	4602      	mov	r2, r0
 800b662:	6a3b      	ldr	r3, [r7, #32]
 800b664:	1ad3      	subs	r3, r2, r3
 800b666:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b668:	429a      	cmp	r2, r3
 800b66a:	d80d      	bhi.n	800b688 <HAL_SPI_TransmitReceive+0x1d0>
 800b66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b66e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b672:	d009      	beq.n	800b688 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2201      	movs	r2, #1
 800b678:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	2200      	movs	r2, #0
 800b680:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b684:	2303      	movs	r3, #3
 800b686:	e0bc      	b.n	800b802 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b68c:	b29b      	uxth	r3, r3
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d1a0      	bne.n	800b5d4 <HAL_SPI_TransmitReceive+0x11c>
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b696:	b29b      	uxth	r3, r3
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d19b      	bne.n	800b5d4 <HAL_SPI_TransmitReceive+0x11c>
 800b69c:	e082      	b.n	800b7a4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d002      	beq.n	800b6ac <HAL_SPI_TransmitReceive+0x1f4>
 800b6a6:	8afb      	ldrh	r3, [r7, #22]
 800b6a8:	2b01      	cmp	r3, #1
 800b6aa:	d171      	bne.n	800b790 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	330c      	adds	r3, #12
 800b6b6:	7812      	ldrb	r2, [r2, #0]
 800b6b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6be:	1c5a      	adds	r2, r3, #1
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b6c8:	b29b      	uxth	r3, r3
 800b6ca:	3b01      	subs	r3, #1
 800b6cc:	b29a      	uxth	r2, r3
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b6d2:	e05d      	b.n	800b790 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	689b      	ldr	r3, [r3, #8]
 800b6da:	f003 0302 	and.w	r3, r3, #2
 800b6de:	2b02      	cmp	r3, #2
 800b6e0:	d11c      	bne.n	800b71c <HAL_SPI_TransmitReceive+0x264>
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b6e6:	b29b      	uxth	r3, r3
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d017      	beq.n	800b71c <HAL_SPI_TransmitReceive+0x264>
 800b6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d114      	bne.n	800b71c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	330c      	adds	r3, #12
 800b6fc:	7812      	ldrb	r2, [r2, #0]
 800b6fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b704:	1c5a      	adds	r2, r3, #1
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b70e:	b29b      	uxth	r3, r3
 800b710:	3b01      	subs	r3, #1
 800b712:	b29a      	uxth	r2, r3
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b718:	2300      	movs	r3, #0
 800b71a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	689b      	ldr	r3, [r3, #8]
 800b722:	f003 0301 	and.w	r3, r3, #1
 800b726:	2b01      	cmp	r3, #1
 800b728:	d119      	bne.n	800b75e <HAL_SPI_TransmitReceive+0x2a6>
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b72e:	b29b      	uxth	r3, r3
 800b730:	2b00      	cmp	r3, #0
 800b732:	d014      	beq.n	800b75e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	68da      	ldr	r2, [r3, #12]
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b73e:	b2d2      	uxtb	r2, r2
 800b740:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b746:	1c5a      	adds	r2, r3, #1
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b750:	b29b      	uxth	r3, r3
 800b752:	3b01      	subs	r3, #1
 800b754:	b29a      	uxth	r2, r3
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b75a:	2301      	movs	r3, #1
 800b75c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b75e:	f7fd fec5 	bl	80094ec <HAL_GetTick>
 800b762:	4602      	mov	r2, r0
 800b764:	6a3b      	ldr	r3, [r7, #32]
 800b766:	1ad3      	subs	r3, r2, r3
 800b768:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b76a:	429a      	cmp	r2, r3
 800b76c:	d803      	bhi.n	800b776 <HAL_SPI_TransmitReceive+0x2be>
 800b76e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b770:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b774:	d102      	bne.n	800b77c <HAL_SPI_TransmitReceive+0x2c4>
 800b776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d109      	bne.n	800b790 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	2201      	movs	r2, #1
 800b780:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2200      	movs	r2, #0
 800b788:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b78c:	2303      	movs	r3, #3
 800b78e:	e038      	b.n	800b802 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b794:	b29b      	uxth	r3, r3
 800b796:	2b00      	cmp	r3, #0
 800b798:	d19c      	bne.n	800b6d4 <HAL_SPI_TransmitReceive+0x21c>
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d197      	bne.n	800b6d4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b7a4:	6a3a      	ldr	r2, [r7, #32]
 800b7a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b7a8:	68f8      	ldr	r0, [r7, #12]
 800b7aa:	f000 f91d 	bl	800b9e8 <SPI_EndRxTxTransaction>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d008      	beq.n	800b7c6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2220      	movs	r2, #32
 800b7b8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	e01d      	b.n	800b802 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	689b      	ldr	r3, [r3, #8]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d10a      	bne.n	800b7e4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	613b      	str	r3, [r7, #16]
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	68db      	ldr	r3, [r3, #12]
 800b7d8:	613b      	str	r3, [r7, #16]
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	689b      	ldr	r3, [r3, #8]
 800b7e0:	613b      	str	r3, [r7, #16]
 800b7e2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d001      	beq.n	800b800 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	e000      	b.n	800b802 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800b800:	2300      	movs	r3, #0
  }
}
 800b802:	4618      	mov	r0, r3
 800b804:	3728      	adds	r7, #40	@ 0x28
 800b806:	46bd      	mov	sp, r7
 800b808:	bd80      	pop	{r7, pc}
	...

0800b80c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b088      	sub	sp, #32
 800b810:	af00      	add	r7, sp, #0
 800b812:	60f8      	str	r0, [r7, #12]
 800b814:	60b9      	str	r1, [r7, #8]
 800b816:	603b      	str	r3, [r7, #0]
 800b818:	4613      	mov	r3, r2
 800b81a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b81c:	f7fd fe66 	bl	80094ec <HAL_GetTick>
 800b820:	4602      	mov	r2, r0
 800b822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b824:	1a9b      	subs	r3, r3, r2
 800b826:	683a      	ldr	r2, [r7, #0]
 800b828:	4413      	add	r3, r2
 800b82a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b82c:	f7fd fe5e 	bl	80094ec <HAL_GetTick>
 800b830:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b832:	4b39      	ldr	r3, [pc, #228]	@ (800b918 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	015b      	lsls	r3, r3, #5
 800b838:	0d1b      	lsrs	r3, r3, #20
 800b83a:	69fa      	ldr	r2, [r7, #28]
 800b83c:	fb02 f303 	mul.w	r3, r2, r3
 800b840:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b842:	e055      	b.n	800b8f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b84a:	d051      	beq.n	800b8f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b84c:	f7fd fe4e 	bl	80094ec <HAL_GetTick>
 800b850:	4602      	mov	r2, r0
 800b852:	69bb      	ldr	r3, [r7, #24]
 800b854:	1ad3      	subs	r3, r2, r3
 800b856:	69fa      	ldr	r2, [r7, #28]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d902      	bls.n	800b862 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b85c:	69fb      	ldr	r3, [r7, #28]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d13d      	bne.n	800b8de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	685a      	ldr	r2, [r3, #4]
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b870:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b87a:	d111      	bne.n	800b8a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	689b      	ldr	r3, [r3, #8]
 800b880:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b884:	d004      	beq.n	800b890 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	689b      	ldr	r3, [r3, #8]
 800b88a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b88e:	d107      	bne.n	800b8a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	681a      	ldr	r2, [r3, #0]
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b89e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b8a8:	d10f      	bne.n	800b8ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	681a      	ldr	r2, [r3, #0]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b8b8:	601a      	str	r2, [r3, #0]
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	681a      	ldr	r2, [r3, #0]
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b8c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800b8da:	2303      	movs	r3, #3
 800b8dc:	e018      	b.n	800b910 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d102      	bne.n	800b8ea <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	61fb      	str	r3, [r7, #28]
 800b8e8:	e002      	b.n	800b8f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800b8ea:	697b      	ldr	r3, [r7, #20]
 800b8ec:	3b01      	subs	r3, #1
 800b8ee:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	689a      	ldr	r2, [r3, #8]
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	4013      	ands	r3, r2
 800b8fa:	68ba      	ldr	r2, [r7, #8]
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	bf0c      	ite	eq
 800b900:	2301      	moveq	r3, #1
 800b902:	2300      	movne	r3, #0
 800b904:	b2db      	uxtb	r3, r3
 800b906:	461a      	mov	r2, r3
 800b908:	79fb      	ldrb	r3, [r7, #7]
 800b90a:	429a      	cmp	r2, r3
 800b90c:	d19a      	bne.n	800b844 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800b90e:	2300      	movs	r3, #0
}
 800b910:	4618      	mov	r0, r3
 800b912:	3720      	adds	r7, #32
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}
 800b918:	20000004 	.word	0x20000004

0800b91c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b086      	sub	sp, #24
 800b920:	af02      	add	r7, sp, #8
 800b922:	60f8      	str	r0, [r7, #12]
 800b924:	60b9      	str	r1, [r7, #8]
 800b926:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b930:	d111      	bne.n	800b956 <SPI_EndRxTransaction+0x3a>
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b93a:	d004      	beq.n	800b946 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	689b      	ldr	r3, [r3, #8]
 800b940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b944:	d107      	bne.n	800b956 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	681a      	ldr	r2, [r3, #0]
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b954:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	685b      	ldr	r3, [r3, #4]
 800b95a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b95e:	d12a      	bne.n	800b9b6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	689b      	ldr	r3, [r3, #8]
 800b964:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b968:	d012      	beq.n	800b990 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	9300      	str	r3, [sp, #0]
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	2200      	movs	r2, #0
 800b972:	2180      	movs	r1, #128	@ 0x80
 800b974:	68f8      	ldr	r0, [r7, #12]
 800b976:	f7ff ff49 	bl	800b80c <SPI_WaitFlagStateUntilTimeout>
 800b97a:	4603      	mov	r3, r0
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d02d      	beq.n	800b9dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b984:	f043 0220 	orr.w	r2, r3, #32
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800b98c:	2303      	movs	r3, #3
 800b98e:	e026      	b.n	800b9de <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	9300      	str	r3, [sp, #0]
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	2200      	movs	r2, #0
 800b998:	2101      	movs	r1, #1
 800b99a:	68f8      	ldr	r0, [r7, #12]
 800b99c:	f7ff ff36 	bl	800b80c <SPI_WaitFlagStateUntilTimeout>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d01a      	beq.n	800b9dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9aa:	f043 0220 	orr.w	r2, r3, #32
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800b9b2:	2303      	movs	r3, #3
 800b9b4:	e013      	b.n	800b9de <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	9300      	str	r3, [sp, #0]
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	2200      	movs	r2, #0
 800b9be:	2101      	movs	r1, #1
 800b9c0:	68f8      	ldr	r0, [r7, #12]
 800b9c2:	f7ff ff23 	bl	800b80c <SPI_WaitFlagStateUntilTimeout>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d007      	beq.n	800b9dc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9d0:	f043 0220 	orr.w	r2, r3, #32
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b9d8:	2303      	movs	r3, #3
 800b9da:	e000      	b.n	800b9de <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800b9dc:	2300      	movs	r3, #0
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3710      	adds	r7, #16
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}
	...

0800b9e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b088      	sub	sp, #32
 800b9ec:	af02      	add	r7, sp, #8
 800b9ee:	60f8      	str	r0, [r7, #12]
 800b9f0:	60b9      	str	r1, [r7, #8]
 800b9f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	9300      	str	r3, [sp, #0]
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	2102      	movs	r1, #2
 800b9fe:	68f8      	ldr	r0, [r7, #12]
 800ba00:	f7ff ff04 	bl	800b80c <SPI_WaitFlagStateUntilTimeout>
 800ba04:	4603      	mov	r3, r0
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d007      	beq.n	800ba1a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba0e:	f043 0220 	orr.w	r2, r3, #32
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800ba16:	2303      	movs	r3, #3
 800ba18:	e032      	b.n	800ba80 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ba1a:	4b1b      	ldr	r3, [pc, #108]	@ (800ba88 <SPI_EndRxTxTransaction+0xa0>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	4a1b      	ldr	r2, [pc, #108]	@ (800ba8c <SPI_EndRxTxTransaction+0xa4>)
 800ba20:	fba2 2303 	umull	r2, r3, r2, r3
 800ba24:	0d5b      	lsrs	r3, r3, #21
 800ba26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ba2a:	fb02 f303 	mul.w	r3, r2, r3
 800ba2e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	685b      	ldr	r3, [r3, #4]
 800ba34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ba38:	d112      	bne.n	800ba60 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	9300      	str	r3, [sp, #0]
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	2200      	movs	r2, #0
 800ba42:	2180      	movs	r1, #128	@ 0x80
 800ba44:	68f8      	ldr	r0, [r7, #12]
 800ba46:	f7ff fee1 	bl	800b80c <SPI_WaitFlagStateUntilTimeout>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d016      	beq.n	800ba7e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba54:	f043 0220 	orr.w	r2, r3, #32
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800ba5c:	2303      	movs	r3, #3
 800ba5e:	e00f      	b.n	800ba80 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d00a      	beq.n	800ba7c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	3b01      	subs	r3, #1
 800ba6a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	689b      	ldr	r3, [r3, #8]
 800ba72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba76:	2b80      	cmp	r3, #128	@ 0x80
 800ba78:	d0f2      	beq.n	800ba60 <SPI_EndRxTxTransaction+0x78>
 800ba7a:	e000      	b.n	800ba7e <SPI_EndRxTxTransaction+0x96>
        break;
 800ba7c:	bf00      	nop
  }

  return HAL_OK;
 800ba7e:	2300      	movs	r3, #0
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	3718      	adds	r7, #24
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}
 800ba88:	20000004 	.word	0x20000004
 800ba8c:	165e9f81 	.word	0x165e9f81

0800ba90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b082      	sub	sp, #8
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d101      	bne.n	800baa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ba9e:	2301      	movs	r3, #1
 800baa0:	e041      	b.n	800bb26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800baa8:	b2db      	uxtb	r3, r3
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d106      	bne.n	800babc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	2200      	movs	r2, #0
 800bab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f7f8 ff5e 	bl	8004978 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2202      	movs	r2, #2
 800bac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681a      	ldr	r2, [r3, #0]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	3304      	adds	r3, #4
 800bacc:	4619      	mov	r1, r3
 800bace:	4610      	mov	r0, r2
 800bad0:	f001 f91a 	bl	800cd08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2201      	movs	r2, #1
 800bad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2201      	movs	r2, #1
 800bae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	2201      	movs	r2, #1
 800bae8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2201      	movs	r2, #1
 800baf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2201      	movs	r2, #1
 800baf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2201      	movs	r2, #1
 800bb00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2201      	movs	r2, #1
 800bb08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2201      	movs	r2, #1
 800bb10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2201      	movs	r2, #1
 800bb18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2201      	movs	r2, #1
 800bb20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bb24:	2300      	movs	r3, #0
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3708      	adds	r7, #8
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
	...

0800bb30 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bb30:	b480      	push	{r7}
 800bb32:	b085      	sub	sp, #20
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	2b01      	cmp	r3, #1
 800bb42:	d001      	beq.n	800bb48 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bb44:	2301      	movs	r3, #1
 800bb46:	e046      	b.n	800bbd6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2202      	movs	r2, #2
 800bb4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	4a23      	ldr	r2, [pc, #140]	@ (800bbe4 <HAL_TIM_Base_Start+0xb4>)
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d022      	beq.n	800bba0 <HAL_TIM_Base_Start+0x70>
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb62:	d01d      	beq.n	800bba0 <HAL_TIM_Base_Start+0x70>
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	4a1f      	ldr	r2, [pc, #124]	@ (800bbe8 <HAL_TIM_Base_Start+0xb8>)
 800bb6a:	4293      	cmp	r3, r2
 800bb6c:	d018      	beq.n	800bba0 <HAL_TIM_Base_Start+0x70>
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	4a1e      	ldr	r2, [pc, #120]	@ (800bbec <HAL_TIM_Base_Start+0xbc>)
 800bb74:	4293      	cmp	r3, r2
 800bb76:	d013      	beq.n	800bba0 <HAL_TIM_Base_Start+0x70>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	4a1c      	ldr	r2, [pc, #112]	@ (800bbf0 <HAL_TIM_Base_Start+0xc0>)
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d00e      	beq.n	800bba0 <HAL_TIM_Base_Start+0x70>
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4a1b      	ldr	r2, [pc, #108]	@ (800bbf4 <HAL_TIM_Base_Start+0xc4>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d009      	beq.n	800bba0 <HAL_TIM_Base_Start+0x70>
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4a19      	ldr	r2, [pc, #100]	@ (800bbf8 <HAL_TIM_Base_Start+0xc8>)
 800bb92:	4293      	cmp	r3, r2
 800bb94:	d004      	beq.n	800bba0 <HAL_TIM_Base_Start+0x70>
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	4a18      	ldr	r2, [pc, #96]	@ (800bbfc <HAL_TIM_Base_Start+0xcc>)
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d111      	bne.n	800bbc4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	689b      	ldr	r3, [r3, #8]
 800bba6:	f003 0307 	and.w	r3, r3, #7
 800bbaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	2b06      	cmp	r3, #6
 800bbb0:	d010      	beq.n	800bbd4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	681a      	ldr	r2, [r3, #0]
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f042 0201 	orr.w	r2, r2, #1
 800bbc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbc2:	e007      	b.n	800bbd4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	681a      	ldr	r2, [r3, #0]
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f042 0201 	orr.w	r2, r2, #1
 800bbd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bbd4:	2300      	movs	r3, #0
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3714      	adds	r7, #20
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe0:	4770      	bx	lr
 800bbe2:	bf00      	nop
 800bbe4:	40010000 	.word	0x40010000
 800bbe8:	40000400 	.word	0x40000400
 800bbec:	40000800 	.word	0x40000800
 800bbf0:	40000c00 	.word	0x40000c00
 800bbf4:	40010400 	.word	0x40010400
 800bbf8:	40014000 	.word	0x40014000
 800bbfc:	40001800 	.word	0x40001800

0800bc00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b085      	sub	sp, #20
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bc0e:	b2db      	uxtb	r3, r3
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d001      	beq.n	800bc18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bc14:	2301      	movs	r3, #1
 800bc16:	e04e      	b.n	800bcb6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2202      	movs	r2, #2
 800bc1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	68da      	ldr	r2, [r3, #12]
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	f042 0201 	orr.w	r2, r2, #1
 800bc2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	4a23      	ldr	r2, [pc, #140]	@ (800bcc4 <HAL_TIM_Base_Start_IT+0xc4>)
 800bc36:	4293      	cmp	r3, r2
 800bc38:	d022      	beq.n	800bc80 <HAL_TIM_Base_Start_IT+0x80>
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc42:	d01d      	beq.n	800bc80 <HAL_TIM_Base_Start_IT+0x80>
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	4a1f      	ldr	r2, [pc, #124]	@ (800bcc8 <HAL_TIM_Base_Start_IT+0xc8>)
 800bc4a:	4293      	cmp	r3, r2
 800bc4c:	d018      	beq.n	800bc80 <HAL_TIM_Base_Start_IT+0x80>
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	4a1e      	ldr	r2, [pc, #120]	@ (800bccc <HAL_TIM_Base_Start_IT+0xcc>)
 800bc54:	4293      	cmp	r3, r2
 800bc56:	d013      	beq.n	800bc80 <HAL_TIM_Base_Start_IT+0x80>
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	4a1c      	ldr	r2, [pc, #112]	@ (800bcd0 <HAL_TIM_Base_Start_IT+0xd0>)
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d00e      	beq.n	800bc80 <HAL_TIM_Base_Start_IT+0x80>
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4a1b      	ldr	r2, [pc, #108]	@ (800bcd4 <HAL_TIM_Base_Start_IT+0xd4>)
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	d009      	beq.n	800bc80 <HAL_TIM_Base_Start_IT+0x80>
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	4a19      	ldr	r2, [pc, #100]	@ (800bcd8 <HAL_TIM_Base_Start_IT+0xd8>)
 800bc72:	4293      	cmp	r3, r2
 800bc74:	d004      	beq.n	800bc80 <HAL_TIM_Base_Start_IT+0x80>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	4a18      	ldr	r2, [pc, #96]	@ (800bcdc <HAL_TIM_Base_Start_IT+0xdc>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d111      	bne.n	800bca4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	689b      	ldr	r3, [r3, #8]
 800bc86:	f003 0307 	and.w	r3, r3, #7
 800bc8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	2b06      	cmp	r3, #6
 800bc90:	d010      	beq.n	800bcb4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	681a      	ldr	r2, [r3, #0]
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f042 0201 	orr.w	r2, r2, #1
 800bca0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bca2:	e007      	b.n	800bcb4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	681a      	ldr	r2, [r3, #0]
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f042 0201 	orr.w	r2, r2, #1
 800bcb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bcb4:	2300      	movs	r3, #0
}
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	3714      	adds	r7, #20
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc0:	4770      	bx	lr
 800bcc2:	bf00      	nop
 800bcc4:	40010000 	.word	0x40010000
 800bcc8:	40000400 	.word	0x40000400
 800bccc:	40000800 	.word	0x40000800
 800bcd0:	40000c00 	.word	0x40000c00
 800bcd4:	40010400 	.word	0x40010400
 800bcd8:	40014000 	.word	0x40014000
 800bcdc:	40001800 	.word	0x40001800

0800bce0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b082      	sub	sp, #8
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d101      	bne.n	800bcf2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bcee:	2301      	movs	r3, #1
 800bcf0:	e041      	b.n	800bd76 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bcf8:	b2db      	uxtb	r3, r3
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d106      	bne.n	800bd0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2200      	movs	r2, #0
 800bd02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bd06:	6878      	ldr	r0, [r7, #4]
 800bd08:	f000 f839 	bl	800bd7e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2202      	movs	r2, #2
 800bd10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681a      	ldr	r2, [r3, #0]
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	3304      	adds	r3, #4
 800bd1c:	4619      	mov	r1, r3
 800bd1e:	4610      	mov	r0, r2
 800bd20:	f000 fff2 	bl	800cd08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2201      	movs	r2, #1
 800bd28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2201      	movs	r2, #1
 800bd30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2201      	movs	r2, #1
 800bd38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2201      	movs	r2, #1
 800bd40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	2201      	movs	r2, #1
 800bd48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2201      	movs	r2, #1
 800bd50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2201      	movs	r2, #1
 800bd58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2201      	movs	r2, #1
 800bd60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2201      	movs	r2, #1
 800bd68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2201      	movs	r2, #1
 800bd70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bd74:	2300      	movs	r3, #0
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	3708      	adds	r7, #8
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}

0800bd7e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bd7e:	b480      	push	{r7}
 800bd80:	b083      	sub	sp, #12
 800bd82:	af00      	add	r7, sp, #0
 800bd84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bd86:	bf00      	nop
 800bd88:	370c      	adds	r7, #12
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd90:	4770      	bx	lr
	...

0800bd94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b084      	sub	sp, #16
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
 800bd9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d109      	bne.n	800bdb8 <HAL_TIM_PWM_Start+0x24>
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bdaa:	b2db      	uxtb	r3, r3
 800bdac:	2b01      	cmp	r3, #1
 800bdae:	bf14      	ite	ne
 800bdb0:	2301      	movne	r3, #1
 800bdb2:	2300      	moveq	r3, #0
 800bdb4:	b2db      	uxtb	r3, r3
 800bdb6:	e022      	b.n	800bdfe <HAL_TIM_PWM_Start+0x6a>
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	2b04      	cmp	r3, #4
 800bdbc:	d109      	bne.n	800bdd2 <HAL_TIM_PWM_Start+0x3e>
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bdc4:	b2db      	uxtb	r3, r3
 800bdc6:	2b01      	cmp	r3, #1
 800bdc8:	bf14      	ite	ne
 800bdca:	2301      	movne	r3, #1
 800bdcc:	2300      	moveq	r3, #0
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	e015      	b.n	800bdfe <HAL_TIM_PWM_Start+0x6a>
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	2b08      	cmp	r3, #8
 800bdd6:	d109      	bne.n	800bdec <HAL_TIM_PWM_Start+0x58>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bdde:	b2db      	uxtb	r3, r3
 800bde0:	2b01      	cmp	r3, #1
 800bde2:	bf14      	ite	ne
 800bde4:	2301      	movne	r3, #1
 800bde6:	2300      	moveq	r3, #0
 800bde8:	b2db      	uxtb	r3, r3
 800bdea:	e008      	b.n	800bdfe <HAL_TIM_PWM_Start+0x6a>
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bdf2:	b2db      	uxtb	r3, r3
 800bdf4:	2b01      	cmp	r3, #1
 800bdf6:	bf14      	ite	ne
 800bdf8:	2301      	movne	r3, #1
 800bdfa:	2300      	moveq	r3, #0
 800bdfc:	b2db      	uxtb	r3, r3
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d001      	beq.n	800be06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800be02:	2301      	movs	r3, #1
 800be04:	e07c      	b.n	800bf00 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d104      	bne.n	800be16 <HAL_TIM_PWM_Start+0x82>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2202      	movs	r2, #2
 800be10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800be14:	e013      	b.n	800be3e <HAL_TIM_PWM_Start+0xaa>
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	2b04      	cmp	r3, #4
 800be1a:	d104      	bne.n	800be26 <HAL_TIM_PWM_Start+0x92>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2202      	movs	r2, #2
 800be20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800be24:	e00b      	b.n	800be3e <HAL_TIM_PWM_Start+0xaa>
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	2b08      	cmp	r3, #8
 800be2a:	d104      	bne.n	800be36 <HAL_TIM_PWM_Start+0xa2>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2202      	movs	r2, #2
 800be30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800be34:	e003      	b.n	800be3e <HAL_TIM_PWM_Start+0xaa>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2202      	movs	r2, #2
 800be3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	2201      	movs	r2, #1
 800be44:	6839      	ldr	r1, [r7, #0]
 800be46:	4618      	mov	r0, r3
 800be48:	f001 fb78 	bl	800d53c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	4a2d      	ldr	r2, [pc, #180]	@ (800bf08 <HAL_TIM_PWM_Start+0x174>)
 800be52:	4293      	cmp	r3, r2
 800be54:	d004      	beq.n	800be60 <HAL_TIM_PWM_Start+0xcc>
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	4a2c      	ldr	r2, [pc, #176]	@ (800bf0c <HAL_TIM_PWM_Start+0x178>)
 800be5c:	4293      	cmp	r3, r2
 800be5e:	d101      	bne.n	800be64 <HAL_TIM_PWM_Start+0xd0>
 800be60:	2301      	movs	r3, #1
 800be62:	e000      	b.n	800be66 <HAL_TIM_PWM_Start+0xd2>
 800be64:	2300      	movs	r3, #0
 800be66:	2b00      	cmp	r3, #0
 800be68:	d007      	beq.n	800be7a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800be78:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	4a22      	ldr	r2, [pc, #136]	@ (800bf08 <HAL_TIM_PWM_Start+0x174>)
 800be80:	4293      	cmp	r3, r2
 800be82:	d022      	beq.n	800beca <HAL_TIM_PWM_Start+0x136>
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be8c:	d01d      	beq.n	800beca <HAL_TIM_PWM_Start+0x136>
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	4a1f      	ldr	r2, [pc, #124]	@ (800bf10 <HAL_TIM_PWM_Start+0x17c>)
 800be94:	4293      	cmp	r3, r2
 800be96:	d018      	beq.n	800beca <HAL_TIM_PWM_Start+0x136>
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	4a1d      	ldr	r2, [pc, #116]	@ (800bf14 <HAL_TIM_PWM_Start+0x180>)
 800be9e:	4293      	cmp	r3, r2
 800bea0:	d013      	beq.n	800beca <HAL_TIM_PWM_Start+0x136>
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	4a1c      	ldr	r2, [pc, #112]	@ (800bf18 <HAL_TIM_PWM_Start+0x184>)
 800bea8:	4293      	cmp	r3, r2
 800beaa:	d00e      	beq.n	800beca <HAL_TIM_PWM_Start+0x136>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	4a16      	ldr	r2, [pc, #88]	@ (800bf0c <HAL_TIM_PWM_Start+0x178>)
 800beb2:	4293      	cmp	r3, r2
 800beb4:	d009      	beq.n	800beca <HAL_TIM_PWM_Start+0x136>
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	4a18      	ldr	r2, [pc, #96]	@ (800bf1c <HAL_TIM_PWM_Start+0x188>)
 800bebc:	4293      	cmp	r3, r2
 800bebe:	d004      	beq.n	800beca <HAL_TIM_PWM_Start+0x136>
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	4a16      	ldr	r2, [pc, #88]	@ (800bf20 <HAL_TIM_PWM_Start+0x18c>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d111      	bne.n	800beee <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	689b      	ldr	r3, [r3, #8]
 800bed0:	f003 0307 	and.w	r3, r3, #7
 800bed4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	2b06      	cmp	r3, #6
 800beda:	d010      	beq.n	800befe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	681a      	ldr	r2, [r3, #0]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f042 0201 	orr.w	r2, r2, #1
 800beea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800beec:	e007      	b.n	800befe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	681a      	ldr	r2, [r3, #0]
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f042 0201 	orr.w	r2, r2, #1
 800befc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800befe:	2300      	movs	r3, #0
}
 800bf00:	4618      	mov	r0, r3
 800bf02:	3710      	adds	r7, #16
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}
 800bf08:	40010000 	.word	0x40010000
 800bf0c:	40010400 	.word	0x40010400
 800bf10:	40000400 	.word	0x40000400
 800bf14:	40000800 	.word	0x40000800
 800bf18:	40000c00 	.word	0x40000c00
 800bf1c:	40014000 	.word	0x40014000
 800bf20:	40001800 	.word	0x40001800

0800bf24 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b082      	sub	sp, #8
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
 800bf2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	2200      	movs	r2, #0
 800bf34:	6839      	ldr	r1, [r7, #0]
 800bf36:	4618      	mov	r0, r3
 800bf38:	f001 fb00 	bl	800d53c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	4a2e      	ldr	r2, [pc, #184]	@ (800bffc <HAL_TIM_PWM_Stop+0xd8>)
 800bf42:	4293      	cmp	r3, r2
 800bf44:	d004      	beq.n	800bf50 <HAL_TIM_PWM_Stop+0x2c>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	4a2d      	ldr	r2, [pc, #180]	@ (800c000 <HAL_TIM_PWM_Stop+0xdc>)
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d101      	bne.n	800bf54 <HAL_TIM_PWM_Stop+0x30>
 800bf50:	2301      	movs	r3, #1
 800bf52:	e000      	b.n	800bf56 <HAL_TIM_PWM_Stop+0x32>
 800bf54:	2300      	movs	r3, #0
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d017      	beq.n	800bf8a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	6a1a      	ldr	r2, [r3, #32]
 800bf60:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bf64:	4013      	ands	r3, r2
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d10f      	bne.n	800bf8a <HAL_TIM_PWM_Stop+0x66>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	6a1a      	ldr	r2, [r3, #32]
 800bf70:	f240 4344 	movw	r3, #1092	@ 0x444
 800bf74:	4013      	ands	r3, r2
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d107      	bne.n	800bf8a <HAL_TIM_PWM_Stop+0x66>
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bf88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	6a1a      	ldr	r2, [r3, #32]
 800bf90:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bf94:	4013      	ands	r3, r2
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d10f      	bne.n	800bfba <HAL_TIM_PWM_Stop+0x96>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	6a1a      	ldr	r2, [r3, #32]
 800bfa0:	f240 4344 	movw	r3, #1092	@ 0x444
 800bfa4:	4013      	ands	r3, r2
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d107      	bne.n	800bfba <HAL_TIM_PWM_Stop+0x96>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	681a      	ldr	r2, [r3, #0]
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f022 0201 	bic.w	r2, r2, #1
 800bfb8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d104      	bne.n	800bfca <HAL_TIM_PWM_Stop+0xa6>
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bfc8:	e013      	b.n	800bff2 <HAL_TIM_PWM_Stop+0xce>
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	2b04      	cmp	r3, #4
 800bfce:	d104      	bne.n	800bfda <HAL_TIM_PWM_Stop+0xb6>
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2201      	movs	r2, #1
 800bfd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bfd8:	e00b      	b.n	800bff2 <HAL_TIM_PWM_Stop+0xce>
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	2b08      	cmp	r3, #8
 800bfde:	d104      	bne.n	800bfea <HAL_TIM_PWM_Stop+0xc6>
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bfe8:	e003      	b.n	800bff2 <HAL_TIM_PWM_Stop+0xce>
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2201      	movs	r2, #1
 800bfee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800bff2:	2300      	movs	r3, #0
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	3708      	adds	r7, #8
 800bff8:	46bd      	mov	sp, r7
 800bffa:	bd80      	pop	{r7, pc}
 800bffc:	40010000 	.word	0x40010000
 800c000:	40010400 	.word	0x40010400

0800c004 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b082      	sub	sp, #8
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d101      	bne.n	800c016 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800c012:	2301      	movs	r3, #1
 800c014:	e041      	b.n	800c09a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c01c:	b2db      	uxtb	r3, r3
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d106      	bne.n	800c030 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	2200      	movs	r2, #0
 800c026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800c02a:	6878      	ldr	r0, [r7, #4]
 800c02c:	f000 f839 	bl	800c0a2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2202      	movs	r2, #2
 800c034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681a      	ldr	r2, [r3, #0]
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	3304      	adds	r3, #4
 800c040:	4619      	mov	r1, r3
 800c042:	4610      	mov	r0, r2
 800c044:	f000 fe60 	bl	800cd08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	2201      	movs	r2, #1
 800c04c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2201      	movs	r2, #1
 800c054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2201      	movs	r2, #1
 800c05c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	2201      	movs	r2, #1
 800c064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2201      	movs	r2, #1
 800c06c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2201      	movs	r2, #1
 800c074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2201      	movs	r2, #1
 800c07c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2201      	movs	r2, #1
 800c084:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2201      	movs	r2, #1
 800c08c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2201      	movs	r2, #1
 800c094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c098:	2300      	movs	r3, #0
}
 800c09a:	4618      	mov	r0, r3
 800c09c:	3708      	adds	r7, #8
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	bd80      	pop	{r7, pc}

0800c0a2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800c0a2:	b480      	push	{r7}
 800c0a4:	b083      	sub	sp, #12
 800c0a6:	af00      	add	r7, sp, #0
 800c0a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800c0aa:	bf00      	nop
 800c0ac:	370c      	adds	r7, #12
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b4:	4770      	bx	lr
	...

0800c0b8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b084      	sub	sp, #16
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
 800c0c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d104      	bne.n	800c0d6 <HAL_TIM_IC_Start_IT+0x1e>
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c0d2:	b2db      	uxtb	r3, r3
 800c0d4:	e013      	b.n	800c0fe <HAL_TIM_IC_Start_IT+0x46>
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	2b04      	cmp	r3, #4
 800c0da:	d104      	bne.n	800c0e6 <HAL_TIM_IC_Start_IT+0x2e>
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c0e2:	b2db      	uxtb	r3, r3
 800c0e4:	e00b      	b.n	800c0fe <HAL_TIM_IC_Start_IT+0x46>
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	2b08      	cmp	r3, #8
 800c0ea:	d104      	bne.n	800c0f6 <HAL_TIM_IC_Start_IT+0x3e>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c0f2:	b2db      	uxtb	r3, r3
 800c0f4:	e003      	b.n	800c0fe <HAL_TIM_IC_Start_IT+0x46>
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d104      	bne.n	800c110 <HAL_TIM_IC_Start_IT+0x58>
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c10c:	b2db      	uxtb	r3, r3
 800c10e:	e013      	b.n	800c138 <HAL_TIM_IC_Start_IT+0x80>
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	2b04      	cmp	r3, #4
 800c114:	d104      	bne.n	800c120 <HAL_TIM_IC_Start_IT+0x68>
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c11c:	b2db      	uxtb	r3, r3
 800c11e:	e00b      	b.n	800c138 <HAL_TIM_IC_Start_IT+0x80>
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	2b08      	cmp	r3, #8
 800c124:	d104      	bne.n	800c130 <HAL_TIM_IC_Start_IT+0x78>
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c12c:	b2db      	uxtb	r3, r3
 800c12e:	e003      	b.n	800c138 <HAL_TIM_IC_Start_IT+0x80>
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c136:	b2db      	uxtb	r3, r3
 800c138:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800c13a:	7bbb      	ldrb	r3, [r7, #14]
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	d102      	bne.n	800c146 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800c140:	7b7b      	ldrb	r3, [r7, #13]
 800c142:	2b01      	cmp	r3, #1
 800c144:	d001      	beq.n	800c14a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800c146:	2301      	movs	r3, #1
 800c148:	e0cc      	b.n	800c2e4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c14a:	683b      	ldr	r3, [r7, #0]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d104      	bne.n	800c15a <HAL_TIM_IC_Start_IT+0xa2>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2202      	movs	r2, #2
 800c154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c158:	e013      	b.n	800c182 <HAL_TIM_IC_Start_IT+0xca>
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	2b04      	cmp	r3, #4
 800c15e:	d104      	bne.n	800c16a <HAL_TIM_IC_Start_IT+0xb2>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2202      	movs	r2, #2
 800c164:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c168:	e00b      	b.n	800c182 <HAL_TIM_IC_Start_IT+0xca>
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	2b08      	cmp	r3, #8
 800c16e:	d104      	bne.n	800c17a <HAL_TIM_IC_Start_IT+0xc2>
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	2202      	movs	r2, #2
 800c174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c178:	e003      	b.n	800c182 <HAL_TIM_IC_Start_IT+0xca>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2202      	movs	r2, #2
 800c17e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d104      	bne.n	800c192 <HAL_TIM_IC_Start_IT+0xda>
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2202      	movs	r2, #2
 800c18c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c190:	e013      	b.n	800c1ba <HAL_TIM_IC_Start_IT+0x102>
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	2b04      	cmp	r3, #4
 800c196:	d104      	bne.n	800c1a2 <HAL_TIM_IC_Start_IT+0xea>
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	2202      	movs	r2, #2
 800c19c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c1a0:	e00b      	b.n	800c1ba <HAL_TIM_IC_Start_IT+0x102>
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	2b08      	cmp	r3, #8
 800c1a6:	d104      	bne.n	800c1b2 <HAL_TIM_IC_Start_IT+0xfa>
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	2202      	movs	r2, #2
 800c1ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c1b0:	e003      	b.n	800c1ba <HAL_TIM_IC_Start_IT+0x102>
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	2202      	movs	r2, #2
 800c1b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	2b0c      	cmp	r3, #12
 800c1be:	d841      	bhi.n	800c244 <HAL_TIM_IC_Start_IT+0x18c>
 800c1c0:	a201      	add	r2, pc, #4	@ (adr r2, 800c1c8 <HAL_TIM_IC_Start_IT+0x110>)
 800c1c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1c6:	bf00      	nop
 800c1c8:	0800c1fd 	.word	0x0800c1fd
 800c1cc:	0800c245 	.word	0x0800c245
 800c1d0:	0800c245 	.word	0x0800c245
 800c1d4:	0800c245 	.word	0x0800c245
 800c1d8:	0800c20f 	.word	0x0800c20f
 800c1dc:	0800c245 	.word	0x0800c245
 800c1e0:	0800c245 	.word	0x0800c245
 800c1e4:	0800c245 	.word	0x0800c245
 800c1e8:	0800c221 	.word	0x0800c221
 800c1ec:	0800c245 	.word	0x0800c245
 800c1f0:	0800c245 	.word	0x0800c245
 800c1f4:	0800c245 	.word	0x0800c245
 800c1f8:	0800c233 	.word	0x0800c233
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	68da      	ldr	r2, [r3, #12]
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f042 0202 	orr.w	r2, r2, #2
 800c20a:	60da      	str	r2, [r3, #12]
      break;
 800c20c:	e01d      	b.n	800c24a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	68da      	ldr	r2, [r3, #12]
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	f042 0204 	orr.w	r2, r2, #4
 800c21c:	60da      	str	r2, [r3, #12]
      break;
 800c21e:	e014      	b.n	800c24a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	68da      	ldr	r2, [r3, #12]
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	f042 0208 	orr.w	r2, r2, #8
 800c22e:	60da      	str	r2, [r3, #12]
      break;
 800c230:	e00b      	b.n	800c24a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	68da      	ldr	r2, [r3, #12]
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	f042 0210 	orr.w	r2, r2, #16
 800c240:	60da      	str	r2, [r3, #12]
      break;
 800c242:	e002      	b.n	800c24a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800c244:	2301      	movs	r3, #1
 800c246:	73fb      	strb	r3, [r7, #15]
      break;
 800c248:	bf00      	nop
  }

  if (status == HAL_OK)
 800c24a:	7bfb      	ldrb	r3, [r7, #15]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d148      	bne.n	800c2e2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	2201      	movs	r2, #1
 800c256:	6839      	ldr	r1, [r7, #0]
 800c258:	4618      	mov	r0, r3
 800c25a:	f001 f96f 	bl	800d53c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	4a22      	ldr	r2, [pc, #136]	@ (800c2ec <HAL_TIM_IC_Start_IT+0x234>)
 800c264:	4293      	cmp	r3, r2
 800c266:	d022      	beq.n	800c2ae <HAL_TIM_IC_Start_IT+0x1f6>
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c270:	d01d      	beq.n	800c2ae <HAL_TIM_IC_Start_IT+0x1f6>
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	4a1e      	ldr	r2, [pc, #120]	@ (800c2f0 <HAL_TIM_IC_Start_IT+0x238>)
 800c278:	4293      	cmp	r3, r2
 800c27a:	d018      	beq.n	800c2ae <HAL_TIM_IC_Start_IT+0x1f6>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4a1c      	ldr	r2, [pc, #112]	@ (800c2f4 <HAL_TIM_IC_Start_IT+0x23c>)
 800c282:	4293      	cmp	r3, r2
 800c284:	d013      	beq.n	800c2ae <HAL_TIM_IC_Start_IT+0x1f6>
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4a1b      	ldr	r2, [pc, #108]	@ (800c2f8 <HAL_TIM_IC_Start_IT+0x240>)
 800c28c:	4293      	cmp	r3, r2
 800c28e:	d00e      	beq.n	800c2ae <HAL_TIM_IC_Start_IT+0x1f6>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	4a19      	ldr	r2, [pc, #100]	@ (800c2fc <HAL_TIM_IC_Start_IT+0x244>)
 800c296:	4293      	cmp	r3, r2
 800c298:	d009      	beq.n	800c2ae <HAL_TIM_IC_Start_IT+0x1f6>
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	4a18      	ldr	r2, [pc, #96]	@ (800c300 <HAL_TIM_IC_Start_IT+0x248>)
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	d004      	beq.n	800c2ae <HAL_TIM_IC_Start_IT+0x1f6>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	4a16      	ldr	r2, [pc, #88]	@ (800c304 <HAL_TIM_IC_Start_IT+0x24c>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d111      	bne.n	800c2d2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	689b      	ldr	r3, [r3, #8]
 800c2b4:	f003 0307 	and.w	r3, r3, #7
 800c2b8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2ba:	68bb      	ldr	r3, [r7, #8]
 800c2bc:	2b06      	cmp	r3, #6
 800c2be:	d010      	beq.n	800c2e2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	681a      	ldr	r2, [r3, #0]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f042 0201 	orr.w	r2, r2, #1
 800c2ce:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2d0:	e007      	b.n	800c2e2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	681a      	ldr	r2, [r3, #0]
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	f042 0201 	orr.w	r2, r2, #1
 800c2e0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800c2e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	3710      	adds	r7, #16
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}
 800c2ec:	40010000 	.word	0x40010000
 800c2f0:	40000400 	.word	0x40000400
 800c2f4:	40000800 	.word	0x40000800
 800c2f8:	40000c00 	.word	0x40000c00
 800c2fc:	40010400 	.word	0x40010400
 800c300:	40014000 	.word	0x40014000
 800c304:	40001800 	.word	0x40001800

0800c308 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b086      	sub	sp, #24
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
 800c310:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d101      	bne.n	800c31c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c318:	2301      	movs	r3, #1
 800c31a:	e097      	b.n	800c44c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c322:	b2db      	uxtb	r3, r3
 800c324:	2b00      	cmp	r3, #0
 800c326:	d106      	bne.n	800c336 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2200      	movs	r2, #0
 800c32c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f7f8 fbcf 	bl	8004ad4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2202      	movs	r2, #2
 800c33a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	689b      	ldr	r3, [r3, #8]
 800c344:	687a      	ldr	r2, [r7, #4]
 800c346:	6812      	ldr	r2, [r2, #0]
 800c348:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c34c:	f023 0307 	bic.w	r3, r3, #7
 800c350:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681a      	ldr	r2, [r3, #0]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	3304      	adds	r3, #4
 800c35a:	4619      	mov	r1, r3
 800c35c:	4610      	mov	r0, r2
 800c35e:	f000 fcd3 	bl	800cd08 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	689b      	ldr	r3, [r3, #8]
 800c368:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	699b      	ldr	r3, [r3, #24]
 800c370:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	6a1b      	ldr	r3, [r3, #32]
 800c378:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c37a:	683b      	ldr	r3, [r7, #0]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	697a      	ldr	r2, [r7, #20]
 800c380:	4313      	orrs	r3, r2
 800c382:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c384:	693b      	ldr	r3, [r7, #16]
 800c386:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c38a:	f023 0303 	bic.w	r3, r3, #3
 800c38e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	689a      	ldr	r2, [r3, #8]
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	699b      	ldr	r3, [r3, #24]
 800c398:	021b      	lsls	r3, r3, #8
 800c39a:	4313      	orrs	r3, r2
 800c39c:	693a      	ldr	r2, [r7, #16]
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c3a2:	693b      	ldr	r3, [r7, #16]
 800c3a4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800c3a8:	f023 030c 	bic.w	r3, r3, #12
 800c3ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c3b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c3b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	68da      	ldr	r2, [r3, #12]
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	69db      	ldr	r3, [r3, #28]
 800c3c2:	021b      	lsls	r3, r3, #8
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	693a      	ldr	r2, [r7, #16]
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	691b      	ldr	r3, [r3, #16]
 800c3d0:	011a      	lsls	r2, r3, #4
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	6a1b      	ldr	r3, [r3, #32]
 800c3d6:	031b      	lsls	r3, r3, #12
 800c3d8:	4313      	orrs	r3, r2
 800c3da:	693a      	ldr	r2, [r7, #16]
 800c3dc:	4313      	orrs	r3, r2
 800c3de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800c3e6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800c3ee:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	685a      	ldr	r2, [r3, #4]
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	695b      	ldr	r3, [r3, #20]
 800c3f8:	011b      	lsls	r3, r3, #4
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	68fa      	ldr	r2, [r7, #12]
 800c3fe:	4313      	orrs	r3, r2
 800c400:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	697a      	ldr	r2, [r7, #20]
 800c408:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	693a      	ldr	r2, [r7, #16]
 800c410:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	68fa      	ldr	r2, [r7, #12]
 800c418:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2201      	movs	r2, #1
 800c41e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	2201      	movs	r2, #1
 800c426:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2201      	movs	r2, #1
 800c42e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2201      	movs	r2, #1
 800c436:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	2201      	movs	r2, #1
 800c43e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	2201      	movs	r2, #1
 800c446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c44a:	2300      	movs	r3, #0
}
 800c44c:	4618      	mov	r0, r3
 800c44e:	3718      	adds	r7, #24
 800c450:	46bd      	mov	sp, r7
 800c452:	bd80      	pop	{r7, pc}

0800c454 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b084      	sub	sp, #16
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
 800c45c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c464:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c46c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c474:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c47c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d110      	bne.n	800c4a6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c484:	7bfb      	ldrb	r3, [r7, #15]
 800c486:	2b01      	cmp	r3, #1
 800c488:	d102      	bne.n	800c490 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800c48a:	7b7b      	ldrb	r3, [r7, #13]
 800c48c:	2b01      	cmp	r3, #1
 800c48e:	d001      	beq.n	800c494 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800c490:	2301      	movs	r3, #1
 800c492:	e069      	b.n	800c568 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2202      	movs	r2, #2
 800c498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2202      	movs	r2, #2
 800c4a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c4a4:	e031      	b.n	800c50a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	2b04      	cmp	r3, #4
 800c4aa:	d110      	bne.n	800c4ce <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c4ac:	7bbb      	ldrb	r3, [r7, #14]
 800c4ae:	2b01      	cmp	r3, #1
 800c4b0:	d102      	bne.n	800c4b8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c4b2:	7b3b      	ldrb	r3, [r7, #12]
 800c4b4:	2b01      	cmp	r3, #1
 800c4b6:	d001      	beq.n	800c4bc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	e055      	b.n	800c568 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	2202      	movs	r2, #2
 800c4c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2202      	movs	r2, #2
 800c4c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c4cc:	e01d      	b.n	800c50a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c4ce:	7bfb      	ldrb	r3, [r7, #15]
 800c4d0:	2b01      	cmp	r3, #1
 800c4d2:	d108      	bne.n	800c4e6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c4d4:	7bbb      	ldrb	r3, [r7, #14]
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d105      	bne.n	800c4e6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c4da:	7b7b      	ldrb	r3, [r7, #13]
 800c4dc:	2b01      	cmp	r3, #1
 800c4de:	d102      	bne.n	800c4e6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c4e0:	7b3b      	ldrb	r3, [r7, #12]
 800c4e2:	2b01      	cmp	r3, #1
 800c4e4:	d001      	beq.n	800c4ea <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800c4e6:	2301      	movs	r3, #1
 800c4e8:	e03e      	b.n	800c568 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2202      	movs	r2, #2
 800c4ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	2202      	movs	r2, #2
 800c4f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	2202      	movs	r2, #2
 800c4fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2202      	movs	r2, #2
 800c506:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d003      	beq.n	800c518 <HAL_TIM_Encoder_Start+0xc4>
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	2b04      	cmp	r3, #4
 800c514:	d008      	beq.n	800c528 <HAL_TIM_Encoder_Start+0xd4>
 800c516:	e00f      	b.n	800c538 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	2201      	movs	r2, #1
 800c51e:	2100      	movs	r1, #0
 800c520:	4618      	mov	r0, r3
 800c522:	f001 f80b 	bl	800d53c <TIM_CCxChannelCmd>
      break;
 800c526:	e016      	b.n	800c556 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	2201      	movs	r2, #1
 800c52e:	2104      	movs	r1, #4
 800c530:	4618      	mov	r0, r3
 800c532:	f001 f803 	bl	800d53c <TIM_CCxChannelCmd>
      break;
 800c536:	e00e      	b.n	800c556 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	2201      	movs	r2, #1
 800c53e:	2100      	movs	r1, #0
 800c540:	4618      	mov	r0, r3
 800c542:	f000 fffb 	bl	800d53c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	2201      	movs	r2, #1
 800c54c:	2104      	movs	r1, #4
 800c54e:	4618      	mov	r0, r3
 800c550:	f000 fff4 	bl	800d53c <TIM_CCxChannelCmd>
      break;
 800c554:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	681a      	ldr	r2, [r3, #0]
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f042 0201 	orr.w	r2, r2, #1
 800c564:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c566:	2300      	movs	r3, #0
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3710      	adds	r7, #16
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}

0800c570 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b082      	sub	sp, #8
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
 800c578:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d003      	beq.n	800c588 <HAL_TIM_Encoder_Stop+0x18>
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	2b04      	cmp	r3, #4
 800c584:	d008      	beq.n	800c598 <HAL_TIM_Encoder_Stop+0x28>
 800c586:	e00f      	b.n	800c5a8 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	2200      	movs	r2, #0
 800c58e:	2100      	movs	r1, #0
 800c590:	4618      	mov	r0, r3
 800c592:	f000 ffd3 	bl	800d53c <TIM_CCxChannelCmd>
      break;
 800c596:	e016      	b.n	800c5c6 <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	2200      	movs	r2, #0
 800c59e:	2104      	movs	r1, #4
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f000 ffcb 	bl	800d53c <TIM_CCxChannelCmd>
      break;
 800c5a6:	e00e      	b.n	800c5c6 <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	2100      	movs	r1, #0
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	f000 ffc3 	bl	800d53c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	2104      	movs	r1, #4
 800c5be:	4618      	mov	r0, r3
 800c5c0:	f000 ffbc 	bl	800d53c <TIM_CCxChannelCmd>
      break;
 800c5c4:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	6a1a      	ldr	r2, [r3, #32]
 800c5cc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c5d0:	4013      	ands	r3, r2
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d10f      	bne.n	800c5f6 <HAL_TIM_Encoder_Stop+0x86>
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	6a1a      	ldr	r2, [r3, #32]
 800c5dc:	f240 4344 	movw	r3, #1092	@ 0x444
 800c5e0:	4013      	ands	r3, r2
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d107      	bne.n	800c5f6 <HAL_TIM_Encoder_Stop+0x86>
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	681a      	ldr	r2, [r3, #0]
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	f022 0201 	bic.w	r2, r2, #1
 800c5f4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800c5f6:	683b      	ldr	r3, [r7, #0]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d002      	beq.n	800c602 <HAL_TIM_Encoder_Stop+0x92>
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	2b04      	cmp	r3, #4
 800c600:	d138      	bne.n	800c674 <HAL_TIM_Encoder_Stop+0x104>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d104      	bne.n	800c612 <HAL_TIM_Encoder_Stop+0xa2>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2201      	movs	r2, #1
 800c60c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c610:	e013      	b.n	800c63a <HAL_TIM_Encoder_Stop+0xca>
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	2b04      	cmp	r3, #4
 800c616:	d104      	bne.n	800c622 <HAL_TIM_Encoder_Stop+0xb2>
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2201      	movs	r2, #1
 800c61c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c620:	e00b      	b.n	800c63a <HAL_TIM_Encoder_Stop+0xca>
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	2b08      	cmp	r3, #8
 800c626:	d104      	bne.n	800c632 <HAL_TIM_Encoder_Stop+0xc2>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2201      	movs	r2, #1
 800c62c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c630:	e003      	b.n	800c63a <HAL_TIM_Encoder_Stop+0xca>
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2201      	movs	r2, #1
 800c636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d104      	bne.n	800c64a <HAL_TIM_Encoder_Stop+0xda>
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2201      	movs	r2, #1
 800c644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c648:	e024      	b.n	800c694 <HAL_TIM_Encoder_Stop+0x124>
 800c64a:	683b      	ldr	r3, [r7, #0]
 800c64c:	2b04      	cmp	r3, #4
 800c64e:	d104      	bne.n	800c65a <HAL_TIM_Encoder_Stop+0xea>
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2201      	movs	r2, #1
 800c654:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c658:	e01c      	b.n	800c694 <HAL_TIM_Encoder_Stop+0x124>
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	2b08      	cmp	r3, #8
 800c65e:	d104      	bne.n	800c66a <HAL_TIM_Encoder_Stop+0xfa>
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2201      	movs	r2, #1
 800c664:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c668:	e014      	b.n	800c694 <HAL_TIM_Encoder_Stop+0x124>
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	2201      	movs	r2, #1
 800c66e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c672:	e00f      	b.n	800c694 <HAL_TIM_Encoder_Stop+0x124>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2201      	movs	r2, #1
 800c678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2201      	movs	r2, #1
 800c680:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2201      	movs	r2, #1
 800c688:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2201      	movs	r2, #1
 800c690:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 800c694:	2300      	movs	r3, #0
}
 800c696:	4618      	mov	r0, r3
 800c698:	3708      	adds	r7, #8
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}

0800c69e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c69e:	b580      	push	{r7, lr}
 800c6a0:	b084      	sub	sp, #16
 800c6a2:	af00      	add	r7, sp, #0
 800c6a4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	68db      	ldr	r3, [r3, #12]
 800c6ac:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	691b      	ldr	r3, [r3, #16]
 800c6b4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	f003 0302 	and.w	r3, r3, #2
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d020      	beq.n	800c702 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	f003 0302 	and.w	r3, r3, #2
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d01b      	beq.n	800c702 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f06f 0202 	mvn.w	r2, #2
 800c6d2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2201      	movs	r2, #1
 800c6d8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	699b      	ldr	r3, [r3, #24]
 800c6e0:	f003 0303 	and.w	r3, r3, #3
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d003      	beq.n	800c6f0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f7f5 fe7b 	bl	80023e4 <HAL_TIM_IC_CaptureCallback>
 800c6ee:	e005      	b.n	800c6fc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c6f0:	6878      	ldr	r0, [r7, #4]
 800c6f2:	f000 faea 	bl	800ccca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f000 faf1 	bl	800ccde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2200      	movs	r2, #0
 800c700:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c702:	68bb      	ldr	r3, [r7, #8]
 800c704:	f003 0304 	and.w	r3, r3, #4
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d020      	beq.n	800c74e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	f003 0304 	and.w	r3, r3, #4
 800c712:	2b00      	cmp	r3, #0
 800c714:	d01b      	beq.n	800c74e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f06f 0204 	mvn.w	r2, #4
 800c71e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	2202      	movs	r2, #2
 800c724:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	699b      	ldr	r3, [r3, #24]
 800c72c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c730:	2b00      	cmp	r3, #0
 800c732:	d003      	beq.n	800c73c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f7f5 fe55 	bl	80023e4 <HAL_TIM_IC_CaptureCallback>
 800c73a:	e005      	b.n	800c748 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f000 fac4 	bl	800ccca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f000 facb 	bl	800ccde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2200      	movs	r2, #0
 800c74c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c74e:	68bb      	ldr	r3, [r7, #8]
 800c750:	f003 0308 	and.w	r3, r3, #8
 800c754:	2b00      	cmp	r3, #0
 800c756:	d020      	beq.n	800c79a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	f003 0308 	and.w	r3, r3, #8
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d01b      	beq.n	800c79a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f06f 0208 	mvn.w	r2, #8
 800c76a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2204      	movs	r2, #4
 800c770:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	69db      	ldr	r3, [r3, #28]
 800c778:	f003 0303 	and.w	r3, r3, #3
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d003      	beq.n	800c788 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f7f5 fe2f 	bl	80023e4 <HAL_TIM_IC_CaptureCallback>
 800c786:	e005      	b.n	800c794 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f000 fa9e 	bl	800ccca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f000 faa5 	bl	800ccde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2200      	movs	r2, #0
 800c798:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	f003 0310 	and.w	r3, r3, #16
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d020      	beq.n	800c7e6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f003 0310 	and.w	r3, r3, #16
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d01b      	beq.n	800c7e6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f06f 0210 	mvn.w	r2, #16
 800c7b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2208      	movs	r2, #8
 800c7bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	69db      	ldr	r3, [r3, #28]
 800c7c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d003      	beq.n	800c7d4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f7f5 fe09 	bl	80023e4 <HAL_TIM_IC_CaptureCallback>
 800c7d2:	e005      	b.n	800c7e0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f000 fa78 	bl	800ccca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f000 fa7f 	bl	800ccde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c7e6:	68bb      	ldr	r3, [r7, #8]
 800c7e8:	f003 0301 	and.w	r3, r3, #1
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d00c      	beq.n	800c80a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	f003 0301 	and.w	r3, r3, #1
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d007      	beq.n	800c80a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	f06f 0201 	mvn.w	r2, #1
 800c802:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f7f5 fe09 	bl	800241c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800c80a:	68bb      	ldr	r3, [r7, #8]
 800c80c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c810:	2b00      	cmp	r3, #0
 800c812:	d00c      	beq.n	800c82e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d007      	beq.n	800c82e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800c826:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	f000 ff85 	bl	800d738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c82e:	68bb      	ldr	r3, [r7, #8]
 800c830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c834:	2b00      	cmp	r3, #0
 800c836:	d00c      	beq.n	800c852 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d007      	beq.n	800c852 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c84a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f000 fa50 	bl	800ccf2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c852:	68bb      	ldr	r3, [r7, #8]
 800c854:	f003 0320 	and.w	r3, r3, #32
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d00c      	beq.n	800c876 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	f003 0320 	and.w	r3, r3, #32
 800c862:	2b00      	cmp	r3, #0
 800c864:	d007      	beq.n	800c876 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	f06f 0220 	mvn.w	r2, #32
 800c86e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f000 ff57 	bl	800d724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c876:	bf00      	nop
 800c878:	3710      	adds	r7, #16
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}

0800c87e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c87e:	b580      	push	{r7, lr}
 800c880:	b086      	sub	sp, #24
 800c882:	af00      	add	r7, sp, #0
 800c884:	60f8      	str	r0, [r7, #12]
 800c886:	60b9      	str	r1, [r7, #8]
 800c888:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c88a:	2300      	movs	r3, #0
 800c88c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c894:	2b01      	cmp	r3, #1
 800c896:	d101      	bne.n	800c89c <HAL_TIM_IC_ConfigChannel+0x1e>
 800c898:	2302      	movs	r3, #2
 800c89a:	e088      	b.n	800c9ae <HAL_TIM_IC_ConfigChannel+0x130>
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	2201      	movs	r2, #1
 800c8a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d11b      	bne.n	800c8e2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c8b2:	68bb      	ldr	r3, [r7, #8]
 800c8b4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800c8ba:	f000 fc7b 	bl	800d1b4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	699a      	ldr	r2, [r3, #24]
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	f022 020c 	bic.w	r2, r2, #12
 800c8cc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	6999      	ldr	r1, [r3, #24]
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	689a      	ldr	r2, [r3, #8]
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	430a      	orrs	r2, r1
 800c8de:	619a      	str	r2, [r3, #24]
 800c8e0:	e060      	b.n	800c9a4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2b04      	cmp	r3, #4
 800c8e6:	d11c      	bne.n	800c922 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c8f4:	68bb      	ldr	r3, [r7, #8]
 800c8f6:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800c8f8:	f000 fcff 	bl	800d2fa <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	699a      	ldr	r2, [r3, #24]
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c90a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	6999      	ldr	r1, [r3, #24]
 800c912:	68bb      	ldr	r3, [r7, #8]
 800c914:	689b      	ldr	r3, [r3, #8]
 800c916:	021a      	lsls	r2, r3, #8
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	430a      	orrs	r2, r1
 800c91e:	619a      	str	r2, [r3, #24]
 800c920:	e040      	b.n	800c9a4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2b08      	cmp	r3, #8
 800c926:	d11b      	bne.n	800c960 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c930:	68bb      	ldr	r3, [r7, #8]
 800c932:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800c938:	f000 fd4c 	bl	800d3d4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	69da      	ldr	r2, [r3, #28]
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	f022 020c 	bic.w	r2, r2, #12
 800c94a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	69d9      	ldr	r1, [r3, #28]
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	689a      	ldr	r2, [r3, #8]
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	430a      	orrs	r2, r1
 800c95c:	61da      	str	r2, [r3, #28]
 800c95e:	e021      	b.n	800c9a4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2b0c      	cmp	r3, #12
 800c964:	d11c      	bne.n	800c9a0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c96a:	68bb      	ldr	r3, [r7, #8]
 800c96c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800c976:	f000 fd69 	bl	800d44c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	69da      	ldr	r2, [r3, #28]
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c988:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	69d9      	ldr	r1, [r3, #28]
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	689b      	ldr	r3, [r3, #8]
 800c994:	021a      	lsls	r2, r3, #8
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	430a      	orrs	r2, r1
 800c99c:	61da      	str	r2, [r3, #28]
 800c99e:	e001      	b.n	800c9a4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c9a0:	2301      	movs	r3, #1
 800c9a2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c9ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3718      	adds	r7, #24
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
	...

0800c9b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b086      	sub	sp, #24
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	60f8      	str	r0, [r7, #12]
 800c9c0:	60b9      	str	r1, [r7, #8]
 800c9c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c9ce:	2b01      	cmp	r3, #1
 800c9d0:	d101      	bne.n	800c9d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c9d2:	2302      	movs	r3, #2
 800c9d4:	e0ae      	b.n	800cb34 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2201      	movs	r2, #1
 800c9da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2b0c      	cmp	r3, #12
 800c9e2:	f200 809f 	bhi.w	800cb24 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c9e6:	a201      	add	r2, pc, #4	@ (adr r2, 800c9ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ec:	0800ca21 	.word	0x0800ca21
 800c9f0:	0800cb25 	.word	0x0800cb25
 800c9f4:	0800cb25 	.word	0x0800cb25
 800c9f8:	0800cb25 	.word	0x0800cb25
 800c9fc:	0800ca61 	.word	0x0800ca61
 800ca00:	0800cb25 	.word	0x0800cb25
 800ca04:	0800cb25 	.word	0x0800cb25
 800ca08:	0800cb25 	.word	0x0800cb25
 800ca0c:	0800caa3 	.word	0x0800caa3
 800ca10:	0800cb25 	.word	0x0800cb25
 800ca14:	0800cb25 	.word	0x0800cb25
 800ca18:	0800cb25 	.word	0x0800cb25
 800ca1c:	0800cae3 	.word	0x0800cae3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	68b9      	ldr	r1, [r7, #8]
 800ca26:	4618      	mov	r0, r3
 800ca28:	f000 fa14 	bl	800ce54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	699a      	ldr	r2, [r3, #24]
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	f042 0208 	orr.w	r2, r2, #8
 800ca3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	699a      	ldr	r2, [r3, #24]
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	f022 0204 	bic.w	r2, r2, #4
 800ca4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	6999      	ldr	r1, [r3, #24]
 800ca52:	68bb      	ldr	r3, [r7, #8]
 800ca54:	691a      	ldr	r2, [r3, #16]
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	430a      	orrs	r2, r1
 800ca5c:	619a      	str	r2, [r3, #24]
      break;
 800ca5e:	e064      	b.n	800cb2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	68b9      	ldr	r1, [r7, #8]
 800ca66:	4618      	mov	r0, r3
 800ca68:	f000 fa64 	bl	800cf34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	699a      	ldr	r2, [r3, #24]
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ca7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	699a      	ldr	r2, [r3, #24]
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ca8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	6999      	ldr	r1, [r3, #24]
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	691b      	ldr	r3, [r3, #16]
 800ca96:	021a      	lsls	r2, r3, #8
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	430a      	orrs	r2, r1
 800ca9e:	619a      	str	r2, [r3, #24]
      break;
 800caa0:	e043      	b.n	800cb2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	68b9      	ldr	r1, [r7, #8]
 800caa8:	4618      	mov	r0, r3
 800caaa:	f000 fab9 	bl	800d020 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	69da      	ldr	r2, [r3, #28]
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	f042 0208 	orr.w	r2, r2, #8
 800cabc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	69da      	ldr	r2, [r3, #28]
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f022 0204 	bic.w	r2, r2, #4
 800cacc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	69d9      	ldr	r1, [r3, #28]
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	691a      	ldr	r2, [r3, #16]
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	430a      	orrs	r2, r1
 800cade:	61da      	str	r2, [r3, #28]
      break;
 800cae0:	e023      	b.n	800cb2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	68b9      	ldr	r1, [r7, #8]
 800cae8:	4618      	mov	r0, r3
 800caea:	f000 fb0d 	bl	800d108 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	69da      	ldr	r2, [r3, #28]
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cafc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	69da      	ldr	r2, [r3, #28]
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cb0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	69d9      	ldr	r1, [r3, #28]
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	691b      	ldr	r3, [r3, #16]
 800cb18:	021a      	lsls	r2, r3, #8
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	430a      	orrs	r2, r1
 800cb20:	61da      	str	r2, [r3, #28]
      break;
 800cb22:	e002      	b.n	800cb2a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800cb24:	2301      	movs	r3, #1
 800cb26:	75fb      	strb	r3, [r7, #23]
      break;
 800cb28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cb32:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb34:	4618      	mov	r0, r3
 800cb36:	3718      	adds	r7, #24
 800cb38:	46bd      	mov	sp, r7
 800cb3a:	bd80      	pop	{r7, pc}

0800cb3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b084      	sub	sp, #16
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	6078      	str	r0, [r7, #4]
 800cb44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cb46:	2300      	movs	r3, #0
 800cb48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cb50:	2b01      	cmp	r3, #1
 800cb52:	d101      	bne.n	800cb58 <HAL_TIM_ConfigClockSource+0x1c>
 800cb54:	2302      	movs	r3, #2
 800cb56:	e0b4      	b.n	800ccc2 <HAL_TIM_ConfigClockSource+0x186>
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2201      	movs	r2, #1
 800cb5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2202      	movs	r2, #2
 800cb64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	689b      	ldr	r3, [r3, #8]
 800cb6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cb70:	68bb      	ldr	r3, [r7, #8]
 800cb72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800cb76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cb78:	68bb      	ldr	r3, [r7, #8]
 800cb7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cb7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	68ba      	ldr	r2, [r7, #8]
 800cb86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cb88:	683b      	ldr	r3, [r7, #0]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb90:	d03e      	beq.n	800cc10 <HAL_TIM_ConfigClockSource+0xd4>
 800cb92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb96:	f200 8087 	bhi.w	800cca8 <HAL_TIM_ConfigClockSource+0x16c>
 800cb9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb9e:	f000 8086 	beq.w	800ccae <HAL_TIM_ConfigClockSource+0x172>
 800cba2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cba6:	d87f      	bhi.n	800cca8 <HAL_TIM_ConfigClockSource+0x16c>
 800cba8:	2b70      	cmp	r3, #112	@ 0x70
 800cbaa:	d01a      	beq.n	800cbe2 <HAL_TIM_ConfigClockSource+0xa6>
 800cbac:	2b70      	cmp	r3, #112	@ 0x70
 800cbae:	d87b      	bhi.n	800cca8 <HAL_TIM_ConfigClockSource+0x16c>
 800cbb0:	2b60      	cmp	r3, #96	@ 0x60
 800cbb2:	d050      	beq.n	800cc56 <HAL_TIM_ConfigClockSource+0x11a>
 800cbb4:	2b60      	cmp	r3, #96	@ 0x60
 800cbb6:	d877      	bhi.n	800cca8 <HAL_TIM_ConfigClockSource+0x16c>
 800cbb8:	2b50      	cmp	r3, #80	@ 0x50
 800cbba:	d03c      	beq.n	800cc36 <HAL_TIM_ConfigClockSource+0xfa>
 800cbbc:	2b50      	cmp	r3, #80	@ 0x50
 800cbbe:	d873      	bhi.n	800cca8 <HAL_TIM_ConfigClockSource+0x16c>
 800cbc0:	2b40      	cmp	r3, #64	@ 0x40
 800cbc2:	d058      	beq.n	800cc76 <HAL_TIM_ConfigClockSource+0x13a>
 800cbc4:	2b40      	cmp	r3, #64	@ 0x40
 800cbc6:	d86f      	bhi.n	800cca8 <HAL_TIM_ConfigClockSource+0x16c>
 800cbc8:	2b30      	cmp	r3, #48	@ 0x30
 800cbca:	d064      	beq.n	800cc96 <HAL_TIM_ConfigClockSource+0x15a>
 800cbcc:	2b30      	cmp	r3, #48	@ 0x30
 800cbce:	d86b      	bhi.n	800cca8 <HAL_TIM_ConfigClockSource+0x16c>
 800cbd0:	2b20      	cmp	r3, #32
 800cbd2:	d060      	beq.n	800cc96 <HAL_TIM_ConfigClockSource+0x15a>
 800cbd4:	2b20      	cmp	r3, #32
 800cbd6:	d867      	bhi.n	800cca8 <HAL_TIM_ConfigClockSource+0x16c>
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d05c      	beq.n	800cc96 <HAL_TIM_ConfigClockSource+0x15a>
 800cbdc:	2b10      	cmp	r3, #16
 800cbde:	d05a      	beq.n	800cc96 <HAL_TIM_ConfigClockSource+0x15a>
 800cbe0:	e062      	b.n	800cca8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cbea:	683b      	ldr	r3, [r7, #0]
 800cbec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cbee:	683b      	ldr	r3, [r7, #0]
 800cbf0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cbf2:	f000 fc83 	bl	800d4fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	689b      	ldr	r3, [r3, #8]
 800cbfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800cc04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	68ba      	ldr	r2, [r7, #8]
 800cc0c:	609a      	str	r2, [r3, #8]
      break;
 800cc0e:	e04f      	b.n	800ccb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cc20:	f000 fc6c 	bl	800d4fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	689a      	ldr	r2, [r3, #8]
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cc32:	609a      	str	r2, [r3, #8]
      break;
 800cc34:	e03c      	b.n	800ccb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cc42:	461a      	mov	r2, r3
 800cc44:	f000 fb2a 	bl	800d29c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	2150      	movs	r1, #80	@ 0x50
 800cc4e:	4618      	mov	r0, r3
 800cc50:	f000 fc39 	bl	800d4c6 <TIM_ITRx_SetConfig>
      break;
 800cc54:	e02c      	b.n	800ccb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cc62:	461a      	mov	r2, r3
 800cc64:	f000 fb86 	bl	800d374 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	2160      	movs	r1, #96	@ 0x60
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f000 fc29 	bl	800d4c6 <TIM_ITRx_SetConfig>
      break;
 800cc74:	e01c      	b.n	800ccb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cc82:	461a      	mov	r2, r3
 800cc84:	f000 fb0a 	bl	800d29c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	2140      	movs	r1, #64	@ 0x40
 800cc8e:	4618      	mov	r0, r3
 800cc90:	f000 fc19 	bl	800d4c6 <TIM_ITRx_SetConfig>
      break;
 800cc94:	e00c      	b.n	800ccb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681a      	ldr	r2, [r3, #0]
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4619      	mov	r1, r3
 800cca0:	4610      	mov	r0, r2
 800cca2:	f000 fc10 	bl	800d4c6 <TIM_ITRx_SetConfig>
      break;
 800cca6:	e003      	b.n	800ccb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800cca8:	2301      	movs	r3, #1
 800ccaa:	73fb      	strb	r3, [r7, #15]
      break;
 800ccac:	e000      	b.n	800ccb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800ccae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ccc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3710      	adds	r7, #16
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	bd80      	pop	{r7, pc}

0800ccca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ccca:	b480      	push	{r7}
 800cccc:	b083      	sub	sp, #12
 800ccce:	af00      	add	r7, sp, #0
 800ccd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ccd2:	bf00      	nop
 800ccd4:	370c      	adds	r7, #12
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccdc:	4770      	bx	lr

0800ccde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ccde:	b480      	push	{r7}
 800cce0:	b083      	sub	sp, #12
 800cce2:	af00      	add	r7, sp, #0
 800cce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cce6:	bf00      	nop
 800cce8:	370c      	adds	r7, #12
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr

0800ccf2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ccf2:	b480      	push	{r7}
 800ccf4:	b083      	sub	sp, #12
 800ccf6:	af00      	add	r7, sp, #0
 800ccf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ccfa:	bf00      	nop
 800ccfc:	370c      	adds	r7, #12
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd04:	4770      	bx	lr
	...

0800cd08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b085      	sub	sp, #20
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
 800cd10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	4a43      	ldr	r2, [pc, #268]	@ (800ce28 <TIM_Base_SetConfig+0x120>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d013      	beq.n	800cd48 <TIM_Base_SetConfig+0x40>
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd26:	d00f      	beq.n	800cd48 <TIM_Base_SetConfig+0x40>
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	4a40      	ldr	r2, [pc, #256]	@ (800ce2c <TIM_Base_SetConfig+0x124>)
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	d00b      	beq.n	800cd48 <TIM_Base_SetConfig+0x40>
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	4a3f      	ldr	r2, [pc, #252]	@ (800ce30 <TIM_Base_SetConfig+0x128>)
 800cd34:	4293      	cmp	r3, r2
 800cd36:	d007      	beq.n	800cd48 <TIM_Base_SetConfig+0x40>
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	4a3e      	ldr	r2, [pc, #248]	@ (800ce34 <TIM_Base_SetConfig+0x12c>)
 800cd3c:	4293      	cmp	r3, r2
 800cd3e:	d003      	beq.n	800cd48 <TIM_Base_SetConfig+0x40>
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	4a3d      	ldr	r2, [pc, #244]	@ (800ce38 <TIM_Base_SetConfig+0x130>)
 800cd44:	4293      	cmp	r3, r2
 800cd46:	d108      	bne.n	800cd5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	68fa      	ldr	r2, [r7, #12]
 800cd56:	4313      	orrs	r3, r2
 800cd58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	4a32      	ldr	r2, [pc, #200]	@ (800ce28 <TIM_Base_SetConfig+0x120>)
 800cd5e:	4293      	cmp	r3, r2
 800cd60:	d02b      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd68:	d027      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	4a2f      	ldr	r2, [pc, #188]	@ (800ce2c <TIM_Base_SetConfig+0x124>)
 800cd6e:	4293      	cmp	r3, r2
 800cd70:	d023      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	4a2e      	ldr	r2, [pc, #184]	@ (800ce30 <TIM_Base_SetConfig+0x128>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d01f      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	4a2d      	ldr	r2, [pc, #180]	@ (800ce34 <TIM_Base_SetConfig+0x12c>)
 800cd7e:	4293      	cmp	r3, r2
 800cd80:	d01b      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	4a2c      	ldr	r2, [pc, #176]	@ (800ce38 <TIM_Base_SetConfig+0x130>)
 800cd86:	4293      	cmp	r3, r2
 800cd88:	d017      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	4a2b      	ldr	r2, [pc, #172]	@ (800ce3c <TIM_Base_SetConfig+0x134>)
 800cd8e:	4293      	cmp	r3, r2
 800cd90:	d013      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	4a2a      	ldr	r2, [pc, #168]	@ (800ce40 <TIM_Base_SetConfig+0x138>)
 800cd96:	4293      	cmp	r3, r2
 800cd98:	d00f      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	4a29      	ldr	r2, [pc, #164]	@ (800ce44 <TIM_Base_SetConfig+0x13c>)
 800cd9e:	4293      	cmp	r3, r2
 800cda0:	d00b      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	4a28      	ldr	r2, [pc, #160]	@ (800ce48 <TIM_Base_SetConfig+0x140>)
 800cda6:	4293      	cmp	r3, r2
 800cda8:	d007      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	4a27      	ldr	r2, [pc, #156]	@ (800ce4c <TIM_Base_SetConfig+0x144>)
 800cdae:	4293      	cmp	r3, r2
 800cdb0:	d003      	beq.n	800cdba <TIM_Base_SetConfig+0xb2>
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	4a26      	ldr	r2, [pc, #152]	@ (800ce50 <TIM_Base_SetConfig+0x148>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	d108      	bne.n	800cdcc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cdc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cdc2:	683b      	ldr	r3, [r7, #0]
 800cdc4:	68db      	ldr	r3, [r3, #12]
 800cdc6:	68fa      	ldr	r2, [r7, #12]
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	695b      	ldr	r3, [r3, #20]
 800cdd6:	4313      	orrs	r3, r2
 800cdd8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	689a      	ldr	r2, [r3, #8]
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	681a      	ldr	r2, [r3, #0]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	4a0e      	ldr	r2, [pc, #56]	@ (800ce28 <TIM_Base_SetConfig+0x120>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d003      	beq.n	800cdfa <TIM_Base_SetConfig+0xf2>
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	4a10      	ldr	r2, [pc, #64]	@ (800ce38 <TIM_Base_SetConfig+0x130>)
 800cdf6:	4293      	cmp	r3, r2
 800cdf8:	d103      	bne.n	800ce02 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	691a      	ldr	r2, [r3, #16]
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	f043 0204 	orr.w	r2, r3, #4
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	2201      	movs	r2, #1
 800ce12:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	68fa      	ldr	r2, [r7, #12]
 800ce18:	601a      	str	r2, [r3, #0]
}
 800ce1a:	bf00      	nop
 800ce1c:	3714      	adds	r7, #20
 800ce1e:	46bd      	mov	sp, r7
 800ce20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce24:	4770      	bx	lr
 800ce26:	bf00      	nop
 800ce28:	40010000 	.word	0x40010000
 800ce2c:	40000400 	.word	0x40000400
 800ce30:	40000800 	.word	0x40000800
 800ce34:	40000c00 	.word	0x40000c00
 800ce38:	40010400 	.word	0x40010400
 800ce3c:	40014000 	.word	0x40014000
 800ce40:	40014400 	.word	0x40014400
 800ce44:	40014800 	.word	0x40014800
 800ce48:	40001800 	.word	0x40001800
 800ce4c:	40001c00 	.word	0x40001c00
 800ce50:	40002000 	.word	0x40002000

0800ce54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ce54:	b480      	push	{r7}
 800ce56:	b087      	sub	sp, #28
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
 800ce5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	6a1b      	ldr	r3, [r3, #32]
 800ce62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6a1b      	ldr	r3, [r3, #32]
 800ce68:	f023 0201 	bic.w	r2, r3, #1
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	685b      	ldr	r3, [r3, #4]
 800ce74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	699b      	ldr	r3, [r3, #24]
 800ce7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	f023 0303 	bic.w	r3, r3, #3
 800ce8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	68fa      	ldr	r2, [r7, #12]
 800ce92:	4313      	orrs	r3, r2
 800ce94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	f023 0302 	bic.w	r3, r3, #2
 800ce9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	689b      	ldr	r3, [r3, #8]
 800cea2:	697a      	ldr	r2, [r7, #20]
 800cea4:	4313      	orrs	r3, r2
 800cea6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	4a20      	ldr	r2, [pc, #128]	@ (800cf2c <TIM_OC1_SetConfig+0xd8>)
 800ceac:	4293      	cmp	r3, r2
 800ceae:	d003      	beq.n	800ceb8 <TIM_OC1_SetConfig+0x64>
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	4a1f      	ldr	r2, [pc, #124]	@ (800cf30 <TIM_OC1_SetConfig+0xdc>)
 800ceb4:	4293      	cmp	r3, r2
 800ceb6:	d10c      	bne.n	800ced2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	f023 0308 	bic.w	r3, r3, #8
 800cebe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	68db      	ldr	r3, [r3, #12]
 800cec4:	697a      	ldr	r2, [r7, #20]
 800cec6:	4313      	orrs	r3, r2
 800cec8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ceca:	697b      	ldr	r3, [r7, #20]
 800cecc:	f023 0304 	bic.w	r3, r3, #4
 800ced0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	4a15      	ldr	r2, [pc, #84]	@ (800cf2c <TIM_OC1_SetConfig+0xd8>)
 800ced6:	4293      	cmp	r3, r2
 800ced8:	d003      	beq.n	800cee2 <TIM_OC1_SetConfig+0x8e>
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	4a14      	ldr	r2, [pc, #80]	@ (800cf30 <TIM_OC1_SetConfig+0xdc>)
 800cede:	4293      	cmp	r3, r2
 800cee0:	d111      	bne.n	800cf06 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cee8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ceea:	693b      	ldr	r3, [r7, #16]
 800ceec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cef0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	695b      	ldr	r3, [r3, #20]
 800cef6:	693a      	ldr	r2, [r7, #16]
 800cef8:	4313      	orrs	r3, r2
 800cefa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	699b      	ldr	r3, [r3, #24]
 800cf00:	693a      	ldr	r2, [r7, #16]
 800cf02:	4313      	orrs	r3, r2
 800cf04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	693a      	ldr	r2, [r7, #16]
 800cf0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	68fa      	ldr	r2, [r7, #12]
 800cf10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	685a      	ldr	r2, [r3, #4]
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	697a      	ldr	r2, [r7, #20]
 800cf1e:	621a      	str	r2, [r3, #32]
}
 800cf20:	bf00      	nop
 800cf22:	371c      	adds	r7, #28
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr
 800cf2c:	40010000 	.word	0x40010000
 800cf30:	40010400 	.word	0x40010400

0800cf34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cf34:	b480      	push	{r7}
 800cf36:	b087      	sub	sp, #28
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6a1b      	ldr	r3, [r3, #32]
 800cf42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	6a1b      	ldr	r3, [r3, #32]
 800cf48:	f023 0210 	bic.w	r2, r3, #16
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	685b      	ldr	r3, [r3, #4]
 800cf54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	699b      	ldr	r3, [r3, #24]
 800cf5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cf6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf6c:	683b      	ldr	r3, [r7, #0]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	021b      	lsls	r3, r3, #8
 800cf72:	68fa      	ldr	r2, [r7, #12]
 800cf74:	4313      	orrs	r3, r2
 800cf76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cf78:	697b      	ldr	r3, [r7, #20]
 800cf7a:	f023 0320 	bic.w	r3, r3, #32
 800cf7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cf80:	683b      	ldr	r3, [r7, #0]
 800cf82:	689b      	ldr	r3, [r3, #8]
 800cf84:	011b      	lsls	r3, r3, #4
 800cf86:	697a      	ldr	r2, [r7, #20]
 800cf88:	4313      	orrs	r3, r2
 800cf8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	4a22      	ldr	r2, [pc, #136]	@ (800d018 <TIM_OC2_SetConfig+0xe4>)
 800cf90:	4293      	cmp	r3, r2
 800cf92:	d003      	beq.n	800cf9c <TIM_OC2_SetConfig+0x68>
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	4a21      	ldr	r2, [pc, #132]	@ (800d01c <TIM_OC2_SetConfig+0xe8>)
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	d10d      	bne.n	800cfb8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cf9c:	697b      	ldr	r3, [r7, #20]
 800cf9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cfa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	68db      	ldr	r3, [r3, #12]
 800cfa8:	011b      	lsls	r3, r3, #4
 800cfaa:	697a      	ldr	r2, [r7, #20]
 800cfac:	4313      	orrs	r3, r2
 800cfae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cfb0:	697b      	ldr	r3, [r7, #20]
 800cfb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cfb6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	4a17      	ldr	r2, [pc, #92]	@ (800d018 <TIM_OC2_SetConfig+0xe4>)
 800cfbc:	4293      	cmp	r3, r2
 800cfbe:	d003      	beq.n	800cfc8 <TIM_OC2_SetConfig+0x94>
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	4a16      	ldr	r2, [pc, #88]	@ (800d01c <TIM_OC2_SetConfig+0xe8>)
 800cfc4:	4293      	cmp	r3, r2
 800cfc6:	d113      	bne.n	800cff0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cfc8:	693b      	ldr	r3, [r7, #16]
 800cfca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cfce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cfd0:	693b      	ldr	r3, [r7, #16]
 800cfd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cfd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cfd8:	683b      	ldr	r3, [r7, #0]
 800cfda:	695b      	ldr	r3, [r3, #20]
 800cfdc:	009b      	lsls	r3, r3, #2
 800cfde:	693a      	ldr	r2, [r7, #16]
 800cfe0:	4313      	orrs	r3, r2
 800cfe2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	699b      	ldr	r3, [r3, #24]
 800cfe8:	009b      	lsls	r3, r3, #2
 800cfea:	693a      	ldr	r2, [r7, #16]
 800cfec:	4313      	orrs	r3, r2
 800cfee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	693a      	ldr	r2, [r7, #16]
 800cff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	68fa      	ldr	r2, [r7, #12]
 800cffa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	685a      	ldr	r2, [r3, #4]
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	697a      	ldr	r2, [r7, #20]
 800d008:	621a      	str	r2, [r3, #32]
}
 800d00a:	bf00      	nop
 800d00c:	371c      	adds	r7, #28
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr
 800d016:	bf00      	nop
 800d018:	40010000 	.word	0x40010000
 800d01c:	40010400 	.word	0x40010400

0800d020 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d020:	b480      	push	{r7}
 800d022:	b087      	sub	sp, #28
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
 800d028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	6a1b      	ldr	r3, [r3, #32]
 800d02e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	6a1b      	ldr	r3, [r3, #32]
 800d034:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	685b      	ldr	r3, [r3, #4]
 800d040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	69db      	ldr	r3, [r3, #28]
 800d046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d04e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	f023 0303 	bic.w	r3, r3, #3
 800d056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	68fa      	ldr	r2, [r7, #12]
 800d05e:	4313      	orrs	r3, r2
 800d060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d062:	697b      	ldr	r3, [r7, #20]
 800d064:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d068:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d06a:	683b      	ldr	r3, [r7, #0]
 800d06c:	689b      	ldr	r3, [r3, #8]
 800d06e:	021b      	lsls	r3, r3, #8
 800d070:	697a      	ldr	r2, [r7, #20]
 800d072:	4313      	orrs	r3, r2
 800d074:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	4a21      	ldr	r2, [pc, #132]	@ (800d100 <TIM_OC3_SetConfig+0xe0>)
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d003      	beq.n	800d086 <TIM_OC3_SetConfig+0x66>
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	4a20      	ldr	r2, [pc, #128]	@ (800d104 <TIM_OC3_SetConfig+0xe4>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d10d      	bne.n	800d0a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d086:	697b      	ldr	r3, [r7, #20]
 800d088:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d08c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d08e:	683b      	ldr	r3, [r7, #0]
 800d090:	68db      	ldr	r3, [r3, #12]
 800d092:	021b      	lsls	r3, r3, #8
 800d094:	697a      	ldr	r2, [r7, #20]
 800d096:	4313      	orrs	r3, r2
 800d098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d0a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	4a16      	ldr	r2, [pc, #88]	@ (800d100 <TIM_OC3_SetConfig+0xe0>)
 800d0a6:	4293      	cmp	r3, r2
 800d0a8:	d003      	beq.n	800d0b2 <TIM_OC3_SetConfig+0x92>
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	4a15      	ldr	r2, [pc, #84]	@ (800d104 <TIM_OC3_SetConfig+0xe4>)
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d113      	bne.n	800d0da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d0b2:	693b      	ldr	r3, [r7, #16]
 800d0b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d0b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d0ba:	693b      	ldr	r3, [r7, #16]
 800d0bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d0c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	695b      	ldr	r3, [r3, #20]
 800d0c6:	011b      	lsls	r3, r3, #4
 800d0c8:	693a      	ldr	r2, [r7, #16]
 800d0ca:	4313      	orrs	r3, r2
 800d0cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	699b      	ldr	r3, [r3, #24]
 800d0d2:	011b      	lsls	r3, r3, #4
 800d0d4:	693a      	ldr	r2, [r7, #16]
 800d0d6:	4313      	orrs	r3, r2
 800d0d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	693a      	ldr	r2, [r7, #16]
 800d0de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	68fa      	ldr	r2, [r7, #12]
 800d0e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	685a      	ldr	r2, [r3, #4]
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	697a      	ldr	r2, [r7, #20]
 800d0f2:	621a      	str	r2, [r3, #32]
}
 800d0f4:	bf00      	nop
 800d0f6:	371c      	adds	r7, #28
 800d0f8:	46bd      	mov	sp, r7
 800d0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fe:	4770      	bx	lr
 800d100:	40010000 	.word	0x40010000
 800d104:	40010400 	.word	0x40010400

0800d108 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d108:	b480      	push	{r7}
 800d10a:	b087      	sub	sp, #28
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
 800d110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6a1b      	ldr	r3, [r3, #32]
 800d116:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	6a1b      	ldr	r3, [r3, #32]
 800d11c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	685b      	ldr	r3, [r3, #4]
 800d128:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	69db      	ldr	r3, [r3, #28]
 800d12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d13e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	021b      	lsls	r3, r3, #8
 800d146:	68fa      	ldr	r2, [r7, #12]
 800d148:	4313      	orrs	r3, r2
 800d14a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d152:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	689b      	ldr	r3, [r3, #8]
 800d158:	031b      	lsls	r3, r3, #12
 800d15a:	693a      	ldr	r2, [r7, #16]
 800d15c:	4313      	orrs	r3, r2
 800d15e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	4a12      	ldr	r2, [pc, #72]	@ (800d1ac <TIM_OC4_SetConfig+0xa4>)
 800d164:	4293      	cmp	r3, r2
 800d166:	d003      	beq.n	800d170 <TIM_OC4_SetConfig+0x68>
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	4a11      	ldr	r2, [pc, #68]	@ (800d1b0 <TIM_OC4_SetConfig+0xa8>)
 800d16c:	4293      	cmp	r3, r2
 800d16e:	d109      	bne.n	800d184 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d176:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	695b      	ldr	r3, [r3, #20]
 800d17c:	019b      	lsls	r3, r3, #6
 800d17e:	697a      	ldr	r2, [r7, #20]
 800d180:	4313      	orrs	r3, r2
 800d182:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	697a      	ldr	r2, [r7, #20]
 800d188:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	68fa      	ldr	r2, [r7, #12]
 800d18e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	685a      	ldr	r2, [r3, #4]
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	693a      	ldr	r2, [r7, #16]
 800d19c:	621a      	str	r2, [r3, #32]
}
 800d19e:	bf00      	nop
 800d1a0:	371c      	adds	r7, #28
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a8:	4770      	bx	lr
 800d1aa:	bf00      	nop
 800d1ac:	40010000 	.word	0x40010000
 800d1b0:	40010400 	.word	0x40010400

0800d1b4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d1b4:	b480      	push	{r7}
 800d1b6:	b087      	sub	sp, #28
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	60f8      	str	r0, [r7, #12]
 800d1bc:	60b9      	str	r1, [r7, #8]
 800d1be:	607a      	str	r2, [r7, #4]
 800d1c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	6a1b      	ldr	r3, [r3, #32]
 800d1c6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	6a1b      	ldr	r3, [r3, #32]
 800d1cc:	f023 0201 	bic.w	r2, r3, #1
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	699b      	ldr	r3, [r3, #24]
 800d1d8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	4a28      	ldr	r2, [pc, #160]	@ (800d280 <TIM_TI1_SetConfig+0xcc>)
 800d1de:	4293      	cmp	r3, r2
 800d1e0:	d01b      	beq.n	800d21a <TIM_TI1_SetConfig+0x66>
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1e8:	d017      	beq.n	800d21a <TIM_TI1_SetConfig+0x66>
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	4a25      	ldr	r2, [pc, #148]	@ (800d284 <TIM_TI1_SetConfig+0xd0>)
 800d1ee:	4293      	cmp	r3, r2
 800d1f0:	d013      	beq.n	800d21a <TIM_TI1_SetConfig+0x66>
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	4a24      	ldr	r2, [pc, #144]	@ (800d288 <TIM_TI1_SetConfig+0xd4>)
 800d1f6:	4293      	cmp	r3, r2
 800d1f8:	d00f      	beq.n	800d21a <TIM_TI1_SetConfig+0x66>
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	4a23      	ldr	r2, [pc, #140]	@ (800d28c <TIM_TI1_SetConfig+0xd8>)
 800d1fe:	4293      	cmp	r3, r2
 800d200:	d00b      	beq.n	800d21a <TIM_TI1_SetConfig+0x66>
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	4a22      	ldr	r2, [pc, #136]	@ (800d290 <TIM_TI1_SetConfig+0xdc>)
 800d206:	4293      	cmp	r3, r2
 800d208:	d007      	beq.n	800d21a <TIM_TI1_SetConfig+0x66>
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	4a21      	ldr	r2, [pc, #132]	@ (800d294 <TIM_TI1_SetConfig+0xe0>)
 800d20e:	4293      	cmp	r3, r2
 800d210:	d003      	beq.n	800d21a <TIM_TI1_SetConfig+0x66>
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	4a20      	ldr	r2, [pc, #128]	@ (800d298 <TIM_TI1_SetConfig+0xe4>)
 800d216:	4293      	cmp	r3, r2
 800d218:	d101      	bne.n	800d21e <TIM_TI1_SetConfig+0x6a>
 800d21a:	2301      	movs	r3, #1
 800d21c:	e000      	b.n	800d220 <TIM_TI1_SetConfig+0x6c>
 800d21e:	2300      	movs	r3, #0
 800d220:	2b00      	cmp	r3, #0
 800d222:	d008      	beq.n	800d236 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d224:	697b      	ldr	r3, [r7, #20]
 800d226:	f023 0303 	bic.w	r3, r3, #3
 800d22a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d22c:	697a      	ldr	r2, [r7, #20]
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	4313      	orrs	r3, r2
 800d232:	617b      	str	r3, [r7, #20]
 800d234:	e003      	b.n	800d23e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d236:	697b      	ldr	r3, [r7, #20]
 800d238:	f043 0301 	orr.w	r3, r3, #1
 800d23c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d244:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	011b      	lsls	r3, r3, #4
 800d24a:	b2db      	uxtb	r3, r3
 800d24c:	697a      	ldr	r2, [r7, #20]
 800d24e:	4313      	orrs	r3, r2
 800d250:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	f023 030a 	bic.w	r3, r3, #10
 800d258:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d25a:	68bb      	ldr	r3, [r7, #8]
 800d25c:	f003 030a 	and.w	r3, r3, #10
 800d260:	693a      	ldr	r2, [r7, #16]
 800d262:	4313      	orrs	r3, r2
 800d264:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	697a      	ldr	r2, [r7, #20]
 800d26a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	693a      	ldr	r2, [r7, #16]
 800d270:	621a      	str	r2, [r3, #32]
}
 800d272:	bf00      	nop
 800d274:	371c      	adds	r7, #28
 800d276:	46bd      	mov	sp, r7
 800d278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27c:	4770      	bx	lr
 800d27e:	bf00      	nop
 800d280:	40010000 	.word	0x40010000
 800d284:	40000400 	.word	0x40000400
 800d288:	40000800 	.word	0x40000800
 800d28c:	40000c00 	.word	0x40000c00
 800d290:	40010400 	.word	0x40010400
 800d294:	40014000 	.word	0x40014000
 800d298:	40001800 	.word	0x40001800

0800d29c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d29c:	b480      	push	{r7}
 800d29e:	b087      	sub	sp, #28
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	60f8      	str	r0, [r7, #12]
 800d2a4:	60b9      	str	r1, [r7, #8]
 800d2a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	6a1b      	ldr	r3, [r3, #32]
 800d2ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	6a1b      	ldr	r3, [r3, #32]
 800d2b2:	f023 0201 	bic.w	r2, r3, #1
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	699b      	ldr	r3, [r3, #24]
 800d2be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d2c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	011b      	lsls	r3, r3, #4
 800d2cc:	693a      	ldr	r2, [r7, #16]
 800d2ce:	4313      	orrs	r3, r2
 800d2d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d2d2:	697b      	ldr	r3, [r7, #20]
 800d2d4:	f023 030a 	bic.w	r3, r3, #10
 800d2d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d2da:	697a      	ldr	r2, [r7, #20]
 800d2dc:	68bb      	ldr	r3, [r7, #8]
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	693a      	ldr	r2, [r7, #16]
 800d2e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	697a      	ldr	r2, [r7, #20]
 800d2ec:	621a      	str	r2, [r3, #32]
}
 800d2ee:	bf00      	nop
 800d2f0:	371c      	adds	r7, #28
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f8:	4770      	bx	lr

0800d2fa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d2fa:	b480      	push	{r7}
 800d2fc:	b087      	sub	sp, #28
 800d2fe:	af00      	add	r7, sp, #0
 800d300:	60f8      	str	r0, [r7, #12]
 800d302:	60b9      	str	r1, [r7, #8]
 800d304:	607a      	str	r2, [r7, #4]
 800d306:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	6a1b      	ldr	r3, [r3, #32]
 800d30c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	6a1b      	ldr	r3, [r3, #32]
 800d312:	f023 0210 	bic.w	r2, r3, #16
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	699b      	ldr	r3, [r3, #24]
 800d31e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d320:	693b      	ldr	r3, [r7, #16]
 800d322:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d326:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	021b      	lsls	r3, r3, #8
 800d32c:	693a      	ldr	r2, [r7, #16]
 800d32e:	4313      	orrs	r3, r2
 800d330:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d332:	693b      	ldr	r3, [r7, #16]
 800d334:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d338:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d33a:	683b      	ldr	r3, [r7, #0]
 800d33c:	031b      	lsls	r3, r3, #12
 800d33e:	b29b      	uxth	r3, r3
 800d340:	693a      	ldr	r2, [r7, #16]
 800d342:	4313      	orrs	r3, r2
 800d344:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d346:	697b      	ldr	r3, [r7, #20]
 800d348:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d34c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d34e:	68bb      	ldr	r3, [r7, #8]
 800d350:	011b      	lsls	r3, r3, #4
 800d352:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d356:	697a      	ldr	r2, [r7, #20]
 800d358:	4313      	orrs	r3, r2
 800d35a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	693a      	ldr	r2, [r7, #16]
 800d360:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	697a      	ldr	r2, [r7, #20]
 800d366:	621a      	str	r2, [r3, #32]
}
 800d368:	bf00      	nop
 800d36a:	371c      	adds	r7, #28
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr

0800d374 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d374:	b480      	push	{r7}
 800d376:	b087      	sub	sp, #28
 800d378:	af00      	add	r7, sp, #0
 800d37a:	60f8      	str	r0, [r7, #12]
 800d37c:	60b9      	str	r1, [r7, #8]
 800d37e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	6a1b      	ldr	r3, [r3, #32]
 800d384:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	6a1b      	ldr	r3, [r3, #32]
 800d38a:	f023 0210 	bic.w	r2, r3, #16
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	699b      	ldr	r3, [r3, #24]
 800d396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d398:	693b      	ldr	r3, [r7, #16]
 800d39a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d39e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	031b      	lsls	r3, r3, #12
 800d3a4:	693a      	ldr	r2, [r7, #16]
 800d3a6:	4313      	orrs	r3, r2
 800d3a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d3aa:	697b      	ldr	r3, [r7, #20]
 800d3ac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d3b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	011b      	lsls	r3, r3, #4
 800d3b6:	697a      	ldr	r2, [r7, #20]
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	693a      	ldr	r2, [r7, #16]
 800d3c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	697a      	ldr	r2, [r7, #20]
 800d3c6:	621a      	str	r2, [r3, #32]
}
 800d3c8:	bf00      	nop
 800d3ca:	371c      	adds	r7, #28
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d2:	4770      	bx	lr

0800d3d4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d3d4:	b480      	push	{r7}
 800d3d6:	b087      	sub	sp, #28
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	60f8      	str	r0, [r7, #12]
 800d3dc:	60b9      	str	r1, [r7, #8]
 800d3de:	607a      	str	r2, [r7, #4]
 800d3e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	6a1b      	ldr	r3, [r3, #32]
 800d3e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	6a1b      	ldr	r3, [r3, #32]
 800d3ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	69db      	ldr	r3, [r3, #28]
 800d3f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	f023 0303 	bic.w	r3, r3, #3
 800d400:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800d402:	693a      	ldr	r2, [r7, #16]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	4313      	orrs	r3, r2
 800d408:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d40a:	693b      	ldr	r3, [r7, #16]
 800d40c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d410:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d412:	683b      	ldr	r3, [r7, #0]
 800d414:	011b      	lsls	r3, r3, #4
 800d416:	b2db      	uxtb	r3, r3
 800d418:	693a      	ldr	r2, [r7, #16]
 800d41a:	4313      	orrs	r3, r2
 800d41c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800d424:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	021b      	lsls	r3, r3, #8
 800d42a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800d42e:	697a      	ldr	r2, [r7, #20]
 800d430:	4313      	orrs	r3, r2
 800d432:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	693a      	ldr	r2, [r7, #16]
 800d438:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	697a      	ldr	r2, [r7, #20]
 800d43e:	621a      	str	r2, [r3, #32]
}
 800d440:	bf00      	nop
 800d442:	371c      	adds	r7, #28
 800d444:	46bd      	mov	sp, r7
 800d446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44a:	4770      	bx	lr

0800d44c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d44c:	b480      	push	{r7}
 800d44e:	b087      	sub	sp, #28
 800d450:	af00      	add	r7, sp, #0
 800d452:	60f8      	str	r0, [r7, #12]
 800d454:	60b9      	str	r1, [r7, #8]
 800d456:	607a      	str	r2, [r7, #4]
 800d458:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	6a1b      	ldr	r3, [r3, #32]
 800d45e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	6a1b      	ldr	r3, [r3, #32]
 800d464:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	69db      	ldr	r3, [r3, #28]
 800d470:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d472:	693b      	ldr	r3, [r7, #16]
 800d474:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d478:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	021b      	lsls	r3, r3, #8
 800d47e:	693a      	ldr	r2, [r7, #16]
 800d480:	4313      	orrs	r3, r2
 800d482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d484:	693b      	ldr	r3, [r7, #16]
 800d486:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d48a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	031b      	lsls	r3, r3, #12
 800d490:	b29b      	uxth	r3, r3
 800d492:	693a      	ldr	r2, [r7, #16]
 800d494:	4313      	orrs	r3, r2
 800d496:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d498:	697b      	ldr	r3, [r7, #20]
 800d49a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d49e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	031b      	lsls	r3, r3, #12
 800d4a4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d4a8:	697a      	ldr	r2, [r7, #20]
 800d4aa:	4313      	orrs	r3, r2
 800d4ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	693a      	ldr	r2, [r7, #16]
 800d4b2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	697a      	ldr	r2, [r7, #20]
 800d4b8:	621a      	str	r2, [r3, #32]
}
 800d4ba:	bf00      	nop
 800d4bc:	371c      	adds	r7, #28
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c4:	4770      	bx	lr

0800d4c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d4c6:	b480      	push	{r7}
 800d4c8:	b085      	sub	sp, #20
 800d4ca:	af00      	add	r7, sp, #0
 800d4cc:	6078      	str	r0, [r7, #4]
 800d4ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d4de:	683a      	ldr	r2, [r7, #0]
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	f043 0307 	orr.w	r3, r3, #7
 800d4e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	68fa      	ldr	r2, [r7, #12]
 800d4ee:	609a      	str	r2, [r3, #8]
}
 800d4f0:	bf00      	nop
 800d4f2:	3714      	adds	r7, #20
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fa:	4770      	bx	lr

0800d4fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d4fc:	b480      	push	{r7}
 800d4fe:	b087      	sub	sp, #28
 800d500:	af00      	add	r7, sp, #0
 800d502:	60f8      	str	r0, [r7, #12]
 800d504:	60b9      	str	r1, [r7, #8]
 800d506:	607a      	str	r2, [r7, #4]
 800d508:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	689b      	ldr	r3, [r3, #8]
 800d50e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d510:	697b      	ldr	r3, [r7, #20]
 800d512:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d516:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	021a      	lsls	r2, r3, #8
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	431a      	orrs	r2, r3
 800d520:	68bb      	ldr	r3, [r7, #8]
 800d522:	4313      	orrs	r3, r2
 800d524:	697a      	ldr	r2, [r7, #20]
 800d526:	4313      	orrs	r3, r2
 800d528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	697a      	ldr	r2, [r7, #20]
 800d52e:	609a      	str	r2, [r3, #8]
}
 800d530:	bf00      	nop
 800d532:	371c      	adds	r7, #28
 800d534:	46bd      	mov	sp, r7
 800d536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53a:	4770      	bx	lr

0800d53c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d53c:	b480      	push	{r7}
 800d53e:	b087      	sub	sp, #28
 800d540:	af00      	add	r7, sp, #0
 800d542:	60f8      	str	r0, [r7, #12]
 800d544:	60b9      	str	r1, [r7, #8]
 800d546:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	f003 031f 	and.w	r3, r3, #31
 800d54e:	2201      	movs	r2, #1
 800d550:	fa02 f303 	lsl.w	r3, r2, r3
 800d554:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	6a1a      	ldr	r2, [r3, #32]
 800d55a:	697b      	ldr	r3, [r7, #20]
 800d55c:	43db      	mvns	r3, r3
 800d55e:	401a      	ands	r2, r3
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	6a1a      	ldr	r2, [r3, #32]
 800d568:	68bb      	ldr	r3, [r7, #8]
 800d56a:	f003 031f 	and.w	r3, r3, #31
 800d56e:	6879      	ldr	r1, [r7, #4]
 800d570:	fa01 f303 	lsl.w	r3, r1, r3
 800d574:	431a      	orrs	r2, r3
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	621a      	str	r2, [r3, #32]
}
 800d57a:	bf00      	nop
 800d57c:	371c      	adds	r7, #28
 800d57e:	46bd      	mov	sp, r7
 800d580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d584:	4770      	bx	lr
	...

0800d588 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d588:	b480      	push	{r7}
 800d58a:	b085      	sub	sp, #20
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	6078      	str	r0, [r7, #4]
 800d590:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d598:	2b01      	cmp	r3, #1
 800d59a:	d101      	bne.n	800d5a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d59c:	2302      	movs	r3, #2
 800d59e:	e05a      	b.n	800d656 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2201      	movs	r2, #1
 800d5a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	2202      	movs	r2, #2
 800d5ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	685b      	ldr	r3, [r3, #4]
 800d5b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	689b      	ldr	r3, [r3, #8]
 800d5be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	68fa      	ldr	r2, [r7, #12]
 800d5ce:	4313      	orrs	r3, r2
 800d5d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	68fa      	ldr	r2, [r7, #12]
 800d5d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	4a21      	ldr	r2, [pc, #132]	@ (800d664 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d5e0:	4293      	cmp	r3, r2
 800d5e2:	d022      	beq.n	800d62a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d5ec:	d01d      	beq.n	800d62a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	4a1d      	ldr	r2, [pc, #116]	@ (800d668 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d5f4:	4293      	cmp	r3, r2
 800d5f6:	d018      	beq.n	800d62a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	4a1b      	ldr	r2, [pc, #108]	@ (800d66c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d013      	beq.n	800d62a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	4a1a      	ldr	r2, [pc, #104]	@ (800d670 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d608:	4293      	cmp	r3, r2
 800d60a:	d00e      	beq.n	800d62a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	4a18      	ldr	r2, [pc, #96]	@ (800d674 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d612:	4293      	cmp	r3, r2
 800d614:	d009      	beq.n	800d62a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	4a17      	ldr	r2, [pc, #92]	@ (800d678 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d61c:	4293      	cmp	r3, r2
 800d61e:	d004      	beq.n	800d62a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	4a15      	ldr	r2, [pc, #84]	@ (800d67c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d10c      	bne.n	800d644 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d62a:	68bb      	ldr	r3, [r7, #8]
 800d62c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d630:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	685b      	ldr	r3, [r3, #4]
 800d636:	68ba      	ldr	r2, [r7, #8]
 800d638:	4313      	orrs	r3, r2
 800d63a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	68ba      	ldr	r2, [r7, #8]
 800d642:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2201      	movs	r2, #1
 800d648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2200      	movs	r2, #0
 800d650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d654:	2300      	movs	r3, #0
}
 800d656:	4618      	mov	r0, r3
 800d658:	3714      	adds	r7, #20
 800d65a:	46bd      	mov	sp, r7
 800d65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d660:	4770      	bx	lr
 800d662:	bf00      	nop
 800d664:	40010000 	.word	0x40010000
 800d668:	40000400 	.word	0x40000400
 800d66c:	40000800 	.word	0x40000800
 800d670:	40000c00 	.word	0x40000c00
 800d674:	40010400 	.word	0x40010400
 800d678:	40014000 	.word	0x40014000
 800d67c:	40001800 	.word	0x40001800

0800d680 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d680:	b480      	push	{r7}
 800d682:	b085      	sub	sp, #20
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
 800d688:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d68a:	2300      	movs	r3, #0
 800d68c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d694:	2b01      	cmp	r3, #1
 800d696:	d101      	bne.n	800d69c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d698:	2302      	movs	r3, #2
 800d69a:	e03d      	b.n	800d718 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	2201      	movs	r2, #1
 800d6a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	68db      	ldr	r3, [r3, #12]
 800d6ae:	4313      	orrs	r3, r2
 800d6b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d6b8:	683b      	ldr	r3, [r7, #0]
 800d6ba:	689b      	ldr	r3, [r3, #8]
 800d6bc:	4313      	orrs	r3, r2
 800d6be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	685b      	ldr	r3, [r3, #4]
 800d6ca:	4313      	orrs	r3, r2
 800d6cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d6d4:	683b      	ldr	r3, [r7, #0]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	4313      	orrs	r3, r2
 800d6da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	691b      	ldr	r3, [r3, #16]
 800d6e6:	4313      	orrs	r3, r2
 800d6e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	695b      	ldr	r3, [r3, #20]
 800d6f4:	4313      	orrs	r3, r2
 800d6f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d6fe:	683b      	ldr	r3, [r7, #0]
 800d700:	69db      	ldr	r3, [r3, #28]
 800d702:	4313      	orrs	r3, r2
 800d704:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	68fa      	ldr	r2, [r7, #12]
 800d70c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	2200      	movs	r2, #0
 800d712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d716:	2300      	movs	r3, #0
}
 800d718:	4618      	mov	r0, r3
 800d71a:	3714      	adds	r7, #20
 800d71c:	46bd      	mov	sp, r7
 800d71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d722:	4770      	bx	lr

0800d724 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d724:	b480      	push	{r7}
 800d726:	b083      	sub	sp, #12
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d72c:	bf00      	nop
 800d72e:	370c      	adds	r7, #12
 800d730:	46bd      	mov	sp, r7
 800d732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d736:	4770      	bx	lr

0800d738 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d738:	b480      	push	{r7}
 800d73a:	b083      	sub	sp, #12
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d740:	bf00      	nop
 800d742:	370c      	adds	r7, #12
 800d744:	46bd      	mov	sp, r7
 800d746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74a:	4770      	bx	lr

0800d74c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b082      	sub	sp, #8
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d101      	bne.n	800d75e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d75a:	2301      	movs	r3, #1
 800d75c:	e042      	b.n	800d7e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d764:	b2db      	uxtb	r3, r3
 800d766:	2b00      	cmp	r3, #0
 800d768:	d106      	bne.n	800d778 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	2200      	movs	r2, #0
 800d76e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d772:	6878      	ldr	r0, [r7, #4]
 800d774:	f7f7 fa82 	bl	8004c7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	2224      	movs	r2, #36	@ 0x24
 800d77c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	68da      	ldr	r2, [r3, #12]
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d78e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d790:	6878      	ldr	r0, [r7, #4]
 800d792:	f001 f9af 	bl	800eaf4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	691a      	ldr	r2, [r3, #16]
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d7a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	695a      	ldr	r2, [r3, #20]
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d7b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	68da      	ldr	r2, [r3, #12]
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d7c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2220      	movs	r2, #32
 800d7d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2220      	movs	r2, #32
 800d7d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2200      	movs	r2, #0
 800d7e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d7e2:	2300      	movs	r3, #0
}
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	3708      	adds	r7, #8
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}

0800d7ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b08a      	sub	sp, #40	@ 0x28
 800d7f0:	af02      	add	r7, sp, #8
 800d7f2:	60f8      	str	r0, [r7, #12]
 800d7f4:	60b9      	str	r1, [r7, #8]
 800d7f6:	603b      	str	r3, [r7, #0]
 800d7f8:	4613      	mov	r3, r2
 800d7fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d806:	b2db      	uxtb	r3, r3
 800d808:	2b20      	cmp	r3, #32
 800d80a:	d175      	bne.n	800d8f8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d002      	beq.n	800d818 <HAL_UART_Transmit+0x2c>
 800d812:	88fb      	ldrh	r3, [r7, #6]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d101      	bne.n	800d81c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800d818:	2301      	movs	r3, #1
 800d81a:	e06e      	b.n	800d8fa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	2200      	movs	r2, #0
 800d820:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	2221      	movs	r2, #33	@ 0x21
 800d826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d82a:	f7fb fe5f 	bl	80094ec <HAL_GetTick>
 800d82e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	88fa      	ldrh	r2, [r7, #6]
 800d834:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	88fa      	ldrh	r2, [r7, #6]
 800d83a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	689b      	ldr	r3, [r3, #8]
 800d840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d844:	d108      	bne.n	800d858 <HAL_UART_Transmit+0x6c>
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	691b      	ldr	r3, [r3, #16]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d104      	bne.n	800d858 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d84e:	2300      	movs	r3, #0
 800d850:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	61bb      	str	r3, [r7, #24]
 800d856:	e003      	b.n	800d860 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d858:	68bb      	ldr	r3, [r7, #8]
 800d85a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d85c:	2300      	movs	r3, #0
 800d85e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d860:	e02e      	b.n	800d8c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	9300      	str	r3, [sp, #0]
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	2200      	movs	r2, #0
 800d86a:	2180      	movs	r1, #128	@ 0x80
 800d86c:	68f8      	ldr	r0, [r7, #12]
 800d86e:	f000 fe46 	bl	800e4fe <UART_WaitOnFlagUntilTimeout>
 800d872:	4603      	mov	r3, r0
 800d874:	2b00      	cmp	r3, #0
 800d876:	d005      	beq.n	800d884 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	2220      	movs	r2, #32
 800d87c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800d880:	2303      	movs	r3, #3
 800d882:	e03a      	b.n	800d8fa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800d884:	69fb      	ldr	r3, [r7, #28]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d10b      	bne.n	800d8a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d88a:	69bb      	ldr	r3, [r7, #24]
 800d88c:	881b      	ldrh	r3, [r3, #0]
 800d88e:	461a      	mov	r2, r3
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d898:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800d89a:	69bb      	ldr	r3, [r7, #24]
 800d89c:	3302      	adds	r3, #2
 800d89e:	61bb      	str	r3, [r7, #24]
 800d8a0:	e007      	b.n	800d8b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800d8a2:	69fb      	ldr	r3, [r7, #28]
 800d8a4:	781a      	ldrb	r2, [r3, #0]
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800d8ac:	69fb      	ldr	r3, [r7, #28]
 800d8ae:	3301      	adds	r3, #1
 800d8b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d8b6:	b29b      	uxth	r3, r3
 800d8b8:	3b01      	subs	r3, #1
 800d8ba:	b29a      	uxth	r2, r3
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d8c4:	b29b      	uxth	r3, r3
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d1cb      	bne.n	800d862 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	9300      	str	r3, [sp, #0]
 800d8ce:	697b      	ldr	r3, [r7, #20]
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	2140      	movs	r1, #64	@ 0x40
 800d8d4:	68f8      	ldr	r0, [r7, #12]
 800d8d6:	f000 fe12 	bl	800e4fe <UART_WaitOnFlagUntilTimeout>
 800d8da:	4603      	mov	r3, r0
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d005      	beq.n	800d8ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	2220      	movs	r2, #32
 800d8e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800d8e8:	2303      	movs	r3, #3
 800d8ea:	e006      	b.n	800d8fa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	2220      	movs	r2, #32
 800d8f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	e000      	b.n	800d8fa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800d8f8:	2302      	movs	r3, #2
  }
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	3720      	adds	r7, #32
 800d8fe:	46bd      	mov	sp, r7
 800d900:	bd80      	pop	{r7, pc}

0800d902 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d902:	b580      	push	{r7, lr}
 800d904:	b08a      	sub	sp, #40	@ 0x28
 800d906:	af02      	add	r7, sp, #8
 800d908:	60f8      	str	r0, [r7, #12]
 800d90a:	60b9      	str	r1, [r7, #8]
 800d90c:	603b      	str	r3, [r7, #0]
 800d90e:	4613      	mov	r3, r2
 800d910:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800d912:	2300      	movs	r3, #0
 800d914:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d91c:	b2db      	uxtb	r3, r3
 800d91e:	2b20      	cmp	r3, #32
 800d920:	f040 8081 	bne.w	800da26 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800d924:	68bb      	ldr	r3, [r7, #8]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d002      	beq.n	800d930 <HAL_UART_Receive+0x2e>
 800d92a:	88fb      	ldrh	r3, [r7, #6]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d101      	bne.n	800d934 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800d930:	2301      	movs	r3, #1
 800d932:	e079      	b.n	800da28 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	2200      	movs	r2, #0
 800d938:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	2222      	movs	r2, #34	@ 0x22
 800d93e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	2200      	movs	r2, #0
 800d946:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d948:	f7fb fdd0 	bl	80094ec <HAL_GetTick>
 800d94c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	88fa      	ldrh	r2, [r7, #6]
 800d952:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	88fa      	ldrh	r2, [r7, #6]
 800d958:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	689b      	ldr	r3, [r3, #8]
 800d95e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d962:	d108      	bne.n	800d976 <HAL_UART_Receive+0x74>
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	691b      	ldr	r3, [r3, #16]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d104      	bne.n	800d976 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800d96c:	2300      	movs	r3, #0
 800d96e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	61bb      	str	r3, [r7, #24]
 800d974:	e003      	b.n	800d97e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800d976:	68bb      	ldr	r3, [r7, #8]
 800d978:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d97a:	2300      	movs	r3, #0
 800d97c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800d97e:	e047      	b.n	800da10 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	9300      	str	r3, [sp, #0]
 800d984:	697b      	ldr	r3, [r7, #20]
 800d986:	2200      	movs	r2, #0
 800d988:	2120      	movs	r1, #32
 800d98a:	68f8      	ldr	r0, [r7, #12]
 800d98c:	f000 fdb7 	bl	800e4fe <UART_WaitOnFlagUntilTimeout>
 800d990:	4603      	mov	r3, r0
 800d992:	2b00      	cmp	r3, #0
 800d994:	d005      	beq.n	800d9a2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	2220      	movs	r2, #32
 800d99a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800d99e:	2303      	movs	r3, #3
 800d9a0:	e042      	b.n	800da28 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800d9a2:	69fb      	ldr	r3, [r7, #28]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d10c      	bne.n	800d9c2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	685b      	ldr	r3, [r3, #4]
 800d9ae:	b29b      	uxth	r3, r3
 800d9b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9b4:	b29a      	uxth	r2, r3
 800d9b6:	69bb      	ldr	r3, [r7, #24]
 800d9b8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d9ba:	69bb      	ldr	r3, [r7, #24]
 800d9bc:	3302      	adds	r3, #2
 800d9be:	61bb      	str	r3, [r7, #24]
 800d9c0:	e01f      	b.n	800da02 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	689b      	ldr	r3, [r3, #8]
 800d9c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9ca:	d007      	beq.n	800d9dc <HAL_UART_Receive+0xda>
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	689b      	ldr	r3, [r3, #8]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d10a      	bne.n	800d9ea <HAL_UART_Receive+0xe8>
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	691b      	ldr	r3, [r3, #16]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d106      	bne.n	800d9ea <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	685b      	ldr	r3, [r3, #4]
 800d9e2:	b2da      	uxtb	r2, r3
 800d9e4:	69fb      	ldr	r3, [r7, #28]
 800d9e6:	701a      	strb	r2, [r3, #0]
 800d9e8:	e008      	b.n	800d9fc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	685b      	ldr	r3, [r3, #4]
 800d9f0:	b2db      	uxtb	r3, r3
 800d9f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9f6:	b2da      	uxtb	r2, r3
 800d9f8:	69fb      	ldr	r3, [r7, #28]
 800d9fa:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800d9fc:	69fb      	ldr	r3, [r7, #28]
 800d9fe:	3301      	adds	r3, #1
 800da00:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800da06:	b29b      	uxth	r3, r3
 800da08:	3b01      	subs	r3, #1
 800da0a:	b29a      	uxth	r2, r3
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800da14:	b29b      	uxth	r3, r3
 800da16:	2b00      	cmp	r3, #0
 800da18:	d1b2      	bne.n	800d980 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	2220      	movs	r2, #32
 800da1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800da22:	2300      	movs	r3, #0
 800da24:	e000      	b.n	800da28 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800da26:	2302      	movs	r3, #2
  }
}
 800da28:	4618      	mov	r0, r3
 800da2a:	3720      	adds	r7, #32
 800da2c:	46bd      	mov	sp, r7
 800da2e:	bd80      	pop	{r7, pc}

0800da30 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b08c      	sub	sp, #48	@ 0x30
 800da34:	af00      	add	r7, sp, #0
 800da36:	60f8      	str	r0, [r7, #12]
 800da38:	60b9      	str	r1, [r7, #8]
 800da3a:	4613      	mov	r3, r2
 800da3c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800da44:	b2db      	uxtb	r3, r3
 800da46:	2b20      	cmp	r3, #32
 800da48:	d162      	bne.n	800db10 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800da4a:	68bb      	ldr	r3, [r7, #8]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d002      	beq.n	800da56 <HAL_UART_Transmit_DMA+0x26>
 800da50:	88fb      	ldrh	r3, [r7, #6]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d101      	bne.n	800da5a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800da56:	2301      	movs	r3, #1
 800da58:	e05b      	b.n	800db12 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800da5a:	68ba      	ldr	r2, [r7, #8]
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	88fa      	ldrh	r2, [r7, #6]
 800da64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	88fa      	ldrh	r2, [r7, #6]
 800da6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	2200      	movs	r2, #0
 800da70:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	2221      	movs	r2, #33	@ 0x21
 800da76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da7e:	4a27      	ldr	r2, [pc, #156]	@ (800db1c <HAL_UART_Transmit_DMA+0xec>)
 800da80:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da86:	4a26      	ldr	r2, [pc, #152]	@ (800db20 <HAL_UART_Transmit_DMA+0xf0>)
 800da88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da8e:	4a25      	ldr	r2, [pc, #148]	@ (800db24 <HAL_UART_Transmit_DMA+0xf4>)
 800da90:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da96:	2200      	movs	r2, #0
 800da98:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800da9a:	f107 0308 	add.w	r3, r7, #8
 800da9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800daa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daa6:	6819      	ldr	r1, [r3, #0]
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	3304      	adds	r3, #4
 800daae:	461a      	mov	r2, r3
 800dab0:	88fb      	ldrh	r3, [r7, #6]
 800dab2:	f7fb ff0b 	bl	80098cc <HAL_DMA_Start_IT>
 800dab6:	4603      	mov	r3, r0
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d008      	beq.n	800dace <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	2210      	movs	r2, #16
 800dac0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	2220      	movs	r2, #32
 800dac6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800daca:	2301      	movs	r3, #1
 800dacc:	e021      	b.n	800db12 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dad6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	3314      	adds	r3, #20
 800dade:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dae0:	69bb      	ldr	r3, [r7, #24]
 800dae2:	e853 3f00 	ldrex	r3, [r3]
 800dae6:	617b      	str	r3, [r7, #20]
   return(result);
 800dae8:	697b      	ldr	r3, [r7, #20]
 800daea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800daee:	62bb      	str	r3, [r7, #40]	@ 0x28
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	3314      	adds	r3, #20
 800daf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800daf8:	627a      	str	r2, [r7, #36]	@ 0x24
 800dafa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dafc:	6a39      	ldr	r1, [r7, #32]
 800dafe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db00:	e841 2300 	strex	r3, r2, [r1]
 800db04:	61fb      	str	r3, [r7, #28]
   return(result);
 800db06:	69fb      	ldr	r3, [r7, #28]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d1e5      	bne.n	800dad8 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800db0c:	2300      	movs	r3, #0
 800db0e:	e000      	b.n	800db12 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 800db10:	2302      	movs	r3, #2
  }
}
 800db12:	4618      	mov	r0, r3
 800db14:	3730      	adds	r7, #48	@ 0x30
 800db16:	46bd      	mov	sp, r7
 800db18:	bd80      	pop	{r7, pc}
 800db1a:	bf00      	nop
 800db1c:	0800e24d 	.word	0x0800e24d
 800db20:	0800e2e7 	.word	0x0800e2e7
 800db24:	0800e46b 	.word	0x0800e46b

0800db28 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b08c      	sub	sp, #48	@ 0x30
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	60f8      	str	r0, [r7, #12]
 800db30:	60b9      	str	r1, [r7, #8]
 800db32:	4613      	mov	r3, r2
 800db34:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800db3c:	b2db      	uxtb	r3, r3
 800db3e:	2b20      	cmp	r3, #32
 800db40:	d14a      	bne.n	800dbd8 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800db42:	68bb      	ldr	r3, [r7, #8]
 800db44:	2b00      	cmp	r3, #0
 800db46:	d002      	beq.n	800db4e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800db48:	88fb      	ldrh	r3, [r7, #6]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d101      	bne.n	800db52 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800db4e:	2301      	movs	r3, #1
 800db50:	e043      	b.n	800dbda <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	2201      	movs	r2, #1
 800db56:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	2200      	movs	r2, #0
 800db5c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800db5e:	88fb      	ldrh	r3, [r7, #6]
 800db60:	461a      	mov	r2, r3
 800db62:	68b9      	ldr	r1, [r7, #8]
 800db64:	68f8      	ldr	r0, [r7, #12]
 800db66:	f000 fd23 	bl	800e5b0 <UART_Start_Receive_IT>
 800db6a:	4603      	mov	r3, r0
 800db6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800db70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800db74:	2b00      	cmp	r3, #0
 800db76:	d12c      	bne.n	800dbd2 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db7c:	2b01      	cmp	r3, #1
 800db7e:	d125      	bne.n	800dbcc <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800db80:	2300      	movs	r3, #0
 800db82:	613b      	str	r3, [r7, #16]
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	613b      	str	r3, [r7, #16]
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	685b      	ldr	r3, [r3, #4]
 800db92:	613b      	str	r3, [r7, #16]
 800db94:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	330c      	adds	r3, #12
 800db9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db9e:	69bb      	ldr	r3, [r7, #24]
 800dba0:	e853 3f00 	ldrex	r3, [r3]
 800dba4:	617b      	str	r3, [r7, #20]
   return(result);
 800dba6:	697b      	ldr	r3, [r7, #20]
 800dba8:	f043 0310 	orr.w	r3, r3, #16
 800dbac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	330c      	adds	r3, #12
 800dbb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dbb6:	627a      	str	r2, [r7, #36]	@ 0x24
 800dbb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbba:	6a39      	ldr	r1, [r7, #32]
 800dbbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dbbe:	e841 2300 	strex	r3, r2, [r1]
 800dbc2:	61fb      	str	r3, [r7, #28]
   return(result);
 800dbc4:	69fb      	ldr	r3, [r7, #28]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d1e5      	bne.n	800db96 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800dbca:	e002      	b.n	800dbd2 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800dbcc:	2301      	movs	r3, #1
 800dbce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800dbd2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dbd6:	e000      	b.n	800dbda <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800dbd8:	2302      	movs	r3, #2
  }
}
 800dbda:	4618      	mov	r0, r3
 800dbdc:	3730      	adds	r7, #48	@ 0x30
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	bd80      	pop	{r7, pc}

0800dbe2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dbe2:	b580      	push	{r7, lr}
 800dbe4:	b08c      	sub	sp, #48	@ 0x30
 800dbe6:	af00      	add	r7, sp, #0
 800dbe8:	60f8      	str	r0, [r7, #12]
 800dbea:	60b9      	str	r1, [r7, #8]
 800dbec:	4613      	mov	r3, r2
 800dbee:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dbf6:	b2db      	uxtb	r3, r3
 800dbf8:	2b20      	cmp	r3, #32
 800dbfa:	d146      	bne.n	800dc8a <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800dbfc:	68bb      	ldr	r3, [r7, #8]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d002      	beq.n	800dc08 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800dc02:	88fb      	ldrh	r3, [r7, #6]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d101      	bne.n	800dc0c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800dc08:	2301      	movs	r3, #1
 800dc0a:	e03f      	b.n	800dc8c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	2201      	movs	r2, #1
 800dc10:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	2200      	movs	r2, #0
 800dc16:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800dc18:	88fb      	ldrh	r3, [r7, #6]
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	68b9      	ldr	r1, [r7, #8]
 800dc1e:	68f8      	ldr	r0, [r7, #12]
 800dc20:	f000 fd00 	bl	800e624 <UART_Start_Receive_DMA>
 800dc24:	4603      	mov	r3, r0
 800dc26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc2e:	2b01      	cmp	r3, #1
 800dc30:	d125      	bne.n	800dc7e <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800dc32:	2300      	movs	r3, #0
 800dc34:	613b      	str	r3, [r7, #16]
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	613b      	str	r3, [r7, #16]
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	685b      	ldr	r3, [r3, #4]
 800dc44:	613b      	str	r3, [r7, #16]
 800dc46:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	330c      	adds	r3, #12
 800dc4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc50:	69bb      	ldr	r3, [r7, #24]
 800dc52:	e853 3f00 	ldrex	r3, [r3]
 800dc56:	617b      	str	r3, [r7, #20]
   return(result);
 800dc58:	697b      	ldr	r3, [r7, #20]
 800dc5a:	f043 0310 	orr.w	r3, r3, #16
 800dc5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	330c      	adds	r3, #12
 800dc66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc68:	627a      	str	r2, [r7, #36]	@ 0x24
 800dc6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc6c:	6a39      	ldr	r1, [r7, #32]
 800dc6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc70:	e841 2300 	strex	r3, r2, [r1]
 800dc74:	61fb      	str	r3, [r7, #28]
   return(result);
 800dc76:	69fb      	ldr	r3, [r7, #28]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d1e5      	bne.n	800dc48 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800dc7c:	e002      	b.n	800dc84 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800dc7e:	2301      	movs	r3, #1
 800dc80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800dc84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dc88:	e000      	b.n	800dc8c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800dc8a:	2302      	movs	r3, #2
  }
}
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	3730      	adds	r7, #48	@ 0x30
 800dc90:	46bd      	mov	sp, r7
 800dc92:	bd80      	pop	{r7, pc}

0800dc94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dc94:	b580      	push	{r7, lr}
 800dc96:	b0ba      	sub	sp, #232	@ 0xe8
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	68db      	ldr	r3, [r3, #12]
 800dcac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	695b      	ldr	r3, [r3, #20]
 800dcb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800dcba:	2300      	movs	r3, #0
 800dcbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800dcc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcca:	f003 030f 	and.w	r3, r3, #15
 800dcce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800dcd2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d10f      	bne.n	800dcfa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800dcda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcde:	f003 0320 	and.w	r3, r3, #32
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d009      	beq.n	800dcfa <HAL_UART_IRQHandler+0x66>
 800dce6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dcea:	f003 0320 	and.w	r3, r3, #32
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d003      	beq.n	800dcfa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800dcf2:	6878      	ldr	r0, [r7, #4]
 800dcf4:	f000 fe40 	bl	800e978 <UART_Receive_IT>
      return;
 800dcf8:	e273      	b.n	800e1e2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800dcfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	f000 80de 	beq.w	800dec0 <HAL_UART_IRQHandler+0x22c>
 800dd04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd08:	f003 0301 	and.w	r3, r3, #1
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d106      	bne.n	800dd1e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800dd10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd14:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	f000 80d1 	beq.w	800dec0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800dd1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd22:	f003 0301 	and.w	r3, r3, #1
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d00b      	beq.n	800dd42 <HAL_UART_IRQHandler+0xae>
 800dd2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d005      	beq.n	800dd42 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd3a:	f043 0201 	orr.w	r2, r3, #1
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dd42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd46:	f003 0304 	and.w	r3, r3, #4
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d00b      	beq.n	800dd66 <HAL_UART_IRQHandler+0xd2>
 800dd4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd52:	f003 0301 	and.w	r3, r3, #1
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d005      	beq.n	800dd66 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd5e:	f043 0202 	orr.w	r2, r3, #2
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dd66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd6a:	f003 0302 	and.w	r3, r3, #2
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d00b      	beq.n	800dd8a <HAL_UART_IRQHandler+0xf6>
 800dd72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd76:	f003 0301 	and.w	r3, r3, #1
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d005      	beq.n	800dd8a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd82:	f043 0204 	orr.w	r2, r3, #4
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800dd8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd8e:	f003 0308 	and.w	r3, r3, #8
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d011      	beq.n	800ddba <HAL_UART_IRQHandler+0x126>
 800dd96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd9a:	f003 0320 	and.w	r3, r3, #32
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d105      	bne.n	800ddae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800dda2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dda6:	f003 0301 	and.w	r3, r3, #1
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d005      	beq.n	800ddba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddb2:	f043 0208 	orr.w	r2, r3, #8
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	f000 820a 	beq.w	800e1d8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ddc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ddc8:	f003 0320 	and.w	r3, r3, #32
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d008      	beq.n	800dde2 <HAL_UART_IRQHandler+0x14e>
 800ddd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ddd4:	f003 0320 	and.w	r3, r3, #32
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d002      	beq.n	800dde2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800dddc:	6878      	ldr	r0, [r7, #4]
 800ddde:	f000 fdcb 	bl	800e978 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	695b      	ldr	r3, [r3, #20]
 800dde8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddec:	2b40      	cmp	r3, #64	@ 0x40
 800ddee:	bf0c      	ite	eq
 800ddf0:	2301      	moveq	r3, #1
 800ddf2:	2300      	movne	r3, #0
 800ddf4:	b2db      	uxtb	r3, r3
 800ddf6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddfe:	f003 0308 	and.w	r3, r3, #8
 800de02:	2b00      	cmp	r3, #0
 800de04:	d103      	bne.n	800de0e <HAL_UART_IRQHandler+0x17a>
 800de06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d04f      	beq.n	800deae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 fcd6 	bl	800e7c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	695b      	ldr	r3, [r3, #20]
 800de1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de1e:	2b40      	cmp	r3, #64	@ 0x40
 800de20:	d141      	bne.n	800dea6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	3314      	adds	r3, #20
 800de28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800de30:	e853 3f00 	ldrex	r3, [r3]
 800de34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800de38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800de3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	3314      	adds	r3, #20
 800de4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800de4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800de52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800de5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800de5e:	e841 2300 	strex	r3, r2, [r1]
 800de62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800de66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d1d9      	bne.n	800de22 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de72:	2b00      	cmp	r3, #0
 800de74:	d013      	beq.n	800de9e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de7a:	4a8a      	ldr	r2, [pc, #552]	@ (800e0a4 <HAL_UART_IRQHandler+0x410>)
 800de7c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de82:	4618      	mov	r0, r3
 800de84:	f7fb fdea 	bl	8009a5c <HAL_DMA_Abort_IT>
 800de88:	4603      	mov	r3, r0
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d016      	beq.n	800debc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de94:	687a      	ldr	r2, [r7, #4]
 800de96:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800de98:	4610      	mov	r0, r2
 800de9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de9c:	e00e      	b.n	800debc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f000 f9ca 	bl	800e238 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dea4:	e00a      	b.n	800debc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dea6:	6878      	ldr	r0, [r7, #4]
 800dea8:	f000 f9c6 	bl	800e238 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800deac:	e006      	b.n	800debc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f000 f9c2 	bl	800e238 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2200      	movs	r2, #0
 800deb8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800deba:	e18d      	b.n	800e1d8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800debc:	bf00      	nop
    return;
 800debe:	e18b      	b.n	800e1d8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dec4:	2b01      	cmp	r3, #1
 800dec6:	f040 8167 	bne.w	800e198 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800deca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dece:	f003 0310 	and.w	r3, r3, #16
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	f000 8160 	beq.w	800e198 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800ded8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dedc:	f003 0310 	and.w	r3, r3, #16
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	f000 8159 	beq.w	800e198 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800dee6:	2300      	movs	r3, #0
 800dee8:	60bb      	str	r3, [r7, #8]
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	60bb      	str	r3, [r7, #8]
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	685b      	ldr	r3, [r3, #4]
 800def8:	60bb      	str	r3, [r7, #8]
 800defa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	695b      	ldr	r3, [r3, #20]
 800df02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df06:	2b40      	cmp	r3, #64	@ 0x40
 800df08:	f040 80ce 	bne.w	800e0a8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	685b      	ldr	r3, [r3, #4]
 800df14:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800df18:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	f000 80a9 	beq.w	800e074 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800df26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800df2a:	429a      	cmp	r2, r3
 800df2c:	f080 80a2 	bcs.w	800e074 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800df36:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df3c:	69db      	ldr	r3, [r3, #28]
 800df3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df42:	f000 8088 	beq.w	800e056 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	330c      	adds	r3, #12
 800df4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800df54:	e853 3f00 	ldrex	r3, [r3]
 800df58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800df5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df64:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	330c      	adds	r3, #12
 800df6e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800df72:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800df76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df7a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800df7e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800df82:	e841 2300 	strex	r3, r2, [r1]
 800df86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800df8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d1d9      	bne.n	800df46 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	3314      	adds	r3, #20
 800df98:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800df9c:	e853 3f00 	ldrex	r3, [r3]
 800dfa0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800dfa2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dfa4:	f023 0301 	bic.w	r3, r3, #1
 800dfa8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	3314      	adds	r3, #20
 800dfb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800dfb6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800dfba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfbc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800dfbe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800dfc2:	e841 2300 	strex	r3, r2, [r1]
 800dfc6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800dfc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d1e1      	bne.n	800df92 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	3314      	adds	r3, #20
 800dfd4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dfd8:	e853 3f00 	ldrex	r3, [r3]
 800dfdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800dfde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dfe0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dfe4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	3314      	adds	r3, #20
 800dfee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800dff2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800dff4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dff6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800dff8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800dffa:	e841 2300 	strex	r3, r2, [r1]
 800dffe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e000:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e002:	2b00      	cmp	r3, #0
 800e004:	d1e3      	bne.n	800dfce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	2220      	movs	r2, #32
 800e00a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	2200      	movs	r2, #0
 800e012:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	330c      	adds	r3, #12
 800e01a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e01c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e01e:	e853 3f00 	ldrex	r3, [r3]
 800e022:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e024:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e026:	f023 0310 	bic.w	r3, r3, #16
 800e02a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	330c      	adds	r3, #12
 800e034:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800e038:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e03a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e03c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e03e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e040:	e841 2300 	strex	r3, r2, [r1]
 800e044:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e046:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d1e3      	bne.n	800e014 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e050:	4618      	mov	r0, r3
 800e052:	f7fb fc93 	bl	800997c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	2202      	movs	r2, #2
 800e05a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e064:	b29b      	uxth	r3, r3
 800e066:	1ad3      	subs	r3, r2, r3
 800e068:	b29b      	uxth	r3, r3
 800e06a:	4619      	mov	r1, r3
 800e06c:	6878      	ldr	r0, [r7, #4]
 800e06e:	f7f4 f9e5 	bl	800243c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e072:	e0b3      	b.n	800e1dc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e078:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e07c:	429a      	cmp	r2, r3
 800e07e:	f040 80ad 	bne.w	800e1dc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e086:	69db      	ldr	r3, [r3, #28]
 800e088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e08c:	f040 80a6 	bne.w	800e1dc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	2202      	movs	r2, #2
 800e094:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e09a:	4619      	mov	r1, r3
 800e09c:	6878      	ldr	r0, [r7, #4]
 800e09e:	f7f4 f9cd 	bl	800243c <HAL_UARTEx_RxEventCallback>
      return;
 800e0a2:	e09b      	b.n	800e1dc <HAL_UART_IRQHandler+0x548>
 800e0a4:	0800e887 	.word	0x0800e887
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e0b0:	b29b      	uxth	r3, r3
 800e0b2:	1ad3      	subs	r3, r2, r3
 800e0b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e0bc:	b29b      	uxth	r3, r3
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	f000 808e 	beq.w	800e1e0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800e0c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	f000 8089 	beq.w	800e1e0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	330c      	adds	r3, #12
 800e0d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0d8:	e853 3f00 	ldrex	r3, [r3]
 800e0dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e0de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e0e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	330c      	adds	r3, #12
 800e0ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800e0f2:	647a      	str	r2, [r7, #68]	@ 0x44
 800e0f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e0f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e0fa:	e841 2300 	strex	r3, r2, [r1]
 800e0fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e102:	2b00      	cmp	r3, #0
 800e104:	d1e3      	bne.n	800e0ce <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	3314      	adds	r3, #20
 800e10c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e10e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e110:	e853 3f00 	ldrex	r3, [r3]
 800e114:	623b      	str	r3, [r7, #32]
   return(result);
 800e116:	6a3b      	ldr	r3, [r7, #32]
 800e118:	f023 0301 	bic.w	r3, r3, #1
 800e11c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	3314      	adds	r3, #20
 800e126:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e12a:	633a      	str	r2, [r7, #48]	@ 0x30
 800e12c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e12e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e130:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e132:	e841 2300 	strex	r3, r2, [r1]
 800e136:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d1e3      	bne.n	800e106 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	2220      	movs	r2, #32
 800e142:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	2200      	movs	r2, #0
 800e14a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	330c      	adds	r3, #12
 800e152:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e154:	693b      	ldr	r3, [r7, #16]
 800e156:	e853 3f00 	ldrex	r3, [r3]
 800e15a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	f023 0310 	bic.w	r3, r3, #16
 800e162:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	330c      	adds	r3, #12
 800e16c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800e170:	61fa      	str	r2, [r7, #28]
 800e172:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e174:	69b9      	ldr	r1, [r7, #24]
 800e176:	69fa      	ldr	r2, [r7, #28]
 800e178:	e841 2300 	strex	r3, r2, [r1]
 800e17c:	617b      	str	r3, [r7, #20]
   return(result);
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d1e3      	bne.n	800e14c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2202      	movs	r2, #2
 800e188:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e18a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e18e:	4619      	mov	r1, r3
 800e190:	6878      	ldr	r0, [r7, #4]
 800e192:	f7f4 f953 	bl	800243c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800e196:	e023      	b.n	800e1e0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800e198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e19c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d009      	beq.n	800e1b8 <HAL_UART_IRQHandler+0x524>
 800e1a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e1a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d003      	beq.n	800e1b8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f000 fb79 	bl	800e8a8 <UART_Transmit_IT>
    return;
 800e1b6:	e014      	b.n	800e1e2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800e1b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d00e      	beq.n	800e1e2 <HAL_UART_IRQHandler+0x54e>
 800e1c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e1c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d008      	beq.n	800e1e2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800e1d0:	6878      	ldr	r0, [r7, #4]
 800e1d2:	f000 fbb9 	bl	800e948 <UART_EndTransmit_IT>
    return;
 800e1d6:	e004      	b.n	800e1e2 <HAL_UART_IRQHandler+0x54e>
    return;
 800e1d8:	bf00      	nop
 800e1da:	e002      	b.n	800e1e2 <HAL_UART_IRQHandler+0x54e>
      return;
 800e1dc:	bf00      	nop
 800e1de:	e000      	b.n	800e1e2 <HAL_UART_IRQHandler+0x54e>
      return;
 800e1e0:	bf00      	nop
  }
}
 800e1e2:	37e8      	adds	r7, #232	@ 0xe8
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}

0800e1e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b083      	sub	sp, #12
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800e1f0:	bf00      	nop
 800e1f2:	370c      	adds	r7, #12
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fa:	4770      	bx	lr

0800e1fc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e1fc:	b480      	push	{r7}
 800e1fe:	b083      	sub	sp, #12
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800e204:	bf00      	nop
 800e206:	370c      	adds	r7, #12
 800e208:	46bd      	mov	sp, r7
 800e20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20e:	4770      	bx	lr

0800e210 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e210:	b480      	push	{r7}
 800e212:	b083      	sub	sp, #12
 800e214:	af00      	add	r7, sp, #0
 800e216:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800e218:	bf00      	nop
 800e21a:	370c      	adds	r7, #12
 800e21c:	46bd      	mov	sp, r7
 800e21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e222:	4770      	bx	lr

0800e224 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e224:	b480      	push	{r7}
 800e226:	b083      	sub	sp, #12
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800e22c:	bf00      	nop
 800e22e:	370c      	adds	r7, #12
 800e230:	46bd      	mov	sp, r7
 800e232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e236:	4770      	bx	lr

0800e238 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e238:	b480      	push	{r7}
 800e23a:	b083      	sub	sp, #12
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800e240:	bf00      	nop
 800e242:	370c      	adds	r7, #12
 800e244:	46bd      	mov	sp, r7
 800e246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24a:	4770      	bx	lr

0800e24c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e24c:	b580      	push	{r7, lr}
 800e24e:	b090      	sub	sp, #64	@ 0x40
 800e250:	af00      	add	r7, sp, #0
 800e252:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e258:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e264:	2b00      	cmp	r3, #0
 800e266:	d137      	bne.n	800e2d8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800e268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e26a:	2200      	movs	r2, #0
 800e26c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e26e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	3314      	adds	r3, #20
 800e274:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e278:	e853 3f00 	ldrex	r3, [r3]
 800e27c:	623b      	str	r3, [r7, #32]
   return(result);
 800e27e:	6a3b      	ldr	r3, [r7, #32]
 800e280:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e284:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	3314      	adds	r3, #20
 800e28c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e28e:	633a      	str	r2, [r7, #48]	@ 0x30
 800e290:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e292:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e296:	e841 2300 	strex	r3, r2, [r1]
 800e29a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e29c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d1e5      	bne.n	800e26e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e2a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	330c      	adds	r3, #12
 800e2a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2aa:	693b      	ldr	r3, [r7, #16]
 800e2ac:	e853 3f00 	ldrex	r3, [r3]
 800e2b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800e2ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	330c      	adds	r3, #12
 800e2c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e2c2:	61fa      	str	r2, [r7, #28]
 800e2c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2c6:	69b9      	ldr	r1, [r7, #24]
 800e2c8:	69fa      	ldr	r2, [r7, #28]
 800e2ca:	e841 2300 	strex	r3, r2, [r1]
 800e2ce:	617b      	str	r3, [r7, #20]
   return(result);
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d1e5      	bne.n	800e2a2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e2d6:	e002      	b.n	800e2de <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800e2d8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e2da:	f7ff ff85 	bl	800e1e8 <HAL_UART_TxCpltCallback>
}
 800e2de:	bf00      	nop
 800e2e0:	3740      	adds	r7, #64	@ 0x40
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	bd80      	pop	{r7, pc}

0800e2e6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e2e6:	b580      	push	{r7, lr}
 800e2e8:	b084      	sub	sp, #16
 800e2ea:	af00      	add	r7, sp, #0
 800e2ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2f2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e2f4:	68f8      	ldr	r0, [r7, #12]
 800e2f6:	f7ff ff81 	bl	800e1fc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e2fa:	bf00      	nop
 800e2fc:	3710      	adds	r7, #16
 800e2fe:	46bd      	mov	sp, r7
 800e300:	bd80      	pop	{r7, pc}

0800e302 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e302:	b580      	push	{r7, lr}
 800e304:	b09c      	sub	sp, #112	@ 0x70
 800e306:	af00      	add	r7, sp, #0
 800e308:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e30e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d172      	bne.n	800e404 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800e31e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e320:	2200      	movs	r2, #0
 800e322:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e324:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	330c      	adds	r3, #12
 800e32a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e32c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e32e:	e853 3f00 	ldrex	r3, [r3]
 800e332:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e334:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e336:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e33a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e33c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	330c      	adds	r3, #12
 800e342:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e344:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e346:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e348:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e34a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e34c:	e841 2300 	strex	r3, r2, [r1]
 800e350:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e352:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e354:	2b00      	cmp	r3, #0
 800e356:	d1e5      	bne.n	800e324 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e358:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	3314      	adds	r3, #20
 800e35e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e362:	e853 3f00 	ldrex	r3, [r3]
 800e366:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e36a:	f023 0301 	bic.w	r3, r3, #1
 800e36e:	667b      	str	r3, [r7, #100]	@ 0x64
 800e370:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	3314      	adds	r3, #20
 800e376:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e378:	647a      	str	r2, [r7, #68]	@ 0x44
 800e37a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e37c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e37e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e380:	e841 2300 	strex	r3, r2, [r1]
 800e384:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d1e5      	bne.n	800e358 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e38c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	3314      	adds	r3, #20
 800e392:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e396:	e853 3f00 	ldrex	r3, [r3]
 800e39a:	623b      	str	r3, [r7, #32]
   return(result);
 800e39c:	6a3b      	ldr	r3, [r7, #32]
 800e39e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e3a2:	663b      	str	r3, [r7, #96]	@ 0x60
 800e3a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	3314      	adds	r3, #20
 800e3aa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e3ac:	633a      	str	r2, [r7, #48]	@ 0x30
 800e3ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e3b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3b4:	e841 2300 	strex	r3, r2, [r1]
 800e3b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e3ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d1e5      	bne.n	800e38c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e3c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3c2:	2220      	movs	r2, #32
 800e3c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e3c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e3cc:	2b01      	cmp	r3, #1
 800e3ce:	d119      	bne.n	800e404 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e3d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	330c      	adds	r3, #12
 800e3d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3d8:	693b      	ldr	r3, [r7, #16]
 800e3da:	e853 3f00 	ldrex	r3, [r3]
 800e3de:	60fb      	str	r3, [r7, #12]
   return(result);
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	f023 0310 	bic.w	r3, r3, #16
 800e3e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e3e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	330c      	adds	r3, #12
 800e3ee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e3f0:	61fa      	str	r2, [r7, #28]
 800e3f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3f4:	69b9      	ldr	r1, [r7, #24]
 800e3f6:	69fa      	ldr	r2, [r7, #28]
 800e3f8:	e841 2300 	strex	r3, r2, [r1]
 800e3fc:	617b      	str	r3, [r7, #20]
   return(result);
 800e3fe:	697b      	ldr	r3, [r7, #20]
 800e400:	2b00      	cmp	r3, #0
 800e402:	d1e5      	bne.n	800e3d0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e406:	2200      	movs	r2, #0
 800e408:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e40a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e40c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e40e:	2b01      	cmp	r3, #1
 800e410:	d106      	bne.n	800e420 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e412:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e414:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e416:	4619      	mov	r1, r3
 800e418:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e41a:	f7f4 f80f 	bl	800243c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e41e:	e002      	b.n	800e426 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800e420:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e422:	f7ff fef5 	bl	800e210 <HAL_UART_RxCpltCallback>
}
 800e426:	bf00      	nop
 800e428:	3770      	adds	r7, #112	@ 0x70
 800e42a:	46bd      	mov	sp, r7
 800e42c:	bd80      	pop	{r7, pc}

0800e42e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e42e:	b580      	push	{r7, lr}
 800e430:	b084      	sub	sp, #16
 800e432:	af00      	add	r7, sp, #0
 800e434:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e43a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	2201      	movs	r2, #1
 800e440:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e446:	2b01      	cmp	r3, #1
 800e448:	d108      	bne.n	800e45c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e44e:	085b      	lsrs	r3, r3, #1
 800e450:	b29b      	uxth	r3, r3
 800e452:	4619      	mov	r1, r3
 800e454:	68f8      	ldr	r0, [r7, #12]
 800e456:	f7f3 fff1 	bl	800243c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e45a:	e002      	b.n	800e462 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800e45c:	68f8      	ldr	r0, [r7, #12]
 800e45e:	f7ff fee1 	bl	800e224 <HAL_UART_RxHalfCpltCallback>
}
 800e462:	bf00      	nop
 800e464:	3710      	adds	r7, #16
 800e466:	46bd      	mov	sp, r7
 800e468:	bd80      	pop	{r7, pc}

0800e46a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e46a:	b580      	push	{r7, lr}
 800e46c:	b084      	sub	sp, #16
 800e46e:	af00      	add	r7, sp, #0
 800e470:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800e472:	2300      	movs	r3, #0
 800e474:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e47a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800e47c:	68bb      	ldr	r3, [r7, #8]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	695b      	ldr	r3, [r3, #20]
 800e482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e486:	2b80      	cmp	r3, #128	@ 0x80
 800e488:	bf0c      	ite	eq
 800e48a:	2301      	moveq	r3, #1
 800e48c:	2300      	movne	r3, #0
 800e48e:	b2db      	uxtb	r3, r3
 800e490:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800e492:	68bb      	ldr	r3, [r7, #8]
 800e494:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e498:	b2db      	uxtb	r3, r3
 800e49a:	2b21      	cmp	r3, #33	@ 0x21
 800e49c:	d108      	bne.n	800e4b0 <UART_DMAError+0x46>
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d005      	beq.n	800e4b0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800e4a4:	68bb      	ldr	r3, [r7, #8]
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800e4aa:	68b8      	ldr	r0, [r7, #8]
 800e4ac:	f000 f960 	bl	800e770 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e4b0:	68bb      	ldr	r3, [r7, #8]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	695b      	ldr	r3, [r3, #20]
 800e4b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4ba:	2b40      	cmp	r3, #64	@ 0x40
 800e4bc:	bf0c      	ite	eq
 800e4be:	2301      	moveq	r3, #1
 800e4c0:	2300      	movne	r3, #0
 800e4c2:	b2db      	uxtb	r3, r3
 800e4c4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e4cc:	b2db      	uxtb	r3, r3
 800e4ce:	2b22      	cmp	r3, #34	@ 0x22
 800e4d0:	d108      	bne.n	800e4e4 <UART_DMAError+0x7a>
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d005      	beq.n	800e4e4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800e4d8:	68bb      	ldr	r3, [r7, #8]
 800e4da:	2200      	movs	r2, #0
 800e4dc:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800e4de:	68b8      	ldr	r0, [r7, #8]
 800e4e0:	f000 f96e 	bl	800e7c0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4e8:	f043 0210 	orr.w	r2, r3, #16
 800e4ec:	68bb      	ldr	r3, [r7, #8]
 800e4ee:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e4f0:	68b8      	ldr	r0, [r7, #8]
 800e4f2:	f7ff fea1 	bl	800e238 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e4f6:	bf00      	nop
 800e4f8:	3710      	adds	r7, #16
 800e4fa:	46bd      	mov	sp, r7
 800e4fc:	bd80      	pop	{r7, pc}

0800e4fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800e4fe:	b580      	push	{r7, lr}
 800e500:	b086      	sub	sp, #24
 800e502:	af00      	add	r7, sp, #0
 800e504:	60f8      	str	r0, [r7, #12]
 800e506:	60b9      	str	r1, [r7, #8]
 800e508:	603b      	str	r3, [r7, #0]
 800e50a:	4613      	mov	r3, r2
 800e50c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e50e:	e03b      	b.n	800e588 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e510:	6a3b      	ldr	r3, [r7, #32]
 800e512:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e516:	d037      	beq.n	800e588 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e518:	f7fa ffe8 	bl	80094ec <HAL_GetTick>
 800e51c:	4602      	mov	r2, r0
 800e51e:	683b      	ldr	r3, [r7, #0]
 800e520:	1ad3      	subs	r3, r2, r3
 800e522:	6a3a      	ldr	r2, [r7, #32]
 800e524:	429a      	cmp	r2, r3
 800e526:	d302      	bcc.n	800e52e <UART_WaitOnFlagUntilTimeout+0x30>
 800e528:	6a3b      	ldr	r3, [r7, #32]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d101      	bne.n	800e532 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e52e:	2303      	movs	r3, #3
 800e530:	e03a      	b.n	800e5a8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	68db      	ldr	r3, [r3, #12]
 800e538:	f003 0304 	and.w	r3, r3, #4
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d023      	beq.n	800e588 <UART_WaitOnFlagUntilTimeout+0x8a>
 800e540:	68bb      	ldr	r3, [r7, #8]
 800e542:	2b80      	cmp	r3, #128	@ 0x80
 800e544:	d020      	beq.n	800e588 <UART_WaitOnFlagUntilTimeout+0x8a>
 800e546:	68bb      	ldr	r3, [r7, #8]
 800e548:	2b40      	cmp	r3, #64	@ 0x40
 800e54a:	d01d      	beq.n	800e588 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	f003 0308 	and.w	r3, r3, #8
 800e556:	2b08      	cmp	r3, #8
 800e558:	d116      	bne.n	800e588 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800e55a:	2300      	movs	r3, #0
 800e55c:	617b      	str	r3, [r7, #20]
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	617b      	str	r3, [r7, #20]
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	685b      	ldr	r3, [r3, #4]
 800e56c:	617b      	str	r3, [r7, #20]
 800e56e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e570:	68f8      	ldr	r0, [r7, #12]
 800e572:	f000 f925 	bl	800e7c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	2208      	movs	r2, #8
 800e57a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	2200      	movs	r2, #0
 800e580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800e584:	2301      	movs	r3, #1
 800e586:	e00f      	b.n	800e5a8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	681a      	ldr	r2, [r3, #0]
 800e58e:	68bb      	ldr	r3, [r7, #8]
 800e590:	4013      	ands	r3, r2
 800e592:	68ba      	ldr	r2, [r7, #8]
 800e594:	429a      	cmp	r2, r3
 800e596:	bf0c      	ite	eq
 800e598:	2301      	moveq	r3, #1
 800e59a:	2300      	movne	r3, #0
 800e59c:	b2db      	uxtb	r3, r3
 800e59e:	461a      	mov	r2, r3
 800e5a0:	79fb      	ldrb	r3, [r7, #7]
 800e5a2:	429a      	cmp	r2, r3
 800e5a4:	d0b4      	beq.n	800e510 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e5a6:	2300      	movs	r3, #0
}
 800e5a8:	4618      	mov	r0, r3
 800e5aa:	3718      	adds	r7, #24
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	bd80      	pop	{r7, pc}

0800e5b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e5b0:	b480      	push	{r7}
 800e5b2:	b085      	sub	sp, #20
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	60f8      	str	r0, [r7, #12]
 800e5b8:	60b9      	str	r1, [r7, #8]
 800e5ba:	4613      	mov	r3, r2
 800e5bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	68ba      	ldr	r2, [r7, #8]
 800e5c2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	88fa      	ldrh	r2, [r7, #6]
 800e5c8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	88fa      	ldrh	r2, [r7, #6]
 800e5ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	2222      	movs	r2, #34	@ 0x22
 800e5da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	691b      	ldr	r3, [r3, #16]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d007      	beq.n	800e5f6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	68da      	ldr	r2, [r3, #12]
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e5f4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	695a      	ldr	r2, [r3, #20]
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	f042 0201 	orr.w	r2, r2, #1
 800e604:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	68da      	ldr	r2, [r3, #12]
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	f042 0220 	orr.w	r2, r2, #32
 800e614:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e616:	2300      	movs	r3, #0
}
 800e618:	4618      	mov	r0, r3
 800e61a:	3714      	adds	r7, #20
 800e61c:	46bd      	mov	sp, r7
 800e61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e622:	4770      	bx	lr

0800e624 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e624:	b580      	push	{r7, lr}
 800e626:	b098      	sub	sp, #96	@ 0x60
 800e628:	af00      	add	r7, sp, #0
 800e62a:	60f8      	str	r0, [r7, #12]
 800e62c:	60b9      	str	r1, [r7, #8]
 800e62e:	4613      	mov	r3, r2
 800e630:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800e632:	68ba      	ldr	r2, [r7, #8]
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	88fa      	ldrh	r2, [r7, #6]
 800e63c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	2200      	movs	r2, #0
 800e642:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	2222      	movs	r2, #34	@ 0x22
 800e648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e650:	4a44      	ldr	r2, [pc, #272]	@ (800e764 <UART_Start_Receive_DMA+0x140>)
 800e652:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e658:	4a43      	ldr	r2, [pc, #268]	@ (800e768 <UART_Start_Receive_DMA+0x144>)
 800e65a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e660:	4a42      	ldr	r2, [pc, #264]	@ (800e76c <UART_Start_Receive_DMA+0x148>)
 800e662:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e668:	2200      	movs	r2, #0
 800e66a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800e66c:	f107 0308 	add.w	r3, r7, #8
 800e670:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	3304      	adds	r3, #4
 800e67c:	4619      	mov	r1, r3
 800e67e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e680:	681a      	ldr	r2, [r3, #0]
 800e682:	88fb      	ldrh	r3, [r7, #6]
 800e684:	f7fb f922 	bl	80098cc <HAL_DMA_Start_IT>
 800e688:	4603      	mov	r3, r0
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d008      	beq.n	800e6a0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	2210      	movs	r2, #16
 800e692:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	2220      	movs	r2, #32
 800e698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800e69c:	2301      	movs	r3, #1
 800e69e:	e05d      	b.n	800e75c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	613b      	str	r3, [r7, #16]
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	613b      	str	r3, [r7, #16]
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	685b      	ldr	r3, [r3, #4]
 800e6b2:	613b      	str	r3, [r7, #16]
 800e6b4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	691b      	ldr	r3, [r3, #16]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d019      	beq.n	800e6f2 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	330c      	adds	r3, #12
 800e6c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e6c8:	e853 3f00 	ldrex	r3, [r3]
 800e6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e6ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e6d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e6d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	330c      	adds	r3, #12
 800e6dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e6de:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e6e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6e2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e6e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e6e6:	e841 2300 	strex	r3, r2, [r1]
 800e6ea:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e6ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d1e5      	bne.n	800e6be <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	3314      	adds	r3, #20
 800e6f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6fc:	e853 3f00 	ldrex	r3, [r3]
 800e700:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e704:	f043 0301 	orr.w	r3, r3, #1
 800e708:	657b      	str	r3, [r7, #84]	@ 0x54
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	3314      	adds	r3, #20
 800e710:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e712:	63ba      	str	r2, [r7, #56]	@ 0x38
 800e714:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e716:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e718:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e71a:	e841 2300 	strex	r3, r2, [r1]
 800e71e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e722:	2b00      	cmp	r3, #0
 800e724:	d1e5      	bne.n	800e6f2 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	3314      	adds	r3, #20
 800e72c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e72e:	69bb      	ldr	r3, [r7, #24]
 800e730:	e853 3f00 	ldrex	r3, [r3]
 800e734:	617b      	str	r3, [r7, #20]
   return(result);
 800e736:	697b      	ldr	r3, [r7, #20]
 800e738:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e73c:	653b      	str	r3, [r7, #80]	@ 0x50
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	3314      	adds	r3, #20
 800e744:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e746:	627a      	str	r2, [r7, #36]	@ 0x24
 800e748:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e74a:	6a39      	ldr	r1, [r7, #32]
 800e74c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e74e:	e841 2300 	strex	r3, r2, [r1]
 800e752:	61fb      	str	r3, [r7, #28]
   return(result);
 800e754:	69fb      	ldr	r3, [r7, #28]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d1e5      	bne.n	800e726 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800e75a:	2300      	movs	r3, #0
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	3760      	adds	r7, #96	@ 0x60
 800e760:	46bd      	mov	sp, r7
 800e762:	bd80      	pop	{r7, pc}
 800e764:	0800e303 	.word	0x0800e303
 800e768:	0800e42f 	.word	0x0800e42f
 800e76c:	0800e46b 	.word	0x0800e46b

0800e770 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e770:	b480      	push	{r7}
 800e772:	b089      	sub	sp, #36	@ 0x24
 800e774:	af00      	add	r7, sp, #0
 800e776:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	330c      	adds	r3, #12
 800e77e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	e853 3f00 	ldrex	r3, [r3]
 800e786:	60bb      	str	r3, [r7, #8]
   return(result);
 800e788:	68bb      	ldr	r3, [r7, #8]
 800e78a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e78e:	61fb      	str	r3, [r7, #28]
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	330c      	adds	r3, #12
 800e796:	69fa      	ldr	r2, [r7, #28]
 800e798:	61ba      	str	r2, [r7, #24]
 800e79a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e79c:	6979      	ldr	r1, [r7, #20]
 800e79e:	69ba      	ldr	r2, [r7, #24]
 800e7a0:	e841 2300 	strex	r3, r2, [r1]
 800e7a4:	613b      	str	r3, [r7, #16]
   return(result);
 800e7a6:	693b      	ldr	r3, [r7, #16]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d1e5      	bne.n	800e778 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	2220      	movs	r2, #32
 800e7b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800e7b4:	bf00      	nop
 800e7b6:	3724      	adds	r7, #36	@ 0x24
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7be:	4770      	bx	lr

0800e7c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e7c0:	b480      	push	{r7}
 800e7c2:	b095      	sub	sp, #84	@ 0x54
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	330c      	adds	r3, #12
 800e7ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7d2:	e853 3f00 	ldrex	r3, [r3]
 800e7d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e7d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e7de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	330c      	adds	r3, #12
 800e7e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e7e8:	643a      	str	r2, [r7, #64]	@ 0x40
 800e7ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e7ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e7f0:	e841 2300 	strex	r3, r2, [r1]
 800e7f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d1e5      	bne.n	800e7c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	3314      	adds	r3, #20
 800e802:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e804:	6a3b      	ldr	r3, [r7, #32]
 800e806:	e853 3f00 	ldrex	r3, [r3]
 800e80a:	61fb      	str	r3, [r7, #28]
   return(result);
 800e80c:	69fb      	ldr	r3, [r7, #28]
 800e80e:	f023 0301 	bic.w	r3, r3, #1
 800e812:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	3314      	adds	r3, #20
 800e81a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e81c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e81e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e820:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e822:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e824:	e841 2300 	strex	r3, r2, [r1]
 800e828:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d1e5      	bne.n	800e7fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e834:	2b01      	cmp	r3, #1
 800e836:	d119      	bne.n	800e86c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	330c      	adds	r3, #12
 800e83e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	e853 3f00 	ldrex	r3, [r3]
 800e846:	60bb      	str	r3, [r7, #8]
   return(result);
 800e848:	68bb      	ldr	r3, [r7, #8]
 800e84a:	f023 0310 	bic.w	r3, r3, #16
 800e84e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	330c      	adds	r3, #12
 800e856:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e858:	61ba      	str	r2, [r7, #24]
 800e85a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e85c:	6979      	ldr	r1, [r7, #20]
 800e85e:	69ba      	ldr	r2, [r7, #24]
 800e860:	e841 2300 	strex	r3, r2, [r1]
 800e864:	613b      	str	r3, [r7, #16]
   return(result);
 800e866:	693b      	ldr	r3, [r7, #16]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d1e5      	bne.n	800e838 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2220      	movs	r2, #32
 800e870:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2200      	movs	r2, #0
 800e878:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800e87a:	bf00      	nop
 800e87c:	3754      	adds	r7, #84	@ 0x54
 800e87e:	46bd      	mov	sp, r7
 800e880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e884:	4770      	bx	lr

0800e886 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e886:	b580      	push	{r7, lr}
 800e888:	b084      	sub	sp, #16
 800e88a:	af00      	add	r7, sp, #0
 800e88c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e892:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	2200      	movs	r2, #0
 800e898:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e89a:	68f8      	ldr	r0, [r7, #12]
 800e89c:	f7ff fccc 	bl	800e238 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e8a0:	bf00      	nop
 800e8a2:	3710      	adds	r7, #16
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	bd80      	pop	{r7, pc}

0800e8a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800e8a8:	b480      	push	{r7}
 800e8aa:	b085      	sub	sp, #20
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e8b6:	b2db      	uxtb	r3, r3
 800e8b8:	2b21      	cmp	r3, #33	@ 0x21
 800e8ba:	d13e      	bne.n	800e93a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	689b      	ldr	r3, [r3, #8]
 800e8c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e8c4:	d114      	bne.n	800e8f0 <UART_Transmit_IT+0x48>
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	691b      	ldr	r3, [r3, #16]
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d110      	bne.n	800e8f0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	6a1b      	ldr	r3, [r3, #32]
 800e8d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	881b      	ldrh	r3, [r3, #0]
 800e8d8:	461a      	mov	r2, r3
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e8e2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	6a1b      	ldr	r3, [r3, #32]
 800e8e8:	1c9a      	adds	r2, r3, #2
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	621a      	str	r2, [r3, #32]
 800e8ee:	e008      	b.n	800e902 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	6a1b      	ldr	r3, [r3, #32]
 800e8f4:	1c59      	adds	r1, r3, #1
 800e8f6:	687a      	ldr	r2, [r7, #4]
 800e8f8:	6211      	str	r1, [r2, #32]
 800e8fa:	781a      	ldrb	r2, [r3, #0]
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e906:	b29b      	uxth	r3, r3
 800e908:	3b01      	subs	r3, #1
 800e90a:	b29b      	uxth	r3, r3
 800e90c:	687a      	ldr	r2, [r7, #4]
 800e90e:	4619      	mov	r1, r3
 800e910:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800e912:	2b00      	cmp	r3, #0
 800e914:	d10f      	bne.n	800e936 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	68da      	ldr	r2, [r3, #12]
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e924:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	68da      	ldr	r2, [r3, #12]
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e934:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800e936:	2300      	movs	r3, #0
 800e938:	e000      	b.n	800e93c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800e93a:	2302      	movs	r3, #2
  }
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	3714      	adds	r7, #20
 800e940:	46bd      	mov	sp, r7
 800e942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e946:	4770      	bx	lr

0800e948 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e948:	b580      	push	{r7, lr}
 800e94a:	b082      	sub	sp, #8
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	68da      	ldr	r2, [r3, #12]
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e95e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	2220      	movs	r2, #32
 800e964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e968:	6878      	ldr	r0, [r7, #4]
 800e96a:	f7ff fc3d 	bl	800e1e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800e96e:	2300      	movs	r3, #0
}
 800e970:	4618      	mov	r0, r3
 800e972:	3708      	adds	r7, #8
 800e974:	46bd      	mov	sp, r7
 800e976:	bd80      	pop	{r7, pc}

0800e978 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800e978:	b580      	push	{r7, lr}
 800e97a:	b08c      	sub	sp, #48	@ 0x30
 800e97c:	af00      	add	r7, sp, #0
 800e97e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800e980:	2300      	movs	r3, #0
 800e982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800e984:	2300      	movs	r3, #0
 800e986:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e98e:	b2db      	uxtb	r3, r3
 800e990:	2b22      	cmp	r3, #34	@ 0x22
 800e992:	f040 80aa 	bne.w	800eaea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	689b      	ldr	r3, [r3, #8]
 800e99a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e99e:	d115      	bne.n	800e9cc <UART_Receive_IT+0x54>
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	691b      	ldr	r3, [r3, #16]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d111      	bne.n	800e9cc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	685b      	ldr	r3, [r3, #4]
 800e9b4:	b29b      	uxth	r3, r3
 800e9b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9ba:	b29a      	uxth	r2, r3
 800e9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9be:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9c4:	1c9a      	adds	r2, r3, #2
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	629a      	str	r2, [r3, #40]	@ 0x28
 800e9ca:	e024      	b.n	800ea16 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	689b      	ldr	r3, [r3, #8]
 800e9d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e9da:	d007      	beq.n	800e9ec <UART_Receive_IT+0x74>
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	689b      	ldr	r3, [r3, #8]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d10a      	bne.n	800e9fa <UART_Receive_IT+0x82>
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	691b      	ldr	r3, [r3, #16]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d106      	bne.n	800e9fa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	685b      	ldr	r3, [r3, #4]
 800e9f2:	b2da      	uxtb	r2, r3
 800e9f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9f6:	701a      	strb	r2, [r3, #0]
 800e9f8:	e008      	b.n	800ea0c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	685b      	ldr	r3, [r3, #4]
 800ea00:	b2db      	uxtb	r3, r3
 800ea02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea06:	b2da      	uxtb	r2, r3
 800ea08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea0a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea10:	1c5a      	adds	r2, r3, #1
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ea1a:	b29b      	uxth	r3, r3
 800ea1c:	3b01      	subs	r3, #1
 800ea1e:	b29b      	uxth	r3, r3
 800ea20:	687a      	ldr	r2, [r7, #4]
 800ea22:	4619      	mov	r1, r3
 800ea24:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d15d      	bne.n	800eae6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	68da      	ldr	r2, [r3, #12]
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	f022 0220 	bic.w	r2, r2, #32
 800ea38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	68da      	ldr	r2, [r3, #12]
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ea48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	695a      	ldr	r2, [r3, #20]
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	f022 0201 	bic.w	r2, r2, #1
 800ea58:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	2220      	movs	r2, #32
 800ea5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2200      	movs	r2, #0
 800ea66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea6c:	2b01      	cmp	r3, #1
 800ea6e:	d135      	bne.n	800eadc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	2200      	movs	r2, #0
 800ea74:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	330c      	adds	r3, #12
 800ea7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea7e:	697b      	ldr	r3, [r7, #20]
 800ea80:	e853 3f00 	ldrex	r3, [r3]
 800ea84:	613b      	str	r3, [r7, #16]
   return(result);
 800ea86:	693b      	ldr	r3, [r7, #16]
 800ea88:	f023 0310 	bic.w	r3, r3, #16
 800ea8c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	330c      	adds	r3, #12
 800ea94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea96:	623a      	str	r2, [r7, #32]
 800ea98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea9a:	69f9      	ldr	r1, [r7, #28]
 800ea9c:	6a3a      	ldr	r2, [r7, #32]
 800ea9e:	e841 2300 	strex	r3, r2, [r1]
 800eaa2:	61bb      	str	r3, [r7, #24]
   return(result);
 800eaa4:	69bb      	ldr	r3, [r7, #24]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d1e5      	bne.n	800ea76 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	f003 0310 	and.w	r3, r3, #16
 800eab4:	2b10      	cmp	r3, #16
 800eab6:	d10a      	bne.n	800eace <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800eab8:	2300      	movs	r3, #0
 800eaba:	60fb      	str	r3, [r7, #12]
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	60fb      	str	r3, [r7, #12]
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	685b      	ldr	r3, [r3, #4]
 800eaca:	60fb      	str	r3, [r7, #12]
 800eacc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ead2:	4619      	mov	r1, r3
 800ead4:	6878      	ldr	r0, [r7, #4]
 800ead6:	f7f3 fcb1 	bl	800243c <HAL_UARTEx_RxEventCallback>
 800eada:	e002      	b.n	800eae2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800eadc:	6878      	ldr	r0, [r7, #4]
 800eade:	f7ff fb97 	bl	800e210 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800eae2:	2300      	movs	r3, #0
 800eae4:	e002      	b.n	800eaec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800eae6:	2300      	movs	r3, #0
 800eae8:	e000      	b.n	800eaec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800eaea:	2302      	movs	r3, #2
  }
}
 800eaec:	4618      	mov	r0, r3
 800eaee:	3730      	adds	r7, #48	@ 0x30
 800eaf0:	46bd      	mov	sp, r7
 800eaf2:	bd80      	pop	{r7, pc}

0800eaf4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800eaf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800eaf8:	b0c0      	sub	sp, #256	@ 0x100
 800eafa:	af00      	add	r7, sp, #0
 800eafc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800eb00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	691b      	ldr	r3, [r3, #16]
 800eb08:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800eb0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb10:	68d9      	ldr	r1, [r3, #12]
 800eb12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb16:	681a      	ldr	r2, [r3, #0]
 800eb18:	ea40 0301 	orr.w	r3, r0, r1
 800eb1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800eb1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb22:	689a      	ldr	r2, [r3, #8]
 800eb24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb28:	691b      	ldr	r3, [r3, #16]
 800eb2a:	431a      	orrs	r2, r3
 800eb2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb30:	695b      	ldr	r3, [r3, #20]
 800eb32:	431a      	orrs	r2, r3
 800eb34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb38:	69db      	ldr	r3, [r3, #28]
 800eb3a:	4313      	orrs	r3, r2
 800eb3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800eb40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	68db      	ldr	r3, [r3, #12]
 800eb48:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800eb4c:	f021 010c 	bic.w	r1, r1, #12
 800eb50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb54:	681a      	ldr	r2, [r3, #0]
 800eb56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800eb5a:	430b      	orrs	r3, r1
 800eb5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800eb5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	695b      	ldr	r3, [r3, #20]
 800eb66:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800eb6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb6e:	6999      	ldr	r1, [r3, #24]
 800eb70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb74:	681a      	ldr	r2, [r3, #0]
 800eb76:	ea40 0301 	orr.w	r3, r0, r1
 800eb7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800eb7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb80:	681a      	ldr	r2, [r3, #0]
 800eb82:	4b8f      	ldr	r3, [pc, #572]	@ (800edc0 <UART_SetConfig+0x2cc>)
 800eb84:	429a      	cmp	r2, r3
 800eb86:	d005      	beq.n	800eb94 <UART_SetConfig+0xa0>
 800eb88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eb8c:	681a      	ldr	r2, [r3, #0]
 800eb8e:	4b8d      	ldr	r3, [pc, #564]	@ (800edc4 <UART_SetConfig+0x2d0>)
 800eb90:	429a      	cmp	r2, r3
 800eb92:	d104      	bne.n	800eb9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800eb94:	f7fc f96e 	bl	800ae74 <HAL_RCC_GetPCLK2Freq>
 800eb98:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800eb9c:	e003      	b.n	800eba6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800eb9e:	f7fc f955 	bl	800ae4c <HAL_RCC_GetPCLK1Freq>
 800eba2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800eba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ebaa:	69db      	ldr	r3, [r3, #28]
 800ebac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ebb0:	f040 810c 	bne.w	800edcc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ebb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ebb8:	2200      	movs	r2, #0
 800ebba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ebbe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800ebc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800ebc6:	4622      	mov	r2, r4
 800ebc8:	462b      	mov	r3, r5
 800ebca:	1891      	adds	r1, r2, r2
 800ebcc:	65b9      	str	r1, [r7, #88]	@ 0x58
 800ebce:	415b      	adcs	r3, r3
 800ebd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ebd2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800ebd6:	4621      	mov	r1, r4
 800ebd8:	eb12 0801 	adds.w	r8, r2, r1
 800ebdc:	4629      	mov	r1, r5
 800ebde:	eb43 0901 	adc.w	r9, r3, r1
 800ebe2:	f04f 0200 	mov.w	r2, #0
 800ebe6:	f04f 0300 	mov.w	r3, #0
 800ebea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ebee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ebf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ebf6:	4690      	mov	r8, r2
 800ebf8:	4699      	mov	r9, r3
 800ebfa:	4623      	mov	r3, r4
 800ebfc:	eb18 0303 	adds.w	r3, r8, r3
 800ec00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ec04:	462b      	mov	r3, r5
 800ec06:	eb49 0303 	adc.w	r3, r9, r3
 800ec0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ec0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ec12:	685b      	ldr	r3, [r3, #4]
 800ec14:	2200      	movs	r2, #0
 800ec16:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ec1a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800ec1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ec22:	460b      	mov	r3, r1
 800ec24:	18db      	adds	r3, r3, r3
 800ec26:	653b      	str	r3, [r7, #80]	@ 0x50
 800ec28:	4613      	mov	r3, r2
 800ec2a:	eb42 0303 	adc.w	r3, r2, r3
 800ec2e:	657b      	str	r3, [r7, #84]	@ 0x54
 800ec30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800ec34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800ec38:	f7f2 f826 	bl	8000c88 <__aeabi_uldivmod>
 800ec3c:	4602      	mov	r2, r0
 800ec3e:	460b      	mov	r3, r1
 800ec40:	4b61      	ldr	r3, [pc, #388]	@ (800edc8 <UART_SetConfig+0x2d4>)
 800ec42:	fba3 2302 	umull	r2, r3, r3, r2
 800ec46:	095b      	lsrs	r3, r3, #5
 800ec48:	011c      	lsls	r4, r3, #4
 800ec4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ec4e:	2200      	movs	r2, #0
 800ec50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ec54:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800ec58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800ec5c:	4642      	mov	r2, r8
 800ec5e:	464b      	mov	r3, r9
 800ec60:	1891      	adds	r1, r2, r2
 800ec62:	64b9      	str	r1, [r7, #72]	@ 0x48
 800ec64:	415b      	adcs	r3, r3
 800ec66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ec68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800ec6c:	4641      	mov	r1, r8
 800ec6e:	eb12 0a01 	adds.w	sl, r2, r1
 800ec72:	4649      	mov	r1, r9
 800ec74:	eb43 0b01 	adc.w	fp, r3, r1
 800ec78:	f04f 0200 	mov.w	r2, #0
 800ec7c:	f04f 0300 	mov.w	r3, #0
 800ec80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ec84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ec88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ec8c:	4692      	mov	sl, r2
 800ec8e:	469b      	mov	fp, r3
 800ec90:	4643      	mov	r3, r8
 800ec92:	eb1a 0303 	adds.w	r3, sl, r3
 800ec96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ec9a:	464b      	mov	r3, r9
 800ec9c:	eb4b 0303 	adc.w	r3, fp, r3
 800eca0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800eca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eca8:	685b      	ldr	r3, [r3, #4]
 800ecaa:	2200      	movs	r2, #0
 800ecac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ecb0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800ecb4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ecb8:	460b      	mov	r3, r1
 800ecba:	18db      	adds	r3, r3, r3
 800ecbc:	643b      	str	r3, [r7, #64]	@ 0x40
 800ecbe:	4613      	mov	r3, r2
 800ecc0:	eb42 0303 	adc.w	r3, r2, r3
 800ecc4:	647b      	str	r3, [r7, #68]	@ 0x44
 800ecc6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800ecca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800ecce:	f7f1 ffdb 	bl	8000c88 <__aeabi_uldivmod>
 800ecd2:	4602      	mov	r2, r0
 800ecd4:	460b      	mov	r3, r1
 800ecd6:	4611      	mov	r1, r2
 800ecd8:	4b3b      	ldr	r3, [pc, #236]	@ (800edc8 <UART_SetConfig+0x2d4>)
 800ecda:	fba3 2301 	umull	r2, r3, r3, r1
 800ecde:	095b      	lsrs	r3, r3, #5
 800ece0:	2264      	movs	r2, #100	@ 0x64
 800ece2:	fb02 f303 	mul.w	r3, r2, r3
 800ece6:	1acb      	subs	r3, r1, r3
 800ece8:	00db      	lsls	r3, r3, #3
 800ecea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800ecee:	4b36      	ldr	r3, [pc, #216]	@ (800edc8 <UART_SetConfig+0x2d4>)
 800ecf0:	fba3 2302 	umull	r2, r3, r3, r2
 800ecf4:	095b      	lsrs	r3, r3, #5
 800ecf6:	005b      	lsls	r3, r3, #1
 800ecf8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800ecfc:	441c      	add	r4, r3
 800ecfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ed02:	2200      	movs	r2, #0
 800ed04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ed08:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800ed0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800ed10:	4642      	mov	r2, r8
 800ed12:	464b      	mov	r3, r9
 800ed14:	1891      	adds	r1, r2, r2
 800ed16:	63b9      	str	r1, [r7, #56]	@ 0x38
 800ed18:	415b      	adcs	r3, r3
 800ed1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ed1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800ed20:	4641      	mov	r1, r8
 800ed22:	1851      	adds	r1, r2, r1
 800ed24:	6339      	str	r1, [r7, #48]	@ 0x30
 800ed26:	4649      	mov	r1, r9
 800ed28:	414b      	adcs	r3, r1
 800ed2a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed2c:	f04f 0200 	mov.w	r2, #0
 800ed30:	f04f 0300 	mov.w	r3, #0
 800ed34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800ed38:	4659      	mov	r1, fp
 800ed3a:	00cb      	lsls	r3, r1, #3
 800ed3c:	4651      	mov	r1, sl
 800ed3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ed42:	4651      	mov	r1, sl
 800ed44:	00ca      	lsls	r2, r1, #3
 800ed46:	4610      	mov	r0, r2
 800ed48:	4619      	mov	r1, r3
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	4642      	mov	r2, r8
 800ed4e:	189b      	adds	r3, r3, r2
 800ed50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ed54:	464b      	mov	r3, r9
 800ed56:	460a      	mov	r2, r1
 800ed58:	eb42 0303 	adc.w	r3, r2, r3
 800ed5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ed60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ed64:	685b      	ldr	r3, [r3, #4]
 800ed66:	2200      	movs	r2, #0
 800ed68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ed6c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ed70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ed74:	460b      	mov	r3, r1
 800ed76:	18db      	adds	r3, r3, r3
 800ed78:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ed7a:	4613      	mov	r3, r2
 800ed7c:	eb42 0303 	adc.w	r3, r2, r3
 800ed80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ed82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ed86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ed8a:	f7f1 ff7d 	bl	8000c88 <__aeabi_uldivmod>
 800ed8e:	4602      	mov	r2, r0
 800ed90:	460b      	mov	r3, r1
 800ed92:	4b0d      	ldr	r3, [pc, #52]	@ (800edc8 <UART_SetConfig+0x2d4>)
 800ed94:	fba3 1302 	umull	r1, r3, r3, r2
 800ed98:	095b      	lsrs	r3, r3, #5
 800ed9a:	2164      	movs	r1, #100	@ 0x64
 800ed9c:	fb01 f303 	mul.w	r3, r1, r3
 800eda0:	1ad3      	subs	r3, r2, r3
 800eda2:	00db      	lsls	r3, r3, #3
 800eda4:	3332      	adds	r3, #50	@ 0x32
 800eda6:	4a08      	ldr	r2, [pc, #32]	@ (800edc8 <UART_SetConfig+0x2d4>)
 800eda8:	fba2 2303 	umull	r2, r3, r2, r3
 800edac:	095b      	lsrs	r3, r3, #5
 800edae:	f003 0207 	and.w	r2, r3, #7
 800edb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	4422      	add	r2, r4
 800edba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800edbc:	e106      	b.n	800efcc <UART_SetConfig+0x4d8>
 800edbe:	bf00      	nop
 800edc0:	40011000 	.word	0x40011000
 800edc4:	40011400 	.word	0x40011400
 800edc8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800edcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800edd0:	2200      	movs	r2, #0
 800edd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800edd6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800edda:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800edde:	4642      	mov	r2, r8
 800ede0:	464b      	mov	r3, r9
 800ede2:	1891      	adds	r1, r2, r2
 800ede4:	6239      	str	r1, [r7, #32]
 800ede6:	415b      	adcs	r3, r3
 800ede8:	627b      	str	r3, [r7, #36]	@ 0x24
 800edea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800edee:	4641      	mov	r1, r8
 800edf0:	1854      	adds	r4, r2, r1
 800edf2:	4649      	mov	r1, r9
 800edf4:	eb43 0501 	adc.w	r5, r3, r1
 800edf8:	f04f 0200 	mov.w	r2, #0
 800edfc:	f04f 0300 	mov.w	r3, #0
 800ee00:	00eb      	lsls	r3, r5, #3
 800ee02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ee06:	00e2      	lsls	r2, r4, #3
 800ee08:	4614      	mov	r4, r2
 800ee0a:	461d      	mov	r5, r3
 800ee0c:	4643      	mov	r3, r8
 800ee0e:	18e3      	adds	r3, r4, r3
 800ee10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ee14:	464b      	mov	r3, r9
 800ee16:	eb45 0303 	adc.w	r3, r5, r3
 800ee1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ee1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ee22:	685b      	ldr	r3, [r3, #4]
 800ee24:	2200      	movs	r2, #0
 800ee26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ee2a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ee2e:	f04f 0200 	mov.w	r2, #0
 800ee32:	f04f 0300 	mov.w	r3, #0
 800ee36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800ee3a:	4629      	mov	r1, r5
 800ee3c:	008b      	lsls	r3, r1, #2
 800ee3e:	4621      	mov	r1, r4
 800ee40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ee44:	4621      	mov	r1, r4
 800ee46:	008a      	lsls	r2, r1, #2
 800ee48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800ee4c:	f7f1 ff1c 	bl	8000c88 <__aeabi_uldivmod>
 800ee50:	4602      	mov	r2, r0
 800ee52:	460b      	mov	r3, r1
 800ee54:	4b60      	ldr	r3, [pc, #384]	@ (800efd8 <UART_SetConfig+0x4e4>)
 800ee56:	fba3 2302 	umull	r2, r3, r3, r2
 800ee5a:	095b      	lsrs	r3, r3, #5
 800ee5c:	011c      	lsls	r4, r3, #4
 800ee5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ee62:	2200      	movs	r2, #0
 800ee64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ee68:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ee6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ee70:	4642      	mov	r2, r8
 800ee72:	464b      	mov	r3, r9
 800ee74:	1891      	adds	r1, r2, r2
 800ee76:	61b9      	str	r1, [r7, #24]
 800ee78:	415b      	adcs	r3, r3
 800ee7a:	61fb      	str	r3, [r7, #28]
 800ee7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ee80:	4641      	mov	r1, r8
 800ee82:	1851      	adds	r1, r2, r1
 800ee84:	6139      	str	r1, [r7, #16]
 800ee86:	4649      	mov	r1, r9
 800ee88:	414b      	adcs	r3, r1
 800ee8a:	617b      	str	r3, [r7, #20]
 800ee8c:	f04f 0200 	mov.w	r2, #0
 800ee90:	f04f 0300 	mov.w	r3, #0
 800ee94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ee98:	4659      	mov	r1, fp
 800ee9a:	00cb      	lsls	r3, r1, #3
 800ee9c:	4651      	mov	r1, sl
 800ee9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800eea2:	4651      	mov	r1, sl
 800eea4:	00ca      	lsls	r2, r1, #3
 800eea6:	4610      	mov	r0, r2
 800eea8:	4619      	mov	r1, r3
 800eeaa:	4603      	mov	r3, r0
 800eeac:	4642      	mov	r2, r8
 800eeae:	189b      	adds	r3, r3, r2
 800eeb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800eeb4:	464b      	mov	r3, r9
 800eeb6:	460a      	mov	r2, r1
 800eeb8:	eb42 0303 	adc.w	r3, r2, r3
 800eebc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800eec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eec4:	685b      	ldr	r3, [r3, #4]
 800eec6:	2200      	movs	r2, #0
 800eec8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800eeca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800eecc:	f04f 0200 	mov.w	r2, #0
 800eed0:	f04f 0300 	mov.w	r3, #0
 800eed4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800eed8:	4649      	mov	r1, r9
 800eeda:	008b      	lsls	r3, r1, #2
 800eedc:	4641      	mov	r1, r8
 800eede:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800eee2:	4641      	mov	r1, r8
 800eee4:	008a      	lsls	r2, r1, #2
 800eee6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800eeea:	f7f1 fecd 	bl	8000c88 <__aeabi_uldivmod>
 800eeee:	4602      	mov	r2, r0
 800eef0:	460b      	mov	r3, r1
 800eef2:	4611      	mov	r1, r2
 800eef4:	4b38      	ldr	r3, [pc, #224]	@ (800efd8 <UART_SetConfig+0x4e4>)
 800eef6:	fba3 2301 	umull	r2, r3, r3, r1
 800eefa:	095b      	lsrs	r3, r3, #5
 800eefc:	2264      	movs	r2, #100	@ 0x64
 800eefe:	fb02 f303 	mul.w	r3, r2, r3
 800ef02:	1acb      	subs	r3, r1, r3
 800ef04:	011b      	lsls	r3, r3, #4
 800ef06:	3332      	adds	r3, #50	@ 0x32
 800ef08:	4a33      	ldr	r2, [pc, #204]	@ (800efd8 <UART_SetConfig+0x4e4>)
 800ef0a:	fba2 2303 	umull	r2, r3, r2, r3
 800ef0e:	095b      	lsrs	r3, r3, #5
 800ef10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ef14:	441c      	add	r4, r3
 800ef16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	673b      	str	r3, [r7, #112]	@ 0x70
 800ef1e:	677a      	str	r2, [r7, #116]	@ 0x74
 800ef20:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ef24:	4642      	mov	r2, r8
 800ef26:	464b      	mov	r3, r9
 800ef28:	1891      	adds	r1, r2, r2
 800ef2a:	60b9      	str	r1, [r7, #8]
 800ef2c:	415b      	adcs	r3, r3
 800ef2e:	60fb      	str	r3, [r7, #12]
 800ef30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ef34:	4641      	mov	r1, r8
 800ef36:	1851      	adds	r1, r2, r1
 800ef38:	6039      	str	r1, [r7, #0]
 800ef3a:	4649      	mov	r1, r9
 800ef3c:	414b      	adcs	r3, r1
 800ef3e:	607b      	str	r3, [r7, #4]
 800ef40:	f04f 0200 	mov.w	r2, #0
 800ef44:	f04f 0300 	mov.w	r3, #0
 800ef48:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ef4c:	4659      	mov	r1, fp
 800ef4e:	00cb      	lsls	r3, r1, #3
 800ef50:	4651      	mov	r1, sl
 800ef52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ef56:	4651      	mov	r1, sl
 800ef58:	00ca      	lsls	r2, r1, #3
 800ef5a:	4610      	mov	r0, r2
 800ef5c:	4619      	mov	r1, r3
 800ef5e:	4603      	mov	r3, r0
 800ef60:	4642      	mov	r2, r8
 800ef62:	189b      	adds	r3, r3, r2
 800ef64:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ef66:	464b      	mov	r3, r9
 800ef68:	460a      	mov	r2, r1
 800ef6a:	eb42 0303 	adc.w	r3, r2, r3
 800ef6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ef70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ef74:	685b      	ldr	r3, [r3, #4]
 800ef76:	2200      	movs	r2, #0
 800ef78:	663b      	str	r3, [r7, #96]	@ 0x60
 800ef7a:	667a      	str	r2, [r7, #100]	@ 0x64
 800ef7c:	f04f 0200 	mov.w	r2, #0
 800ef80:	f04f 0300 	mov.w	r3, #0
 800ef84:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ef88:	4649      	mov	r1, r9
 800ef8a:	008b      	lsls	r3, r1, #2
 800ef8c:	4641      	mov	r1, r8
 800ef8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ef92:	4641      	mov	r1, r8
 800ef94:	008a      	lsls	r2, r1, #2
 800ef96:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ef9a:	f7f1 fe75 	bl	8000c88 <__aeabi_uldivmod>
 800ef9e:	4602      	mov	r2, r0
 800efa0:	460b      	mov	r3, r1
 800efa2:	4b0d      	ldr	r3, [pc, #52]	@ (800efd8 <UART_SetConfig+0x4e4>)
 800efa4:	fba3 1302 	umull	r1, r3, r3, r2
 800efa8:	095b      	lsrs	r3, r3, #5
 800efaa:	2164      	movs	r1, #100	@ 0x64
 800efac:	fb01 f303 	mul.w	r3, r1, r3
 800efb0:	1ad3      	subs	r3, r2, r3
 800efb2:	011b      	lsls	r3, r3, #4
 800efb4:	3332      	adds	r3, #50	@ 0x32
 800efb6:	4a08      	ldr	r2, [pc, #32]	@ (800efd8 <UART_SetConfig+0x4e4>)
 800efb8:	fba2 2303 	umull	r2, r3, r2, r3
 800efbc:	095b      	lsrs	r3, r3, #5
 800efbe:	f003 020f 	and.w	r2, r3, #15
 800efc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	4422      	add	r2, r4
 800efca:	609a      	str	r2, [r3, #8]
}
 800efcc:	bf00      	nop
 800efce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800efd2:	46bd      	mov	sp, r7
 800efd4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800efd8:	51eb851f 	.word	0x51eb851f

0800efdc <modbus_reg_init>:

/**
 * @brief   Initialize all Modbus register arrays (zeroed out).
 * @note    This should be called once at system initialization.
 */
MB_REG_Error modbus_reg_init(modbus_reg_ts *reg){
 800efdc:	b580      	push	{r7, lr}
 800efde:	b084      	sub	sp, #16
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]

	if(reg == NULL){
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d101      	bne.n	800efee <modbus_reg_init+0x12>
		return MB_REG_ERR_NULL_POINTER;
 800efea:	2303      	movs	r3, #3
 800efec:	e028      	b.n	800f040 <modbus_reg_init+0x64>
	}
	modbus_reg_temp tesmpZeor = {0};
 800efee:	f107 0308 	add.w	r3, r7, #8
 800eff2:	2200      	movs	r2, #0
 800eff4:	601a      	str	r2, [r3, #0]
 800eff6:	809a      	strh	r2, [r3, #4]
	reg->co = tesmpZeor;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	f107 0208 	add.w	r2, r7, #8
 800effe:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f002:	6018      	str	r0, [r3, #0]
 800f004:	3304      	adds	r3, #4
 800f006:	8019      	strh	r1, [r3, #0]
	reg->hr = tesmpZeor;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	3306      	adds	r3, #6
 800f00c:	f107 0208 	add.w	r2, r7, #8
 800f010:	6810      	ldr	r0, [r2, #0]
 800f012:	6018      	str	r0, [r3, #0]
 800f014:	8892      	ldrh	r2, [r2, #4]
 800f016:	809a      	strh	r2, [r3, #4]

    // Allocate Modbus register mapping
	modbus_reg_mapping = modbus_mapping_new(MB_COA_MAX, MB_DIA_MAX, MB_HRA_MAX, MB_IRA_MAX);
 800f018:	2341      	movs	r3, #65	@ 0x41
 800f01a:	226a      	movs	r2, #106	@ 0x6a
 800f01c:	2101      	movs	r1, #1
 800f01e:	2011      	movs	r0, #17
 800f020:	f005 fa67 	bl	80144f2 <modbus_mapping_new>
 800f024:	4603      	mov	r3, r0
 800f026:	4a08      	ldr	r2, [pc, #32]	@ (800f048 <modbus_reg_init+0x6c>)
 800f028:	6013      	str	r3, [r2, #0]
    if (modbus_reg_mapping == NULL) {
 800f02a:	4b07      	ldr	r3, [pc, #28]	@ (800f048 <modbus_reg_init+0x6c>)
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d101      	bne.n	800f036 <modbus_reg_init+0x5a>
        return MB_REG_ERR_NULL_POINTER;
 800f032:	2303      	movs	r3, #3
 800f034:	e004      	b.n	800f040 <modbus_reg_init+0x64>
    }
    reg->reg = modbus_reg_mapping;
 800f036:	4b04      	ldr	r3, [pc, #16]	@ (800f048 <modbus_reg_init+0x6c>)
 800f038:	681a      	ldr	r2, [r3, #0]
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	60da      	str	r2, [r3, #12]
    return MB_REG_ERR_OK;
 800f03e:	2300      	movs	r3, #0
}
 800f040:	4618      	mov	r0, r3
 800f042:	3710      	adds	r7, #16
 800f044:	46bd      	mov	sp, r7
 800f046:	bd80      	pop	{r7, pc}
 800f048:	20002094 	.word	0x20002094

0800f04c <modbus_reg_map>:
 * structure, which contains the configuration of holding registers,
 * input registers, coils, and discrete inputs.
 *
 * @return Pointer to the Modbus register mapping structure.
 */
modbus_mapping_t* modbus_reg_map(void){
 800f04c:	b480      	push	{r7}
 800f04e:	af00      	add	r7, sp, #0
	return modbus_reg_mapping;
 800f050:	4b03      	ldr	r3, [pc, #12]	@ (800f060 <modbus_reg_map+0x14>)
 800f052:	681b      	ldr	r3, [r3, #0]
}
 800f054:	4618      	mov	r0, r3
 800f056:	46bd      	mov	sp, r7
 800f058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f05c:	4770      	bx	lr
 800f05e:	bf00      	nop
 800f060:	20002094 	.word	0x20002094

0800f064 <modbus_reg_readDI_cb>:
 * @param numOfReg Number of discrete input registers to read.
 *
 * @return MB_REG_ERR_OK if all addresses are valid,
 *         MB_REG_ERR_INVALID_ADDRESS if an invalid address is encountered.
 */
MB_REG_Error modbus_reg_readDI_cb(void *ctx, uint8_t *pData, uint16_t address, uint16_t numOfReg){
 800f064:	b480      	push	{r7}
 800f066:	b087      	sub	sp, #28
 800f068:	af00      	add	r7, sp, #0
 800f06a:	60f8      	str	r0, [r7, #12]
 800f06c:	60b9      	str	r1, [r7, #8]
 800f06e:	4611      	mov	r1, r2
 800f070:	461a      	mov	r2, r3
 800f072:	460b      	mov	r3, r1
 800f074:	80fb      	strh	r3, [r7, #6]
 800f076:	4613      	mov	r3, r2
 800f078:	80bb      	strh	r3, [r7, #4]
	MB_REG_Error ret = MB_REG_ERR_OK;
 800f07a:	2300      	movs	r3, #0
 800f07c:	75fb      	strb	r3, [r7, #23]
	uint16_t endAddress = address + numOfReg -1;
 800f07e:	88fa      	ldrh	r2, [r7, #6]
 800f080:	88bb      	ldrh	r3, [r7, #4]
 800f082:	4413      	add	r3, r2
 800f084:	b29b      	uxth	r3, r3
 800f086:	3b01      	subs	r3, #1
 800f088:	82bb      	strh	r3, [r7, #20]


	for(; address <= endAddress; address++){
 800f08a:	e009      	b.n	800f0a0 <modbus_reg_readDI_cb+0x3c>
		switch (address) {
 800f08c:	88fb      	ldrh	r3, [r7, #6]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d002      	beq.n	800f098 <modbus_reg_readDI_cb+0x34>
			case 0:

				break;

			default:
				ret = MB_REG_ERR_INVALID_ADDRESS;
 800f092:	2301      	movs	r3, #1
 800f094:	75fb      	strb	r3, [r7, #23]
				break;
 800f096:	e000      	b.n	800f09a <modbus_reg_readDI_cb+0x36>
				break;
 800f098:	bf00      	nop
	for(; address <= endAddress; address++){
 800f09a:	88fb      	ldrh	r3, [r7, #6]
 800f09c:	3301      	adds	r3, #1
 800f09e:	80fb      	strh	r3, [r7, #6]
 800f0a0:	88fa      	ldrh	r2, [r7, #6]
 800f0a2:	8abb      	ldrh	r3, [r7, #20]
 800f0a4:	429a      	cmp	r2, r3
 800f0a6:	d9f1      	bls.n	800f08c <modbus_reg_readDI_cb+0x28>
		}
	}
	return ret;
 800f0a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0aa:	4618      	mov	r0, r3
 800f0ac:	371c      	adds	r7, #28
 800f0ae:	46bd      	mov	sp, r7
 800f0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b4:	4770      	bx	lr
	...

0800f0b8 <modbus_reg_readCO_cb>:
 * @param address Starting coil address to read.
 * @param numOfReg Number of coils to read.
 *
 * @return MB_REG_ERR_OK on success, or MB_REG_ERR_INVALID_ADDRESS if any address is invalid.
 */
MB_REG_Error modbus_reg_readCO_cb(void *ctx, uint8_t *pData, uint16_t address, uint16_t numOfReg){
 800f0b8:	b590      	push	{r4, r7, lr}
 800f0ba:	b087      	sub	sp, #28
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	60f8      	str	r0, [r7, #12]
 800f0c0:	60b9      	str	r1, [r7, #8]
 800f0c2:	4611      	mov	r1, r2
 800f0c4:	461a      	mov	r2, r3
 800f0c6:	460b      	mov	r3, r1
 800f0c8:	80fb      	strh	r3, [r7, #6]
 800f0ca:	4613      	mov	r3, r2
 800f0cc:	80bb      	strh	r3, [r7, #4]

	MB_REG_Error ret = MB_REG_ERR_OK;
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	75fb      	strb	r3, [r7, #23]
	uint16_t endAddress = address + numOfReg -1;
 800f0d2:	88fa      	ldrh	r2, [r7, #6]
 800f0d4:	88bb      	ldrh	r3, [r7, #4]
 800f0d6:	4413      	add	r3, r2
 800f0d8:	b29b      	uxth	r3, r3
 800f0da:	3b01      	subs	r3, #1
 800f0dc:	82bb      	strh	r3, [r7, #20]



	for(; address <= endAddress; address++){
 800f0de:	e05b      	b.n	800f198 <modbus_reg_readCO_cb+0xe0>
		switch (address) {
 800f0e0:	88fb      	ldrh	r3, [r7, #6]
 800f0e2:	2b10      	cmp	r3, #16
 800f0e4:	d852      	bhi.n	800f18c <modbus_reg_readCO_cb+0xd4>
 800f0e6:	a201      	add	r2, pc, #4	@ (adr r2, 800f0ec <modbus_reg_readCO_cb+0x34>)
 800f0e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0ec:	0800f131 	.word	0x0800f131
 800f0f0:	0800f13d 	.word	0x0800f13d
 800f0f4:	0800f18d 	.word	0x0800f18d
 800f0f8:	0800f18d 	.word	0x0800f18d
 800f0fc:	0800f18d 	.word	0x0800f18d
 800f100:	0800f18d 	.word	0x0800f18d
 800f104:	0800f18d 	.word	0x0800f18d
 800f108:	0800f18d 	.word	0x0800f18d
 800f10c:	0800f18d 	.word	0x0800f18d
 800f110:	0800f18d 	.word	0x0800f18d
 800f114:	0800f14d 	.word	0x0800f14d
 800f118:	0800f15d 	.word	0x0800f15d
 800f11c:	0800f18d 	.word	0x0800f18d
 800f120:	0800f18d 	.word	0x0800f18d
 800f124:	0800f18d 	.word	0x0800f18d
 800f128:	0800f16d 	.word	0x0800f16d
 800f12c:	0800f17d 	.word	0x0800f17d
			case MB_COA_RESTART:
				pData[address] = 0;
 800f130:	88fb      	ldrh	r3, [r7, #6]
 800f132:	68ba      	ldr	r2, [r7, #8]
 800f134:	4413      	add	r3, r2
 800f136:	2200      	movs	r2, #0
 800f138:	701a      	strb	r2, [r3, #0]
				break;
 800f13a:	e02a      	b.n	800f192 <modbus_reg_readCO_cb+0xda>
			case MB_COA_DBUG_ENABLE:
				pData[address] = dbg_isEnable();
 800f13c:	88fb      	ldrh	r3, [r7, #6]
 800f13e:	68ba      	ldr	r2, [r7, #8]
 800f140:	18d4      	adds	r4, r2, r3
 800f142:	f7f4 fdcb 	bl	8003cdc <dbg_isEnable>
 800f146:	4603      	mov	r3, r0
 800f148:	7023      	strb	r3, [r4, #0]
				break;
 800f14a:	e022      	b.n	800f192 <modbus_reg_readCO_cb+0xda>

			/*STPR controller */
			case MB_COA_STPR_CTRL_ENABLE:
				pData[address] = gv.motoCtrlStpr.enable;
 800f14c:	88fb      	ldrh	r3, [r7, #6]
 800f14e:	68ba      	ldr	r2, [r7, #8]
 800f150:	4413      	add	r3, r2
 800f152:	4a16      	ldr	r2, [pc, #88]	@ (800f1ac <modbus_reg_readCO_cb+0xf4>)
 800f154:	f892 22c4 	ldrb.w	r2, [r2, #708]	@ 0x2c4
 800f158:	701a      	strb	r2, [r3, #0]
				break;
 800f15a:	e01a      	b.n	800f192 <modbus_reg_readCO_cb+0xda>
			case MB_COA_STPR_CTRL_CLEAR_FAULT:
				pData[address] = gv.motoCtrlStpr.faultClear;
 800f15c:	88fb      	ldrh	r3, [r7, #6]
 800f15e:	68ba      	ldr	r2, [r7, #8]
 800f160:	4413      	add	r3, r2
 800f162:	4a12      	ldr	r2, [pc, #72]	@ (800f1ac <modbus_reg_readCO_cb+0xf4>)
 800f164:	f892 22ee 	ldrb.w	r2, [r2, #750]	@ 0x2ee
 800f168:	701a      	strb	r2, [r3, #0]
				break;
 800f16a:	e012      	b.n	800f192 <modbus_reg_readCO_cb+0xda>

			/*HB controller */
			case MB_COA_HB_CTRL_ENABLE:
				pData[address] = gv.motoCtrlHB.enable;
 800f16c:	88fb      	ldrh	r3, [r7, #6]
 800f16e:	68ba      	ldr	r2, [r7, #8]
 800f170:	4413      	add	r3, r2
 800f172:	4a0e      	ldr	r2, [pc, #56]	@ (800f1ac <modbus_reg_readCO_cb+0xf4>)
 800f174:	f892 232c 	ldrb.w	r2, [r2, #812]	@ 0x32c
 800f178:	701a      	strb	r2, [r3, #0]
				break;
 800f17a:	e00a      	b.n	800f192 <modbus_reg_readCO_cb+0xda>

			case MB_COA_HB_CTRL_CLEAR_FAULT:
				pData[address] = gv.motoCtrlHB.faultClear;
 800f17c:	88fb      	ldrh	r3, [r7, #6]
 800f17e:	68ba      	ldr	r2, [r7, #8]
 800f180:	4413      	add	r3, r2
 800f182:	4a0a      	ldr	r2, [pc, #40]	@ (800f1ac <modbus_reg_readCO_cb+0xf4>)
 800f184:	f892 2356 	ldrb.w	r2, [r2, #854]	@ 0x356
 800f188:	701a      	strb	r2, [r3, #0]
				break;
 800f18a:	e002      	b.n	800f192 <modbus_reg_readCO_cb+0xda>

			default:
				ret = MB_REG_ERR_INVALID_ADDRESS;
 800f18c:	2301      	movs	r3, #1
 800f18e:	75fb      	strb	r3, [r7, #23]
				break;
 800f190:	bf00      	nop
	for(; address <= endAddress; address++){
 800f192:	88fb      	ldrh	r3, [r7, #6]
 800f194:	3301      	adds	r3, #1
 800f196:	80fb      	strh	r3, [r7, #6]
 800f198:	88fa      	ldrh	r2, [r7, #6]
 800f19a:	8abb      	ldrh	r3, [r7, #20]
 800f19c:	429a      	cmp	r2, r3
 800f19e:	d99f      	bls.n	800f0e0 <modbus_reg_readCO_cb+0x28>
		}
	}
	return ret;
 800f1a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	371c      	adds	r7, #28
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	bd90      	pop	{r4, r7, pc}
 800f1aa:	bf00      	nop
 800f1ac:	200002d8 	.word	0x200002d8

0800f1b0 <modbus_reg_writeCO_cb>:
 * @param numOfReg Number of coils to write.
 *
 * @return MB_REG_ERR_OK on success,
 *         MB_REG_ERR_INVALID_VALUE if the system is in an invalid state for writing.
 */
MB_REG_Error modbus_reg_writeCO_cb(void *ctx, uint8_t *pData, uint16_t address, uint16_t numOfReg){
 800f1b0:	b580      	push	{r7, lr}
 800f1b2:	b086      	sub	sp, #24
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	60f8      	str	r0, [r7, #12]
 800f1b8:	60b9      	str	r1, [r7, #8]
 800f1ba:	4611      	mov	r1, r2
 800f1bc:	461a      	mov	r2, r3
 800f1be:	460b      	mov	r3, r1
 800f1c0:	80fb      	strh	r3, [r7, #6]
 800f1c2:	4613      	mov	r3, r2
 800f1c4:	80bb      	strh	r3, [r7, #4]
//	gv.mbReg.co.isChanged = 1;
//	gv.mbReg.co.startAddr = address;
//	gv.mbReg.co.numOfReg = numOfReg;
//
//
	dbg_print("wCO: [%d, %d]: ", address, numOfReg);
 800f1c6:	88fb      	ldrh	r3, [r7, #6]
 800f1c8:	88ba      	ldrh	r2, [r7, #4]
 800f1ca:	4619      	mov	r1, r3
 800f1cc:	483d      	ldr	r0, [pc, #244]	@ (800f2c4 <modbus_reg_writeCO_cb+0x114>)
 800f1ce:	f7f4 fd07 	bl	8003be0 <dbg_print>
	for(uint8_t i = address; i < address+numOfReg; i++){
 800f1d2:	88fb      	ldrh	r3, [r7, #6]
 800f1d4:	75fb      	strb	r3, [r7, #23]
 800f1d6:	e00a      	b.n	800f1ee <modbus_reg_writeCO_cb+0x3e>
		dbg_print("%02X ",pData[i]);
 800f1d8:	7dfb      	ldrb	r3, [r7, #23]
 800f1da:	68ba      	ldr	r2, [r7, #8]
 800f1dc:	4413      	add	r3, r2
 800f1de:	781b      	ldrb	r3, [r3, #0]
 800f1e0:	4619      	mov	r1, r3
 800f1e2:	4839      	ldr	r0, [pc, #228]	@ (800f2c8 <modbus_reg_writeCO_cb+0x118>)
 800f1e4:	f7f4 fcfc 	bl	8003be0 <dbg_print>
	for(uint8_t i = address; i < address+numOfReg; i++){
 800f1e8:	7dfb      	ldrb	r3, [r7, #23]
 800f1ea:	3301      	adds	r3, #1
 800f1ec:	75fb      	strb	r3, [r7, #23]
 800f1ee:	7dfa      	ldrb	r2, [r7, #23]
 800f1f0:	88f9      	ldrh	r1, [r7, #6]
 800f1f2:	88bb      	ldrh	r3, [r7, #4]
 800f1f4:	440b      	add	r3, r1
 800f1f6:	429a      	cmp	r2, r3
 800f1f8:	dbee      	blt.n	800f1d8 <modbus_reg_writeCO_cb+0x28>
	}
	dbg_print("\r\n");
 800f1fa:	4834      	ldr	r0, [pc, #208]	@ (800f2cc <modbus_reg_writeCO_cb+0x11c>)
 800f1fc:	f7f4 fcf0 	bl	8003be0 <dbg_print>

	if(gv.motoCtrlStpr.isStartUp && gv.motoCtrlStpr.isLearnOpenPos) {
 800f200:	4b33      	ldr	r3, [pc, #204]	@ (800f2d0 <modbus_reg_writeCO_cb+0x120>)
 800f202:	f893 32c2 	ldrb.w	r3, [r3, #706]	@ 0x2c2
 800f206:	2b00      	cmp	r3, #0
 800f208:	d006      	beq.n	800f218 <modbus_reg_writeCO_cb+0x68>
 800f20a:	4b31      	ldr	r3, [pc, #196]	@ (800f2d0 <modbus_reg_writeCO_cb+0x120>)
 800f20c:	f893 32c3 	ldrb.w	r3, [r3, #707]	@ 0x2c3
 800f210:	2b00      	cmp	r3, #0
 800f212:	d001      	beq.n	800f218 <modbus_reg_writeCO_cb+0x68>
		return MB_REG_ERR_INVALID_VALUE;
 800f214:	2302      	movs	r3, #2
 800f216:	e051      	b.n	800f2bc <modbus_reg_writeCO_cb+0x10c>
	}

	MB_REG_Error ret = MB_REG_ERR_OK;
 800f218:	2300      	movs	r3, #0
 800f21a:	75bb      	strb	r3, [r7, #22]
	uint16_t endAddress = address + numOfReg -1;
 800f21c:	88fa      	ldrh	r2, [r7, #6]
 800f21e:	88bb      	ldrh	r3, [r7, #4]
 800f220:	4413      	add	r3, r2
 800f222:	b29b      	uxth	r3, r3
 800f224:	3b01      	subs	r3, #1
 800f226:	82bb      	strh	r3, [r7, #20]

	for(; address <= endAddress; address++){
 800f228:	e043      	b.n	800f2b2 <modbus_reg_writeCO_cb+0x102>
		uint8_t value = pData[address]>0;
 800f22a:	88fb      	ldrh	r3, [r7, #6]
 800f22c:	68ba      	ldr	r2, [r7, #8]
 800f22e:	4413      	add	r3, r2
 800f230:	781b      	ldrb	r3, [r3, #0]
 800f232:	2b00      	cmp	r3, #0
 800f234:	bf14      	ite	ne
 800f236:	2301      	movne	r3, #1
 800f238:	2300      	moveq	r3, #0
 800f23a:	b2db      	uxtb	r3, r3
 800f23c:	74fb      	strb	r3, [r7, #19]
		switch (address) {
 800f23e:	88fb      	ldrh	r3, [r7, #6]
 800f240:	2b0b      	cmp	r3, #11
 800f242:	d832      	bhi.n	800f2aa <modbus_reg_writeCO_cb+0xfa>
 800f244:	a201      	add	r2, pc, #4	@ (adr r2, 800f24c <modbus_reg_writeCO_cb+0x9c>)
 800f246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f24a:	bf00      	nop
 800f24c:	0800f27d 	.word	0x0800f27d
 800f250:	0800f285 	.word	0x0800f285
 800f254:	0800f2ab 	.word	0x0800f2ab
 800f258:	0800f2ab 	.word	0x0800f2ab
 800f25c:	0800f2ab 	.word	0x0800f2ab
 800f260:	0800f2ab 	.word	0x0800f2ab
 800f264:	0800f2ab 	.word	0x0800f2ab
 800f268:	0800f2ab 	.word	0x0800f2ab
 800f26c:	0800f2ab 	.word	0x0800f2ab
 800f270:	0800f2ab 	.word	0x0800f2ab
 800f274:	0800f297 	.word	0x0800f297
 800f278:	0800f2a1 	.word	0x0800f2a1
			case MB_COA_RESTART:
				gv.restart = value;
 800f27c:	4a14      	ldr	r2, [pc, #80]	@ (800f2d0 <modbus_reg_writeCO_cb+0x120>)
 800f27e:	7cfb      	ldrb	r3, [r7, #19]
 800f280:	7113      	strb	r3, [r2, #4]
				break;
 800f282:	e013      	b.n	800f2ac <modbus_reg_writeCO_cb+0xfc>
			case MB_COA_DBUG_ENABLE:
				value ? dbg_enable() : dbg_disable();
 800f284:	7cfb      	ldrb	r3, [r7, #19]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d002      	beq.n	800f290 <modbus_reg_writeCO_cb+0xe0>
 800f28a:	f7f4 fd0f 	bl	8003cac <dbg_enable>
				break;
 800f28e:	e00d      	b.n	800f2ac <modbus_reg_writeCO_cb+0xfc>
				value ? dbg_enable() : dbg_disable();
 800f290:	f7f4 fd18 	bl	8003cc4 <dbg_disable>
				break;
 800f294:	e00a      	b.n	800f2ac <modbus_reg_writeCO_cb+0xfc>
			case MB_COA_STPR_CTRL_ENABLE:
				gv.motoCtrlStpr.enable = value;
 800f296:	4a0e      	ldr	r2, [pc, #56]	@ (800f2d0 <modbus_reg_writeCO_cb+0x120>)
 800f298:	7cfb      	ldrb	r3, [r7, #19]
 800f29a:	f882 32c4 	strb.w	r3, [r2, #708]	@ 0x2c4
				break;
 800f29e:	e005      	b.n	800f2ac <modbus_reg_writeCO_cb+0xfc>
			case MB_COA_STPR_CTRL_CLEAR_FAULT:
				gv.motoCtrlStpr.faultClear = value;
 800f2a0:	4a0b      	ldr	r2, [pc, #44]	@ (800f2d0 <modbus_reg_writeCO_cb+0x120>)
 800f2a2:	7cfb      	ldrb	r3, [r7, #19]
 800f2a4:	f882 32ee 	strb.w	r3, [r2, #750]	@ 0x2ee
				break;
 800f2a8:	e000      	b.n	800f2ac <modbus_reg_writeCO_cb+0xfc>
			default:
				break;
 800f2aa:	bf00      	nop
	for(; address <= endAddress; address++){
 800f2ac:	88fb      	ldrh	r3, [r7, #6]
 800f2ae:	3301      	adds	r3, #1
 800f2b0:	80fb      	strh	r3, [r7, #6]
 800f2b2:	88fa      	ldrh	r2, [r7, #6]
 800f2b4:	8abb      	ldrh	r3, [r7, #20]
 800f2b6:	429a      	cmp	r2, r3
 800f2b8:	d9b7      	bls.n	800f22a <modbus_reg_writeCO_cb+0x7a>
		}
	}
	return ret;
 800f2ba:	7dbb      	ldrb	r3, [r7, #22]
}
 800f2bc:	4618      	mov	r0, r3
 800f2be:	3718      	adds	r7, #24
 800f2c0:	46bd      	mov	sp, r7
 800f2c2:	bd80      	pop	{r7, pc}
 800f2c4:	0801bc8c 	.word	0x0801bc8c
 800f2c8:	0801bc9c 	.word	0x0801bc9c
 800f2cc:	0801bca4 	.word	0x0801bca4
 800f2d0:	200002d8 	.word	0x200002d8

0800f2d4 <modbus_reg_readIR_cb>:
 * @param address Starting input register address to read.
 * @param numOfReg Number of input registers to read.
 *
 * @return MB_REG_ERR_OK if successful.
 */
MB_REG_Error modbus_reg_readIR_cb(void *ctx, uint16_t *pData, uint16_t address, uint16_t numOfReg){
 800f2d4:	b5b0      	push	{r4, r5, r7, lr}
 800f2d6:	b086      	sub	sp, #24
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	60f8      	str	r0, [r7, #12]
 800f2dc:	60b9      	str	r1, [r7, #8]
 800f2de:	4611      	mov	r1, r2
 800f2e0:	461a      	mov	r2, r3
 800f2e2:	460b      	mov	r3, r1
 800f2e4:	80fb      	strh	r3, [r7, #6]
 800f2e6:	4613      	mov	r3, r2
 800f2e8:	80bb      	strh	r3, [r7, #4]

	MB_REG_Error ret = MB_REG_ERR_OK;
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	75fb      	strb	r3, [r7, #23]
	uint16_t endAddress = address + numOfReg -1;
 800f2ee:	88fa      	ldrh	r2, [r7, #6]
 800f2f0:	88bb      	ldrh	r3, [r7, #4]
 800f2f2:	4413      	add	r3, r2
 800f2f4:	b29b      	uxth	r3, r3
 800f2f6:	3b01      	subs	r3, #1
 800f2f8:	82bb      	strh	r3, [r7, #20]
	for(; address <= endAddress; address++){
 800f2fa:	e20a      	b.n	800f712 <modbus_reg_readIR_cb+0x43e>
		uint16_t *value = &pData[address];
 800f2fc:	88fb      	ldrh	r3, [r7, #6]
 800f2fe:	005b      	lsls	r3, r3, #1
 800f300:	68ba      	ldr	r2, [r7, #8]
 800f302:	4413      	add	r3, r2
 800f304:	613b      	str	r3, [r7, #16]
		switch (address) {
 800f306:	88fb      	ldrh	r3, [r7, #6]
 800f308:	3b0a      	subs	r3, #10
 800f30a:	2b36      	cmp	r3, #54	@ 0x36
 800f30c:	f200 81fd 	bhi.w	800f70a <modbus_reg_readIR_cb+0x436>
 800f310:	a201      	add	r2, pc, #4	@ (adr r2, 800f318 <modbus_reg_readIR_cb+0x44>)
 800f312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f316:	bf00      	nop
 800f318:	0800f3f5 	.word	0x0800f3f5
 800f31c:	0800f413 	.word	0x0800f413
 800f320:	0800f423 	.word	0x0800f423
 800f324:	0800f42f 	.word	0x0800f42f
 800f328:	0800f70b 	.word	0x0800f70b
 800f32c:	0800f43d 	.word	0x0800f43d
 800f330:	0800f45b 	.word	0x0800f45b
 800f334:	0800f46b 	.word	0x0800f46b
 800f338:	0800f477 	.word	0x0800f477
 800f33c:	0800f70b 	.word	0x0800f70b
 800f340:	0800f483 	.word	0x0800f483
 800f344:	0800f70b 	.word	0x0800f70b
 800f348:	0800f70b 	.word	0x0800f70b
 800f34c:	0800f70b 	.word	0x0800f70b
 800f350:	0800f70b 	.word	0x0800f70b
 800f354:	0800f70b 	.word	0x0800f70b
 800f358:	0800f70b 	.word	0x0800f70b
 800f35c:	0800f70b 	.word	0x0800f70b
 800f360:	0800f70b 	.word	0x0800f70b
 800f364:	0800f70b 	.word	0x0800f70b
 800f368:	0800f493 	.word	0x0800f493
 800f36c:	0800f70b 	.word	0x0800f70b
 800f370:	0800f70b 	.word	0x0800f70b
 800f374:	0800f70b 	.word	0x0800f70b
 800f378:	0800f70b 	.word	0x0800f70b
 800f37c:	0800f70b 	.word	0x0800f70b
 800f380:	0800f70b 	.word	0x0800f70b
 800f384:	0800f70b 	.word	0x0800f70b
 800f388:	0800f70b 	.word	0x0800f70b
 800f38c:	0800f70b 	.word	0x0800f70b
 800f390:	0800f4a3 	.word	0x0800f4a3
 800f394:	0800f4d1 	.word	0x0800f4d1
 800f398:	0800f70b 	.word	0x0800f70b
 800f39c:	0800f70b 	.word	0x0800f70b
 800f3a0:	0800f70b 	.word	0x0800f70b
 800f3a4:	0800f4ff 	.word	0x0800f4ff
 800f3a8:	0800f52d 	.word	0x0800f52d
 800f3ac:	0800f70b 	.word	0x0800f70b
 800f3b0:	0800f70b 	.word	0x0800f70b
 800f3b4:	0800f70b 	.word	0x0800f70b
 800f3b8:	0800f62d 	.word	0x0800f62d
 800f3bc:	0800f63b 	.word	0x0800f63b
 800f3c0:	0800f699 	.word	0x0800f699
 800f3c4:	0800f6d1 	.word	0x0800f6d1
 800f3c8:	0800f6fd 	.word	0x0800f6fd
 800f3cc:	0800f70b 	.word	0x0800f70b
 800f3d0:	0800f70b 	.word	0x0800f70b
 800f3d4:	0800f70b 	.word	0x0800f70b
 800f3d8:	0800f70b 	.word	0x0800f70b
 800f3dc:	0800f70b 	.word	0x0800f70b
 800f3e0:	0800f55b 	.word	0x0800f55b
 800f3e4:	0800f569 	.word	0x0800f569
 800f3e8:	0800f5c7 	.word	0x0800f5c7
 800f3ec:	0800f5f3 	.word	0x0800f5f3
 800f3f0:	0800f61f 	.word	0x0800f61f
		/*STEPPER controller enc 1*/
			case MB_IRA_ENC1_POSITION:
				*value = gv.enc1.posAngle*100.0f;
 800f3f4:	4bb3      	ldr	r3, [pc, #716]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f3f6:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 800f3fa:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 800f6c8 <modbus_reg_readIR_cb+0x3f4>
 800f3fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f402:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f406:	ee17 3a90 	vmov	r3, s15
 800f40a:	b29a      	uxth	r2, r3
 800f40c:	693b      	ldr	r3, [r7, #16]
 800f40e:	801a      	strh	r2, [r3, #0]
				break;
 800f410:	e17c      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_ENC1_DIRECTION:
				*value = gv.enc1.dir;
 800f412:	4bac      	ldr	r3, [pc, #688]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f414:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 800f418:	b2db      	uxtb	r3, r3
 800f41a:	461a      	mov	r2, r3
 800f41c:	693b      	ldr	r3, [r7, #16]
 800f41e:	801a      	strh	r2, [r3, #0]
				break;
 800f420:	e174      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_ENC1_PPR:
				*value = gv.enc1.ppr;
 800f422:	4ba8      	ldr	r3, [pc, #672]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f424:	f8b3 217c 	ldrh.w	r2, [r3, #380]	@ 0x17c
 800f428:	693b      	ldr	r3, [r7, #16]
 800f42a:	801a      	strh	r2, [r3, #0]
				break;
 800f42c:	e16e      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_ENC1_COUNT_LSB16:
				*value = (uint16_t)gv.enc1.count;
 800f42e:	4ba5      	ldr	r3, [pc, #660]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f430:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 800f434:	b29a      	uxth	r2, r3
 800f436:	693b      	ldr	r3, [r7, #16]
 800f438:	801a      	strh	r2, [r3, #0]
				break;
 800f43a:	e167      	b.n	800f70c <modbus_reg_readIR_cb+0x438>

		   /*HB controller enc 0*/
			case MB_IRA_ENC0_POSITION:
				*value = gv.enc0.posAngle*100.0f;
 800f43c:	4ba1      	ldr	r3, [pc, #644]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f43e:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800f442:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 800f6c8 <modbus_reg_readIR_cb+0x3f4>
 800f446:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f44a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f44e:	ee17 3a90 	vmov	r3, s15
 800f452:	b29a      	uxth	r2, r3
 800f454:	693b      	ldr	r3, [r7, #16]
 800f456:	801a      	strh	r2, [r3, #0]
				break;
 800f458:	e158      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_ENC0_DIRECTION:
				*value = gv.enc0.dir;
 800f45a:	4b9a      	ldr	r3, [pc, #616]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f45c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800f460:	b2db      	uxtb	r3, r3
 800f462:	461a      	mov	r2, r3
 800f464:	693b      	ldr	r3, [r7, #16]
 800f466:	801a      	strh	r2, [r3, #0]
				break;
 800f468:	e150      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_ENC0_PPR:
				*value = gv.enc0.ppr;
 800f46a:	4b96      	ldr	r3, [pc, #600]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f46c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 800f470:	693b      	ldr	r3, [r7, #16]
 800f472:	801a      	strh	r2, [r3, #0]
				break;
 800f474:	e14a      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_ENC0_COUNT_LSB16:
				*value = (uint16_t)gv.enc0.count;
 800f476:	4b93      	ldr	r3, [pc, #588]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f47a:	b29a      	uxth	r2, r3
 800f47c:	693b      	ldr	r3, [r7, #16]
 800f47e:	801a      	strh	r2, [r3, #0]
				break;
 800f480:	e144      	b.n	800f70c <modbus_reg_readIR_cb+0x438>


			case MB_IRA_STEPPER_MOTOR_STEPSPERREV:
				*value = gv.dm542tDrv->motorConfig.stepsPerRev;
 800f482:	4b90      	ldr	r3, [pc, #576]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f484:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f488:	6a1b      	ldr	r3, [r3, #32]
 800f48a:	b29a      	uxth	r2, r3
 800f48c:	693b      	ldr	r3, [r7, #16]
 800f48e:	801a      	strh	r2, [r3, #0]
				break;
 800f490:	e13c      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_DM542T_PPR:
				*value = gv.dm542tDrv->drvConfig.ppr;
 800f492:	4b8c      	ldr	r3, [pc, #560]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f494:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f498:	691b      	ldr	r3, [r3, #16]
 800f49a:	b29a      	uxth	r2, r3
 800f49c:	693b      	ldr	r3, [r7, #16]
 800f49e:	801a      	strh	r2, [r3, #0]
				break;
 800f4a0:	e134      	b.n	800f70c <modbus_reg_readIR_cb+0x438>

				/*PID-------------------*/
					//HB-----------------
			case MB_IRA_PID0_FEEDBACK:
				*value = gv.pid0.measurement*100.0;
 800f4a2:	4b88      	ldr	r3, [pc, #544]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f4a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	4618      	mov	r0, r3
 800f4ac:	f7f1 f84c 	bl	8000548 <__aeabi_f2d>
 800f4b0:	f04f 0200 	mov.w	r2, #0
 800f4b4:	4b85      	ldr	r3, [pc, #532]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f4b6:	f7f1 f89f 	bl	80005f8 <__aeabi_dmul>
 800f4ba:	4602      	mov	r2, r0
 800f4bc:	460b      	mov	r3, r1
 800f4be:	4610      	mov	r0, r2
 800f4c0:	4619      	mov	r1, r3
 800f4c2:	f7f1 fb71 	bl	8000ba8 <__aeabi_d2uiz>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	b29a      	uxth	r2, r3
 800f4ca:	693b      	ldr	r3, [r7, #16]
 800f4cc:	801a      	strh	r2, [r3, #0]
				break;
 800f4ce:	e11d      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_PID0_OUTPUT:
				*value = gv.pid0.output_pid*100.0;
 800f4d0:	4b7c      	ldr	r3, [pc, #496]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f4d2:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	4618      	mov	r0, r3
 800f4da:	f7f1 f835 	bl	8000548 <__aeabi_f2d>
 800f4de:	f04f 0200 	mov.w	r2, #0
 800f4e2:	4b7a      	ldr	r3, [pc, #488]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f4e4:	f7f1 f888 	bl	80005f8 <__aeabi_dmul>
 800f4e8:	4602      	mov	r2, r0
 800f4ea:	460b      	mov	r3, r1
 800f4ec:	4610      	mov	r0, r2
 800f4ee:	4619      	mov	r1, r3
 800f4f0:	f7f1 fb5a 	bl	8000ba8 <__aeabi_d2uiz>
 800f4f4:	4603      	mov	r3, r0
 800f4f6:	b29a      	uxth	r2, r3
 800f4f8:	693b      	ldr	r3, [r7, #16]
 800f4fa:	801a      	strh	r2, [r3, #0]
				break;
 800f4fc:	e106      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
				//STP----------------
			case MB_IRA_PID1_FEEDBACK:
				*value = gv.pid1.measurement*100.0;
 800f4fe:	4b71      	ldr	r3, [pc, #452]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f500:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	4618      	mov	r0, r3
 800f508:	f7f1 f81e 	bl	8000548 <__aeabi_f2d>
 800f50c:	f04f 0200 	mov.w	r2, #0
 800f510:	4b6e      	ldr	r3, [pc, #440]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f512:	f7f1 f871 	bl	80005f8 <__aeabi_dmul>
 800f516:	4602      	mov	r2, r0
 800f518:	460b      	mov	r3, r1
 800f51a:	4610      	mov	r0, r2
 800f51c:	4619      	mov	r1, r3
 800f51e:	f7f1 fb43 	bl	8000ba8 <__aeabi_d2uiz>
 800f522:	4603      	mov	r3, r0
 800f524:	b29a      	uxth	r2, r3
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	801a      	strh	r2, [r3, #0]
				break;
 800f52a:	e0ef      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_PID1_OUTPUT:
				*value = gv.pid1.output_pid*100.0;
 800f52c:	4b65      	ldr	r3, [pc, #404]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f52e:	f503 6395 	add.w	r3, r3, #1192	@ 0x4a8
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	4618      	mov	r0, r3
 800f536:	f7f1 f807 	bl	8000548 <__aeabi_f2d>
 800f53a:	f04f 0200 	mov.w	r2, #0
 800f53e:	4b63      	ldr	r3, [pc, #396]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f540:	f7f1 f85a 	bl	80005f8 <__aeabi_dmul>
 800f544:	4602      	mov	r2, r0
 800f546:	460b      	mov	r3, r1
 800f548:	4610      	mov	r0, r2
 800f54a:	4619      	mov	r1, r3
 800f54c:	f7f1 fb2c 	bl	8000ba8 <__aeabi_d2uiz>
 800f550:	4603      	mov	r3, r0
 800f552:	b29a      	uxth	r2, r3
 800f554:	693b      	ldr	r3, [r7, #16]
 800f556:	801a      	strh	r2, [r3, #0]
				break;
 800f558:	e0d8      	b.n	800f70c <modbus_reg_readIR_cb+0x438>

				/*Stepper Motor Controller-------*/
			case MB_IRA_STPR_CTRL_DIR:
				*value = gv.motoCtrlStpr.dir;
 800f55a:	4b5a      	ldr	r3, [pc, #360]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f55c:	f893 32c6 	ldrb.w	r3, [r3, #710]	@ 0x2c6
 800f560:	461a      	mov	r2, r3
 800f562:	693b      	ldr	r3, [r7, #16]
 800f564:	801a      	strh	r2, [r3, #0]
				break;
 800f566:	e0d1      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_STPR_CTRL_POS_PERCENT:
				*value = (gv.motoCtrlStpr.pos*100.00*100.0)/gv.motoCtrlStpr.maxPos;
 800f568:	4b56      	ldr	r3, [pc, #344]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f56a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f56e:	4618      	mov	r0, r3
 800f570:	f7f0 ffea 	bl	8000548 <__aeabi_f2d>
 800f574:	f04f 0200 	mov.w	r2, #0
 800f578:	4b54      	ldr	r3, [pc, #336]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f57a:	f7f1 f83d 	bl	80005f8 <__aeabi_dmul>
 800f57e:	4602      	mov	r2, r0
 800f580:	460b      	mov	r3, r1
 800f582:	4610      	mov	r0, r2
 800f584:	4619      	mov	r1, r3
 800f586:	f04f 0200 	mov.w	r2, #0
 800f58a:	4b50      	ldr	r3, [pc, #320]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f58c:	f7f1 f834 	bl	80005f8 <__aeabi_dmul>
 800f590:	4602      	mov	r2, r0
 800f592:	460b      	mov	r3, r1
 800f594:	4614      	mov	r4, r2
 800f596:	461d      	mov	r5, r3
 800f598:	4b4a      	ldr	r3, [pc, #296]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f59a:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
 800f59e:	4618      	mov	r0, r3
 800f5a0:	f7f0 ffd2 	bl	8000548 <__aeabi_f2d>
 800f5a4:	4602      	mov	r2, r0
 800f5a6:	460b      	mov	r3, r1
 800f5a8:	4620      	mov	r0, r4
 800f5aa:	4629      	mov	r1, r5
 800f5ac:	f7f1 f94e 	bl	800084c <__aeabi_ddiv>
 800f5b0:	4602      	mov	r2, r0
 800f5b2:	460b      	mov	r3, r1
 800f5b4:	4610      	mov	r0, r2
 800f5b6:	4619      	mov	r1, r3
 800f5b8:	f7f1 faf6 	bl	8000ba8 <__aeabi_d2uiz>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	b29a      	uxth	r2, r3
 800f5c0:	693b      	ldr	r3, [r7, #16]
 800f5c2:	801a      	strh	r2, [r3, #0]
				break;
 800f5c4:	e0a2      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_STPR_CTRL_POS_DEGREE:
				*value = gv.motoCtrlStpr.pos*100.00;
 800f5c6:	4b3f      	ldr	r3, [pc, #252]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f5c8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	f7f0 ffbb 	bl	8000548 <__aeabi_f2d>
 800f5d2:	f04f 0200 	mov.w	r2, #0
 800f5d6:	4b3d      	ldr	r3, [pc, #244]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f5d8:	f7f1 f80e 	bl	80005f8 <__aeabi_dmul>
 800f5dc:	4602      	mov	r2, r0
 800f5de:	460b      	mov	r3, r1
 800f5e0:	4610      	mov	r0, r2
 800f5e2:	4619      	mov	r1, r3
 800f5e4:	f7f1 fae0 	bl	8000ba8 <__aeabi_d2uiz>
 800f5e8:	4603      	mov	r3, r0
 800f5ea:	b29a      	uxth	r2, r3
 800f5ec:	693b      	ldr	r3, [r7, #16]
 800f5ee:	801a      	strh	r2, [r3, #0]
				break;
 800f5f0:	e08c      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_STPR_CTRL_MAX_POS_DEGREE:
				*value = gv.motoCtrlStpr.maxPos*100.00;
 800f5f2:	4b34      	ldr	r3, [pc, #208]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f5f4:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f7f0 ffa5 	bl	8000548 <__aeabi_f2d>
 800f5fe:	f04f 0200 	mov.w	r2, #0
 800f602:	4b32      	ldr	r3, [pc, #200]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f604:	f7f0 fff8 	bl	80005f8 <__aeabi_dmul>
 800f608:	4602      	mov	r2, r0
 800f60a:	460b      	mov	r3, r1
 800f60c:	4610      	mov	r0, r2
 800f60e:	4619      	mov	r1, r3
 800f610:	f7f1 faca 	bl	8000ba8 <__aeabi_d2uiz>
 800f614:	4603      	mov	r3, r0
 800f616:	b29a      	uxth	r2, r3
 800f618:	693b      	ldr	r3, [r7, #16]
 800f61a:	801a      	strh	r2, [r3, #0]
				break;
 800f61c:	e076      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
//			case MB_IRA_MOTR_CTRL_LEARNING_SATAUS:
//				*value = (gv.motoCtrlStpr.isStartUp || gv.motoCtrlStpr.isLearnOpenPos);
//				break;
			case MB_IRA_STPR_CTRL_FAULT_STATUS:
				*value = gv.motoCtrlStpr.fault;
 800f61e:	4b29      	ldr	r3, [pc, #164]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f620:	f893 32ed 	ldrb.w	r3, [r3, #749]	@ 0x2ed
 800f624:	461a      	mov	r2, r3
 800f626:	693b      	ldr	r3, [r7, #16]
 800f628:	801a      	strh	r2, [r3, #0]
				break;
 800f62a:	e06f      	b.n	800f70c <modbus_reg_readIR_cb+0x438>

			/*HB Motor Controller-------*/
			case MB_IRA_HB_CTRL_DIR:
				*value = gv.motoCtrlHB.dir;
 800f62c:	4b25      	ldr	r3, [pc, #148]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f62e:	f893 332e 	ldrb.w	r3, [r3, #814]	@ 0x32e
 800f632:	461a      	mov	r2, r3
 800f634:	693b      	ldr	r3, [r7, #16]
 800f636:	801a      	strh	r2, [r3, #0]
				break;
 800f638:	e068      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_HB_CTRL_POS_PERCENT:
				*value = (gv.motoCtrlHB.pos*100.00*100.0)/gv.motoCtrlHB.maxPos;
 800f63a:	4b22      	ldr	r3, [pc, #136]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f63c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f640:	4618      	mov	r0, r3
 800f642:	f7f0 ff81 	bl	8000548 <__aeabi_f2d>
 800f646:	f04f 0200 	mov.w	r2, #0
 800f64a:	4b20      	ldr	r3, [pc, #128]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f64c:	f7f0 ffd4 	bl	80005f8 <__aeabi_dmul>
 800f650:	4602      	mov	r2, r0
 800f652:	460b      	mov	r3, r1
 800f654:	4610      	mov	r0, r2
 800f656:	4619      	mov	r1, r3
 800f658:	f04f 0200 	mov.w	r2, #0
 800f65c:	4b1b      	ldr	r3, [pc, #108]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f65e:	f7f0 ffcb 	bl	80005f8 <__aeabi_dmul>
 800f662:	4602      	mov	r2, r0
 800f664:	460b      	mov	r3, r1
 800f666:	4614      	mov	r4, r2
 800f668:	461d      	mov	r5, r3
 800f66a:	4b16      	ldr	r3, [pc, #88]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f66c:	f8d3 334c 	ldr.w	r3, [r3, #844]	@ 0x34c
 800f670:	4618      	mov	r0, r3
 800f672:	f7f0 ff69 	bl	8000548 <__aeabi_f2d>
 800f676:	4602      	mov	r2, r0
 800f678:	460b      	mov	r3, r1
 800f67a:	4620      	mov	r0, r4
 800f67c:	4629      	mov	r1, r5
 800f67e:	f7f1 f8e5 	bl	800084c <__aeabi_ddiv>
 800f682:	4602      	mov	r2, r0
 800f684:	460b      	mov	r3, r1
 800f686:	4610      	mov	r0, r2
 800f688:	4619      	mov	r1, r3
 800f68a:	f7f1 fa8d 	bl	8000ba8 <__aeabi_d2uiz>
 800f68e:	4603      	mov	r3, r0
 800f690:	b29a      	uxth	r2, r3
 800f692:	693b      	ldr	r3, [r7, #16]
 800f694:	801a      	strh	r2, [r3, #0]
				break;
 800f696:	e039      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_HB_CTRL_POS_DEGREE:
				*value = gv.motoCtrlHB.pos*100.00;
 800f698:	4b0a      	ldr	r3, [pc, #40]	@ (800f6c4 <modbus_reg_readIR_cb+0x3f0>)
 800f69a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f69e:	4618      	mov	r0, r3
 800f6a0:	f7f0 ff52 	bl	8000548 <__aeabi_f2d>
 800f6a4:	f04f 0200 	mov.w	r2, #0
 800f6a8:	4b08      	ldr	r3, [pc, #32]	@ (800f6cc <modbus_reg_readIR_cb+0x3f8>)
 800f6aa:	f7f0 ffa5 	bl	80005f8 <__aeabi_dmul>
 800f6ae:	4602      	mov	r2, r0
 800f6b0:	460b      	mov	r3, r1
 800f6b2:	4610      	mov	r0, r2
 800f6b4:	4619      	mov	r1, r3
 800f6b6:	f7f1 fa77 	bl	8000ba8 <__aeabi_d2uiz>
 800f6ba:	4603      	mov	r3, r0
 800f6bc:	b29a      	uxth	r2, r3
 800f6be:	693b      	ldr	r3, [r7, #16]
 800f6c0:	801a      	strh	r2, [r3, #0]
				break;
 800f6c2:	e023      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
 800f6c4:	200002d8 	.word	0x200002d8
 800f6c8:	42c80000 	.word	0x42c80000
 800f6cc:	40590000 	.word	0x40590000
			case MB_IRA_HB_CTRL_MAX_POS_DEGREE:
				*value = gv.motoCtrlHB.maxPos*100.00;
 800f6d0:	4b15      	ldr	r3, [pc, #84]	@ (800f728 <modbus_reg_readIR_cb+0x454>)
 800f6d2:	f8d3 334c 	ldr.w	r3, [r3, #844]	@ 0x34c
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f7f0 ff36 	bl	8000548 <__aeabi_f2d>
 800f6dc:	f04f 0200 	mov.w	r2, #0
 800f6e0:	4b12      	ldr	r3, [pc, #72]	@ (800f72c <modbus_reg_readIR_cb+0x458>)
 800f6e2:	f7f0 ff89 	bl	80005f8 <__aeabi_dmul>
 800f6e6:	4602      	mov	r2, r0
 800f6e8:	460b      	mov	r3, r1
 800f6ea:	4610      	mov	r0, r2
 800f6ec:	4619      	mov	r1, r3
 800f6ee:	f7f1 fa5b 	bl	8000ba8 <__aeabi_d2uiz>
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	b29a      	uxth	r2, r3
 800f6f6:	693b      	ldr	r3, [r7, #16]
 800f6f8:	801a      	strh	r2, [r3, #0]
				break;
 800f6fa:	e007      	b.n	800f70c <modbus_reg_readIR_cb+0x438>
			case MB_IRA_HB_CTRL_FAULT_STATUS:
				*value = gv.motoCtrlHB.fault;
 800f6fc:	4b0a      	ldr	r3, [pc, #40]	@ (800f728 <modbus_reg_readIR_cb+0x454>)
 800f6fe:	f893 3355 	ldrb.w	r3, [r3, #853]	@ 0x355
 800f702:	461a      	mov	r2, r3
 800f704:	693b      	ldr	r3, [r7, #16]
 800f706:	801a      	strh	r2, [r3, #0]
				break;
 800f708:	e000      	b.n	800f70c <modbus_reg_readIR_cb+0x438>

			default:
				break;
 800f70a:	bf00      	nop
	for(; address <= endAddress; address++){
 800f70c:	88fb      	ldrh	r3, [r7, #6]
 800f70e:	3301      	adds	r3, #1
 800f710:	80fb      	strh	r3, [r7, #6]
 800f712:	88fa      	ldrh	r2, [r7, #6]
 800f714:	8abb      	ldrh	r3, [r7, #20]
 800f716:	429a      	cmp	r2, r3
 800f718:	f67f adf0 	bls.w	800f2fc <modbus_reg_readIR_cb+0x28>
		}
	}
	return ret;
 800f71c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f71e:	4618      	mov	r0, r3
 800f720:	3718      	adds	r7, #24
 800f722:	46bd      	mov	sp, r7
 800f724:	bdb0      	pop	{r4, r5, r7, pc}
 800f726:	bf00      	nop
 800f728:	200002d8 	.word	0x200002d8
 800f72c:	40590000 	.word	0x40590000

0800f730 <modbus_reg_readHR_cb>:
 * @param address Starting register address requested by the Modbus master.
 * @param numOfReg Number of registers requested.
 *
 * @return MB_REG_ERR_OK on success.
 */
MB_REG_Error modbus_reg_readHR_cb(void *ctx, uint16_t *pData, uint16_t address, uint16_t numOfReg){
 800f730:	b480      	push	{r7}
 800f732:	b087      	sub	sp, #28
 800f734:	af00      	add	r7, sp, #0
 800f736:	60f8      	str	r0, [r7, #12]
 800f738:	60b9      	str	r1, [r7, #8]
 800f73a:	4611      	mov	r1, r2
 800f73c:	461a      	mov	r2, r3
 800f73e:	460b      	mov	r3, r1
 800f740:	80fb      	strh	r3, [r7, #6]
 800f742:	4613      	mov	r3, r2
 800f744:	80bb      	strh	r3, [r7, #4]

	MB_REG_Error ret = MB_REG_ERR_OK;
 800f746:	2300      	movs	r3, #0
 800f748:	75fb      	strb	r3, [r7, #23]
	uint16_t endAddress = address + numOfReg -1;
 800f74a:	88fa      	ldrh	r2, [r7, #6]
 800f74c:	88bb      	ldrh	r3, [r7, #4]
 800f74e:	4413      	add	r3, r2
 800f750:	b29b      	uxth	r3, r3
 800f752:	3b01      	subs	r3, #1
 800f754:	82bb      	strh	r3, [r7, #20]
	for(; address <= endAddress; address++){
 800f756:	e299      	b.n	800fc8c <modbus_reg_readHR_cb+0x55c>
		uint16_t *value = &pData[address];
 800f758:	88fb      	ldrh	r3, [r7, #6]
 800f75a:	005b      	lsls	r3, r3, #1
 800f75c:	68ba      	ldr	r2, [r7, #8]
 800f75e:	4413      	add	r3, r2
 800f760:	613b      	str	r3, [r7, #16]
		switch (address) {
 800f762:	88fb      	ldrh	r3, [r7, #6]
 800f764:	3b0a      	subs	r3, #10
 800f766:	2b5e      	cmp	r3, #94	@ 0x5e
 800f768:	f200 828c 	bhi.w	800fc84 <modbus_reg_readHR_cb+0x554>
 800f76c:	a201      	add	r2, pc, #4	@ (adr r2, 800f774 <modbus_reg_readHR_cb+0x44>)
 800f76e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f772:	bf00      	nop
 800f774:	0800f8f1 	.word	0x0800f8f1
 800f778:	0800fc85 	.word	0x0800fc85
 800f77c:	0800fc85 	.word	0x0800fc85
 800f780:	0800fc85 	.word	0x0800fc85
 800f784:	0800fc85 	.word	0x0800fc85
 800f788:	0800f8fd 	.word	0x0800f8fd
 800f78c:	0800fc85 	.word	0x0800fc85
 800f790:	0800fc85 	.word	0x0800fc85
 800f794:	0800fc85 	.word	0x0800fc85
 800f798:	0800fc85 	.word	0x0800fc85
 800f79c:	0800f909 	.word	0x0800f909
 800f7a0:	0800f92b 	.word	0x0800f92b
 800f7a4:	0800fc85 	.word	0x0800fc85
 800f7a8:	0800fc85 	.word	0x0800fc85
 800f7ac:	0800fc85 	.word	0x0800fc85
 800f7b0:	0800fc85 	.word	0x0800fc85
 800f7b4:	0800fc85 	.word	0x0800fc85
 800f7b8:	0800fc85 	.word	0x0800fc85
 800f7bc:	0800fc85 	.word	0x0800fc85
 800f7c0:	0800fc85 	.word	0x0800fc85
 800f7c4:	0800f945 	.word	0x0800f945
 800f7c8:	0800fc85 	.word	0x0800fc85
 800f7cc:	0800fc85 	.word	0x0800fc85
 800f7d0:	0800fc85 	.word	0x0800fc85
 800f7d4:	0800fc85 	.word	0x0800fc85
 800f7d8:	0800fc85 	.word	0x0800fc85
 800f7dc:	0800fc85 	.word	0x0800fc85
 800f7e0:	0800fc85 	.word	0x0800fc85
 800f7e4:	0800fc85 	.word	0x0800fc85
 800f7e8:	0800fc85 	.word	0x0800fc85
 800f7ec:	0800f955 	.word	0x0800f955
 800f7f0:	0800f973 	.word	0x0800f973
 800f7f4:	0800f981 	.word	0x0800f981
 800f7f8:	0800f98f 	.word	0x0800f98f
 800f7fc:	0800f9ad 	.word	0x0800f9ad
 800f800:	0800f9bb 	.word	0x0800f9bb
 800f804:	0800f9c9 	.word	0x0800f9c9
 800f808:	0800f9d7 	.word	0x0800f9d7
 800f80c:	0800f9e5 	.word	0x0800f9e5
 800f810:	0800fc85 	.word	0x0800fc85
 800f814:	0800f9f3 	.word	0x0800f9f3
 800f818:	0800fa15 	.word	0x0800fa15
 800f81c:	0800fa37 	.word	0x0800fa37
 800f820:	0800fa59 	.word	0x0800fa59
 800f824:	0800fa7b 	.word	0x0800fa7b
 800f828:	0800fc85 	.word	0x0800fc85
 800f82c:	0800fc85 	.word	0x0800fc85
 800f830:	0800fc85 	.word	0x0800fc85
 800f834:	0800fc85 	.word	0x0800fc85
 800f838:	0800fc85 	.word	0x0800fc85
 800f83c:	0800fa9d 	.word	0x0800fa9d
 800f840:	0800fabf 	.word	0x0800fabf
 800f844:	0800fae1 	.word	0x0800fae1
 800f848:	0800fb03 	.word	0x0800fb03
 800f84c:	0800fb25 	.word	0x0800fb25
 800f850:	0800fc85 	.word	0x0800fc85
 800f854:	0800fc85 	.word	0x0800fc85
 800f858:	0800fc85 	.word	0x0800fc85
 800f85c:	0800fc85 	.word	0x0800fc85
 800f860:	0800fc85 	.word	0x0800fc85
 800f864:	0800fb47 	.word	0x0800fb47
 800f868:	0800fb51 	.word	0x0800fb51
 800f86c:	0800fb5d 	.word	0x0800fb5d
 800f870:	0800fb69 	.word	0x0800fb69
 800f874:	0800fb75 	.word	0x0800fb75
 800f878:	0800fb81 	.word	0x0800fb81
 800f87c:	0800fb8d 	.word	0x0800fb8d
 800f880:	0800fb99 	.word	0x0800fb99
 800f884:	0800fbb1 	.word	0x0800fbb1
 800f888:	0800fbbd 	.word	0x0800fbbd
 800f88c:	0800fbc9 	.word	0x0800fbc9
 800f890:	0800fbd5 	.word	0x0800fbd5
 800f894:	0800fbe1 	.word	0x0800fbe1
 800f898:	0800fbed 	.word	0x0800fbed
 800f89c:	0800fbf9 	.word	0x0800fbf9
 800f8a0:	0800fc05 	.word	0x0800fc05
 800f8a4:	0800fc11 	.word	0x0800fc11
 800f8a8:	0800fc1d 	.word	0x0800fc1d
 800f8ac:	0800fc29 	.word	0x0800fc29
 800f8b0:	0800fc85 	.word	0x0800fc85
 800f8b4:	0800fc85 	.word	0x0800fc85
 800f8b8:	0800fc85 	.word	0x0800fc85
 800f8bc:	0800fc85 	.word	0x0800fc85
 800f8c0:	0800fc85 	.word	0x0800fc85
 800f8c4:	0800fc35 	.word	0x0800fc35
 800f8c8:	0800fc85 	.word	0x0800fc85
 800f8cc:	0800fc85 	.word	0x0800fc85
 800f8d0:	0800fc85 	.word	0x0800fc85
 800f8d4:	0800fc85 	.word	0x0800fc85
 800f8d8:	0800fc85 	.word	0x0800fc85
 800f8dc:	0800fc41 	.word	0x0800fc41
 800f8e0:	0800fc4d 	.word	0x0800fc4d
 800f8e4:	0800fc5b 	.word	0x0800fc5b
 800f8e8:	0800fc69 	.word	0x0800fc69
 800f8ec:	0800fc77 	.word	0x0800fc77

			case MB_HRA_ENC0_RESOLUTION:
				*value = gv.enc0.resolution;
 800f8f0:	4bac      	ldr	r3, [pc, #688]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f8f2:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 800f8f6:	693b      	ldr	r3, [r7, #16]
 800f8f8:	801a      	strh	r2, [r3, #0]
				break;
 800f8fa:	e1c4      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

			case MB_HRA_ENC1_RESOLUTION:
				*value = gv.enc1.resolution;
 800f8fc:	4ba9      	ldr	r3, [pc, #676]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f8fe:	f8b3 217e 	ldrh.w	r2, [r3, #382]	@ 0x17e
 800f902:	693b      	ldr	r3, [r7, #16]
 800f904:	801a      	strh	r2, [r3, #0]
				break;
 800f906:	e1be      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_STEPPER_MOTOR_STEPANGLE:
				*value = gv.dm542tDrv->motorConfig.stepAngle*100;
 800f908:	4ba6      	ldr	r3, [pc, #664]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f90a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f90e:	edd3 7a07 	vldr	s15, [r3, #28]
 800f912:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 800fba8 <modbus_reg_readHR_cb+0x478>
 800f916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f91a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f91e:	ee17 3a90 	vmov	r3, s15
 800f922:	b29a      	uxth	r2, r3
 800f924:	693b      	ldr	r3, [r7, #16]
 800f926:	801a      	strh	r2, [r3, #0]
				break;
 800f928:	e1ad      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_STEPPER_MOTOR_MAX_RPM:
				*value = gv.dm542tDrv->motorConfig.rpmMax;
 800f92a:	4b9e      	ldr	r3, [pc, #632]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f92c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f930:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800f934:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f938:	ee17 3a90 	vmov	r3, s15
 800f93c:	b29a      	uxth	r2, r3
 800f93e:	693b      	ldr	r3, [r7, #16]
 800f940:	801a      	strh	r2, [r3, #0]
				break;
 800f942:	e1a0      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_DM542T_MICROSTEP:
				*value = gv.dm542tDrv->drvConfig.microsteps;
 800f944:	4b97      	ldr	r3, [pc, #604]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f94a:	695b      	ldr	r3, [r3, #20]
 800f94c:	b29a      	uxth	r2, r3
 800f94e:	693b      	ldr	r3, [r7, #16]
 800f950:	801a      	strh	r2, [r3, #0]
				break;
 800f952:	e198      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>


			   /*HB MOotr CTRL------------------*/

			case MB_HRA_HB_CTRL_CALIBRATION_SPEED:
				*value = gv.motoCtrlHB.learningSpeed*100;
 800f954:	4b93      	ldr	r3, [pc, #588]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f956:	edd3 7acf 	vldr	s15, [r3, #828]	@ 0x33c
 800f95a:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 800fba8 <modbus_reg_readHR_cb+0x478>
 800f95e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f962:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f966:	ee17 3a90 	vmov	r3, s15
 800f96a:	b29a      	uxth	r2, r3
 800f96c:	693b      	ldr	r3, [r7, #16]
 800f96e:	801a      	strh	r2, [r3, #0]
				break;
 800f970:	e189      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_HB_CTRL_WAITING_TIMEOUT:
				*value = (uint16_t)(gv.motoCtrlHB.timer.timeout);
 800f972:	4b8c      	ldr	r3, [pc, #560]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f974:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800f978:	b29a      	uxth	r2, r3
 800f97a:	693b      	ldr	r3, [r7, #16]
 800f97c:	801a      	strh	r2, [r3, #0]
				break;
 800f97e:	e182      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

			case MB_HRA_HB_CTRL_PATH:
				*value = gv.motoCtrlHB.path;
 800f980:	4b88      	ldr	r3, [pc, #544]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f982:	f893 332f 	ldrb.w	r3, [r3, #815]	@ 0x32f
 800f986:	461a      	mov	r2, r3
 800f988:	693b      	ldr	r3, [r7, #16]
 800f98a:	801a      	strh	r2, [r3, #0]
				break;
 800f98c:	e17b      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
//				break;
//			case MB_HRA_STPR_CTRL_TYPE:
//				*value = gv.motoCtrlStpr.type;
//				break;
			case MB_HRA_STPR_CTRL_CALIBRATION_SPEED:
				*value = gv.motoCtrlStpr.learningSpeed*100;
 800f98e:	4b85      	ldr	r3, [pc, #532]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f990:	edd3 7ab5 	vldr	s15, [r3, #724]	@ 0x2d4
 800f994:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 800fba8 <modbus_reg_readHR_cb+0x478>
 800f998:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f99c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f9a0:	ee17 3a90 	vmov	r3, s15
 800f9a4:	b29a      	uxth	r2, r3
 800f9a6:	693b      	ldr	r3, [r7, #16]
 800f9a8:	801a      	strh	r2, [r3, #0]
				break;
 800f9aa:	e16c      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_STPR_CTRL_WAITING_TIMEOUT:
				*value = (uint16_t)(gv.motoCtrlStpr.timer.timeout);
 800f9ac:	4b7d      	ldr	r3, [pc, #500]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f9ae:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f9b2:	b29a      	uxth	r2, r3
 800f9b4:	693b      	ldr	r3, [r7, #16]
 800f9b6:	801a      	strh	r2, [r3, #0]
				break;
 800f9b8:	e165      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
//			case MB_HRA_STPR_CTRL_WAITING_TIMEOUT_MSB:
//				*value = (uint16_t)((gv.motoCtrlStpr.timer.timeout>>16)&0x0000FFFF);
//				break;
			case MB_HRA_STPR_CTRL_PATH:
				*value = gv.motoCtrlStpr.path;
 800f9ba:	4b7a      	ldr	r3, [pc, #488]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f9bc:	f893 32c7 	ldrb.w	r3, [r3, #711]	@ 0x2c7
 800f9c0:	461a      	mov	r2, r3
 800f9c2:	693b      	ldr	r3, [r7, #16]
 800f9c4:	801a      	strh	r2, [r3, #0]
				break;
 800f9c6:	e15e      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

				/*Motor safety---------------*/
			case MB_HRA_MOTR_SAFETY_HOLDING_DUTY:
				*value = gv.safety.holdingDuty;
 800f9c8:	4b76      	ldr	r3, [pc, #472]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f9ca:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f9ce:	b29a      	uxth	r2, r3
 800f9d0:	693b      	ldr	r3, [r7, #16]
 800f9d2:	801a      	strh	r2, [r3, #0]
				break;
 800f9d4:	e157      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MOTR_SAFETY_RUNNING_DUTY:
				*value = gv.safety.runningDuty;
 800f9d6:	4b73      	ldr	r3, [pc, #460]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f9d8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f9dc:	b29a      	uxth	r2, r3
 800f9de:	693b      	ldr	r3, [r7, #16]
 800f9e0:	801a      	strh	r2, [r3, #0]
				break;
 800f9e2:	e150      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

			case MB_HRA_MOTR_SAFETY_WAITING_TIME:
				*value = gv.safety.timer.waitingTime;
 800f9e4:	4b6f      	ldr	r3, [pc, #444]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f9e6:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	@ 0x4ec
 800f9ea:	b29a      	uxth	r2, r3
 800f9ec:	693b      	ldr	r3, [r7, #16]
 800f9ee:	801a      	strh	r2, [r3, #0]
				break;
 800f9f0:	e149      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

				/*PID 0*/
			case MB_HRA_PID0_SETPOINT:
				*value = gv.pid0.setpoint*100;
 800f9f2:	4b6c      	ldr	r3, [pc, #432]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800f9f4:	f503 6387 	add.w	r3, r3, #1080	@ 0x438
 800f9f8:	edd3 7a00 	vldr	s15, [r3]
 800f9fc:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 800fba8 <modbus_reg_readHR_cb+0x478>
 800fa00:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fa04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fa08:	ee17 3a90 	vmov	r3, s15
 800fa0c:	b29a      	uxth	r2, r3
 800fa0e:	693b      	ldr	r3, [r7, #16]
 800fa10:	801a      	strh	r2, [r3, #0]
				break;
 800fa12:	e138      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_PID0_KP:
				*value = gv.pid0.kp*1000;
 800fa14:	4b63      	ldr	r3, [pc, #396]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fa16:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 800fa1a:	edd3 7a00 	vldr	s15, [r3]
 800fa1e:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800fbac <modbus_reg_readHR_cb+0x47c>
 800fa22:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fa26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fa2a:	ee17 3a90 	vmov	r3, s15
 800fa2e:	b29a      	uxth	r2, r3
 800fa30:	693b      	ldr	r3, [r7, #16]
 800fa32:	801a      	strh	r2, [r3, #0]
				break;
 800fa34:	e127      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_PID0_KI:
				*value = gv.pid0.ki*1000;
 800fa36:	4b5b      	ldr	r3, [pc, #364]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fa38:	f503 6389 	add.w	r3, r3, #1096	@ 0x448
 800fa3c:	edd3 7a00 	vldr	s15, [r3]
 800fa40:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 800fbac <modbus_reg_readHR_cb+0x47c>
 800fa44:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fa48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fa4c:	ee17 3a90 	vmov	r3, s15
 800fa50:	b29a      	uxth	r2, r3
 800fa52:	693b      	ldr	r3, [r7, #16]
 800fa54:	801a      	strh	r2, [r3, #0]
				break;
 800fa56:	e116      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_PID0_KD:
				*value = gv.pid0.kd*1000;
 800fa58:	4b52      	ldr	r3, [pc, #328]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fa5a:	f203 434c 	addw	r3, r3, #1100	@ 0x44c
 800fa5e:	edd3 7a00 	vldr	s15, [r3]
 800fa62:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 800fbac <modbus_reg_readHR_cb+0x47c>
 800fa66:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fa6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fa6e:	ee17 3a90 	vmov	r3, s15
 800fa72:	b29a      	uxth	r2, r3
 800fa74:	693b      	ldr	r3, [r7, #16]
 800fa76:	801a      	strh	r2, [r3, #0]
				break;
 800fa78:	e105      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_PID0_I_OUT_LIMIT:
				*value = gv.pid0.output_i_max*100;
 800fa7a:	4b4a      	ldr	r3, [pc, #296]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fa7c:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 800fa80:	edd3 7a00 	vldr	s15, [r3]
 800fa84:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800fba8 <modbus_reg_readHR_cb+0x478>
 800fa88:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fa8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fa90:	ee17 3a90 	vmov	r3, s15
 800fa94:	b29a      	uxth	r2, r3
 800fa96:	693b      	ldr	r3, [r7, #16]
 800fa98:	801a      	strh	r2, [r3, #0]
				break;
 800fa9a:	e0f4      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>


				/*PID 1---------------------*/
			case MB_HRA_PID1_SETPOINT:
				*value = gv.pid1.setpoint*100;
 800fa9c:	4b41      	ldr	r3, [pc, #260]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fa9e:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 800faa2:	edd3 7a00 	vldr	s15, [r3]
 800faa6:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800fba8 <modbus_reg_readHR_cb+0x478>
 800faaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800faae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fab2:	ee17 3a90 	vmov	r3, s15
 800fab6:	b29a      	uxth	r2, r3
 800fab8:	693b      	ldr	r3, [r7, #16]
 800faba:	801a      	strh	r2, [r3, #0]
				break;
 800fabc:	e0e3      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_PID1_KP:
				*value = gv.pid1.kp*1000;
 800fabe:	4b39      	ldr	r3, [pc, #228]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fac0:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 800fac4:	edd3 7a00 	vldr	s15, [r3]
 800fac8:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800fbac <modbus_reg_readHR_cb+0x47c>
 800facc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fad0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fad4:	ee17 3a90 	vmov	r3, s15
 800fad8:	b29a      	uxth	r2, r3
 800fada:	693b      	ldr	r3, [r7, #16]
 800fadc:	801a      	strh	r2, [r3, #0]
				break;
 800fade:	e0d2      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_PID1_KI:
				*value = gv.pid1.ki*1000;
 800fae0:	4b30      	ldr	r3, [pc, #192]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fae2:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 800fae6:	edd3 7a00 	vldr	s15, [r3]
 800faea:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800fbac <modbus_reg_readHR_cb+0x47c>
 800faee:	ee67 7a87 	vmul.f32	s15, s15, s14
 800faf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800faf6:	ee17 3a90 	vmov	r3, s15
 800fafa:	b29a      	uxth	r2, r3
 800fafc:	693b      	ldr	r3, [r7, #16]
 800fafe:	801a      	strh	r2, [r3, #0]
				break;
 800fb00:	e0c1      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_PID1_KD:
				*value = gv.pid1.kd*1000;
 800fb02:	4b28      	ldr	r3, [pc, #160]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb04:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 800fb08:	edd3 7a00 	vldr	s15, [r3]
 800fb0c:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800fbac <modbus_reg_readHR_cb+0x47c>
 800fb10:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fb14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fb18:	ee17 3a90 	vmov	r3, s15
 800fb1c:	b29a      	uxth	r2, r3
 800fb1e:	693b      	ldr	r3, [r7, #16]
 800fb20:	801a      	strh	r2, [r3, #0]
				break;
 800fb22:	e0b0      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_PID1_I_OUT_LIMIT:
				*value = gv.pid1.output_i_max*100;
 800fb24:	4b1f      	ldr	r3, [pc, #124]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb26:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 800fb2a:	edd3 7a00 	vldr	s15, [r3]
 800fb2e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800fba8 <modbus_reg_readHR_cb+0x478>
 800fb32:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fb36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fb3a:	ee17 3a90 	vmov	r3, s15
 800fb3e:	b29a      	uxth	r2, r3
 800fb40:	693b      	ldr	r3, [r7, #16]
 800fb42:	801a      	strh	r2, [r3, #0]
				break;
 800fb44:	e09f      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

				/*Modbus TCP Net info--------*/
			case MB_HRA_MB_TCPS_PORT:
				*value = gv.mbtcps.port;
 800fb46:	4b17      	ldr	r3, [pc, #92]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb48:	88da      	ldrh	r2, [r3, #6]
 800fb4a:	693b      	ldr	r3, [r7, #16]
 800fb4c:	801a      	strh	r2, [r3, #0]
				break;
 800fb4e:	e09a      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

			case MB_HRA_MB_TCPS_MAC1:
				*value = gv.mbtcps.netif.mac[0];
 800fb50:	4b14      	ldr	r3, [pc, #80]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb52:	7a1b      	ldrb	r3, [r3, #8]
 800fb54:	461a      	mov	r2, r3
 800fb56:	693b      	ldr	r3, [r7, #16]
 800fb58:	801a      	strh	r2, [r3, #0]
				break;
 800fb5a:	e094      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_MAC2:
				*value = gv.mbtcps.netif.mac[1];
 800fb5c:	4b11      	ldr	r3, [pc, #68]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb5e:	7a5b      	ldrb	r3, [r3, #9]
 800fb60:	461a      	mov	r2, r3
 800fb62:	693b      	ldr	r3, [r7, #16]
 800fb64:	801a      	strh	r2, [r3, #0]
				break;
 800fb66:	e08e      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_MAC3:
				*value = gv.mbtcps.netif.mac[2];
 800fb68:	4b0e      	ldr	r3, [pc, #56]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb6a:	7a9b      	ldrb	r3, [r3, #10]
 800fb6c:	461a      	mov	r2, r3
 800fb6e:	693b      	ldr	r3, [r7, #16]
 800fb70:	801a      	strh	r2, [r3, #0]
				break;
 800fb72:	e088      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_MAC4:
				*value = gv.mbtcps.netif.mac[3];
 800fb74:	4b0b      	ldr	r3, [pc, #44]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb76:	7adb      	ldrb	r3, [r3, #11]
 800fb78:	461a      	mov	r2, r3
 800fb7a:	693b      	ldr	r3, [r7, #16]
 800fb7c:	801a      	strh	r2, [r3, #0]
				break;
 800fb7e:	e082      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_MAC5:
				*value = gv.mbtcps.netif.mac[4];
 800fb80:	4b08      	ldr	r3, [pc, #32]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb82:	7b1b      	ldrb	r3, [r3, #12]
 800fb84:	461a      	mov	r2, r3
 800fb86:	693b      	ldr	r3, [r7, #16]
 800fb88:	801a      	strh	r2, [r3, #0]
				break;
 800fb8a:	e07c      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_MAC6:
				*value = gv.mbtcps.netif.mac[5];
 800fb8c:	4b05      	ldr	r3, [pc, #20]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb8e:	7b5b      	ldrb	r3, [r3, #13]
 800fb90:	461a      	mov	r2, r3
 800fb92:	693b      	ldr	r3, [r7, #16]
 800fb94:	801a      	strh	r2, [r3, #0]
				break;
 800fb96:	e076      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

			case MB_HRA_MB_TCPS_IP1:
				*value = gv.mbtcps.netif.ip[0];
 800fb98:	4b02      	ldr	r3, [pc, #8]	@ (800fba4 <modbus_reg_readHR_cb+0x474>)
 800fb9a:	7b9b      	ldrb	r3, [r3, #14]
 800fb9c:	461a      	mov	r2, r3
 800fb9e:	693b      	ldr	r3, [r7, #16]
 800fba0:	801a      	strh	r2, [r3, #0]
				break;
 800fba2:	e070      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
 800fba4:	200002d8 	.word	0x200002d8
 800fba8:	42c80000 	.word	0x42c80000
 800fbac:	447a0000 	.word	0x447a0000
			case MB_HRA_MB_TCPS_IP2:
				*value = gv.mbtcps.netif.ip[1];
 800fbb0:	4b3c      	ldr	r3, [pc, #240]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fbb2:	7bdb      	ldrb	r3, [r3, #15]
 800fbb4:	461a      	mov	r2, r3
 800fbb6:	693b      	ldr	r3, [r7, #16]
 800fbb8:	801a      	strh	r2, [r3, #0]
				break;
 800fbba:	e064      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_IP3:
				*value = gv.mbtcps.netif.ip[2];
 800fbbc:	4b39      	ldr	r3, [pc, #228]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fbbe:	7c1b      	ldrb	r3, [r3, #16]
 800fbc0:	461a      	mov	r2, r3
 800fbc2:	693b      	ldr	r3, [r7, #16]
 800fbc4:	801a      	strh	r2, [r3, #0]
				break;
 800fbc6:	e05e      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_IP4:
				*value = gv.mbtcps.netif.ip[3];
 800fbc8:	4b36      	ldr	r3, [pc, #216]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fbca:	7c5b      	ldrb	r3, [r3, #17]
 800fbcc:	461a      	mov	r2, r3
 800fbce:	693b      	ldr	r3, [r7, #16]
 800fbd0:	801a      	strh	r2, [r3, #0]
				break;
 800fbd2:	e058      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

			case MB_HRA_MB_TCPS_SN1:
				*value = gv.mbtcps.netif.sn[0];
 800fbd4:	4b33      	ldr	r3, [pc, #204]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fbd6:	7c9b      	ldrb	r3, [r3, #18]
 800fbd8:	461a      	mov	r2, r3
 800fbda:	693b      	ldr	r3, [r7, #16]
 800fbdc:	801a      	strh	r2, [r3, #0]
				break;
 800fbde:	e052      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_SN2:
				*value = gv.mbtcps.netif.sn[1];
 800fbe0:	4b30      	ldr	r3, [pc, #192]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fbe2:	7cdb      	ldrb	r3, [r3, #19]
 800fbe4:	461a      	mov	r2, r3
 800fbe6:	693b      	ldr	r3, [r7, #16]
 800fbe8:	801a      	strh	r2, [r3, #0]
				break;
 800fbea:	e04c      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_SN3:
				*value = gv.mbtcps.netif.sn[2];
 800fbec:	4b2d      	ldr	r3, [pc, #180]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fbee:	7d1b      	ldrb	r3, [r3, #20]
 800fbf0:	461a      	mov	r2, r3
 800fbf2:	693b      	ldr	r3, [r7, #16]
 800fbf4:	801a      	strh	r2, [r3, #0]
				break;
 800fbf6:	e046      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_SN4:
				*value = gv.mbtcps.netif.sn[3];
 800fbf8:	4b2a      	ldr	r3, [pc, #168]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fbfa:	7d5b      	ldrb	r3, [r3, #21]
 800fbfc:	461a      	mov	r2, r3
 800fbfe:	693b      	ldr	r3, [r7, #16]
 800fc00:	801a      	strh	r2, [r3, #0]
				break;
 800fc02:	e040      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

			case MB_HRA_MB_TCPS_GW1:
				*value = gv.mbtcps.netif.gw[0];
 800fc04:	4b27      	ldr	r3, [pc, #156]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc06:	7d9b      	ldrb	r3, [r3, #22]
 800fc08:	461a      	mov	r2, r3
 800fc0a:	693b      	ldr	r3, [r7, #16]
 800fc0c:	801a      	strh	r2, [r3, #0]
				break;
 800fc0e:	e03a      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_GW2:
				*value = gv.mbtcps.netif.gw[1];
 800fc10:	4b24      	ldr	r3, [pc, #144]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc12:	7ddb      	ldrb	r3, [r3, #23]
 800fc14:	461a      	mov	r2, r3
 800fc16:	693b      	ldr	r3, [r7, #16]
 800fc18:	801a      	strh	r2, [r3, #0]
				break;
 800fc1a:	e034      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_GW3:
				*value = gv.mbtcps.netif.gw[2];
 800fc1c:	4b21      	ldr	r3, [pc, #132]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc1e:	7e1b      	ldrb	r3, [r3, #24]
 800fc20:	461a      	mov	r2, r3
 800fc22:	693b      	ldr	r3, [r7, #16]
 800fc24:	801a      	strh	r2, [r3, #0]
				break;
 800fc26:	e02e      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_GW4:
				*value = gv.mbtcps.netif.gw[3];
 800fc28:	4b1e      	ldr	r3, [pc, #120]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc2a:	7e5b      	ldrb	r3, [r3, #25]
 800fc2c:	461a      	mov	r2, r3
 800fc2e:	693b      	ldr	r3, [r7, #16]
 800fc30:	801a      	strh	r2, [r3, #0]
				break;
 800fc32:	e028      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_TCPS_APPLY_CHANGE:
				*value = gv.mbtcps.applyChange;
 800fc34:	4b1b      	ldr	r3, [pc, #108]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc36:	7fdb      	ldrb	r3, [r3, #31]
 800fc38:	461a      	mov	r2, r3
 800fc3a:	693b      	ldr	r3, [r7, #16]
 800fc3c:	801a      	strh	r2, [r3, #0]
				break;
 800fc3e:	e022      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>

				/*Modbus RTU parameters --------------------*/
			case MB_HRA_MB_RTU_BAUD_LSB:
				*value = gv.mbrtu.serial.baudRate & 0xFFFF;
 800fc40:	4b18      	ldr	r3, [pc, #96]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc42:	6a1b      	ldr	r3, [r3, #32]
 800fc44:	b29a      	uxth	r2, r3
 800fc46:	693b      	ldr	r3, [r7, #16]
 800fc48:	801a      	strh	r2, [r3, #0]
				break;
 800fc4a:	e01c      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_RTU_BAUD_MSB:
				*value = (gv.mbrtu.serial.baudRate >> 16) & 0xFFFF;
 800fc4c:	4b15      	ldr	r3, [pc, #84]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc4e:	6a1b      	ldr	r3, [r3, #32]
 800fc50:	0c1b      	lsrs	r3, r3, #16
 800fc52:	b29a      	uxth	r2, r3
 800fc54:	693b      	ldr	r3, [r7, #16]
 800fc56:	801a      	strh	r2, [r3, #0]
				break;
 800fc58:	e015      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_RTU_DATA_BIT:
				*value = gv.mbrtu.serial.dataBit;
 800fc5a:	4b12      	ldr	r3, [pc, #72]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800fc60:	461a      	mov	r2, r3
 800fc62:	693b      	ldr	r3, [r7, #16]
 800fc64:	801a      	strh	r2, [r3, #0]
				break;
 800fc66:	e00e      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_RTU_STOP_BIT:
				*value = gv.mbrtu.serial.stopBit;
 800fc68:	4b0e      	ldr	r3, [pc, #56]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc6a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800fc6e:	461a      	mov	r2, r3
 800fc70:	693b      	ldr	r3, [r7, #16]
 800fc72:	801a      	strh	r2, [r3, #0]
				break;
 800fc74:	e007      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>
			case MB_HRA_MB_RTU_PARITY:
				*value = gv.mbrtu.serial.parity;
 800fc76:	4b0b      	ldr	r3, [pc, #44]	@ (800fca4 <modbus_reg_readHR_cb+0x574>)
 800fc78:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800fc7c:	461a      	mov	r2, r3
 800fc7e:	693b      	ldr	r3, [r7, #16]
 800fc80:	801a      	strh	r2, [r3, #0]
				break;
 800fc82:	e000      	b.n	800fc86 <modbus_reg_readHR_cb+0x556>


			default:
				break;
 800fc84:	bf00      	nop
	for(; address <= endAddress; address++){
 800fc86:	88fb      	ldrh	r3, [r7, #6]
 800fc88:	3301      	adds	r3, #1
 800fc8a:	80fb      	strh	r3, [r7, #6]
 800fc8c:	88fa      	ldrh	r2, [r7, #6]
 800fc8e:	8abb      	ldrh	r3, [r7, #20]
 800fc90:	429a      	cmp	r2, r3
 800fc92:	f67f ad61 	bls.w	800f758 <modbus_reg_readHR_cb+0x28>
		}
	}
	return ret;
 800fc96:	7dfb      	ldrb	r3, [r7, #23]
}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	371c      	adds	r7, #28
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca2:	4770      	bx	lr
 800fca4:	200002d8 	.word	0x200002d8

0800fca8 <modbus_reg_writeHR_cb>:
 * @param address Starting address to write to.
 * @param numOfReg Number of registers to write.
 *
 * @return MB_REG_ERR_OK on success, or appropriate error code.
 */
MB_REG_Error modbus_reg_writeHR_cb(void *ctx, uint16_t *pData, uint16_t address, uint16_t numOfReg){
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b08e      	sub	sp, #56	@ 0x38
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	60f8      	str	r0, [r7, #12]
 800fcb0:	60b9      	str	r1, [r7, #8]
 800fcb2:	4611      	mov	r1, r2
 800fcb4:	461a      	mov	r2, r3
 800fcb6:	460b      	mov	r3, r1
 800fcb8:	80fb      	strh	r3, [r7, #6]
 800fcba:	4613      	mov	r3, r2
 800fcbc:	80bb      	strh	r3, [r7, #4]

	if(gv.motoCtrlStpr.isStartUp && gv.motoCtrlStpr.isLearnOpenPos) {
 800fcbe:	4bd8      	ldr	r3, [pc, #864]	@ (8010020 <modbus_reg_writeHR_cb+0x378>)
 800fcc0:	f893 32c2 	ldrb.w	r3, [r3, #706]	@ 0x2c2
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d007      	beq.n	800fcd8 <modbus_reg_writeHR_cb+0x30>
 800fcc8:	4bd5      	ldr	r3, [pc, #852]	@ (8010020 <modbus_reg_writeHR_cb+0x378>)
 800fcca:	f893 32c3 	ldrb.w	r3, [r3, #707]	@ 0x2c3
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d002      	beq.n	800fcd8 <modbus_reg_writeHR_cb+0x30>
		return MB_REG_ERR_INVALID_VALUE;
 800fcd2:	2302      	movs	r3, #2
 800fcd4:	f000 bde2 	b.w	801089c <modbus_reg_writeHR_cb+0xbf4>
	}

	MB_REG_Error ret = MB_REG_ERR_OK;
 800fcd8:	2300      	movs	r3, #0
 800fcda:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint16_t endAddress = address + numOfReg -1;
 800fcde:	88fa      	ldrh	r2, [r7, #6]
 800fce0:	88bb      	ldrh	r3, [r7, #4]
 800fce2:	4413      	add	r3, r2
 800fce4:	b29b      	uxth	r3, r3
 800fce6:	3b01      	subs	r3, #1
 800fce8:	86bb      	strh	r3, [r7, #52]	@ 0x34
	uint16_t startAddress = address;
 800fcea:	88fb      	ldrh	r3, [r7, #6]
 800fcec:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t i = 0;
 800fcee:	2300      	movs	r3, #0
 800fcf0:	863b      	strh	r3, [r7, #48]	@ 0x30



	for(; address <= endAddress; address++){
 800fcf2:	f000 bdcc 	b.w	801088e <modbus_reg_writeHR_cb+0xbe6>
		i = address - startAddress;
 800fcf6:	88fa      	ldrh	r2, [r7, #6]
 800fcf8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800fcfa:	1ad3      	subs	r3, r2, r3
 800fcfc:	863b      	strh	r3, [r7, #48]	@ 0x30
		uint16_t value = pData[i];
 800fcfe:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fd00:	005b      	lsls	r3, r3, #1
 800fd02:	68ba      	ldr	r2, [r7, #8]
 800fd04:	4413      	add	r3, r2
 800fd06:	881b      	ldrh	r3, [r3, #0]
 800fd08:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		switch (address) {
 800fd0a:	88fb      	ldrh	r3, [r7, #6]
 800fd0c:	3b0a      	subs	r3, #10
 800fd0e:	2b5f      	cmp	r3, #95	@ 0x5f
 800fd10:	f200 8597 	bhi.w	8010842 <modbus_reg_writeHR_cb+0xb9a>
 800fd14:	a201      	add	r2, pc, #4	@ (adr r2, 800fd1c <modbus_reg_writeHR_cb+0x74>)
 800fd16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd1a:	bf00      	nop
 800fd1c:	0800fe9d 	.word	0x0800fe9d
 800fd20:	08010843 	.word	0x08010843
 800fd24:	08010843 	.word	0x08010843
 800fd28:	08010843 	.word	0x08010843
 800fd2c:	08010843 	.word	0x08010843
 800fd30:	0800febf 	.word	0x0800febf
 800fd34:	08010843 	.word	0x08010843
 800fd38:	08010843 	.word	0x08010843
 800fd3c:	08010843 	.word	0x08010843
 800fd40:	08010843 	.word	0x08010843
 800fd44:	0800fee1 	.word	0x0800fee1
 800fd48:	0800ff57 	.word	0x0800ff57
 800fd4c:	08010843 	.word	0x08010843
 800fd50:	08010843 	.word	0x08010843
 800fd54:	08010843 	.word	0x08010843
 800fd58:	08010843 	.word	0x08010843
 800fd5c:	08010843 	.word	0x08010843
 800fd60:	08010843 	.word	0x08010843
 800fd64:	08010843 	.word	0x08010843
 800fd68:	08010843 	.word	0x08010843
 800fd6c:	0800ff83 	.word	0x0800ff83
 800fd70:	08010843 	.word	0x08010843
 800fd74:	08010843 	.word	0x08010843
 800fd78:	08010843 	.word	0x08010843
 800fd7c:	08010843 	.word	0x08010843
 800fd80:	08010843 	.word	0x08010843
 800fd84:	08010843 	.word	0x08010843
 800fd88:	08010843 	.word	0x08010843
 800fd8c:	08010843 	.word	0x08010843
 800fd90:	08010843 	.word	0x08010843
 800fd94:	0800ffbb 	.word	0x0800ffbb
 800fd98:	08010039 	.word	0x08010039
 800fd9c:	0801005d 	.word	0x0801005d
 800fda0:	08010093 	.word	0x08010093
 800fda4:	080100f3 	.word	0x080100f3
 800fda8:	08010115 	.word	0x08010115
 800fdac:	08010149 	.word	0x08010149
 800fdb0:	08010177 	.word	0x08010177
 800fdb4:	080101a5 	.word	0x080101a5
 800fdb8:	08010843 	.word	0x08010843
 800fdbc:	080101dd 	.word	0x080101dd
 800fdc0:	08010275 	.word	0x08010275
 800fdc4:	080102b1 	.word	0x080102b1
 800fdc8:	080102ed 	.word	0x080102ed
 800fdcc:	08010339 	.word	0x08010339
 800fdd0:	08010843 	.word	0x08010843
 800fdd4:	08010843 	.word	0x08010843
 800fdd8:	08010843 	.word	0x08010843
 800fddc:	08010843 	.word	0x08010843
 800fde0:	08010843 	.word	0x08010843
 800fde4:	0801039d 	.word	0x0801039d
 800fde8:	08010435 	.word	0x08010435
 800fdec:	08010471 	.word	0x08010471
 800fdf0:	080104ad 	.word	0x080104ad
 800fdf4:	080104e9 	.word	0x080104e9
 800fdf8:	08010843 	.word	0x08010843
 800fdfc:	08010843 	.word	0x08010843
 800fe00:	08010843 	.word	0x08010843
 800fe04:	08010843 	.word	0x08010843
 800fe08:	08010843 	.word	0x08010843
 800fe0c:	0801054d 	.word	0x0801054d
 800fe10:	08010555 	.word	0x08010555
 800fe14:	08010569 	.word	0x08010569
 800fe18:	0801057d 	.word	0x0801057d
 800fe1c:	08010591 	.word	0x08010591
 800fe20:	080105a5 	.word	0x080105a5
 800fe24:	080105b9 	.word	0x080105b9
 800fe28:	080105cd 	.word	0x080105cd
 800fe2c:	080105e1 	.word	0x080105e1
 800fe30:	080105f5 	.word	0x080105f5
 800fe34:	08010609 	.word	0x08010609
 800fe38:	0801061d 	.word	0x0801061d
 800fe3c:	0801063d 	.word	0x0801063d
 800fe40:	08010651 	.word	0x08010651
 800fe44:	08010665 	.word	0x08010665
 800fe48:	08010679 	.word	0x08010679
 800fe4c:	0801068d 	.word	0x0801068d
 800fe50:	080106a1 	.word	0x080106a1
 800fe54:	080106b5 	.word	0x080106b5
 800fe58:	08010843 	.word	0x08010843
 800fe5c:	08010843 	.word	0x08010843
 800fe60:	08010843 	.word	0x08010843
 800fe64:	08010843 	.word	0x08010843
 800fe68:	08010843 	.word	0x08010843
 800fe6c:	080106c9 	.word	0x080106c9
 800fe70:	08010843 	.word	0x08010843
 800fe74:	08010843 	.word	0x08010843
 800fe78:	08010843 	.word	0x08010843
 800fe7c:	08010843 	.word	0x08010843
 800fe80:	08010843 	.word	0x08010843
 800fe84:	080107c9 	.word	0x080107c9
 800fe88:	080107db 	.word	0x080107db
 800fe8c:	08010843 	.word	0x08010843
 800fe90:	08010843 	.word	0x08010843
 800fe94:	08010843 	.word	0x08010843
 800fe98:	080107ed 	.word	0x080107ed
				/*Encoder-------------------*/

			case MB_HRA_ENC0_RESOLUTION: //HB
				Encoder_SetResolution(&gv.enc0, value);
 800fe9c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fe9e:	4619      	mov	r1, r3
 800fea0:	4860      	ldr	r0, [pc, #384]	@ (8010024 <modbus_reg_writeHR_cb+0x37c>)
 800fea2:	f7f1 ff7d 	bl	8001da0 <Encoder_SetResolution>
				if(flash_write(FLS_ADDR_ENC0_RESOLUTION, value)){
 800fea6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fea8:	4619      	mov	r1, r3
 800feaa:	2001      	movs	r0, #1
 800feac:	f7f9 fa22 	bl	80092f4 <flash_write>
 800feb0:	4603      	mov	r3, r0
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	f000 84c9 	beq.w	801084a <modbus_reg_writeHR_cb+0xba2>
					return MB_REG_ERR_INVALID_VALUE;
 800feb8:	2302      	movs	r3, #2
 800feba:	f000 bcef 	b.w	801089c <modbus_reg_writeHR_cb+0xbf4>
				}
				break;

			case MB_HRA_ENC1_RESOLUTION: //STEPPER
				Encoder_SetResolution(&gv.enc1, value);
 800febe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fec0:	4619      	mov	r1, r3
 800fec2:	4859      	ldr	r0, [pc, #356]	@ (8010028 <modbus_reg_writeHR_cb+0x380>)
 800fec4:	f7f1 ff6c 	bl	8001da0 <Encoder_SetResolution>
				if(flash_write(FLS_ADDR_ENC1_RESOLUTION, value)){
 800fec8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800feca:	4619      	mov	r1, r3
 800fecc:	2002      	movs	r0, #2
 800fece:	f7f9 fa11 	bl	80092f4 <flash_write>
 800fed2:	4603      	mov	r3, r0
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	f000 84ba 	beq.w	801084e <modbus_reg_writeHR_cb+0xba6>
					return MB_REG_ERR_INVALID_VALUE;
 800feda:	2302      	movs	r3, #2
 800fedc:	f000 bcde 	b.w	801089c <modbus_reg_writeHR_cb+0xbf4>
				}
				break;

				/*Stepper motor-------------*/
			case MB_HRA_STEPPER_MOTOR_STEPANGLE:{
					float angle = (float)value/100.00;
 800fee0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fee2:	ee07 3a90 	vmov	s15, r3
 800fee6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800feea:	eddf 6a50 	vldr	s13, [pc, #320]	@ 801002c <modbus_reg_writeHR_cb+0x384>
 800feee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800fef2:	edc7 7a04 	vstr	s15, [r7, #16]
					if(angle > 0.0 && angle <= (float)ANGLE_MAX){
 800fef6:	edd7 7a04 	vldr	s15, [r7, #16]
 800fefa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800fefe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff02:	dd21      	ble.n	800ff48 <modbus_reg_writeHR_cb+0x2a0>
 800ff04:	edd7 7a04 	vldr	s15, [r7, #16]
 800ff08:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010030 <modbus_reg_writeHR_cb+0x388>
 800ff0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ff10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff14:	d818      	bhi.n	800ff48 <modbus_reg_writeHR_cb+0x2a0>
						if(DM542T_SetMotorStepAngle(gv.dm542tDrv, angle) != DM542T_ERR_OK){
 800ff16:	4b42      	ldr	r3, [pc, #264]	@ (8010020 <modbus_reg_writeHR_cb+0x378>)
 800ff18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ff1c:	ed97 0a04 	vldr	s0, [r7, #16]
 800ff20:	4618      	mov	r0, r3
 800ff22:	f7f1 fc3d 	bl	80017a0 <DM542T_SetMotorStepAngle>
 800ff26:	4603      	mov	r3, r0
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d002      	beq.n	800ff32 <modbus_reg_writeHR_cb+0x28a>
							ret = MB_REG_ERR_INVALID_VALUE;
 800ff2c:	2302      	movs	r3, #2
 800ff2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						}
						if(flash_write_float(FLS_ADDR_STEPPER_MOTOR_STEPANGLE, angle)){
 800ff32:	ed97 0a04 	vldr	s0, [r7, #16]
 800ff36:	2003      	movs	r0, #3
 800ff38:	f7f9 f9fa 	bl	8009330 <flash_write_float>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d007      	beq.n	800ff52 <modbus_reg_writeHR_cb+0x2aa>
							return MB_REG_ERR_INVALID_VALUE;
 800ff42:	2302      	movs	r3, #2
 800ff44:	f000 bcaa 	b.w	801089c <modbus_reg_writeHR_cb+0xbf4>
						}
					}else{
						ret = MB_REG_ERR_INVALID_VALUE;
 800ff48:	2302      	movs	r3, #2
 800ff4a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					}
				}
				break;
 800ff4e:	f000 bc9b 	b.w	8010888 <modbus_reg_writeHR_cb+0xbe0>
 800ff52:	f000 bc99 	b.w	8010888 <modbus_reg_writeHR_cb+0xbe0>
			case MB_HRA_STEPPER_MOTOR_MAX_RPM:
				gv.dm542tDrv->motorConfig.rpmMax = value;
 800ff56:	4b32      	ldr	r3, [pc, #200]	@ (8010020 <modbus_reg_writeHR_cb+0x378>)
 800ff58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ff5c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ff5e:	ee07 2a90 	vmov	s15, r2
 800ff62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff66:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
				if(flash_write(FLS_ADDR_STEPPER_MOTOR_MAX_RPM, value)){
 800ff6a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ff6c:	4619      	mov	r1, r3
 800ff6e:	2004      	movs	r0, #4
 800ff70:	f7f9 f9c0 	bl	80092f4 <flash_write>
 800ff74:	4603      	mov	r3, r0
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	f000 846b 	beq.w	8010852 <modbus_reg_writeHR_cb+0xbaa>
					return MB_REG_ERR_INVALID_VALUE;
 800ff7c:	2302      	movs	r3, #2
 800ff7e:	f000 bc8d 	b.w	801089c <modbus_reg_writeHR_cb+0xbf4>
				}
				break;

				/*DM542T Driver-------------*/
			case MB_HRA_DM542T_MICROSTEP:
				if(DM542T_SetDriverMicrostep(gv.dm542tDrv, value) != DM542T_ERR_OK){
 800ff82:	4b27      	ldr	r3, [pc, #156]	@ (8010020 <modbus_reg_writeHR_cb+0x378>)
 800ff84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ff88:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ff8a:	4611      	mov	r1, r2
 800ff8c:	4618      	mov	r0, r3
 800ff8e:	f7f1 fc2b 	bl	80017e8 <DM542T_SetDriverMicrostep>
 800ff92:	4603      	mov	r3, r0
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d004      	beq.n	800ffa2 <modbus_reg_writeHR_cb+0x2fa>
					ret = MB_REG_ERR_INVALID_VALUE;
 800ff98:	2302      	movs	r3, #2
 800ff9a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				}else{
					if(flash_write(FLS_ADDR_DM542T_MICROSTEP, value)){
						return MB_REG_ERR_INVALID_VALUE;
					}
				}
				break;
 800ff9e:	f000 bc5a 	b.w	8010856 <modbus_reg_writeHR_cb+0xbae>
					if(flash_write(FLS_ADDR_DM542T_MICROSTEP, value)){
 800ffa2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ffa4:	4619      	mov	r1, r3
 800ffa6:	2005      	movs	r0, #5
 800ffa8:	f7f9 f9a4 	bl	80092f4 <flash_write>
 800ffac:	4603      	mov	r3, r0
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	f000 8451 	beq.w	8010856 <modbus_reg_writeHR_cb+0xbae>
						return MB_REG_ERR_INVALID_VALUE;
 800ffb4:	2302      	movs	r3, #2
 800ffb6:	f000 bc71 	b.w	801089c <modbus_reg_writeHR_cb+0xbf4>

			/*HB Motor CTRL-----------------------------------*/

			case MB_HRA_HB_CTRL_CALIBRATION_SPEED:
				float spd = (float)value/100.0;
 800ffba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ffbc:	ee07 3a90 	vmov	s15, r3
 800ffc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ffc4:	eddf 6a19 	vldr	s13, [pc, #100]	@ 801002c <modbus_reg_writeHR_cb+0x384>
 800ffc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ffcc:	edc7 7a05 	vstr	s15, [r7, #20]
				if(spd >= MC_LEARNING_SPEED_MIN && spd <= MC_LEARNING_SPEED_MAX){
 800ffd0:	edd7 7a05 	vldr	s15, [r7, #20]
 800ffd4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8010034 <modbus_reg_writeHR_cb+0x38c>
 800ffd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ffdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffe0:	db17      	blt.n	8010012 <modbus_reg_writeHR_cb+0x36a>
 800ffe2:	edd7 7a05 	vldr	s15, [r7, #20]
 800ffe6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800ffea:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ffee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fff2:	d80e      	bhi.n	8010012 <modbus_reg_writeHR_cb+0x36a>
					gv.motoCtrlHB.learningSpeed = spd;
 800fff4:	4a0a      	ldr	r2, [pc, #40]	@ (8010020 <modbus_reg_writeHR_cb+0x378>)
 800fff6:	697b      	ldr	r3, [r7, #20]
 800fff8:	f8c2 333c 	str.w	r3, [r2, #828]	@ 0x33c
					if(flash_write_float(FLS_ADDR_HB_CTRL_CALIBRATION_SPEED, spd)){
 800fffc:	ed97 0a05 	vldr	s0, [r7, #20]
 8010000:	2006      	movs	r0, #6
 8010002:	f7f9 f995 	bl	8009330 <flash_write_float>
 8010006:	4603      	mov	r3, r0
 8010008:	2b00      	cmp	r3, #0
 801000a:	d007      	beq.n	801001c <modbus_reg_writeHR_cb+0x374>
						return MB_REG_ERR_INVALID_VALUE;
 801000c:	2302      	movs	r3, #2
 801000e:	f000 bc45 	b.w	801089c <modbus_reg_writeHR_cb+0xbf4>
					}
				}else{
					ret = MB_REG_ERR_INVALID_VALUE;
 8010012:	2302      	movs	r3, #2
 8010014:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				}
				break;
 8010018:	f000 bc36 	b.w	8010888 <modbus_reg_writeHR_cb+0xbe0>
 801001c:	f000 bc34 	b.w	8010888 <modbus_reg_writeHR_cb+0xbe0>
 8010020:	200002d8 	.word	0x200002d8
 8010024:	20000314 	.word	0x20000314
 8010028:	20000450 	.word	0x20000450
 801002c:	42c80000 	.word	0x42c80000
 8010030:	43b40000 	.word	0x43b40000
 8010034:	3dcccccd 	.word	0x3dcccccd
			case MB_HRA_HB_CTRL_WAITING_TIMEOUT:
				if(value >=0 && value <= UINT16_MAX){
				gv.motoCtrlHB.timer.timeout = value;
 8010038:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801003a:	4abb      	ldr	r2, [pc, #748]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 801003c:	f8c2 3368 	str.w	r3, [r2, #872]	@ 0x368
				if(flash_write(FLS_ADDR_HB_CTRL_WAITING_TIMEOUT, gv.motoCtrlHB.timer.timeout)){
 8010040:	4bb9      	ldr	r3, [pc, #740]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010042:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 8010046:	4619      	mov	r1, r3
 8010048:	2007      	movs	r0, #7
 801004a:	f7f9 f953 	bl	80092f4 <flash_write>
 801004e:	4603      	mov	r3, r0
 8010050:	2b00      	cmp	r3, #0
 8010052:	f000 8402 	beq.w	801085a <modbus_reg_writeHR_cb+0xbb2>
					return MB_REG_ERR_INVALID_VALUE;
 8010056:	2302      	movs	r3, #2
 8010058:	f000 bc20 	b.w	801089c <modbus_reg_writeHR_cb+0xbf4>
				}}
				break;

			case MB_HRA_HB_CTRL_PATH:
				if(value == MOTR_CTRL_PATH_CW || value == MOTR_CTRL_PATH_CCW){
 801005c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801005e:	2b02      	cmp	r3, #2
 8010060:	d002      	beq.n	8010068 <modbus_reg_writeHR_cb+0x3c0>
 8010062:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010064:	2b01      	cmp	r3, #1
 8010066:	d10f      	bne.n	8010088 <modbus_reg_writeHR_cb+0x3e0>
					gv.motoCtrlHB.path = value;
 8010068:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801006a:	b2da      	uxtb	r2, r3
 801006c:	4bae      	ldr	r3, [pc, #696]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 801006e:	f883 232f 	strb.w	r2, [r3, #815]	@ 0x32f

					if(flash_write(FLS_ADDR_HB_CTRL_PATH, value)){
 8010072:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010074:	4619      	mov	r1, r3
 8010076:	2008      	movs	r0, #8
 8010078:	f7f9 f93c 	bl	80092f4 <flash_write>
 801007c:	4603      	mov	r3, r0
 801007e:	2b00      	cmp	r3, #0
 8010080:	d006      	beq.n	8010090 <modbus_reg_writeHR_cb+0x3e8>
						return MB_REG_ERR_INVALID_VALUE;
 8010082:	2302      	movs	r3, #2
 8010084:	f000 bc0a 	b.w	801089c <modbus_reg_writeHR_cb+0xbf4>
					}
				}else{
					ret = MB_REG_ERR_INVALID_VALUE;
 8010088:	2302      	movs	r3, #2
 801008a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				}
				break;
 801008e:	e3fb      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
 8010090:	e3fa      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
//				}else{
//					ret = MB_REG_ERR_INVALID_VALUE;
//				}
//				break;
			case MB_HRA_STPR_CTRL_CALIBRATION_SPEED:
				float speed = (float)value/100.0;
 8010092:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010094:	ee07 3a90 	vmov	s15, r3
 8010098:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801009c:	eddf 6aa5 	vldr	s13, [pc, #660]	@ 8010334 <modbus_reg_writeHR_cb+0x68c>
 80100a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80100a4:	edc7 7a06 	vstr	s15, [r7, #24]
				if(speed >= MC_LEARNING_SPEED_MIN && speed <= MC_LEARNING_SPEED_MAX){
 80100a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80100ac:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 801032c <modbus_reg_writeHR_cb+0x684>
 80100b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80100b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100b8:	db16      	blt.n	80100e8 <modbus_reg_writeHR_cb+0x440>
 80100ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80100be:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80100c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80100c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100ca:	d80d      	bhi.n	80100e8 <modbus_reg_writeHR_cb+0x440>
					gv.motoCtrlStpr.learningSpeed = speed;
 80100cc:	4a96      	ldr	r2, [pc, #600]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 80100ce:	69bb      	ldr	r3, [r7, #24]
 80100d0:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
					if(flash_write_float(FLS_ADDR_STPR_CTRL_CALIBRATION_SPEED, speed)){
 80100d4:	ed97 0a06 	vldr	s0, [r7, #24]
 80100d8:	2009      	movs	r0, #9
 80100da:	f7f9 f929 	bl	8009330 <flash_write_float>
 80100de:	4603      	mov	r3, r0
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d005      	beq.n	80100f0 <modbus_reg_writeHR_cb+0x448>
						return MB_REG_ERR_INVALID_VALUE;
 80100e4:	2302      	movs	r3, #2
 80100e6:	e3d9      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
					}
				}else{
					ret = MB_REG_ERR_INVALID_VALUE;
 80100e8:	2302      	movs	r3, #2
 80100ea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				}
				break;
 80100ee:	e3cb      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
 80100f0:	e3ca      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
			case MB_HRA_STPR_CTRL_WAITING_TIMEOUT:
//				gv.motoCtrlStpr.timer.timeout = (gv.motoCtrlStpr.timer.timeout&0xFFFF0000);
				if(value >=0 && value <= UINT16_MAX){
				gv.motoCtrlStpr.timer.timeout = value;
 80100f2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80100f4:	4a8c      	ldr	r2, [pc, #560]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 80100f6:	f8c2 3300 	str.w	r3, [r2, #768]	@ 0x300
				if(flash_write(FLS_ADDR_STPR_CTRL_WAITING_TIMEOUT, gv.motoCtrlStpr.timer.timeout)){
 80100fa:	4b8b      	ldr	r3, [pc, #556]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 80100fc:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 8010100:	4619      	mov	r1, r3
 8010102:	200a      	movs	r0, #10
 8010104:	f7f9 f8f6 	bl	80092f4 <flash_write>
 8010108:	4603      	mov	r3, r0
 801010a:	2b00      	cmp	r3, #0
 801010c:	f000 83a7 	beq.w	801085e <modbus_reg_writeHR_cb+0xbb6>
					return MB_REG_ERR_INVALID_VALUE;
 8010110:	2302      	movs	r3, #2
 8010112:	e3c3      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
//				if(flash_write(FLS_ADDR_STPR_CTRL_WAITING_TIMEOUT, gv.motoCtrlStpr.timer.timeout)){
//					return MB_REG_ERR_INVALID_VALUE;
//				}
//				break;
			case MB_HRA_STPR_CTRL_PATH:
				if(value == MOTR_CTRL_PATH_CW || value == MOTR_CTRL_PATH_CCW){
 8010114:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010116:	2b02      	cmp	r3, #2
 8010118:	d002      	beq.n	8010120 <modbus_reg_writeHR_cb+0x478>
 801011a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801011c:	2b01      	cmp	r3, #1
 801011e:	d10e      	bne.n	801013e <modbus_reg_writeHR_cb+0x496>
					gv.motoCtrlStpr.path = value;
 8010120:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010122:	b2da      	uxtb	r2, r3
 8010124:	4b80      	ldr	r3, [pc, #512]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010126:	f883 22c7 	strb.w	r2, [r3, #711]	@ 0x2c7

					if(flash_write(FLS_ADDR_STPR_CTRL_PATH, value)){
 801012a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801012c:	4619      	mov	r1, r3
 801012e:	200b      	movs	r0, #11
 8010130:	f7f9 f8e0 	bl	80092f4 <flash_write>
 8010134:	4603      	mov	r3, r0
 8010136:	2b00      	cmp	r3, #0
 8010138:	d005      	beq.n	8010146 <modbus_reg_writeHR_cb+0x49e>
						return MB_REG_ERR_INVALID_VALUE;
 801013a:	2302      	movs	r3, #2
 801013c:	e3ae      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
					}
				}else{
					ret = MB_REG_ERR_INVALID_VALUE;
 801013e:	2302      	movs	r3, #2
 8010140:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				}
				break;
 8010144:	e3a0      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
 8010146:	e39f      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>

				/*Motor Safety - -----------------*/
			case MB_HRA_MOTR_SAFETY_HOLDING_DUTY:
				 if(value <= 10000){
 8010148:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801014a:	f242 7210 	movw	r2, #10000	@ 0x2710
 801014e:	4293      	cmp	r3, r2
 8010150:	d80d      	bhi.n	801016e <modbus_reg_writeHR_cb+0x4c6>
					 gv.safety.holdingDuty = (uint32_t)value;
 8010152:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010154:	4a74      	ldr	r2, [pc, #464]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010156:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
					 flash_write(FLS_ADDR_MOTR_SAFETY_HOLDING_DUTY, value);
 801015a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801015c:	4619      	mov	r1, r3
 801015e:	200c      	movs	r0, #12
 8010160:	f7f9 f8c8 	bl	80092f4 <flash_write>
					 gv.safety.applyChange = 1;
 8010164:	4b70      	ldr	r3, [pc, #448]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010166:	2201      	movs	r2, #1
 8010168:	f883 24e4 	strb.w	r2, [r3, #1252]	@ 0x4e4
				 }else{
					ret = MB_REG_ERR_INVALID_VALUE;
				}
				break;
 801016c:	e38c      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					ret = MB_REG_ERR_INVALID_VALUE;
 801016e:	2302      	movs	r3, #2
 8010170:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 8010174:	e388      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>

			case MB_HRA_MOTR_SAFETY_RUNNING_DUTY:
				if(value <= 10000){
 8010176:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010178:	f242 7210 	movw	r2, #10000	@ 0x2710
 801017c:	4293      	cmp	r3, r2
 801017e:	d80d      	bhi.n	801019c <modbus_reg_writeHR_cb+0x4f4>
					gv.safety.runningDuty = (uint32_t)value;
 8010180:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010182:	4a69      	ldr	r2, [pc, #420]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010184:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
					flash_write(FLS_ADDR_MOTR_SAFETY_RUNNING_DUTY, value);
 8010188:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801018a:	4619      	mov	r1, r3
 801018c:	200d      	movs	r0, #13
 801018e:	f7f9 f8b1 	bl	80092f4 <flash_write>
					gv.safety.applyChange = 1;
 8010192:	4b65      	ldr	r3, [pc, #404]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010194:	2201      	movs	r2, #1
 8010196:	f883 24e4 	strb.w	r2, [r3, #1252]	@ 0x4e4
				}else{
						ret = MB_REG_ERR_INVALID_VALUE;
					}
				break;
 801019a:	e375      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
						ret = MB_REG_ERR_INVALID_VALUE;
 801019c:	2302      	movs	r3, #2
 801019e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 80101a2:	e371      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>

			case MB_HRA_MOTR_SAFETY_WAITING_TIME:
				if(value >= 100 && value <=1500){
 80101a4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80101a6:	2b63      	cmp	r3, #99	@ 0x63
 80101a8:	d909      	bls.n	80101be <modbus_reg_writeHR_cb+0x516>
 80101aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80101ac:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80101b0:	4293      	cmp	r3, r2
 80101b2:	d804      	bhi.n	80101be <modbus_reg_writeHR_cb+0x516>

					gv.safety.timer.waitingTime = value;
 80101b4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80101b6:	4a5c      	ldr	r2, [pc, #368]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 80101b8:	f8c2 34ec 	str.w	r3, [r2, #1260]	@ 0x4ec
 80101bc:	e006      	b.n	80101cc <modbus_reg_writeHR_cb+0x524>


				}else{
					gv.safety.timer.waitingTime = CONF_DEF_MOTOSFTY_WAITING_TIME_MS;
 80101be:	4b5a      	ldr	r3, [pc, #360]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 80101c0:	2264      	movs	r2, #100	@ 0x64
 80101c2:	f8c3 24ec 	str.w	r2, [r3, #1260]	@ 0x4ec
					ret = MB_REG_ERR_INVALID_VALUE;
 80101c6:	2302      	movs	r3, #2
 80101c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				}
				flash_write(FLS_ADDR_MOTR_SAFETY_WAITING_TIME, gv.safety.timer.waitingTime);
 80101cc:	4b56      	ldr	r3, [pc, #344]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 80101ce:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	@ 0x4ec
 80101d2:	4619      	mov	r1, r3
 80101d4:	200e      	movs	r0, #14
 80101d6:	f7f9 f88d 	bl	80092f4 <flash_write>
				break;
 80101da:	e355      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>

				/*PID 0---------------------*/
			case MB_HRA_PID0_SETPOINT:{
					float pos = (float)value/100.0;
 80101dc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80101de:	ee07 3a90 	vmov	s15, r3
 80101e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80101e6:	eddf 6a53 	vldr	s13, [pc, #332]	@ 8010334 <modbus_reg_writeHR_cb+0x68c>
 80101ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80101ee:	edc7 7a07 	vstr	s15, [r7, #28]
					if(pos >= 0.0 && pos <= 100.0){
 80101f2:	edd7 7a07 	vldr	s15, [r7, #28]
 80101f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80101fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101fe:	db34      	blt.n	801026a <modbus_reg_writeHR_cb+0x5c2>
 8010200:	edd7 7a07 	vldr	s15, [r7, #28]
 8010204:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8010334 <modbus_reg_writeHR_cb+0x68c>
 8010208:	eef4 7ac7 	vcmpe.f32	s15, s14
 801020c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010210:	d82b      	bhi.n	801026a <modbus_reg_writeHR_cb+0x5c2>
						pos = (pos * gv.motoCtrlHB.maxPos) / 100;
 8010212:	4b45      	ldr	r3, [pc, #276]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010214:	ed93 7ad3 	vldr	s14, [r3, #844]	@ 0x34c
 8010218:	edd7 7a07 	vldr	s15, [r7, #28]
 801021c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010220:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8010334 <modbus_reg_writeHR_cb+0x68c>
 8010224:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010228:	edc7 7a07 	vstr	s15, [r7, #28]
						if(pos>=0.00f && pos <= gv.motoCtrlHB.maxPos){
 801022c:	edd7 7a07 	vldr	s15, [r7, #28]
 8010230:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010238:	db13      	blt.n	8010262 <modbus_reg_writeHR_cb+0x5ba>
 801023a:	4b3b      	ldr	r3, [pc, #236]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 801023c:	edd3 7ad3 	vldr	s15, [r3, #844]	@ 0x34c
 8010240:	ed97 7a07 	vldr	s14, [r7, #28]
 8010244:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801024c:	d809      	bhi.n	8010262 <modbus_reg_writeHR_cb+0x5ba>
							gv.motoCtrlHB.setPos = pos;
 801024e:	4a36      	ldr	r2, [pc, #216]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010250:	69fb      	ldr	r3, [r7, #28]
 8010252:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
							gv.pid0.setpoint = pos;
 8010256:	4b34      	ldr	r3, [pc, #208]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010258:	f503 6387 	add.w	r3, r3, #1080	@ 0x438
 801025c:	69fa      	ldr	r2, [r7, #28]
 801025e:	601a      	str	r2, [r3, #0]
						if(pos>=0.00f && pos <= gv.motoCtrlHB.maxPos){
 8010260:	e007      	b.n	8010272 <modbus_reg_writeHR_cb+0x5ca>
//							if(flash_write_float(FLS_ADDR_PID1_SETPOINT, pos)){
//								return MB_REG_ERR_INVALID_VALUE;
//							}
						}else{
							ret = MB_REG_ERR_INVALID_VALUE;
 8010262:	2302      	movs	r3, #2
 8010264:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						if(pos>=0.00f && pos <= gv.motoCtrlHB.maxPos){
 8010268:	e003      	b.n	8010272 <modbus_reg_writeHR_cb+0x5ca>
						}
					}else{
						ret = MB_REG_ERR_INVALID_VALUE;
 801026a:	2302      	movs	r3, #2
 801026c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					}
				}
				break;
 8010270:	e30a      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
 8010272:	e309      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
			case MB_HRA_PID0_KP:
				gv.pid0.kp = ((float)value/1000.00);
 8010274:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010276:	ee07 3a90 	vmov	s15, r3
 801027a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801027e:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8010330 <modbus_reg_writeHR_cb+0x688>
 8010282:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010286:	4b28      	ldr	r3, [pc, #160]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010288:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 801028c:	edc3 7a00 	vstr	s15, [r3]
				if(flash_write_float(FLS_ADDR_PID0_KP, gv.pid0.kp)){
 8010290:	4b25      	ldr	r3, [pc, #148]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010292:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8010296:	edd3 7a00 	vldr	s15, [r3]
 801029a:	eeb0 0a67 	vmov.f32	s0, s15
 801029e:	2010      	movs	r0, #16
 80102a0:	f7f9 f846 	bl	8009330 <flash_write_float>
 80102a4:	4603      	mov	r3, r0
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	f000 82db 	beq.w	8010862 <modbus_reg_writeHR_cb+0xbba>
					return MB_REG_ERR_INVALID_VALUE;
 80102ac:	2302      	movs	r3, #2
 80102ae:	e2f5      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
				}
				break;
			case MB_HRA_PID0_KI:
				gv.pid0.ki = ((float)value/1000.00);
 80102b0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80102b2:	ee07 3a90 	vmov	s15, r3
 80102b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80102ba:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8010330 <modbus_reg_writeHR_cb+0x688>
 80102be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80102c2:	4b19      	ldr	r3, [pc, #100]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 80102c4:	f503 6389 	add.w	r3, r3, #1096	@ 0x448
 80102c8:	edc3 7a00 	vstr	s15, [r3]
				if(flash_write_float(FLS_ADDR_PID0_KI, gv.pid0.ki)){
 80102cc:	4b16      	ldr	r3, [pc, #88]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 80102ce:	f503 6389 	add.w	r3, r3, #1096	@ 0x448
 80102d2:	edd3 7a00 	vldr	s15, [r3]
 80102d6:	eeb0 0a67 	vmov.f32	s0, s15
 80102da:	2011      	movs	r0, #17
 80102dc:	f7f9 f828 	bl	8009330 <flash_write_float>
 80102e0:	4603      	mov	r3, r0
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	f000 82bf 	beq.w	8010866 <modbus_reg_writeHR_cb+0xbbe>
					return MB_REG_ERR_INVALID_VALUE;
 80102e8:	2302      	movs	r3, #2
 80102ea:	e2d7      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
				}
				break;
			case MB_HRA_PID0_KD:
				gv.pid0.kd = ((float)value/1000.00);
 80102ec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80102ee:	ee07 3a90 	vmov	s15, r3
 80102f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80102f6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010330 <modbus_reg_writeHR_cb+0x688>
 80102fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80102fe:	4b0a      	ldr	r3, [pc, #40]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 8010300:	f203 434c 	addw	r3, r3, #1100	@ 0x44c
 8010304:	edc3 7a00 	vstr	s15, [r3]
				if(flash_write_float(FLS_ADDR_PID0_KD, gv.pid0.kd)){
 8010308:	4b07      	ldr	r3, [pc, #28]	@ (8010328 <modbus_reg_writeHR_cb+0x680>)
 801030a:	f203 434c 	addw	r3, r3, #1100	@ 0x44c
 801030e:	edd3 7a00 	vldr	s15, [r3]
 8010312:	eeb0 0a67 	vmov.f32	s0, s15
 8010316:	2012      	movs	r0, #18
 8010318:	f7f9 f80a 	bl	8009330 <flash_write_float>
 801031c:	4603      	mov	r3, r0
 801031e:	2b00      	cmp	r3, #0
 8010320:	f000 82a3 	beq.w	801086a <modbus_reg_writeHR_cb+0xbc2>
					return MB_REG_ERR_INVALID_VALUE;
 8010324:	2302      	movs	r3, #2
 8010326:	e2b9      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
 8010328:	200002d8 	.word	0x200002d8
 801032c:	3dcccccd 	.word	0x3dcccccd
 8010330:	447a0000 	.word	0x447a0000
 8010334:	42c80000 	.word	0x42c80000
				}
				break;
			case MB_HRA_PID0_I_OUT_LIMIT:
				float temp = (float)value/100.00;
 8010338:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801033a:	ee07 3a90 	vmov	s15, r3
 801033e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8010342:	ed5f 6a04 	vldr	s13, [pc, #-16]	@ 8010334 <modbus_reg_writeHR_cb+0x68c>
 8010346:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801034a:	edc7 7a08 	vstr	s15, [r7, #32]
				if(temp>=0.00 && temp <= 100.00){
 801034e:	edd7 7a08 	vldr	s15, [r7, #32]
 8010352:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801035a:	da00      	bge.n	801035e <modbus_reg_writeHR_cb+0x6b6>
					gv.pid0.output_i_max = temp;
					if(flash_write_float(FLS_ADDR_PID0_I_OUT_LIMIT, gv.pid0.output_i_max)){
						return MB_REG_ERR_INVALID_VALUE;
					}
				}
				break;
 801035c:	e287      	b.n	801086e <modbus_reg_writeHR_cb+0xbc6>
				if(temp>=0.00 && temp <= 100.00){
 801035e:	edd7 7a08 	vldr	s15, [r7, #32]
 8010362:	ed1f 7a0c 	vldr	s14, [pc, #-48]	@ 8010334 <modbus_reg_writeHR_cb+0x68c>
 8010366:	eef4 7ac7 	vcmpe.f32	s15, s14
 801036a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801036e:	d900      	bls.n	8010372 <modbus_reg_writeHR_cb+0x6ca>
				break;
 8010370:	e27d      	b.n	801086e <modbus_reg_writeHR_cb+0xbc6>
					gv.pid0.output_i_max = temp;
 8010372:	4baf      	ldr	r3, [pc, #700]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010374:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8010378:	6a3a      	ldr	r2, [r7, #32]
 801037a:	601a      	str	r2, [r3, #0]
					if(flash_write_float(FLS_ADDR_PID0_I_OUT_LIMIT, gv.pid0.output_i_max)){
 801037c:	4bac      	ldr	r3, [pc, #688]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 801037e:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8010382:	edd3 7a00 	vldr	s15, [r3]
 8010386:	eeb0 0a67 	vmov.f32	s0, s15
 801038a:	2013      	movs	r0, #19
 801038c:	f7f8 ffd0 	bl	8009330 <flash_write_float>
 8010390:	4603      	mov	r3, r0
 8010392:	2b00      	cmp	r3, #0
 8010394:	f000 826b 	beq.w	801086e <modbus_reg_writeHR_cb+0xbc6>
						return MB_REG_ERR_INVALID_VALUE;
 8010398:	2302      	movs	r3, #2
 801039a:	e27f      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>



				/*PID 1---------------------*/
			case MB_HRA_PID1_SETPOINT:{
					float pos = (float)value/100.0;
 801039c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801039e:	ee07 3a90 	vmov	s15, r3
 80103a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80103a6:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8010634 <modbus_reg_writeHR_cb+0x98c>
 80103aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80103ae:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
					if(pos >= 0.0 && pos <= 100.0){
 80103b2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80103b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80103ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103be:	db34      	blt.n	801042a <modbus_reg_writeHR_cb+0x782>
 80103c0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80103c4:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8010634 <modbus_reg_writeHR_cb+0x98c>
 80103c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80103cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103d0:	d82b      	bhi.n	801042a <modbus_reg_writeHR_cb+0x782>
						pos = (pos * gv.motoCtrlStpr.maxPos) / 100;
 80103d2:	4b97      	ldr	r3, [pc, #604]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 80103d4:	ed93 7ab9 	vldr	s14, [r3, #740]	@ 0x2e4
 80103d8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80103dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80103e0:	eddf 6a94 	vldr	s13, [pc, #592]	@ 8010634 <modbus_reg_writeHR_cb+0x98c>
 80103e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80103e8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
						if(pos>=0.00f && pos <= gv.motoCtrlStpr.maxPos){
 80103ec:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80103f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80103f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103f8:	db13      	blt.n	8010422 <modbus_reg_writeHR_cb+0x77a>
 80103fa:	4b8d      	ldr	r3, [pc, #564]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 80103fc:	edd3 7ab9 	vldr	s15, [r3, #740]	@ 0x2e4
 8010400:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8010404:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801040c:	d809      	bhi.n	8010422 <modbus_reg_writeHR_cb+0x77a>
							gv.motoCtrlStpr.setPos = pos;
 801040e:	4a88      	ldr	r2, [pc, #544]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010412:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
							gv.pid1.setpoint = pos;
 8010416:	4b86      	ldr	r3, [pc, #536]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010418:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 801041c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801041e:	601a      	str	r2, [r3, #0]
						if(pos>=0.00f && pos <= gv.motoCtrlStpr.maxPos){
 8010420:	e007      	b.n	8010432 <modbus_reg_writeHR_cb+0x78a>
//							if(flash_write_float(FLS_ADDR_PID1_SETPOINT, pos)){
//								return MB_REG_ERR_INVALID_VALUE;
//							}
						}else{
							ret = MB_REG_ERR_INVALID_VALUE;
 8010422:	2302      	movs	r3, #2
 8010424:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						if(pos>=0.00f && pos <= gv.motoCtrlStpr.maxPos){
 8010428:	e003      	b.n	8010432 <modbus_reg_writeHR_cb+0x78a>
						}
					}else{
						ret = MB_REG_ERR_INVALID_VALUE;
 801042a:	2302      	movs	r3, #2
 801042c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					}
				}
				break;
 8010430:	e22a      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
 8010432:	e229      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
			case MB_HRA_PID1_KP:
				gv.pid1.kp = ((float)value/1000.00);
 8010434:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010436:	ee07 3a90 	vmov	s15, r3
 801043a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801043e:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8010638 <modbus_reg_writeHR_cb+0x990>
 8010442:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010446:	4b7a      	ldr	r3, [pc, #488]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010448:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 801044c:	edc3 7a00 	vstr	s15, [r3]
				if(flash_write_float(FLS_ADDR_PID1_KP, gv.pid1.kp)){
 8010450:	4b77      	ldr	r3, [pc, #476]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010452:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 8010456:	edd3 7a00 	vldr	s15, [r3]
 801045a:	eeb0 0a67 	vmov.f32	s0, s15
 801045e:	2015      	movs	r0, #21
 8010460:	f7f8 ff66 	bl	8009330 <flash_write_float>
 8010464:	4603      	mov	r3, r0
 8010466:	2b00      	cmp	r3, #0
 8010468:	f000 8203 	beq.w	8010872 <modbus_reg_writeHR_cb+0xbca>
					return MB_REG_ERR_INVALID_VALUE;
 801046c:	2302      	movs	r3, #2
 801046e:	e215      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
				}
				break;
			case MB_HRA_PID1_KI:
				gv.pid1.ki = ((float)value/1000.00);
 8010470:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010472:	ee07 3a90 	vmov	s15, r3
 8010476:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801047a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8010638 <modbus_reg_writeHR_cb+0x990>
 801047e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010482:	4b6b      	ldr	r3, [pc, #428]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010484:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8010488:	edc3 7a00 	vstr	s15, [r3]
				if(flash_write_float(FLS_ADDR_PID1_KI, gv.pid1.ki)){
 801048c:	4b68      	ldr	r3, [pc, #416]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 801048e:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8010492:	edd3 7a00 	vldr	s15, [r3]
 8010496:	eeb0 0a67 	vmov.f32	s0, s15
 801049a:	2016      	movs	r0, #22
 801049c:	f7f8 ff48 	bl	8009330 <flash_write_float>
 80104a0:	4603      	mov	r3, r0
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	f000 81e7 	beq.w	8010876 <modbus_reg_writeHR_cb+0xbce>
					return MB_REG_ERR_INVALID_VALUE;
 80104a8:	2302      	movs	r3, #2
 80104aa:	e1f7      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
				}
				break;
			case MB_HRA_PID1_KD:
				gv.pid1.kd = ((float)value/1000.00);
 80104ac:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80104ae:	ee07 3a90 	vmov	s15, r3
 80104b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80104b6:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8010638 <modbus_reg_writeHR_cb+0x990>
 80104ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80104be:	4b5c      	ldr	r3, [pc, #368]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 80104c0:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 80104c4:	edc3 7a00 	vstr	s15, [r3]
				if(flash_write_float(FLS_ADDR_PID1_KD, gv.pid1.kd)){
 80104c8:	4b59      	ldr	r3, [pc, #356]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 80104ca:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 80104ce:	edd3 7a00 	vldr	s15, [r3]
 80104d2:	eeb0 0a67 	vmov.f32	s0, s15
 80104d6:	2017      	movs	r0, #23
 80104d8:	f7f8 ff2a 	bl	8009330 <flash_write_float>
 80104dc:	4603      	mov	r3, r0
 80104de:	2b00      	cmp	r3, #0
 80104e0:	f000 81cb 	beq.w	801087a <modbus_reg_writeHR_cb+0xbd2>
					return MB_REG_ERR_INVALID_VALUE;
 80104e4:	2302      	movs	r3, #2
 80104e6:	e1d9      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
				}
				break;
			case MB_HRA_PID1_I_OUT_LIMIT:
				float tmp = (float)value/100.00;
 80104e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80104ea:	ee07 3a90 	vmov	s15, r3
 80104ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80104f2:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8010634 <modbus_reg_writeHR_cb+0x98c>
 80104f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80104fa:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
				if(tmp>=0.00 && tmp <= 100.00){
 80104fe:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8010502:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801050a:	da00      	bge.n	801050e <modbus_reg_writeHR_cb+0x866>
					gv.pid1.output_i_max = tmp;
					if(flash_write_float(FLS_ADDR_PID1_I_OUT_LIMIT, gv.pid1.output_i_max)){
						return MB_REG_ERR_INVALID_VALUE;
					}
				}
				break;
 801050c:	e1b7      	b.n	801087e <modbus_reg_writeHR_cb+0xbd6>
				if(tmp>=0.00 && tmp <= 100.00){
 801050e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8010512:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8010634 <modbus_reg_writeHR_cb+0x98c>
 8010516:	eef4 7ac7 	vcmpe.f32	s15, s14
 801051a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801051e:	d900      	bls.n	8010522 <modbus_reg_writeHR_cb+0x87a>
				break;
 8010520:	e1ad      	b.n	801087e <modbus_reg_writeHR_cb+0xbd6>
					gv.pid1.output_i_max = tmp;
 8010522:	4b43      	ldr	r3, [pc, #268]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010524:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 8010528:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801052a:	601a      	str	r2, [r3, #0]
					if(flash_write_float(FLS_ADDR_PID1_I_OUT_LIMIT, gv.pid1.output_i_max)){
 801052c:	4b40      	ldr	r3, [pc, #256]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 801052e:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 8010532:	edd3 7a00 	vldr	s15, [r3]
 8010536:	eeb0 0a67 	vmov.f32	s0, s15
 801053a:	2018      	movs	r0, #24
 801053c:	f7f8 fef8 	bl	8009330 <flash_write_float>
 8010540:	4603      	mov	r3, r0
 8010542:	2b00      	cmp	r3, #0
 8010544:	f000 819b 	beq.w	801087e <modbus_reg_writeHR_cb+0xbd6>
						return MB_REG_ERR_INVALID_VALUE;
 8010548:	2302      	movs	r3, #2
 801054a:	e1a7      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>

				/*Modbus TCP Net info--------*/
			case MB_HRA_MB_TCPS_PORT:
				gv.mbtcps.port = value;
 801054c:	4a38      	ldr	r2, [pc, #224]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 801054e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010550:	80d3      	strh	r3, [r2, #6]
//				if(flash_write(FLS_ADDR_MB_TCPS_PORT, value)){
//					return MB_REG_ERR_INVALID_VALUE;
//				}
				break;
 8010552:	e199      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>

				//MAC
			case MB_HRA_MB_TCPS_MAC1:
				if(value <= UINT8_MAX){
 8010554:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010556:	2bff      	cmp	r3, #255	@ 0xff
 8010558:	d804      	bhi.n	8010564 <modbus_reg_writeHR_cb+0x8bc>
					//modify this - -   ----  ----  -- - -- -
					gv.mbtcps.netif.mac[0] = value;
 801055a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801055c:	b2da      	uxtb	r2, r3
 801055e:	4b34      	ldr	r3, [pc, #208]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010560:	721a      	strb	r2, [r3, #8]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 8010562:	e191      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 8010564:	2302      	movs	r3, #2
 8010566:	e199      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_MAC2:
				if(value <= UINT8_MAX){
 8010568:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801056a:	2bff      	cmp	r3, #255	@ 0xff
 801056c:	d804      	bhi.n	8010578 <modbus_reg_writeHR_cb+0x8d0>
					gv.mbtcps.netif.mac[1] = value;
 801056e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010570:	b2da      	uxtb	r2, r3
 8010572:	4b2f      	ldr	r3, [pc, #188]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010574:	725a      	strb	r2, [r3, #9]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 8010576:	e187      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 8010578:	2302      	movs	r3, #2
 801057a:	e18f      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_MAC3:
				if(value <= UINT8_MAX){
 801057c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801057e:	2bff      	cmp	r3, #255	@ 0xff
 8010580:	d804      	bhi.n	801058c <modbus_reg_writeHR_cb+0x8e4>
					gv.mbtcps.netif.mac[2] = value;
 8010582:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010584:	b2da      	uxtb	r2, r3
 8010586:	4b2a      	ldr	r3, [pc, #168]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010588:	729a      	strb	r2, [r3, #10]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 801058a:	e17d      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 801058c:	2302      	movs	r3, #2
 801058e:	e185      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_MAC4:
				if(value <= UINT8_MAX){
 8010590:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010592:	2bff      	cmp	r3, #255	@ 0xff
 8010594:	d804      	bhi.n	80105a0 <modbus_reg_writeHR_cb+0x8f8>
					gv.mbtcps.netif.mac[3] = value;
 8010596:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010598:	b2da      	uxtb	r2, r3
 801059a:	4b25      	ldr	r3, [pc, #148]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 801059c:	72da      	strb	r2, [r3, #11]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 801059e:	e173      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 80105a0:	2302      	movs	r3, #2
 80105a2:	e17b      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_MAC5:
				if(value <= UINT8_MAX){
 80105a4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105a6:	2bff      	cmp	r3, #255	@ 0xff
 80105a8:	d804      	bhi.n	80105b4 <modbus_reg_writeHR_cb+0x90c>
					gv.mbtcps.netif.mac[4] = value;
 80105aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105ac:	b2da      	uxtb	r2, r3
 80105ae:	4b20      	ldr	r3, [pc, #128]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 80105b0:	731a      	strb	r2, [r3, #12]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 80105b2:	e169      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 80105b4:	2302      	movs	r3, #2
 80105b6:	e171      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_MAC6:
				if(value <= UINT8_MAX){
 80105b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105ba:	2bff      	cmp	r3, #255	@ 0xff
 80105bc:	d804      	bhi.n	80105c8 <modbus_reg_writeHR_cb+0x920>
					gv.mbtcps.netif.mac[5] = value;
 80105be:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105c0:	b2da      	uxtb	r2, r3
 80105c2:	4b1b      	ldr	r3, [pc, #108]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 80105c4:	735a      	strb	r2, [r3, #13]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 80105c6:	e15f      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 80105c8:	2302      	movs	r3, #2
 80105ca:	e167      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>

				//IP
			case MB_HRA_MB_TCPS_IP1:
				if(value <= UINT8_MAX){
 80105cc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105ce:	2bff      	cmp	r3, #255	@ 0xff
 80105d0:	d804      	bhi.n	80105dc <modbus_reg_writeHR_cb+0x934>
					gv.mbtcps.netif.ip[0] = value;
 80105d2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105d4:	b2da      	uxtb	r2, r3
 80105d6:	4b16      	ldr	r3, [pc, #88]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 80105d8:	739a      	strb	r2, [r3, #14]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 80105da:	e155      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 80105dc:	2302      	movs	r3, #2
 80105de:	e15d      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_IP2:
				if(value <= UINT8_MAX){
 80105e0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105e2:	2bff      	cmp	r3, #255	@ 0xff
 80105e4:	d804      	bhi.n	80105f0 <modbus_reg_writeHR_cb+0x948>
					gv.mbtcps.netif.ip[1] = value;
 80105e6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105e8:	b2da      	uxtb	r2, r3
 80105ea:	4b11      	ldr	r3, [pc, #68]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 80105ec:	73da      	strb	r2, [r3, #15]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 80105ee:	e14b      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 80105f0:	2302      	movs	r3, #2
 80105f2:	e153      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_IP3:
				if(value <= UINT8_MAX){
 80105f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105f6:	2bff      	cmp	r3, #255	@ 0xff
 80105f8:	d804      	bhi.n	8010604 <modbus_reg_writeHR_cb+0x95c>
					gv.mbtcps.netif.ip[2] = value;
 80105fa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80105fc:	b2da      	uxtb	r2, r3
 80105fe:	4b0c      	ldr	r3, [pc, #48]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010600:	741a      	strb	r2, [r3, #16]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 8010602:	e141      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 8010604:	2302      	movs	r3, #2
 8010606:	e149      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_IP4:
				if(value <= UINT8_MAX){
 8010608:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801060a:	2bff      	cmp	r3, #255	@ 0xff
 801060c:	d804      	bhi.n	8010618 <modbus_reg_writeHR_cb+0x970>
					gv.mbtcps.netif.ip[3] = value;
 801060e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010610:	b2da      	uxtb	r2, r3
 8010612:	4b07      	ldr	r3, [pc, #28]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010614:	745a      	strb	r2, [r3, #17]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 8010616:	e137      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 8010618:	2302      	movs	r3, #2
 801061a:	e13f      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>

				//SN
			case MB_HRA_MB_TCPS_SN1:
				if(value <= UINT8_MAX){
 801061c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801061e:	2bff      	cmp	r3, #255	@ 0xff
 8010620:	d804      	bhi.n	801062c <modbus_reg_writeHR_cb+0x984>
					gv.mbtcps.netif.sn[0] = value;
 8010622:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010624:	b2da      	uxtb	r2, r3
 8010626:	4b02      	ldr	r3, [pc, #8]	@ (8010630 <modbus_reg_writeHR_cb+0x988>)
 8010628:	749a      	strb	r2, [r3, #18]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 801062a:	e12d      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 801062c:	2302      	movs	r3, #2
 801062e:	e135      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
 8010630:	200002d8 	.word	0x200002d8
 8010634:	42c80000 	.word	0x42c80000
 8010638:	447a0000 	.word	0x447a0000
			case MB_HRA_MB_TCPS_SN2:
				if(value <= UINT8_MAX){
 801063c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801063e:	2bff      	cmp	r3, #255	@ 0xff
 8010640:	d804      	bhi.n	801064c <modbus_reg_writeHR_cb+0x9a4>
					gv.mbtcps.netif.sn[1] = value;
 8010642:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010644:	b2da      	uxtb	r2, r3
 8010646:	4b97      	ldr	r3, [pc, #604]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010648:	74da      	strb	r2, [r3, #19]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 801064a:	e11d      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 801064c:	2302      	movs	r3, #2
 801064e:	e125      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_SN3:
				if(value <= UINT8_MAX){
 8010650:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010652:	2bff      	cmp	r3, #255	@ 0xff
 8010654:	d804      	bhi.n	8010660 <modbus_reg_writeHR_cb+0x9b8>
					gv.mbtcps.netif.sn[2] = value;
 8010656:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010658:	b2da      	uxtb	r2, r3
 801065a:	4b92      	ldr	r3, [pc, #584]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 801065c:	751a      	strb	r2, [r3, #20]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 801065e:	e113      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 8010660:	2302      	movs	r3, #2
 8010662:	e11b      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_SN4:
				if(value <= UINT8_MAX){
 8010664:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010666:	2bff      	cmp	r3, #255	@ 0xff
 8010668:	d804      	bhi.n	8010674 <modbus_reg_writeHR_cb+0x9cc>
					gv.mbtcps.netif.sn[3] = value;
 801066a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801066c:	b2da      	uxtb	r2, r3
 801066e:	4b8d      	ldr	r3, [pc, #564]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010670:	755a      	strb	r2, [r3, #21]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 8010672:	e109      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 8010674:	2302      	movs	r3, #2
 8010676:	e111      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>

			case MB_HRA_MB_TCPS_GW1:
				if(value <= UINT8_MAX){
 8010678:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801067a:	2bff      	cmp	r3, #255	@ 0xff
 801067c:	d804      	bhi.n	8010688 <modbus_reg_writeHR_cb+0x9e0>
					gv.mbtcps.netif.gw[0] = value;
 801067e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010680:	b2da      	uxtb	r2, r3
 8010682:	4b88      	ldr	r3, [pc, #544]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010684:	759a      	strb	r2, [r3, #22]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 8010686:	e0ff      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 8010688:	2302      	movs	r3, #2
 801068a:	e107      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_GW2:
				if(value <= UINT8_MAX){
 801068c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801068e:	2bff      	cmp	r3, #255	@ 0xff
 8010690:	d804      	bhi.n	801069c <modbus_reg_writeHR_cb+0x9f4>
					gv.mbtcps.netif.gw[1] = value;
 8010692:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010694:	b2da      	uxtb	r2, r3
 8010696:	4b83      	ldr	r3, [pc, #524]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010698:	75da      	strb	r2, [r3, #23]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 801069a:	e0f5      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 801069c:	2302      	movs	r3, #2
 801069e:	e0fd      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_GW3:
				if(value <= UINT8_MAX){
 80106a0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80106a2:	2bff      	cmp	r3, #255	@ 0xff
 80106a4:	d804      	bhi.n	80106b0 <modbus_reg_writeHR_cb+0xa08>
					gv.mbtcps.netif.gw[2] = value;
 80106a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80106a8:	b2da      	uxtb	r2, r3
 80106aa:	4b7e      	ldr	r3, [pc, #504]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80106ac:	761a      	strb	r2, [r3, #24]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 80106ae:	e0eb      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 80106b0:	2302      	movs	r3, #2
 80106b2:	e0f3      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_GW4:
				if(value <= UINT8_MAX){
 80106b4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80106b6:	2bff      	cmp	r3, #255	@ 0xff
 80106b8:	d804      	bhi.n	80106c4 <modbus_reg_writeHR_cb+0xa1c>
					gv.mbtcps.netif.gw[3] = value;
 80106ba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80106bc:	b2da      	uxtb	r2, r3
 80106be:	4b79      	ldr	r3, [pc, #484]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80106c0:	765a      	strb	r2, [r3, #25]
//						return MB_REG_ERR_INVALID_VALUE;
//					}
				}else{
					return MB_REG_ERR_INVALID_VALUE;
				}
				break;
 80106c2:	e0e1      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					return MB_REG_ERR_INVALID_VALUE;
 80106c4:	2302      	movs	r3, #2
 80106c6:	e0e9      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
			case MB_HRA_MB_TCPS_APPLY_CHANGE:   // -----------------------------------changes to be made
				if(value <= UINT8_MAX){
 80106c8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80106ca:	2bff      	cmp	r3, #255	@ 0xff
 80106cc:	d87a      	bhi.n	80107c4 <modbus_reg_writeHR_cb+0xb1c>
					gv.mbtcps.applyChange = value;
 80106ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80106d0:	b2da      	uxtb	r2, r3
 80106d2:	4b74      	ldr	r3, [pc, #464]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80106d4:	77da      	strb	r2, [r3, #31]
					if(value){
 80106d6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80106d8:	2b00      	cmp	r3, #0
 80106da:	f000 80d2 	beq.w	8010882 <modbus_reg_writeHR_cb+0xbda>
						flash_write(FLS_ADDR_MB_TCPS_PORT, gv.mbtcps.port);
 80106de:	4b71      	ldr	r3, [pc, #452]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80106e0:	88db      	ldrh	r3, [r3, #6]
 80106e2:	4619      	mov	r1, r3
 80106e4:	2019      	movs	r0, #25
 80106e6:	f7f8 fe05 	bl	80092f4 <flash_write>

						flash_write(FLS_ADDR_MB_TCPS_MAC1, gv.mbtcps.netif.mac[0]);
 80106ea:	4b6e      	ldr	r3, [pc, #440]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80106ec:	7a1b      	ldrb	r3, [r3, #8]
 80106ee:	4619      	mov	r1, r3
 80106f0:	201a      	movs	r0, #26
 80106f2:	f7f8 fdff 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_MAC2, gv.mbtcps.netif.mac[1]);
 80106f6:	4b6b      	ldr	r3, [pc, #428]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80106f8:	7a5b      	ldrb	r3, [r3, #9]
 80106fa:	4619      	mov	r1, r3
 80106fc:	201b      	movs	r0, #27
 80106fe:	f7f8 fdf9 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_MAC3, gv.mbtcps.netif.mac[2]);
 8010702:	4b68      	ldr	r3, [pc, #416]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010704:	7a9b      	ldrb	r3, [r3, #10]
 8010706:	4619      	mov	r1, r3
 8010708:	201c      	movs	r0, #28
 801070a:	f7f8 fdf3 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_MAC4, gv.mbtcps.netif.mac[3]);
 801070e:	4b65      	ldr	r3, [pc, #404]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010710:	7adb      	ldrb	r3, [r3, #11]
 8010712:	4619      	mov	r1, r3
 8010714:	201d      	movs	r0, #29
 8010716:	f7f8 fded 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_MAC5, gv.mbtcps.netif.mac[4]);
 801071a:	4b62      	ldr	r3, [pc, #392]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 801071c:	7b1b      	ldrb	r3, [r3, #12]
 801071e:	4619      	mov	r1, r3
 8010720:	201e      	movs	r0, #30
 8010722:	f7f8 fde7 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_MAC6, gv.mbtcps.netif.mac[5]);
 8010726:	4b5f      	ldr	r3, [pc, #380]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010728:	7b5b      	ldrb	r3, [r3, #13]
 801072a:	4619      	mov	r1, r3
 801072c:	201f      	movs	r0, #31
 801072e:	f7f8 fde1 	bl	80092f4 <flash_write>

						flash_write(FLS_ADDR_MB_TCPS_IP1, gv.mbtcps.netif.ip[0]);
 8010732:	4b5c      	ldr	r3, [pc, #368]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010734:	7b9b      	ldrb	r3, [r3, #14]
 8010736:	4619      	mov	r1, r3
 8010738:	2020      	movs	r0, #32
 801073a:	f7f8 fddb 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_IP2, gv.mbtcps.netif.ip[1]);
 801073e:	4b59      	ldr	r3, [pc, #356]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010740:	7bdb      	ldrb	r3, [r3, #15]
 8010742:	4619      	mov	r1, r3
 8010744:	2021      	movs	r0, #33	@ 0x21
 8010746:	f7f8 fdd5 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_IP3, gv.mbtcps.netif.ip[2]);
 801074a:	4b56      	ldr	r3, [pc, #344]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 801074c:	7c1b      	ldrb	r3, [r3, #16]
 801074e:	4619      	mov	r1, r3
 8010750:	2022      	movs	r0, #34	@ 0x22
 8010752:	f7f8 fdcf 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_IP4, gv.mbtcps.netif.ip[3]);
 8010756:	4b53      	ldr	r3, [pc, #332]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010758:	7c5b      	ldrb	r3, [r3, #17]
 801075a:	4619      	mov	r1, r3
 801075c:	2023      	movs	r0, #35	@ 0x23
 801075e:	f7f8 fdc9 	bl	80092f4 <flash_write>

						flash_write(FLS_ADDR_MB_TCPS_SN1, gv.mbtcps.netif.sn[0]);
 8010762:	4b50      	ldr	r3, [pc, #320]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010764:	7c9b      	ldrb	r3, [r3, #18]
 8010766:	4619      	mov	r1, r3
 8010768:	2024      	movs	r0, #36	@ 0x24
 801076a:	f7f8 fdc3 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_SN2, gv.mbtcps.netif.sn[1]);
 801076e:	4b4d      	ldr	r3, [pc, #308]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010770:	7cdb      	ldrb	r3, [r3, #19]
 8010772:	4619      	mov	r1, r3
 8010774:	2025      	movs	r0, #37	@ 0x25
 8010776:	f7f8 fdbd 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_SN3, gv.mbtcps.netif.sn[2]);
 801077a:	4b4a      	ldr	r3, [pc, #296]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 801077c:	7d1b      	ldrb	r3, [r3, #20]
 801077e:	4619      	mov	r1, r3
 8010780:	2026      	movs	r0, #38	@ 0x26
 8010782:	f7f8 fdb7 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_SN4, gv.mbtcps.netif.sn[3]);
 8010786:	4b47      	ldr	r3, [pc, #284]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010788:	7d5b      	ldrb	r3, [r3, #21]
 801078a:	4619      	mov	r1, r3
 801078c:	2027      	movs	r0, #39	@ 0x27
 801078e:	f7f8 fdb1 	bl	80092f4 <flash_write>

						flash_write(FLS_ADDR_MB_TCPS_GW1, gv.mbtcps.netif.gw[0]);
 8010792:	4b44      	ldr	r3, [pc, #272]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010794:	7d9b      	ldrb	r3, [r3, #22]
 8010796:	4619      	mov	r1, r3
 8010798:	2028      	movs	r0, #40	@ 0x28
 801079a:	f7f8 fdab 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_GW2, gv.mbtcps.netif.gw[1]);
 801079e:	4b41      	ldr	r3, [pc, #260]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80107a0:	7ddb      	ldrb	r3, [r3, #23]
 80107a2:	4619      	mov	r1, r3
 80107a4:	2029      	movs	r0, #41	@ 0x29
 80107a6:	f7f8 fda5 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_GW3, gv.mbtcps.netif.gw[2]);
 80107aa:	4b3e      	ldr	r3, [pc, #248]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80107ac:	7e1b      	ldrb	r3, [r3, #24]
 80107ae:	4619      	mov	r1, r3
 80107b0:	202a      	movs	r0, #42	@ 0x2a
 80107b2:	f7f8 fd9f 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_TCPS_GW4, gv.mbtcps.netif.gw[3]);
 80107b6:	4b3b      	ldr	r3, [pc, #236]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80107b8:	7e5b      	ldrb	r3, [r3, #25]
 80107ba:	4619      	mov	r1, r3
 80107bc:	202b      	movs	r0, #43	@ 0x2b
 80107be:	f7f8 fd99 	bl	80092f4 <flash_write>


					}
				}else{
						return MB_REG_ERR_INVALID_VALUE;}
				break;
 80107c2:	e05e      	b.n	8010882 <modbus_reg_writeHR_cb+0xbda>
						return MB_REG_ERR_INVALID_VALUE;}
 80107c4:	2302      	movs	r3, #2
 80107c6:	e069      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>
					gv.mbrtu.serial.baudRate = CONF_DEF_MB_RTU_BAUD;

					return MB_REG_ERR_INVALID_VALUE;

				} else {
					gv.mbrtu.serial.baudRate = (gv.mbrtu.serial.baudRate & 0xFFFF0000) |
 80107c8:	4b36      	ldr	r3, [pc, #216]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80107ca:	6a1b      	ldr	r3, [r3, #32]
 80107cc:	0c1b      	lsrs	r3, r3, #16
 80107ce:	041b      	lsls	r3, r3, #16
 80107d0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80107d2:	4313      	orrs	r3, r2
 80107d4:	4a33      	ldr	r2, [pc, #204]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80107d6:	6213      	str	r3, [r2, #32]
							value;
				}
				break;
 80107d8:	e056      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
					gv.mbrtu.serial.baudRate = CONF_DEF_MB_RTU_BAUD;

						return MB_REG_ERR_INVALID_VALUE;

				} else {
					gv.mbrtu.serial.baudRate = (gv.mbrtu.serial.baudRate & 0x0000FFFF) |
 80107da:	4b32      	ldr	r3, [pc, #200]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80107dc:	6a1b      	ldr	r3, [r3, #32]
 80107de:	b29a      	uxth	r2, r3
							((uint32_t)value << 16);
 80107e0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80107e2:	041b      	lsls	r3, r3, #16
					gv.mbrtu.serial.baudRate = (gv.mbrtu.serial.baudRate & 0x0000FFFF) |
 80107e4:	4313      	orrs	r3, r2
 80107e6:	4a2f      	ldr	r2, [pc, #188]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80107e8:	6213      	str	r3, [r2, #32]
					}
				break;
 80107ea:	e04d      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>

			// parity data bit stop bit etc

			case MB_HRA_MB_RTU_APPLY_CHANGE:
				if (value < UINT8_MAX) {
 80107ec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80107ee:	2bfe      	cmp	r3, #254	@ 0xfe
 80107f0:	d825      	bhi.n	801083e <modbus_reg_writeHR_cb+0xb96>
					gv.mbrtu.applyChange = value;
 80107f2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80107f4:	b2da      	uxtb	r2, r3
 80107f6:	4b2b      	ldr	r3, [pc, #172]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80107f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if(gv.mbrtu.applyChange){
 80107fc:	4b29      	ldr	r3, [pc, #164]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 80107fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010802:	2b00      	cmp	r3, #0
 8010804:	d03f      	beq.n	8010886 <modbus_reg_writeHR_cb+0xbde>
						flash_write(FLS_ADDR_MB_RTU_BAUD, gv.mbrtu.serial.baudRate);
 8010806:	4b27      	ldr	r3, [pc, #156]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010808:	6a1b      	ldr	r3, [r3, #32]
 801080a:	4619      	mov	r1, r3
 801080c:	202d      	movs	r0, #45	@ 0x2d
 801080e:	f7f8 fd71 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_RTU_DATA_BIT, gv.mbrtu.serial.dataBit);
 8010812:	4b24      	ldr	r3, [pc, #144]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010814:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8010818:	4619      	mov	r1, r3
 801081a:	202e      	movs	r0, #46	@ 0x2e
 801081c:	f7f8 fd6a 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_RTU_STOP_BIT, gv.mbrtu.serial.stopBit);
 8010820:	4b20      	ldr	r3, [pc, #128]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010822:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8010826:	4619      	mov	r1, r3
 8010828:	202f      	movs	r0, #47	@ 0x2f
 801082a:	f7f8 fd63 	bl	80092f4 <flash_write>
						flash_write(FLS_ADDR_MB_RTU_PARITY, gv.mbrtu.serial.parity);
 801082e:	4b1d      	ldr	r3, [pc, #116]	@ (80108a4 <modbus_reg_writeHR_cb+0xbfc>)
 8010830:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8010834:	4619      	mov	r1, r3
 8010836:	2030      	movs	r0, #48	@ 0x30
 8010838:	f7f8 fd5c 	bl	80092f4 <flash_write>


				}else{
					return MB_REG_ERR_INVALID_VALUE;
					}
				break;
 801083c:	e023      	b.n	8010886 <modbus_reg_writeHR_cb+0xbde>
					return MB_REG_ERR_INVALID_VALUE;
 801083e:	2302      	movs	r3, #2
 8010840:	e02c      	b.n	801089c <modbus_reg_writeHR_cb+0xbf4>




			default:
				ret = MB_REG_ERR_INVALID_ADDRESS;
 8010842:	2301      	movs	r3, #1
 8010844:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;}
 8010848:	e01e      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 801084a:	bf00      	nop
 801084c:	e01c      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 801084e:	bf00      	nop
 8010850:	e01a      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 8010852:	bf00      	nop
 8010854:	e018      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 8010856:	bf00      	nop
 8010858:	e016      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 801085a:	bf00      	nop
 801085c:	e014      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 801085e:	bf00      	nop
 8010860:	e012      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 8010862:	bf00      	nop
 8010864:	e010      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 8010866:	bf00      	nop
 8010868:	e00e      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 801086a:	bf00      	nop
 801086c:	e00c      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 801086e:	bf00      	nop
 8010870:	e00a      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 8010872:	bf00      	nop
 8010874:	e008      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 8010876:	bf00      	nop
 8010878:	e006      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 801087a:	bf00      	nop
 801087c:	e004      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 801087e:	bf00      	nop
 8010880:	e002      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 8010882:	bf00      	nop
 8010884:	e000      	b.n	8010888 <modbus_reg_writeHR_cb+0xbe0>
				break;
 8010886:	bf00      	nop
	for(; address <= endAddress; address++){
 8010888:	88fb      	ldrh	r3, [r7, #6]
 801088a:	3301      	adds	r3, #1
 801088c:	80fb      	strh	r3, [r7, #6]
 801088e:	88fa      	ldrh	r2, [r7, #6]
 8010890:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8010892:	429a      	cmp	r2, r3
 8010894:	f67f aa2f 	bls.w	800fcf6 <modbus_reg_writeHR_cb+0x4e>
	}
	return ret;
 8010898:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 801089c:	4618      	mov	r0, r3
 801089e:	3738      	adds	r7, #56	@ 0x38
 80108a0:	46bd      	mov	sp, r7
 80108a2:	bd80      	pop	{r7, pc}
 80108a4:	200002d8 	.word	0x200002d8

080108a8 <modbus_tcp_update_netIfs>:


	}
}

void modbus_tcp_update_netIfs(void){
 80108a8:	b580      	push	{r7, lr}
 80108aa:	af00      	add	r7, sp, #0
	W5500_Update_NetInfo(&gv.mbtcps.netif);
 80108ac:	4805      	ldr	r0, [pc, #20]	@ (80108c4 <modbus_tcp_update_netIfs+0x1c>)
 80108ae:	f005 f895 	bl	80159dc <W5500_Update_NetInfo>
	Modbus_TCP_Init((char*)gv.mbtcps.netif.ip, gv.mbtcps.port);
 80108b2:	4b05      	ldr	r3, [pc, #20]	@ (80108c8 <modbus_tcp_update_netIfs+0x20>)
 80108b4:	88db      	ldrh	r3, [r3, #6]
 80108b6:	4619      	mov	r1, r3
 80108b8:	4804      	ldr	r0, [pc, #16]	@ (80108cc <modbus_tcp_update_netIfs+0x24>)
 80108ba:	f000 f8a5 	bl	8010a08 <Modbus_TCP_Init>

}
 80108be:	bf00      	nop
 80108c0:	bd80      	pop	{r7, pc}
 80108c2:	bf00      	nop
 80108c4:	200002e0 	.word	0x200002e0
 80108c8:	200002d8 	.word	0x200002d8
 80108cc:	200002e6 	.word	0x200002e6

080108d0 <modbus_rtu_update_serialConfig>:

void modbus_rtu_update_serialConfig(void){
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b082      	sub	sp, #8
 80108d4:	af02      	add	r7, sp, #8
//	HAL_UART_DMAStop(&huart1);
////	__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
//	Deinitialize_ModbusRTU(CONF_DEF_MB_RTU_UART_IDX);
//
	Initialize_ModbusRTU(&huart1, &gv.mbrtu.serial,
 80108d6:	2300      	movs	r3, #0
 80108d8:	9301      	str	r3, [sp, #4]
 80108da:	2301      	movs	r3, #1
 80108dc:	9300      	str	r3, [sp, #0]
 80108de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80108e2:	4a04      	ldr	r2, [pc, #16]	@ (80108f4 <modbus_rtu_update_serialConfig+0x24>)
 80108e4:	4904      	ldr	r1, [pc, #16]	@ (80108f8 <modbus_rtu_update_serialConfig+0x28>)
 80108e6:	4805      	ldr	r0, [pc, #20]	@ (80108fc <modbus_rtu_update_serialConfig+0x2c>)
 80108e8:	f000 fa7c 	bl	8010de4 <Initialize_ModbusRTU>
//	        dbg_print(" Failed to reinitialize UART/Modbus.\n");
//	    }



}
 80108ec:	bf00      	nop
 80108ee:	46bd      	mov	sp, r7
 80108f0:	bd80      	pop	{r7, pc}
 80108f2:	bf00      	nop
 80108f4:	40020c00 	.word	0x40020c00
 80108f8:	200002f8 	.word	0x200002f8
 80108fc:	20000ba4 	.word	0x20000ba4

08010900 <closeuart>:
        printf("%02X ", buffer[i]);
    }
    printf("\n");
}

int closeuart(int ctx, UART_HandleTypeDef *huart) {
 8010900:	b480      	push	{r7}
 8010902:	b083      	sub	sp, #12
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
 8010908:	6039      	str	r1, [r7, #0]

	//Hardfault error occurs here
//	if (HAL_UART_DeInit(huart) == HAL_OK) {
//		return 1;
//	}
	return 0;
 801090a:	2300      	movs	r3, #0
}
 801090c:	4618      	mov	r0, r3
 801090e:	370c      	adds	r7, #12
 8010910:	46bd      	mov	sp, r7
 8010912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010916:	4770      	bx	lr

08010918 <recvuart>:
//		return -1;  // Return -1 in case of an error
//	}
//}

// Function to replace the POSIX 'read' function
int recvuart(int __fd, void *__buf, size_t __nbyte) {
 8010918:	b580      	push	{r7, lr}
 801091a:	b084      	sub	sp, #16
 801091c:	af00      	add	r7, sp, #0
 801091e:	60f8      	str	r0, [r7, #12]
 8010920:	60b9      	str	r1, [r7, #8]
 8010922:	607a      	str	r2, [r7, #4]
	// Ensure the buffer is valid and the byte count is greater than 0
	if (__buf == NULL || __nbyte == 0) {
 8010924:	68bb      	ldr	r3, [r7, #8]
 8010926:	2b00      	cmp	r3, #0
 8010928:	d002      	beq.n	8010930 <recvuart+0x18>
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	2b00      	cmp	r3, #0
 801092e:	d102      	bne.n	8010936 <recvuart+0x1e>
		return -1;
 8010930:	f04f 33ff 	mov.w	r3, #4294967295
 8010934:	e00e      	b.n	8010954 <recvuart+0x3c>
	}

	// Use HAL_UART_Receive to receive data over UART
	//if (HAL_UARTEx_ReceiveToIdle_IT(current_uart, (uint8_t *)__buf, __nbyte) == HAL_OK)
	if (HAL_UART_Receive(&huart1, __buf, __nbyte, HAL_MAX_DELAY) == HAL_OK) {
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	b29a      	uxth	r2, r3
 801093a:	f04f 33ff 	mov.w	r3, #4294967295
 801093e:	68b9      	ldr	r1, [r7, #8]
 8010940:	4806      	ldr	r0, [pc, #24]	@ (801095c <recvuart+0x44>)
 8010942:	f7fc ffde 	bl	800d902 <HAL_UART_Receive>
 8010946:	4603      	mov	r3, r0
 8010948:	2b00      	cmp	r3, #0
 801094a:	d101      	bne.n	8010950 <recvuart+0x38>
		//memcpy(&RxData, __buf, __nbyte);
#if DEBUG_ON
		printf("received data");
		print_buffer(&RxData, sizeof(RxData));
#endif
		return __nbyte;  // Return the number of bytes read
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	e001      	b.n	8010954 <recvuart+0x3c>
	} else {
#if DEBUG_ON
		printf("error receiving data\n");
#endif
		return -1;  // Return -1 in case of an error
 8010950:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8010954:	4618      	mov	r0, r3
 8010956:	3710      	adds	r7, #16
 8010958:	46bd      	mov	sp, r7
 801095a:	bd80      	pop	{r7, pc}
 801095c:	20000ba4 	.word	0x20000ba4

08010960 <senduart>:

int senduart(int __fd, const void *__buf, size_t __nbyte) {
 8010960:	b580      	push	{r7, lr}
 8010962:	b084      	sub	sp, #16
 8010964:	af00      	add	r7, sp, #0
 8010966:	60f8      	str	r0, [r7, #12]
 8010968:	60b9      	str	r1, [r7, #8]
 801096a:	607a      	str	r2, [r7, #4]
    // Validate input parameters
    if (__buf == NULL || __nbyte == 0) {
 801096c:	68bb      	ldr	r3, [r7, #8]
 801096e:	2b00      	cmp	r3, #0
 8010970:	d002      	beq.n	8010978 <senduart+0x18>
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d102      	bne.n	801097e <senduart+0x1e>
#if DEBUG_ON
        printf("Error: Invalid buffer or byte count\n");
#endif
        return -1;
 8010978:	f04f 33ff 	mov.w	r3, #4294967295
 801097c:	e03a      	b.n	80109f4 <senduart+0x94>
// 	Get the current UART context from __fd (e.g., use it as an index or handle)
//  UARTModbusConfig *ctx = get_uart_context(__fd); // Implement a function to map __fd to UARTConfig
//  printUARTModbusConfig(&ctx);

    //printUARTModbusConfig(&currentuartmodbus);
    if (currentuartmodbus == NULL) {
 801097e:	4b1f      	ldr	r3, [pc, #124]	@ (80109fc <senduart+0x9c>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	2b00      	cmp	r3, #0
 8010984:	d105      	bne.n	8010992 <senduart+0x32>
        printf("Error: Invalid UART context\n");
 8010986:	481e      	ldr	r0, [pc, #120]	@ (8010a00 <senduart+0xa0>)
 8010988:	f006 ffd6 	bl	8017938 <puts>
        return -1;
 801098c:	f04f 33ff 	mov.w	r3, #4294967295
 8010990:	e030      	b.n	80109f4 <senduart+0x94>
    }

    // Set UART control pin to transmission mode
    HAL_GPIO_WritePin(currentuartmodbus->ctrl_port, currentuartmodbus->ctrl_pin, GPIO_PIN_RESET);
 8010992:	4b1a      	ldr	r3, [pc, #104]	@ (80109fc <senduart+0x9c>)
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	68d8      	ldr	r0, [r3, #12]
 8010998:	4b18      	ldr	r3, [pc, #96]	@ (80109fc <senduart+0x9c>)
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	8a1b      	ldrh	r3, [r3, #16]
 801099e:	2200      	movs	r2, #0
 80109a0:	4619      	mov	r1, r3
 80109a2:	f7f9 fd97 	bl	800a4d4 <HAL_GPIO_WritePin>
    print_buffer((unsigned char *)__buf, __nbyte);
#endif

    // Transmit data using the appropriate method
#if DMA
    if (HAL_UART_Transmit_DMA(currentuartmodbus->uart, (uint8_t *)__buf, __nbyte) == HAL_OK) {
 80109a6:	4b15      	ldr	r3, [pc, #84]	@ (80109fc <senduart+0x9c>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	687a      	ldr	r2, [r7, #4]
 80109ae:	b292      	uxth	r2, r2
 80109b0:	68b9      	ldr	r1, [r7, #8]
 80109b2:	4618      	mov	r0, r3
 80109b4:	f7fd f83c 	bl	800da30 <HAL_UART_Transmit_DMA>
 80109b8:	4603      	mov	r3, r0
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d10b      	bne.n	80109d6 <senduart+0x76>
    //if (HAL_UART_Transmit_DMA(&huart1, (uint8_t *)__buf, __nbyte) == HAL_OK) {

        HAL_GPIO_WritePin(currentuartmodbus->ctrl_port, currentuartmodbus->ctrl_pin, GPIO_PIN_SET); // Set back to receiving mode
 80109be:	4b0f      	ldr	r3, [pc, #60]	@ (80109fc <senduart+0x9c>)
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	68d8      	ldr	r0, [r3, #12]
 80109c4:	4b0d      	ldr	r3, [pc, #52]	@ (80109fc <senduart+0x9c>)
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	8a1b      	ldrh	r3, [r3, #16]
 80109ca:	2201      	movs	r2, #1
 80109cc:	4619      	mov	r1, r3
 80109ce:	f7f9 fd81 	bl	800a4d4 <HAL_GPIO_WritePin>
        return __nbyte; // Return the number of bytes written
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	e00e      	b.n	80109f4 <senduart+0x94>
        return __nbyte; // Return the number of bytes written
    }
#endif

    // Handle transmission error
    HAL_GPIO_WritePin(currentuartmodbus->ctrl_port, currentuartmodbus->ctrl_pin, GPIO_PIN_SET); // Ensure the pin is reset to receiving mode
 80109d6:	4b09      	ldr	r3, [pc, #36]	@ (80109fc <senduart+0x9c>)
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	68d8      	ldr	r0, [r3, #12]
 80109dc:	4b07      	ldr	r3, [pc, #28]	@ (80109fc <senduart+0x9c>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	8a1b      	ldrh	r3, [r3, #16]
 80109e2:	2201      	movs	r2, #1
 80109e4:	4619      	mov	r1, r3
 80109e6:	f7f9 fd75 	bl	800a4d4 <HAL_GPIO_WritePin>
    printf("Error: Failed to transmit data\n");
 80109ea:	4806      	ldr	r0, [pc, #24]	@ (8010a04 <senduart+0xa4>)
 80109ec:	f006 ffa4 	bl	8017938 <puts>
    return -1;
 80109f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80109f4:	4618      	mov	r0, r3
 80109f6:	3710      	adds	r7, #16
 80109f8:	46bd      	mov	sp, r7
 80109fa:	bd80      	pop	{r7, pc}
 80109fc:	20002308 	.word	0x20002308
 8010a00:	0801bcb0 	.word	0x0801bcb0
 8010a04:	0801bccc 	.word	0x0801bccc

08010a08 <Modbus_TCP_Init>:
//static uint16_t server_port;

extern uint8_t recv_buf[MAX_SOCK_NUM][RECV_BUF_SIZE];
extern W5500_EventFlags w5500_event_flags[MAX_SOCK_NUM];

int Modbus_TCP_Init(const char *ip, uint16_t port) {
 8010a08:	b580      	push	{r7, lr}
 8010a0a:	b084      	sub	sp, #16
 8010a0c:	af00      	add	r7, sp, #0
 8010a0e:	6078      	str	r0, [r7, #4]
 8010a10:	460b      	mov	r3, r1
 8010a12:	807b      	strh	r3, [r7, #2]

    // Create a Modbus TCP context
    ctx = modbus_new_tcp(ip, port);
 8010a14:	887b      	ldrh	r3, [r7, #2]
 8010a16:	4619      	mov	r1, r3
 8010a18:	6878      	ldr	r0, [r7, #4]
 8010a1a:	f001 fbff 	bl	801221c <modbus_new_tcp>
 8010a1e:	4603      	mov	r3, r0
 8010a20:	4a38      	ldr	r2, [pc, #224]	@ (8010b04 <Modbus_TCP_Init+0xfc>)
 8010a22:	6013      	str	r3, [r2, #0]
    if (ctx == NULL) {
 8010a24:	4b37      	ldr	r3, [pc, #220]	@ (8010b04 <Modbus_TCP_Init+0xfc>)
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d10d      	bne.n	8010a48 <Modbus_TCP_Init+0x40>
        printf("Unable to allocate Modbus context: %s\n", modbus_strerror(errno));
 8010a2c:	f007 fb5c 	bl	80180e8 <__errno>
 8010a30:	4603      	mov	r3, r0
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	4618      	mov	r0, r3
 8010a36:	f001 fc6f 	bl	8012318 <modbus_strerror>
 8010a3a:	4603      	mov	r3, r0
 8010a3c:	4619      	mov	r1, r3
 8010a3e:	4832      	ldr	r0, [pc, #200]	@ (8010b08 <Modbus_TCP_Init+0x100>)
 8010a40:	f006 fed6 	bl	80177f0 <iprintf>
        return 0;
 8010a44:	2300      	movs	r3, #0
 8010a46:	e059      	b.n	8010afc <Modbus_TCP_Init+0xf4>
    }

    modbus_set_debug(ctx, 1);
 8010a48:	4b2e      	ldr	r3, [pc, #184]	@ (8010b04 <Modbus_TCP_Init+0xfc>)
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	2101      	movs	r1, #1
 8010a4e:	4618      	mov	r0, r3
 8010a50:	f003 fc6d 	bl	801432e <modbus_set_debug>

    // Create a new Modbus mapping

//    mb_mapping = modbus_mapping_new(10, 10, HOLDING_REGISTERS, 10);
    mb_mapping = modbus_reg_map();
 8010a54:	f7fe fafa 	bl	800f04c <modbus_reg_map>
 8010a58:	4603      	mov	r3, r0
 8010a5a:	4a2c      	ldr	r2, [pc, #176]	@ (8010b0c <Modbus_TCP_Init+0x104>)
 8010a5c:	6013      	str	r3, [r2, #0]
    if (mb_mapping == NULL) {
 8010a5e:	4b2b      	ldr	r3, [pc, #172]	@ (8010b0c <Modbus_TCP_Init+0x104>)
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d112      	bne.n	8010a8c <Modbus_TCP_Init+0x84>
        printf("Failed to allocate the Modbus mapping: %s\n", modbus_strerror(errno));
 8010a66:	f007 fb3f 	bl	80180e8 <__errno>
 8010a6a:	4603      	mov	r3, r0
 8010a6c:	681b      	ldr	r3, [r3, #0]
 8010a6e:	4618      	mov	r0, r3
 8010a70:	f001 fc52 	bl	8012318 <modbus_strerror>
 8010a74:	4603      	mov	r3, r0
 8010a76:	4619      	mov	r1, r3
 8010a78:	4825      	ldr	r0, [pc, #148]	@ (8010b10 <Modbus_TCP_Init+0x108>)
 8010a7a:	f006 feb9 	bl	80177f0 <iprintf>
        modbus_free(ctx);
 8010a7e:	4b21      	ldr	r3, [pc, #132]	@ (8010b04 <Modbus_TCP_Init+0xfc>)
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	4618      	mov	r0, r3
 8010a84:	f003 fc42 	bl	801430c <modbus_free>
        return 0;
 8010a88:	2300      	movs	r3, #0
 8010a8a:	e037      	b.n	8010afc <Modbus_TCP_Init+0xf4>
    }

	for (int i = 0; i < HOLDING_REGISTERS; i++) {
 8010a8c:	2300      	movs	r3, #0
 8010a8e:	60fb      	str	r3, [r7, #12]
 8010a90:	e011      	b.n	8010ab6 <Modbus_TCP_Init+0xae>
		mb_mapping->tab_registers[i] = i * 10;
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	b299      	uxth	r1, r3
 8010a96:	4b1d      	ldr	r3, [pc, #116]	@ (8010b0c <Modbus_TCP_Init+0x104>)
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	005b      	lsls	r3, r3, #1
 8010aa0:	4413      	add	r3, r2
 8010aa2:	460a      	mov	r2, r1
 8010aa4:	4611      	mov	r1, r2
 8010aa6:	0089      	lsls	r1, r1, #2
 8010aa8:	440a      	add	r2, r1
 8010aaa:	0052      	lsls	r2, r2, #1
 8010aac:	b292      	uxth	r2, r2
 8010aae:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < HOLDING_REGISTERS; i++) {
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	3301      	adds	r3, #1
 8010ab4:	60fb      	str	r3, [r7, #12]
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	2b09      	cmp	r3, #9
 8010aba:	ddea      	ble.n	8010a92 <Modbus_TCP_Init+0x8a>
	}

    // Start listening for clients
    int server_socket = modbus_tcp_listen(ctx, 1);
 8010abc:	4b11      	ldr	r3, [pc, #68]	@ (8010b04 <Modbus_TCP_Init+0xfc>)
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	2101      	movs	r1, #1
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	f001 fa34 	bl	8011f30 <modbus_tcp_listen>
 8010ac8:	60b8      	str	r0, [r7, #8]
    if (server_socket == -1) {
 8010aca:	68bb      	ldr	r3, [r7, #8]
 8010acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ad0:	d10d      	bne.n	8010aee <Modbus_TCP_Init+0xe6>
        printf("Unable to listen: %s\n", modbus_strerror(errno));
 8010ad2:	f007 fb09 	bl	80180e8 <__errno>
 8010ad6:	4603      	mov	r3, r0
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	4618      	mov	r0, r3
 8010adc:	f001 fc1c 	bl	8012318 <modbus_strerror>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	4619      	mov	r1, r3
 8010ae4:	480b      	ldr	r0, [pc, #44]	@ (8010b14 <Modbus_TCP_Init+0x10c>)
 8010ae6:	f006 fe83 	bl	80177f0 <iprintf>
//        modbus_mapping_free(mb_mapping);
//        modbus_free(ctx);
        return 0;
 8010aea:	2300      	movs	r3, #0
 8010aec:	e006      	b.n	8010afc <Modbus_TCP_Init+0xf4>
    }
    printf("Modbus TCP server is running on %s:%d\n", ip, port);
 8010aee:	887b      	ldrh	r3, [r7, #2]
 8010af0:	461a      	mov	r2, r3
 8010af2:	6879      	ldr	r1, [r7, #4]
 8010af4:	4808      	ldr	r0, [pc, #32]	@ (8010b18 <Modbus_TCP_Init+0x110>)
 8010af6:	f006 fe7b 	bl	80177f0 <iprintf>
	//printf("Modbus TCP initialized at %s:%d\n", server_ip, server_port);
	return 0;
 8010afa:	2300      	movs	r3, #0
}
 8010afc:	4618      	mov	r0, r3
 8010afe:	3710      	adds	r7, #16
 8010b00:	46bd      	mov	sp, r7
 8010b02:	bd80      	pop	{r7, pc}
 8010b04:	20002098 	.word	0x20002098
 8010b08:	0801bd00 	.word	0x0801bd00
 8010b0c:	2000209c 	.word	0x2000209c
 8010b10:	0801bd28 	.word	0x0801bd28
 8010b14:	0801bd54 	.word	0x0801bd54
 8010b18:	0801bd6c 	.word	0x0801bd6c

08010b1c <Modbus_TCP_Handler_Loop>:
static uint8_t rcv = 0;

void Modbus_TCP_Handler_Loop(void) {
 8010b1c:	b580      	push	{r7, lr}
 8010b1e:	b086      	sub	sp, #24
 8010b20:	af00      	add	r7, sp, #0
    for (int sn = 0; sn < MAX_SOCK_NUM; sn++) {
 8010b22:	2300      	movs	r3, #0
 8010b24:	603b      	str	r3, [r7, #0]
 8010b26:	e122      	b.n	8010d6e <Modbus_TCP_Handler_Loop+0x252>
    	if (w5500_event_flags[sn].received) {
 8010b28:	683a      	ldr	r2, [r7, #0]
 8010b2a:	4995      	ldr	r1, [pc, #596]	@ (8010d80 <Modbus_TCP_Handler_Loop+0x264>)
 8010b2c:	4613      	mov	r3, r2
 8010b2e:	005b      	lsls	r3, r3, #1
 8010b30:	4413      	add	r3, r2
 8010b32:	005b      	lsls	r3, r3, #1
 8010b34:	440b      	add	r3, r1
 8010b36:	3303      	adds	r3, #3
 8010b38:	781b      	ldrb	r3, [r3, #0]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	f000 80bb 	beq.w	8010cb6 <Modbus_TCP_Handler_Loop+0x19a>
    	    rcv++;
 8010b40:	4b90      	ldr	r3, [pc, #576]	@ (8010d84 <Modbus_TCP_Handler_Loop+0x268>)
 8010b42:	781b      	ldrb	r3, [r3, #0]
 8010b44:	3301      	adds	r3, #1
 8010b46:	b2da      	uxtb	r2, r3
 8010b48:	4b8e      	ldr	r3, [pc, #568]	@ (8010d84 <Modbus_TCP_Handler_Loop+0x268>)
 8010b4a:	701a      	strb	r2, [r3, #0]
    	    int32_t len = handle_received(sn);
 8010b4c:	683b      	ldr	r3, [r7, #0]
 8010b4e:	b2db      	uxtb	r3, r3
 8010b50:	4618      	mov	r0, r3
 8010b52:	f000 fab1 	bl	80110b8 <handle_received>
 8010b56:	6138      	str	r0, [r7, #16]
    	    printf("RECEIVED LENGTH: %ld \n", len);
 8010b58:	6939      	ldr	r1, [r7, #16]
 8010b5a:	488b      	ldr	r0, [pc, #556]	@ (8010d88 <Modbus_TCP_Handler_Loop+0x26c>)
 8010b5c:	f006 fe48 	bl	80177f0 <iprintf>
    	    modbus_set_socket(ctx, sn);
 8010b60:	4b8a      	ldr	r3, [pc, #552]	@ (8010d8c <Modbus_TCP_Handler_Loop+0x270>)
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	683a      	ldr	r2, [r7, #0]
 8010b66:	4611      	mov	r1, r2
 8010b68:	4618      	mov	r0, r3
 8010b6a:	f003 fb8d 	bl	8014288 <modbus_set_socket>

    	    printf("Socket %d received %ld bytes:\n", sn, len);
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	693a      	ldr	r2, [r7, #16]
 8010b72:	4619      	mov	r1, r3
 8010b74:	4886      	ldr	r0, [pc, #536]	@ (8010d90 <Modbus_TCP_Handler_Loop+0x274>)
 8010b76:	f006 fe3b 	bl	80177f0 <iprintf>
    	    for (int i = 0; i < len; i++) {
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	617b      	str	r3, [r7, #20]
 8010b7e:	e00d      	b.n	8010b9c <Modbus_TCP_Handler_Loop+0x80>
    	        printf("%02X ", recv_buf[sn][i]);
 8010b80:	683b      	ldr	r3, [r7, #0]
 8010b82:	4a84      	ldr	r2, [pc, #528]	@ (8010d94 <Modbus_TCP_Handler_Loop+0x278>)
 8010b84:	015b      	lsls	r3, r3, #5
 8010b86:	441a      	add	r2, r3
 8010b88:	697b      	ldr	r3, [r7, #20]
 8010b8a:	4413      	add	r3, r2
 8010b8c:	781b      	ldrb	r3, [r3, #0]
 8010b8e:	4619      	mov	r1, r3
 8010b90:	4881      	ldr	r0, [pc, #516]	@ (8010d98 <Modbus_TCP_Handler_Loop+0x27c>)
 8010b92:	f006 fe2d 	bl	80177f0 <iprintf>
    	    for (int i = 0; i < len; i++) {
 8010b96:	697b      	ldr	r3, [r7, #20]
 8010b98:	3301      	adds	r3, #1
 8010b9a:	617b      	str	r3, [r7, #20]
 8010b9c:	697a      	ldr	r2, [r7, #20]
 8010b9e:	693b      	ldr	r3, [r7, #16]
 8010ba0:	429a      	cmp	r2, r3
 8010ba2:	dbed      	blt.n	8010b80 <Modbus_TCP_Handler_Loop+0x64>
    	    }
    	    printf("\n");
 8010ba4:	200a      	movs	r0, #10
 8010ba6:	f006 fe69 	bl	801787c <putchar>

    	    if (len >= 6) {
 8010baa:	693b      	ldr	r3, [r7, #16]
 8010bac:	2b05      	cmp	r3, #5
 8010bae:	dd6a      	ble.n	8010c86 <Modbus_TCP_Handler_Loop+0x16a>
    	        uint16_t modbus_len = (recv_buf[sn][4] << 8) | recv_buf[sn][5];
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	4a78      	ldr	r2, [pc, #480]	@ (8010d94 <Modbus_TCP_Handler_Loop+0x278>)
 8010bb4:	015b      	lsls	r3, r3, #5
 8010bb6:	4413      	add	r3, r2
 8010bb8:	3304      	adds	r3, #4
 8010bba:	781b      	ldrb	r3, [r3, #0]
 8010bbc:	b21b      	sxth	r3, r3
 8010bbe:	021b      	lsls	r3, r3, #8
 8010bc0:	b21a      	sxth	r2, r3
 8010bc2:	683b      	ldr	r3, [r7, #0]
 8010bc4:	4973      	ldr	r1, [pc, #460]	@ (8010d94 <Modbus_TCP_Handler_Loop+0x278>)
 8010bc6:	015b      	lsls	r3, r3, #5
 8010bc8:	440b      	add	r3, r1
 8010bca:	3305      	adds	r3, #5
 8010bcc:	781b      	ldrb	r3, [r3, #0]
 8010bce:	b21b      	sxth	r3, r3
 8010bd0:	4313      	orrs	r3, r2
 8010bd2:	b21b      	sxth	r3, r3
 8010bd4:	81fb      	strh	r3, [r7, #14]
    	        uint16_t expected_len = 6 + modbus_len;
 8010bd6:	89fb      	ldrh	r3, [r7, #14]
 8010bd8:	3306      	adds	r3, #6
 8010bda:	81bb      	strh	r3, [r7, #12]

    	        if (len == expected_len) {
 8010bdc:	89bb      	ldrh	r3, [r7, #12]
 8010bde:	693a      	ldr	r2, [r7, #16]
 8010be0:	429a      	cmp	r2, r3
 8010be2:	d149      	bne.n	8010c78 <Modbus_TCP_Handler_Loop+0x15c>
    	            printf("Valid Modbus TCP packet received.\n");
 8010be4:	486d      	ldr	r0, [pc, #436]	@ (8010d9c <Modbus_TCP_Handler_Loop+0x280>)
 8010be6:	f006 fea7 	bl	8017938 <puts>

    	            uint8_t stat = getSn_SR(sn);
 8010bea:	683b      	ldr	r3, [r7, #0]
 8010bec:	009b      	lsls	r3, r3, #2
 8010bee:	3301      	adds	r3, #1
 8010bf0:	00db      	lsls	r3, r3, #3
 8010bf2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	f004 fab2 	bl	8015160 <WIZCHIP_READ>
 8010bfc:	4603      	mov	r3, r0
 8010bfe:	72fb      	strb	r3, [r7, #11]
    	            printf("Before reply, socket %d status: %02X\n", sn, stat);
 8010c00:	683b      	ldr	r3, [r7, #0]
 8010c02:	7afa      	ldrb	r2, [r7, #11]
 8010c04:	4619      	mov	r1, r3
 8010c06:	4866      	ldr	r0, [pc, #408]	@ (8010da0 <Modbus_TCP_Handler_Loop+0x284>)
 8010c08:	f006 fdf2 	bl	80177f0 <iprintf>




    				/*Valid slave ID checking*/
    				uint8_t slaveIdRcvd =  recv_buf[sn][6];
 8010c0c:	683b      	ldr	r3, [r7, #0]
 8010c0e:	4a61      	ldr	r2, [pc, #388]	@ (8010d94 <Modbus_TCP_Handler_Loop+0x278>)
 8010c10:	015b      	lsls	r3, r3, #5
 8010c12:	4413      	add	r3, r2
 8010c14:	3306      	adds	r3, #6
 8010c16:	781b      	ldrb	r3, [r3, #0]
 8010c18:	72bb      	strb	r3, [r7, #10]
//    				uint8_t slaveIdLocal = modbus_get_slave(ctx);
    				printf("slaveIdRcvd: %d\r\n",slaveIdRcvd);
 8010c1a:	7abb      	ldrb	r3, [r7, #10]
 8010c1c:	4619      	mov	r1, r3
 8010c1e:	4861      	ldr	r0, [pc, #388]	@ (8010da4 <Modbus_TCP_Handler_Loop+0x288>)
 8010c20:	f006 fde6 	bl	80177f0 <iprintf>
//    				if(slaveIdRcvd != 255){
//    					return;
//    				}


    	            modbus_reply(ctx, recv_buf[sn], len, mb_mapping);
 8010c24:	4b59      	ldr	r3, [pc, #356]	@ (8010d8c <Modbus_TCP_Handler_Loop+0x270>)
 8010c26:	6818      	ldr	r0, [r3, #0]
 8010c28:	683b      	ldr	r3, [r7, #0]
 8010c2a:	015b      	lsls	r3, r3, #5
 8010c2c:	4a59      	ldr	r2, [pc, #356]	@ (8010d94 <Modbus_TCP_Handler_Loop+0x278>)
 8010c2e:	1899      	adds	r1, r3, r2
 8010c30:	4b5d      	ldr	r3, [pc, #372]	@ (8010da8 <Modbus_TCP_Handler_Loop+0x28c>)
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	693a      	ldr	r2, [r7, #16]
 8010c36:	f001 ff87 	bl	8012b48 <modbus_reply>

    	            stat = getSn_SR(sn);
 8010c3a:	683b      	ldr	r3, [r7, #0]
 8010c3c:	009b      	lsls	r3, r3, #2
 8010c3e:	3301      	adds	r3, #1
 8010c40:	00db      	lsls	r3, r3, #3
 8010c42:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8010c46:	4618      	mov	r0, r3
 8010c48:	f004 fa8a 	bl	8015160 <WIZCHIP_READ>
 8010c4c:	4603      	mov	r3, r0
 8010c4e:	72fb      	strb	r3, [r7, #11]
    	            printf("After reply, socket %d status: %02X\n", sn, stat);
 8010c50:	683b      	ldr	r3, [r7, #0]
 8010c52:	7afa      	ldrb	r2, [r7, #11]
 8010c54:	4619      	mov	r1, r3
 8010c56:	4855      	ldr	r0, [pc, #340]	@ (8010dac <Modbus_TCP_Handler_Loop+0x290>)
 8010c58:	f006 fdca 	bl	80177f0 <iprintf>

    	            if (stat == SOCK_CLOSE_WAIT) {
 8010c5c:	7afb      	ldrb	r3, [r7, #11]
 8010c5e:	2b1c      	cmp	r3, #28
 8010c60:	d114      	bne.n	8010c8c <Modbus_TCP_Handler_Loop+0x170>
    	                printf("Closing socket %d as it's in CLOSE_WAIT\n", sn);
 8010c62:	683b      	ldr	r3, [r7, #0]
 8010c64:	4619      	mov	r1, r3
 8010c66:	4852      	ldr	r0, [pc, #328]	@ (8010db0 <Modbus_TCP_Handler_Loop+0x294>)
 8010c68:	f006 fdc2 	bl	80177f0 <iprintf>
    	                closesock(sn);
 8010c6c:	683b      	ldr	r3, [r7, #0]
 8010c6e:	b2db      	uxtb	r3, r3
 8010c70:	4618      	mov	r0, r3
 8010c72:	f003 fd9f 	bl	80147b4 <closesock>
 8010c76:	e009      	b.n	8010c8c <Modbus_TCP_Handler_Loop+0x170>
    	            }
    	        } else {
    	            printf("Invalid packet length: expected %d, got %ld\n", expected_len, len);
 8010c78:	89bb      	ldrh	r3, [r7, #12]
 8010c7a:	693a      	ldr	r2, [r7, #16]
 8010c7c:	4619      	mov	r1, r3
 8010c7e:	484d      	ldr	r0, [pc, #308]	@ (8010db4 <Modbus_TCP_Handler_Loop+0x298>)
 8010c80:	f006 fdb6 	bl	80177f0 <iprintf>
 8010c84:	e002      	b.n	8010c8c <Modbus_TCP_Handler_Loop+0x170>
    	        }
    	    } else {
    	        printf("Too short for Modbus TCP.\n");
 8010c86:	484c      	ldr	r0, [pc, #304]	@ (8010db8 <Modbus_TCP_Handler_Loop+0x29c>)
 8010c88:	f006 fe56 	bl	8017938 <puts>
    	    }

    	    memset(recv_buf[sn], 0, sizeof(recv_buf[sn]));
 8010c8c:	683b      	ldr	r3, [r7, #0]
 8010c8e:	015b      	lsls	r3, r3, #5
 8010c90:	4a40      	ldr	r2, [pc, #256]	@ (8010d94 <Modbus_TCP_Handler_Loop+0x278>)
 8010c92:	4413      	add	r3, r2
 8010c94:	2220      	movs	r2, #32
 8010c96:	2100      	movs	r1, #0
 8010c98:	4618      	mov	r0, r3
 8010c9a:	f006 ffd1 	bl	8017c40 <memset>
    	    memset(&w5500_event_flags[sn], 0, sizeof(W5500_EventFlags));
 8010c9e:	683a      	ldr	r2, [r7, #0]
 8010ca0:	4613      	mov	r3, r2
 8010ca2:	005b      	lsls	r3, r3, #1
 8010ca4:	4413      	add	r3, r2
 8010ca6:	005b      	lsls	r3, r3, #1
 8010ca8:	4a35      	ldr	r2, [pc, #212]	@ (8010d80 <Modbus_TCP_Handler_Loop+0x264>)
 8010caa:	4413      	add	r3, r2
 8010cac:	2206      	movs	r2, #6
 8010cae:	2100      	movs	r1, #0
 8010cb0:	4618      	mov	r0, r3
 8010cb2:	f006 ffc5 	bl	8017c40 <memset>
    	}

        if (w5500_event_flags[sn].connected) {
 8010cb6:	683a      	ldr	r2, [r7, #0]
 8010cb8:	4931      	ldr	r1, [pc, #196]	@ (8010d80 <Modbus_TCP_Handler_Loop+0x264>)
 8010cba:	4613      	mov	r3, r2
 8010cbc:	005b      	lsls	r3, r3, #1
 8010cbe:	4413      	add	r3, r2
 8010cc0:	005b      	lsls	r3, r3, #1
 8010cc2:	440b      	add	r3, r1
 8010cc4:	3301      	adds	r3, #1
 8010cc6:	781b      	ldrb	r3, [r3, #0]
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d018      	beq.n	8010cfe <Modbus_TCP_Handler_Loop+0x1e2>
            handle_connection(sn);
 8010ccc:	683b      	ldr	r3, [r7, #0]
 8010cce:	b2db      	uxtb	r3, r3
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	f000 f94f 	bl	8010f74 <handle_connection>
            printf("Connection Requested on sock: %d\n", sn);
 8010cd6:	683b      	ldr	r3, [r7, #0]
 8010cd8:	4619      	mov	r1, r3
 8010cda:	4838      	ldr	r0, [pc, #224]	@ (8010dbc <Modbus_TCP_Handler_Loop+0x2a0>)
 8010cdc:	f006 fd88 	bl	80177f0 <iprintf>
            int client_socket = modbus_tcp_accept(ctx, &sn);
 8010ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8010d8c <Modbus_TCP_Handler_Loop+0x270>)
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	463a      	mov	r2, r7
 8010ce6:	4611      	mov	r1, r2
 8010ce8:	4618      	mov	r0, r3
 8010cea:	f001 f969 	bl	8011fc0 <modbus_tcp_accept>
 8010cee:	6078      	str	r0, [r7, #4]
            if (client_socket >= 0) {
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	db03      	blt.n	8010cfe <Modbus_TCP_Handler_Loop+0x1e2>
                printf("Connection established on socket %d\n", client_socket);
 8010cf6:	6879      	ldr	r1, [r7, #4]
 8010cf8:	4831      	ldr	r0, [pc, #196]	@ (8010dc0 <Modbus_TCP_Handler_Loop+0x2a4>)
 8010cfa:	f006 fd79 	bl	80177f0 <iprintf>
            }
        }

        if (w5500_event_flags[sn].disconnected) {
 8010cfe:	683a      	ldr	r2, [r7, #0]
 8010d00:	491f      	ldr	r1, [pc, #124]	@ (8010d80 <Modbus_TCP_Handler_Loop+0x264>)
 8010d02:	4613      	mov	r3, r2
 8010d04:	005b      	lsls	r3, r3, #1
 8010d06:	4413      	add	r3, r2
 8010d08:	005b      	lsls	r3, r3, #1
 8010d0a:	440b      	add	r3, r1
 8010d0c:	3302      	adds	r3, #2
 8010d0e:	781b      	ldrb	r3, [r3, #0]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d009      	beq.n	8010d28 <Modbus_TCP_Handler_Loop+0x20c>
            handle_disconnection(sn);
 8010d14:	683b      	ldr	r3, [r7, #0]
 8010d16:	b2db      	uxtb	r3, r3
 8010d18:	4618      	mov	r0, r3
 8010d1a:	f000 f991 	bl	8011040 <handle_disconnection>
            printf("Disconnected sock: %d\n", sn);
 8010d1e:	683b      	ldr	r3, [r7, #0]
 8010d20:	4619      	mov	r1, r3
 8010d22:	4828      	ldr	r0, [pc, #160]	@ (8010dc4 <Modbus_TCP_Handler_Loop+0x2a8>)
 8010d24:	f006 fd64 	bl	80177f0 <iprintf>
        }

        if (w5500_event_flags[sn].timeout) {
 8010d28:	683a      	ldr	r2, [r7, #0]
 8010d2a:	4915      	ldr	r1, [pc, #84]	@ (8010d80 <Modbus_TCP_Handler_Loop+0x264>)
 8010d2c:	4613      	mov	r3, r2
 8010d2e:	005b      	lsls	r3, r3, #1
 8010d30:	4413      	add	r3, r2
 8010d32:	005b      	lsls	r3, r3, #1
 8010d34:	440b      	add	r3, r1
 8010d36:	3304      	adds	r3, #4
 8010d38:	781b      	ldrb	r3, [r3, #0]
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d004      	beq.n	8010d48 <Modbus_TCP_Handler_Loop+0x22c>
            handle_timeout(sn);
 8010d3e:	683b      	ldr	r3, [r7, #0]
 8010d40:	b2db      	uxtb	r3, r3
 8010d42:	4618      	mov	r0, r3
 8010d44:	f000 f9ec 	bl	8011120 <handle_timeout>
        }

        if (w5500_event_flags[sn].sent) {
 8010d48:	683a      	ldr	r2, [r7, #0]
 8010d4a:	490d      	ldr	r1, [pc, #52]	@ (8010d80 <Modbus_TCP_Handler_Loop+0x264>)
 8010d4c:	4613      	mov	r3, r2
 8010d4e:	005b      	lsls	r3, r3, #1
 8010d50:	4413      	add	r3, r2
 8010d52:	005b      	lsls	r3, r3, #1
 8010d54:	440b      	add	r3, r1
 8010d56:	3305      	adds	r3, #5
 8010d58:	781b      	ldrb	r3, [r3, #0]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d004      	beq.n	8010d68 <Modbus_TCP_Handler_Loop+0x24c>
            handle_sent(sn);
 8010d5e:	683b      	ldr	r3, [r7, #0]
 8010d60:	b2db      	uxtb	r3, r3
 8010d62:	4618      	mov	r0, r3
 8010d64:	f000 fa0e 	bl	8011184 <handle_sent>
    for (int sn = 0; sn < MAX_SOCK_NUM; sn++) {
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	3301      	adds	r3, #1
 8010d6c:	603b      	str	r3, [r7, #0]
 8010d6e:	683b      	ldr	r3, [r7, #0]
 8010d70:	2b07      	cmp	r3, #7
 8010d72:	f77f aed9 	ble.w	8010b28 <Modbus_TCP_Handler_Loop+0xc>
        }
    }
}
 8010d76:	bf00      	nop
 8010d78:	bf00      	nop
 8010d7a:	3718      	adds	r7, #24
 8010d7c:	46bd      	mov	sp, r7
 8010d7e:	bd80      	pop	{r7, pc}
 8010d80:	200021b8 	.word	0x200021b8
 8010d84:	200020a0 	.word	0x200020a0
 8010d88:	0801bd94 	.word	0x0801bd94
 8010d8c:	20002098 	.word	0x20002098
 8010d90:	0801bdac 	.word	0x0801bdac
 8010d94:	200021e8 	.word	0x200021e8
 8010d98:	0801bdcc 	.word	0x0801bdcc
 8010d9c:	0801bdd4 	.word	0x0801bdd4
 8010da0:	0801bdf8 	.word	0x0801bdf8
 8010da4:	0801be20 	.word	0x0801be20
 8010da8:	2000209c 	.word	0x2000209c
 8010dac:	0801be34 	.word	0x0801be34
 8010db0:	0801be5c 	.word	0x0801be5c
 8010db4:	0801be88 	.word	0x0801be88
 8010db8:	0801beb8 	.word	0x0801beb8
 8010dbc:	0801bed4 	.word	0x0801bed4
 8010dc0:	0801bef8 	.word	0x0801bef8
 8010dc4:	0801bf20 	.word	0x0801bf20

08010dc8 <handle_exti_Callback>:
		    modbus_free(ctx);
		    closesock(server_socket);
}

// GPIO interrupt callback
void handle_exti_Callback(uint16_t GPIO_Pin) {
 8010dc8:	b580      	push	{r7, lr}
 8010dca:	b082      	sub	sp, #8
 8010dcc:	af00      	add	r7, sp, #0
 8010dce:	4603      	mov	r3, r0
 8010dd0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == W5500_IT5_Pin) {
 8010dd2:	88fb      	ldrh	r3, [r7, #6]
 8010dd4:	2b20      	cmp	r3, #32
 8010dd6:	d101      	bne.n	8010ddc <handle_exti_Callback+0x14>
//        }
//
//        if (ir & Sn_IR_DISCON) {
//            modbus_flags.connection_closed = true;
//        }
    	W5500_InterruptHandler();
 8010dd8:	f000 f9f2 	bl	80111c0 <W5500_InterruptHandler>

    }
}
 8010ddc:	bf00      	nop
 8010dde:	3708      	adds	r7, #8
 8010de0:	46bd      	mov	sp, r7
 8010de2:	bd80      	pop	{r7, pc}

08010de4 <Initialize_ModbusRTU>:


// Function to initialize Modbus RTU on a UART
int Initialize_ModbusRTU(UART_HandleTypeDef *huart, SerialCommParams *serial,
								GPIO_TypeDef *ctrl_port, uint16_t ctrl_pin,
								int slave_id, int uart_index) {
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b086      	sub	sp, #24
 8010de8:	af02      	add	r7, sp, #8
 8010dea:	60f8      	str	r0, [r7, #12]
 8010dec:	60b9      	str	r1, [r7, #8]
 8010dee:	607a      	str	r2, [r7, #4]
 8010df0:	807b      	strh	r3, [r7, #2]

    if (uart_index < 0 || uart_index >= MAX_UARTS) {
 8010df2:	69fb      	ldr	r3, [r7, #28]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	db02      	blt.n	8010dfe <Initialize_ModbusRTU+0x1a>
 8010df8:	69fb      	ldr	r3, [r7, #28]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	dd06      	ble.n	8010e0c <Initialize_ModbusRTU+0x28>
        dbg_print("Modbus RTU: Invalid UART index: %d\n", uart_index);
 8010dfe:	69f9      	ldr	r1, [r7, #28]
 8010e00:	4855      	ldr	r0, [pc, #340]	@ (8010f58 <Initialize_ModbusRTU+0x174>)
 8010e02:	f7f2 feed 	bl	8003be0 <dbg_print>
        return -1; // Invalid index
 8010e06:	f04f 33ff 	mov.w	r3, #4294967295
 8010e0a:	e0a0      	b.n	8010f4e <Initialize_ModbusRTU+0x16a>
    }
    uart_contexts[uart_index].uart = huart;
 8010e0c:	4a53      	ldr	r2, [pc, #332]	@ (8010f5c <Initialize_ModbusRTU+0x178>)
 8010e0e:	69fb      	ldr	r3, [r7, #28]
 8010e10:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8010e14:	fb01 f303 	mul.w	r3, r1, r3
 8010e18:	4413      	add	r3, r2
 8010e1a:	68fa      	ldr	r2, [r7, #12]
 8010e1c:	601a      	str	r2, [r3, #0]
    // Create Modbus RTU context
    uart_contexts[uart_index].modbus_context = modbus_new_rtu(huart, serial->baudRate, (char)serial->parity,
 8010e1e:	68bb      	ldr	r3, [r7, #8]
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	4619      	mov	r1, r3
 8010e24:	68bb      	ldr	r3, [r7, #8]
 8010e26:	799a      	ldrb	r2, [r3, #6]
    												      serial->dataBit, serial->stopBit);
 8010e28:	68bb      	ldr	r3, [r7, #8]
 8010e2a:	791b      	ldrb	r3, [r3, #4]
    uart_contexts[uart_index].modbus_context = modbus_new_rtu(huart, serial->baudRate, (char)serial->parity,
 8010e2c:	4618      	mov	r0, r3
    												      serial->dataBit, serial->stopBit);
 8010e2e:	68bb      	ldr	r3, [r7, #8]
 8010e30:	795b      	ldrb	r3, [r3, #5]
    uart_contexts[uart_index].modbus_context = modbus_new_rtu(huart, serial->baudRate, (char)serial->parity,
 8010e32:	9300      	str	r3, [sp, #0]
 8010e34:	4603      	mov	r3, r0
 8010e36:	68f8      	ldr	r0, [r7, #12]
 8010e38:	f000 fd44 	bl	80118c4 <modbus_new_rtu>
 8010e3c:	4602      	mov	r2, r0
 8010e3e:	4947      	ldr	r1, [pc, #284]	@ (8010f5c <Initialize_ModbusRTU+0x178>)
 8010e40:	69fb      	ldr	r3, [r7, #28]
 8010e42:	f44f 708a 	mov.w	r0, #276	@ 0x114
 8010e46:	fb00 f303 	mul.w	r3, r0, r3
 8010e4a:	440b      	add	r3, r1
 8010e4c:	3304      	adds	r3, #4
 8010e4e:	601a      	str	r2, [r3, #0]

    if (uart_contexts[uart_index].modbus_context == NULL) {
 8010e50:	4a42      	ldr	r2, [pc, #264]	@ (8010f5c <Initialize_ModbusRTU+0x178>)
 8010e52:	69fb      	ldr	r3, [r7, #28]
 8010e54:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8010e58:	fb01 f303 	mul.w	r3, r1, r3
 8010e5c:	4413      	add	r3, r2
 8010e5e:	3304      	adds	r3, #4
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d106      	bne.n	8010e74 <Initialize_ModbusRTU+0x90>
    	dbg_print("Modbus RTU: Failed to create Modbus context for UART %d\n", uart_index);
 8010e66:	69f9      	ldr	r1, [r7, #28]
 8010e68:	483d      	ldr	r0, [pc, #244]	@ (8010f60 <Initialize_ModbusRTU+0x17c>)
 8010e6a:	f7f2 feb9 	bl	8003be0 <dbg_print>
        return -1;
 8010e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8010e72:	e06c      	b.n	8010f4e <Initialize_ModbusRTU+0x16a>
    }

    // Set slave ID
    if (modbus_set_slave(uart_contexts[uart_index].modbus_context, slave_id) == -1) {
 8010e74:	4a39      	ldr	r2, [pc, #228]	@ (8010f5c <Initialize_ModbusRTU+0x178>)
 8010e76:	69fb      	ldr	r3, [r7, #28]
 8010e78:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8010e7c:	fb01 f303 	mul.w	r3, r1, r3
 8010e80:	4413      	add	r3, r2
 8010e82:	3304      	adds	r3, #4
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	69b9      	ldr	r1, [r7, #24]
 8010e88:	4618      	mov	r0, r3
 8010e8a:	f003 f9cd 	bl	8014228 <modbus_set_slave>
 8010e8e:	4603      	mov	r3, r0
 8010e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e94:	d106      	bne.n	8010ea4 <Initialize_ModbusRTU+0xc0>
    	dbg_print("Modbus RTU: Failed to set slave ID for UART %d\n", uart_index);
 8010e96:	69f9      	ldr	r1, [r7, #28]
 8010e98:	4832      	ldr	r0, [pc, #200]	@ (8010f64 <Initialize_ModbusRTU+0x180>)
 8010e9a:	f7f2 fea1 	bl	8003be0 <dbg_print>
        return -1;
 8010e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8010ea2:	e054      	b.n	8010f4e <Initialize_ModbusRTU+0x16a>
    }

    // Allocate Modbus mapping
    uart_contexts[uart_index].modbus_mapping = modbus_reg_map();
 8010ea4:	f7fe f8d2 	bl	800f04c <modbus_reg_map>
 8010ea8:	4602      	mov	r2, r0
 8010eaa:	492c      	ldr	r1, [pc, #176]	@ (8010f5c <Initialize_ModbusRTU+0x178>)
 8010eac:	69fb      	ldr	r3, [r7, #28]
 8010eae:	f44f 708a 	mov.w	r0, #276	@ 0x114
 8010eb2:	fb00 f303 	mul.w	r3, r0, r3
 8010eb6:	440b      	add	r3, r1
 8010eb8:	3308      	adds	r3, #8
 8010eba:	601a      	str	r2, [r3, #0]
    if (uart_contexts[uart_index].modbus_mapping == NULL) {
 8010ebc:	4a27      	ldr	r2, [pc, #156]	@ (8010f5c <Initialize_ModbusRTU+0x178>)
 8010ebe:	69fb      	ldr	r3, [r7, #28]
 8010ec0:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8010ec4:	fb01 f303 	mul.w	r3, r1, r3
 8010ec8:	4413      	add	r3, r2
 8010eca:	3308      	adds	r3, #8
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d106      	bne.n	8010ee0 <Initialize_ModbusRTU+0xfc>
    	dbg_print("Modbus RTU: Failed to allocate Modbus mapping for UART %d\n", uart_index);
 8010ed2:	69f9      	ldr	r1, [r7, #28]
 8010ed4:	4824      	ldr	r0, [pc, #144]	@ (8010f68 <Initialize_ModbusRTU+0x184>)
 8010ed6:	f7f2 fe83 	bl	8003be0 <dbg_print>
        return -1;
 8010eda:	f04f 33ff 	mov.w	r3, #4294967295
 8010ede:	e036      	b.n	8010f4e <Initialize_ModbusRTU+0x16a>
    }

    // Initialize UART_CTRL GPIO
    uart_contexts[uart_index].ctrl_port = ctrl_port;
 8010ee0:	4a1e      	ldr	r2, [pc, #120]	@ (8010f5c <Initialize_ModbusRTU+0x178>)
 8010ee2:	69fb      	ldr	r3, [r7, #28]
 8010ee4:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8010ee8:	fb01 f303 	mul.w	r3, r1, r3
 8010eec:	4413      	add	r3, r2
 8010eee:	330c      	adds	r3, #12
 8010ef0:	687a      	ldr	r2, [r7, #4]
 8010ef2:	601a      	str	r2, [r3, #0]
    uart_contexts[uart_index].ctrl_pin = ctrl_pin;
 8010ef4:	4a19      	ldr	r2, [pc, #100]	@ (8010f5c <Initialize_ModbusRTU+0x178>)
 8010ef6:	69fb      	ldr	r3, [r7, #28]
 8010ef8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8010efc:	fb01 f303 	mul.w	r3, r1, r3
 8010f00:	4413      	add	r3, r2
 8010f02:	3310      	adds	r3, #16
 8010f04:	887a      	ldrh	r2, [r7, #2]
 8010f06:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(ctrl_port, ctrl_pin, GPIO_PIN_SET); // Set to receiving mode by default
 8010f08:	887b      	ldrh	r3, [r7, #2]
 8010f0a:	2201      	movs	r2, #1
 8010f0c:	4619      	mov	r1, r3
 8010f0e:	6878      	ldr	r0, [r7, #4]
 8010f10:	f7f9 fae0 	bl	800a4d4 <HAL_GPIO_WritePin>


    // Initialize UART receive based on configuration
   #if DMA
       if (HAL_UARTEx_ReceiveToIdle_DMA(huart, uart_contexts[uart_index].rx_buffer, sizeof(uart_contexts[uart_index].rx_buffer)) != HAL_OK) {
 8010f14:	69fb      	ldr	r3, [r7, #28]
 8010f16:	f44f 728a 	mov.w	r2, #276	@ 0x114
 8010f1a:	fb02 f303 	mul.w	r3, r2, r3
 8010f1e:	3310      	adds	r3, #16
 8010f20:	4a0e      	ldr	r2, [pc, #56]	@ (8010f5c <Initialize_ModbusRTU+0x178>)
 8010f22:	4413      	add	r3, r2
 8010f24:	3302      	adds	r3, #2
 8010f26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010f2a:	4619      	mov	r1, r3
 8010f2c:	68f8      	ldr	r0, [r7, #12]
 8010f2e:	f7fc fe58 	bl	800dbe2 <HAL_UARTEx_ReceiveToIdle_DMA>
 8010f32:	4603      	mov	r3, r0
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d006      	beq.n	8010f46 <Initialize_ModbusRTU+0x162>
           dbg_print("Modbus RTU: Failed to initialize UART DMA for UART %d\n", uart_index);
 8010f38:	69f9      	ldr	r1, [r7, #28]
 8010f3a:	480c      	ldr	r0, [pc, #48]	@ (8010f6c <Initialize_ModbusRTU+0x188>)
 8010f3c:	f7f2 fe50 	bl	8003be0 <dbg_print>
           return -1;
 8010f40:	f04f 33ff 	mov.w	r3, #4294967295
 8010f44:	e003      	b.n	8010f4e <Initialize_ModbusRTU+0x16a>
//    // Assign fixed data to holding registers (tab_registers)
//    for (int i = 0; i < 100; i++) {
//        uart_contexts[uart_index].modbus_mapping->tab_registers[i] = i + 100; // Values 100, 101, 102...
//    }

       dbg_print("Modbus RTU: Init Success!\r\n");
 8010f46:	480a      	ldr	r0, [pc, #40]	@ (8010f70 <Initialize_ModbusRTU+0x18c>)
 8010f48:	f7f2 fe4a 	bl	8003be0 <dbg_print>
    return 0;
 8010f4c:	2300      	movs	r3, #0
}
 8010f4e:	4618      	mov	r0, r3
 8010f50:	3710      	adds	r7, #16
 8010f52:	46bd      	mov	sp, r7
 8010f54:	bd80      	pop	{r7, pc}
 8010f56:	bf00      	nop
 8010f58:	0801bf38 	.word	0x0801bf38
 8010f5c:	200020a4 	.word	0x200020a4
 8010f60:	0801bf5c 	.word	0x0801bf5c
 8010f64:	0801bf98 	.word	0x0801bf98
 8010f68:	0801bfc8 	.word	0x0801bfc8
 8010f6c:	0801c004 	.word	0x0801c004
 8010f70:	0801c03c 	.word	0x0801c03c

08010f74 <handle_connection>:
        }
    }
}


void handle_connection(uint8_t sn) {
 8010f74:	b5b0      	push	{r4, r5, r7, lr}
 8010f76:	b084      	sub	sp, #16
 8010f78:	af02      	add	r7, sp, #8
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	71fb      	strb	r3, [r7, #7]
    // Wait for established state before reading DIPR
    if (getSn_SR(sn) == SOCK_ESTABLISHED) {
 8010f7e:	79fb      	ldrb	r3, [r7, #7]
 8010f80:	009b      	lsls	r3, r3, #2
 8010f82:	3301      	adds	r3, #1
 8010f84:	00db      	lsls	r3, r3, #3
 8010f86:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	f004 f8e8 	bl	8015160 <WIZCHIP_READ>
 8010f90:	4603      	mov	r3, r0
 8010f92:	2b17      	cmp	r3, #23
 8010f94:	d12d      	bne.n	8010ff2 <handle_connection+0x7e>
        getSn_DIPR(sn, client_ip[sn]);
 8010f96:	79fb      	ldrb	r3, [r7, #7]
 8010f98:	009b      	lsls	r3, r3, #2
 8010f9a:	3301      	adds	r3, #1
 8010f9c:	00db      	lsls	r3, r3, #3
 8010f9e:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8010fa2:	4618      	mov	r0, r3
 8010fa4:	79fb      	ldrb	r3, [r7, #7]
 8010fa6:	009b      	lsls	r3, r3, #2
 8010fa8:	4a21      	ldr	r2, [pc, #132]	@ (8011030 <handle_connection+0xbc>)
 8010faa:	4413      	add	r3, r2
 8010fac:	2204      	movs	r2, #4
 8010fae:	4619      	mov	r1, r3
 8010fb0:	f004 f970 	bl	8015294 <WIZCHIP_READ_BUF>
        printf("Socket %d connected from %d.%d.%d.%d", sn,
 8010fb4:	79f9      	ldrb	r1, [r7, #7]
               client_ip[sn][0], client_ip[sn][1], client_ip[sn][2], client_ip[sn][3]);
 8010fb6:	79fb      	ldrb	r3, [r7, #7]
 8010fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8011030 <handle_connection+0xbc>)
 8010fba:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
        printf("Socket %d connected from %d.%d.%d.%d", sn,
 8010fbe:	461c      	mov	r4, r3
               client_ip[sn][0], client_ip[sn][1], client_ip[sn][2], client_ip[sn][3]);
 8010fc0:	79fb      	ldrb	r3, [r7, #7]
 8010fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8011030 <handle_connection+0xbc>)
 8010fc4:	009b      	lsls	r3, r3, #2
 8010fc6:	4413      	add	r3, r2
 8010fc8:	785b      	ldrb	r3, [r3, #1]
        printf("Socket %d connected from %d.%d.%d.%d", sn,
 8010fca:	461d      	mov	r5, r3
               client_ip[sn][0], client_ip[sn][1], client_ip[sn][2], client_ip[sn][3]);
 8010fcc:	79fb      	ldrb	r3, [r7, #7]
 8010fce:	4a18      	ldr	r2, [pc, #96]	@ (8011030 <handle_connection+0xbc>)
 8010fd0:	009b      	lsls	r3, r3, #2
 8010fd2:	4413      	add	r3, r2
 8010fd4:	789b      	ldrb	r3, [r3, #2]
        printf("Socket %d connected from %d.%d.%d.%d", sn,
 8010fd6:	4618      	mov	r0, r3
               client_ip[sn][0], client_ip[sn][1], client_ip[sn][2], client_ip[sn][3]);
 8010fd8:	79fb      	ldrb	r3, [r7, #7]
 8010fda:	4a15      	ldr	r2, [pc, #84]	@ (8011030 <handle_connection+0xbc>)
 8010fdc:	009b      	lsls	r3, r3, #2
 8010fde:	4413      	add	r3, r2
 8010fe0:	78db      	ldrb	r3, [r3, #3]
        printf("Socket %d connected from %d.%d.%d.%d", sn,
 8010fe2:	9301      	str	r3, [sp, #4]
 8010fe4:	9000      	str	r0, [sp, #0]
 8010fe6:	462b      	mov	r3, r5
 8010fe8:	4622      	mov	r2, r4
 8010fea:	4812      	ldr	r0, [pc, #72]	@ (8011034 <handle_connection+0xc0>)
 8010fec:	f006 fc00 	bl	80177f0 <iprintf>
 8010ff0:	e00d      	b.n	801100e <handle_connection+0x9a>
    } else {
        memset(client_ip[sn], 0, 4);
 8010ff2:	79fb      	ldrb	r3, [r7, #7]
 8010ff4:	009b      	lsls	r3, r3, #2
 8010ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8011030 <handle_connection+0xbc>)
 8010ff8:	4413      	add	r3, r2
 8010ffa:	2204      	movs	r2, #4
 8010ffc:	2100      	movs	r1, #0
 8010ffe:	4618      	mov	r0, r3
 8011000:	f006 fe1e 	bl	8017c40 <memset>
        printf("Socket %d connection event, but not established ", sn);
 8011004:	79fb      	ldrb	r3, [r7, #7]
 8011006:	4619      	mov	r1, r3
 8011008:	480b      	ldr	r0, [pc, #44]	@ (8011038 <handle_connection+0xc4>)
 801100a:	f006 fbf1 	bl	80177f0 <iprintf>
    }

    memset(&w5500_event_flags[sn], 0, sizeof(W5500_EventFlags));
 801100e:	79fa      	ldrb	r2, [r7, #7]
 8011010:	4613      	mov	r3, r2
 8011012:	005b      	lsls	r3, r3, #1
 8011014:	4413      	add	r3, r2
 8011016:	005b      	lsls	r3, r3, #1
 8011018:	4a08      	ldr	r2, [pc, #32]	@ (801103c <handle_connection+0xc8>)
 801101a:	4413      	add	r3, r2
 801101c:	2206      	movs	r2, #6
 801101e:	2100      	movs	r1, #0
 8011020:	4618      	mov	r0, r3
 8011022:	f006 fe0d 	bl	8017c40 <memset>
}
 8011026:	bf00      	nop
 8011028:	3708      	adds	r7, #8
 801102a:	46bd      	mov	sp, r7
 801102c:	bdb0      	pop	{r4, r5, r7, pc}
 801102e:	bf00      	nop
 8011030:	200022e8 	.word	0x200022e8
 8011034:	0801c2d4 	.word	0x0801c2d4
 8011038:	0801c2fc 	.word	0x0801c2fc
 801103c:	200021b8 	.word	0x200021b8

08011040 <handle_disconnection>:


void handle_disconnection(uint8_t sn) {
 8011040:	b580      	push	{r7, lr}
 8011042:	b082      	sub	sp, #8
 8011044:	af00      	add	r7, sp, #0
 8011046:	4603      	mov	r3, r0
 8011048:	71fb      	strb	r3, [r7, #7]
    printf("Socket %d disconnected ", sn);
 801104a:	79fb      	ldrb	r3, [r7, #7]
 801104c:	4619      	mov	r1, r3
 801104e:	4817      	ldr	r0, [pc, #92]	@ (80110ac <handle_disconnection+0x6c>)
 8011050:	f006 fbce 	bl	80177f0 <iprintf>
    memset(client_ip[sn], 0, 4); // Reset client IP on disconnection
 8011054:	79fb      	ldrb	r3, [r7, #7]
 8011056:	009b      	lsls	r3, r3, #2
 8011058:	4a15      	ldr	r2, [pc, #84]	@ (80110b0 <handle_disconnection+0x70>)
 801105a:	4413      	add	r3, r2
 801105c:	2204      	movs	r2, #4
 801105e:	2100      	movs	r1, #0
 8011060:	4618      	mov	r0, r3
 8011062:	f006 fded 	bl	8017c40 <memset>
    disconnect(sn);
 8011066:	79fb      	ldrb	r3, [r7, #7]
 8011068:	4618      	mov	r0, r3
 801106a:	f003 fd47 	bl	8014afc <disconnect>
    closesock(sn);
 801106e:	79fb      	ldrb	r3, [r7, #7]
 8011070:	4618      	mov	r0, r3
 8011072:	f003 fb9f 	bl	80147b4 <closesock>
    socket(sn, Sn_MR_TCP, SERVER_PORT, 0);
 8011076:	79f8      	ldrb	r0, [r7, #7]
 8011078:	2300      	movs	r3, #0
 801107a:	f641 7290 	movw	r2, #8080	@ 0x1f90
 801107e:	2101      	movs	r1, #1
 8011080:	f003 fa84 	bl	801458c <socket>
    listen(sn);
 8011084:	79fb      	ldrb	r3, [r7, #7]
 8011086:	4618      	mov	r0, r3
 8011088:	f003 fc02 	bl	8014890 <listen>

    memset(&w5500_event_flags[sn], 0, sizeof(W5500_EventFlags));
 801108c:	79fa      	ldrb	r2, [r7, #7]
 801108e:	4613      	mov	r3, r2
 8011090:	005b      	lsls	r3, r3, #1
 8011092:	4413      	add	r3, r2
 8011094:	005b      	lsls	r3, r3, #1
 8011096:	4a07      	ldr	r2, [pc, #28]	@ (80110b4 <handle_disconnection+0x74>)
 8011098:	4413      	add	r3, r2
 801109a:	2206      	movs	r2, #6
 801109c:	2100      	movs	r1, #0
 801109e:	4618      	mov	r0, r3
 80110a0:	f006 fdce 	bl	8017c40 <memset>
}
 80110a4:	bf00      	nop
 80110a6:	3708      	adds	r7, #8
 80110a8:	46bd      	mov	sp, r7
 80110aa:	bd80      	pop	{r7, pc}
 80110ac:	0801c330 	.word	0x0801c330
 80110b0:	200022e8 	.word	0x200022e8
 80110b4:	200021b8 	.word	0x200021b8

080110b8 <handle_received>:
//        }
//    }
//    return length;
//    memset(&w5500_event_flags[sn], 0, sizeof(W5500_EventFlags));
//}
int32_t handle_received(uint8_t sn) {
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b086      	sub	sp, #24
 80110bc:	af00      	add	r7, sp, #0
 80110be:	4603      	mov	r3, r0
 80110c0:	71fb      	strb	r3, [r7, #7]
    int32_t total = 0;
 80110c2:	2300      	movs	r3, #0
 80110c4:	617b      	str	r3, [r7, #20]
    int32_t lenthh = 0;
 80110c6:	2300      	movs	r3, #0
 80110c8:	613b      	str	r3, [r7, #16]

    while ((lenthh = getSn_RX_RSR(sn)) > 0 && total < sizeof(recv_buf[sn])) {
 80110ca:	e013      	b.n	80110f4 <handle_received+0x3c>
        int32_t received = recv(sn, recv_buf[sn] + total, lenthh);
 80110cc:	79fb      	ldrb	r3, [r7, #7]
 80110ce:	015b      	lsls	r3, r3, #5
 80110d0:	4a12      	ldr	r2, [pc, #72]	@ (801111c <handle_received+0x64>)
 80110d2:	441a      	add	r2, r3
 80110d4:	697b      	ldr	r3, [r7, #20]
 80110d6:	18d1      	adds	r1, r2, r3
 80110d8:	693b      	ldr	r3, [r7, #16]
 80110da:	b29a      	uxth	r2, r3
 80110dc:	79fb      	ldrb	r3, [r7, #7]
 80110de:	4618      	mov	r0, r3
 80110e0:	f003 fe8a 	bl	8014df8 <recv>
 80110e4:	60f8      	str	r0, [r7, #12]
        if (received > 0) total += received;
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	dd10      	ble.n	801110e <handle_received+0x56>
 80110ec:	697a      	ldr	r2, [r7, #20]
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	4413      	add	r3, r2
 80110f2:	617b      	str	r3, [r7, #20]
    while ((lenthh = getSn_RX_RSR(sn)) > 0 && total < sizeof(recv_buf[sn])) {
 80110f4:	79fb      	ldrb	r3, [r7, #7]
 80110f6:	4618      	mov	r0, r3
 80110f8:	f004 f9d5 	bl	80154a6 <getSn_RX_RSR>
 80110fc:	4603      	mov	r3, r0
 80110fe:	613b      	str	r3, [r7, #16]
 8011100:	693b      	ldr	r3, [r7, #16]
 8011102:	2b00      	cmp	r3, #0
 8011104:	dd04      	ble.n	8011110 <handle_received+0x58>
 8011106:	697b      	ldr	r3, [r7, #20]
 8011108:	2b1f      	cmp	r3, #31
 801110a:	d9df      	bls.n	80110cc <handle_received+0x14>
 801110c:	e000      	b.n	8011110 <handle_received+0x58>
        else break;
 801110e:	bf00      	nop
    }

    return total;
 8011110:	697b      	ldr	r3, [r7, #20]
}
 8011112:	4618      	mov	r0, r3
 8011114:	3718      	adds	r7, #24
 8011116:	46bd      	mov	sp, r7
 8011118:	bd80      	pop	{r7, pc}
 801111a:	bf00      	nop
 801111c:	200021e8 	.word	0x200021e8

08011120 <handle_timeout>:

void handle_timeout(uint8_t sn) {
 8011120:	b580      	push	{r7, lr}
 8011122:	b082      	sub	sp, #8
 8011124:	af00      	add	r7, sp, #0
 8011126:	4603      	mov	r3, r0
 8011128:	71fb      	strb	r3, [r7, #7]
    printf("Timeout on socket %d\n", sn);
 801112a:	79fb      	ldrb	r3, [r7, #7]
 801112c:	4619      	mov	r1, r3
 801112e:	4813      	ldr	r0, [pc, #76]	@ (801117c <handle_timeout+0x5c>)
 8011130:	f006 fb5e 	bl	80177f0 <iprintf>
    disconnect(sn);
 8011134:	79fb      	ldrb	r3, [r7, #7]
 8011136:	4618      	mov	r0, r3
 8011138:	f003 fce0 	bl	8014afc <disconnect>
    closesock(sn);
 801113c:	79fb      	ldrb	r3, [r7, #7]
 801113e:	4618      	mov	r0, r3
 8011140:	f003 fb38 	bl	80147b4 <closesock>
    socket(sn, Sn_MR_TCP, SERVER_PORT, 0);
 8011144:	79f8      	ldrb	r0, [r7, #7]
 8011146:	2300      	movs	r3, #0
 8011148:	f641 7290 	movw	r2, #8080	@ 0x1f90
 801114c:	2101      	movs	r1, #1
 801114e:	f003 fa1d 	bl	801458c <socket>
    listen(sn);
 8011152:	79fb      	ldrb	r3, [r7, #7]
 8011154:	4618      	mov	r0, r3
 8011156:	f003 fb9b 	bl	8014890 <listen>

    memset(&w5500_event_flags[sn], 0, sizeof(W5500_EventFlags));
 801115a:	79fa      	ldrb	r2, [r7, #7]
 801115c:	4613      	mov	r3, r2
 801115e:	005b      	lsls	r3, r3, #1
 8011160:	4413      	add	r3, r2
 8011162:	005b      	lsls	r3, r3, #1
 8011164:	4a06      	ldr	r2, [pc, #24]	@ (8011180 <handle_timeout+0x60>)
 8011166:	4413      	add	r3, r2
 8011168:	2206      	movs	r2, #6
 801116a:	2100      	movs	r1, #0
 801116c:	4618      	mov	r0, r3
 801116e:	f006 fd67 	bl	8017c40 <memset>
}
 8011172:	bf00      	nop
 8011174:	3708      	adds	r7, #8
 8011176:	46bd      	mov	sp, r7
 8011178:	bd80      	pop	{r7, pc}
 801117a:	bf00      	nop
 801117c:	0801c348 	.word	0x0801c348
 8011180:	200021b8 	.word	0x200021b8

08011184 <handle_sent>:

void handle_sent(uint8_t sn) {
 8011184:	b580      	push	{r7, lr}
 8011186:	b082      	sub	sp, #8
 8011188:	af00      	add	r7, sp, #0
 801118a:	4603      	mov	r3, r0
 801118c:	71fb      	strb	r3, [r7, #7]
    printf("Data sent on socket %d\n", sn);
 801118e:	79fb      	ldrb	r3, [r7, #7]
 8011190:	4619      	mov	r1, r3
 8011192:	4809      	ldr	r0, [pc, #36]	@ (80111b8 <handle_sent+0x34>)
 8011194:	f006 fb2c 	bl	80177f0 <iprintf>
    memset(&w5500_event_flags[sn], 0, sizeof(W5500_EventFlags));
 8011198:	79fa      	ldrb	r2, [r7, #7]
 801119a:	4613      	mov	r3, r2
 801119c:	005b      	lsls	r3, r3, #1
 801119e:	4413      	add	r3, r2
 80111a0:	005b      	lsls	r3, r3, #1
 80111a2:	4a06      	ldr	r2, [pc, #24]	@ (80111bc <handle_sent+0x38>)
 80111a4:	4413      	add	r3, r2
 80111a6:	2206      	movs	r2, #6
 80111a8:	2100      	movs	r1, #0
 80111aa:	4618      	mov	r0, r3
 80111ac:	f006 fd48 	bl	8017c40 <memset>
}
 80111b0:	bf00      	nop
 80111b2:	3708      	adds	r7, #8
 80111b4:	46bd      	mov	sp, r7
 80111b6:	bd80      	pop	{r7, pc}
 80111b8:	0801c360 	.word	0x0801c360
 80111bc:	200021b8 	.word	0x200021b8

080111c0 <W5500_InterruptHandler>:
        const char *msg = "Received\r\n";
        send(sn, (uint8_t *)msg, strlen(msg));
    }
}

void W5500_InterruptHandler(void) {
 80111c0:	b580      	push	{r7, lr}
 80111c2:	b082      	sub	sp, #8
 80111c4:	af00      	add	r7, sp, #0
	for (uint8_t sn = 0; sn < MAX_SOCK_NUM; sn++) {
 80111c6:	2300      	movs	r3, #0
 80111c8:	71fb      	strb	r3, [r7, #7]
 80111ca:	e078      	b.n	80112be <W5500_InterruptHandler+0xfe>
		uint8_t ir = getSn_IR(sn);
 80111cc:	79fb      	ldrb	r3, [r7, #7]
 80111ce:	009b      	lsls	r3, r3, #2
 80111d0:	3301      	adds	r3, #1
 80111d2:	00db      	lsls	r3, r3, #3
 80111d4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80111d8:	4618      	mov	r0, r3
 80111da:	f003 ffc1 	bl	8015160 <WIZCHIP_READ>
 80111de:	4603      	mov	r3, r0
 80111e0:	f003 031f 	and.w	r3, r3, #31
 80111e4:	71bb      	strb	r3, [r7, #6]
		if (ir) {
 80111e6:	79bb      	ldrb	r3, [r7, #6]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d065      	beq.n	80112b8 <W5500_InterruptHandler+0xf8>
			setSn_IR(sn, ir);  // Clear all flags that are set
 80111ec:	79fb      	ldrb	r3, [r7, #7]
 80111ee:	009b      	lsls	r3, r3, #2
 80111f0:	3301      	adds	r3, #1
 80111f2:	00db      	lsls	r3, r3, #3
 80111f4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80111f8:	461a      	mov	r2, r3
 80111fa:	79bb      	ldrb	r3, [r7, #6]
 80111fc:	f003 031f 	and.w	r3, r3, #31
 8011200:	b2db      	uxtb	r3, r3
 8011202:	4619      	mov	r1, r3
 8011204:	4610      	mov	r0, r2
 8011206:	f003 fff7 	bl	80151f8 <WIZCHIP_WRITE>

			w5500_event_flags[sn].socket = sn;
 801120a:	79fa      	ldrb	r2, [r7, #7]
 801120c:	4930      	ldr	r1, [pc, #192]	@ (80112d0 <W5500_InterruptHandler+0x110>)
 801120e:	4613      	mov	r3, r2
 8011210:	005b      	lsls	r3, r3, #1
 8011212:	4413      	add	r3, r2
 8011214:	005b      	lsls	r3, r3, #1
 8011216:	440b      	add	r3, r1
 8011218:	79fa      	ldrb	r2, [r7, #7]
 801121a:	701a      	strb	r2, [r3, #0]
			w5500_event_flags[sn].connected = (ir & Sn_IR_CON) ? 1 : 0;
 801121c:	79fa      	ldrb	r2, [r7, #7]
 801121e:	79bb      	ldrb	r3, [r7, #6]
 8011220:	f003 0301 	and.w	r3, r3, #1
 8011224:	b2d8      	uxtb	r0, r3
 8011226:	492a      	ldr	r1, [pc, #168]	@ (80112d0 <W5500_InterruptHandler+0x110>)
 8011228:	4613      	mov	r3, r2
 801122a:	005b      	lsls	r3, r3, #1
 801122c:	4413      	add	r3, r2
 801122e:	005b      	lsls	r3, r3, #1
 8011230:	440b      	add	r3, r1
 8011232:	3301      	adds	r3, #1
 8011234:	4602      	mov	r2, r0
 8011236:	701a      	strb	r2, [r3, #0]
			w5500_event_flags[sn].disconnected = (ir & Sn_IR_DISCON) ? 1 : 0;
 8011238:	79bb      	ldrb	r3, [r7, #6]
 801123a:	105b      	asrs	r3, r3, #1
 801123c:	b2db      	uxtb	r3, r3
 801123e:	79fa      	ldrb	r2, [r7, #7]
 8011240:	f003 0301 	and.w	r3, r3, #1
 8011244:	b2d8      	uxtb	r0, r3
 8011246:	4922      	ldr	r1, [pc, #136]	@ (80112d0 <W5500_InterruptHandler+0x110>)
 8011248:	4613      	mov	r3, r2
 801124a:	005b      	lsls	r3, r3, #1
 801124c:	4413      	add	r3, r2
 801124e:	005b      	lsls	r3, r3, #1
 8011250:	440b      	add	r3, r1
 8011252:	3302      	adds	r3, #2
 8011254:	4602      	mov	r2, r0
 8011256:	701a      	strb	r2, [r3, #0]
			w5500_event_flags[sn].received = (ir & Sn_IR_RECV) ? 1 : 0;
 8011258:	79bb      	ldrb	r3, [r7, #6]
 801125a:	109b      	asrs	r3, r3, #2
 801125c:	b2db      	uxtb	r3, r3
 801125e:	79fa      	ldrb	r2, [r7, #7]
 8011260:	f003 0301 	and.w	r3, r3, #1
 8011264:	b2d8      	uxtb	r0, r3
 8011266:	491a      	ldr	r1, [pc, #104]	@ (80112d0 <W5500_InterruptHandler+0x110>)
 8011268:	4613      	mov	r3, r2
 801126a:	005b      	lsls	r3, r3, #1
 801126c:	4413      	add	r3, r2
 801126e:	005b      	lsls	r3, r3, #1
 8011270:	440b      	add	r3, r1
 8011272:	3303      	adds	r3, #3
 8011274:	4602      	mov	r2, r0
 8011276:	701a      	strb	r2, [r3, #0]
			w5500_event_flags[sn].timeout = (ir & Sn_IR_TIMEOUT) ? 1 : 0;
 8011278:	79bb      	ldrb	r3, [r7, #6]
 801127a:	10db      	asrs	r3, r3, #3
 801127c:	b2db      	uxtb	r3, r3
 801127e:	79fa      	ldrb	r2, [r7, #7]
 8011280:	f003 0301 	and.w	r3, r3, #1
 8011284:	b2d8      	uxtb	r0, r3
 8011286:	4912      	ldr	r1, [pc, #72]	@ (80112d0 <W5500_InterruptHandler+0x110>)
 8011288:	4613      	mov	r3, r2
 801128a:	005b      	lsls	r3, r3, #1
 801128c:	4413      	add	r3, r2
 801128e:	005b      	lsls	r3, r3, #1
 8011290:	440b      	add	r3, r1
 8011292:	3304      	adds	r3, #4
 8011294:	4602      	mov	r2, r0
 8011296:	701a      	strb	r2, [r3, #0]
			w5500_event_flags[sn].sent = (ir & Sn_IR_SENDOK) ? 1 : 0;
 8011298:	79bb      	ldrb	r3, [r7, #6]
 801129a:	111b      	asrs	r3, r3, #4
 801129c:	b2db      	uxtb	r3, r3
 801129e:	79fa      	ldrb	r2, [r7, #7]
 80112a0:	f003 0301 	and.w	r3, r3, #1
 80112a4:	b2d8      	uxtb	r0, r3
 80112a6:	490a      	ldr	r1, [pc, #40]	@ (80112d0 <W5500_InterruptHandler+0x110>)
 80112a8:	4613      	mov	r3, r2
 80112aa:	005b      	lsls	r3, r3, #1
 80112ac:	4413      	add	r3, r2
 80112ae:	005b      	lsls	r3, r3, #1
 80112b0:	440b      	add	r3, r1
 80112b2:	3305      	adds	r3, #5
 80112b4:	4602      	mov	r2, r0
 80112b6:	701a      	strb	r2, [r3, #0]
	for (uint8_t sn = 0; sn < MAX_SOCK_NUM; sn++) {
 80112b8:	79fb      	ldrb	r3, [r7, #7]
 80112ba:	3301      	adds	r3, #1
 80112bc:	71fb      	strb	r3, [r7, #7]
 80112be:	79fb      	ldrb	r3, [r7, #7]
 80112c0:	2b07      	cmp	r3, #7
 80112c2:	d983      	bls.n	80111cc <W5500_InterruptHandler+0xc>
		}
	}
}
 80112c4:	bf00      	nop
 80112c6:	bf00      	nop
 80112c8:	3708      	adds	r7, #8
 80112ca:	46bd      	mov	sp, r7
 80112cc:	bd80      	pop	{r7, pc}
 80112ce:	bf00      	nop
 80112d0:	200021b8 	.word	0x200021b8

080112d4 <Modbus_UARTE_RxEventCallback>:
extern UARTModbusConfig uart_contexts[];

UARTModbusConfig *currentuartmodbus = NULL;

// UART receive callback function
void Modbus_UARTE_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b084      	sub	sp, #16
 80112d8:	af00      	add	r7, sp, #0
 80112da:	6078      	str	r0, [r7, #4]
 80112dc:	460b      	mov	r3, r1
 80112de:	807b      	strh	r3, [r7, #2]

	for (int i = 0; i < MAX_UARTS; i++) {
 80112e0:	2300      	movs	r3, #0
 80112e2:	60fb      	str	r3, [r7, #12]
 80112e4:	e077      	b.n	80113d6 <Modbus_UARTE_RxEventCallback+0x102>
		if (huart == uart_contexts[i].uart) {
 80112e6:	4a40      	ldr	r2, [pc, #256]	@ (80113e8 <Modbus_UARTE_RxEventCallback+0x114>)
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80112ee:	fb01 f303 	mul.w	r3, r1, r3
 80112f2:	4413      	add	r3, r2
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	687a      	ldr	r2, [r7, #4]
 80112f8:	429a      	cmp	r2, r3
 80112fa:	d169      	bne.n	80113d0 <Modbus_UARTE_RxEventCallback+0xfc>
			currentuartmodbus = &uart_contexts[i];
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	f44f 728a 	mov.w	r2, #276	@ 0x114
 8011302:	fb02 f303 	mul.w	r3, r2, r3
 8011306:	4a38      	ldr	r2, [pc, #224]	@ (80113e8 <Modbus_UARTE_RxEventCallback+0x114>)
 8011308:	4413      	add	r3, r2
 801130a:	4a38      	ldr	r2, [pc, #224]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 801130c:	6013      	str	r3, [r2, #0]

//            printf("")
			// Handle the Modbus request for this UART
			// Handle_ModbusRequest(i);

			if (i < 0 || i >= MAX_UARTS) {
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	2b00      	cmp	r3, #0
 8011312:	db02      	blt.n	801131a <Modbus_UARTE_RxEventCallback+0x46>
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	2b00      	cmp	r3, #0
 8011318:	dd04      	ble.n	8011324 <Modbus_UARTE_RxEventCallback+0x50>
				printf("Invalid UART index: %d\n", i);
 801131a:	68f9      	ldr	r1, [r7, #12]
 801131c:	4834      	ldr	r0, [pc, #208]	@ (80113f0 <Modbus_UARTE_RxEventCallback+0x11c>)
 801131e:	f006 fa67 	bl	80177f0 <iprintf>
				return;
 8011322:	e05d      	b.n	80113e0 <Modbus_UARTE_RxEventCallback+0x10c>
			}


			/*Valid slave ID checking*/
			uint8_t slaveIdRcvd =  currentuartmodbus->rx_buffer[0];
 8011324:	4b31      	ldr	r3, [pc, #196]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	7c9b      	ldrb	r3, [r3, #18]
 801132a:	72fb      	strb	r3, [r7, #11]
			uint8_t slaveIdLocal = modbus_get_slave(currentuartmodbus->modbus_context);
 801132c:	4b2f      	ldr	r3, [pc, #188]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	685b      	ldr	r3, [r3, #4]
 8011332:	4618      	mov	r0, r3
 8011334:	f002 ff93 	bl	801425e <modbus_get_slave>
 8011338:	4603      	mov	r3, r0
 801133a:	72bb      	strb	r3, [r7, #10]
//			printf("slaveIdRcvd: %d, slaveIdLocal: %d\r\n",slaveIdRcvd, slaveIdLocal);
			if(slaveIdLocal != -1 && slaveIdLocal == slaveIdRcvd){
 801133c:	7aba      	ldrb	r2, [r7, #10]
 801133e:	7afb      	ldrb	r3, [r7, #11]
 8011340:	429a      	cmp	r2, r3
 8011342:	d12a      	bne.n	801139a <Modbus_UARTE_RxEventCallback+0xc6>

				// Set UART_CTRL to receiving mode
				HAL_GPIO_WritePin(currentuartmodbus->ctrl_port, currentuartmodbus->ctrl_pin,
 8011344:	4b29      	ldr	r3, [pc, #164]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	68d8      	ldr	r0, [r3, #12]
 801134a:	4b28      	ldr	r3, [pc, #160]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	8a1b      	ldrh	r3, [r3, #16]
 8011350:	2201      	movs	r2, #1
 8011352:	4619      	mov	r1, r3
 8011354:	f7f9 f8be 	bl	800a4d4 <HAL_GPIO_WritePin>
						GPIO_PIN_SET);
	//			int rc = 1;

				// Set UART_CTRL to transmission mode
				HAL_GPIO_WritePin(currentuartmodbus->ctrl_port, currentuartmodbus->ctrl_pin,
 8011358:	4b24      	ldr	r3, [pc, #144]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	68d8      	ldr	r0, [r3, #12]
 801135e:	4b23      	ldr	r3, [pc, #140]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	8a1b      	ldrh	r3, [r3, #16]
 8011364:	2200      	movs	r2, #0
 8011366:	4619      	mov	r1, r3
 8011368:	f7f9 f8b4 	bl	800a4d4 <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);

				modbus_reply(currentuartmodbus->modbus_context, currentuartmodbus->rx_buffer, Size,
 801136c:	4b1f      	ldr	r3, [pc, #124]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	6858      	ldr	r0, [r3, #4]
 8011372:	4b1e      	ldr	r3, [pc, #120]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	f103 0112 	add.w	r1, r3, #18
 801137a:	887a      	ldrh	r2, [r7, #2]
						currentuartmodbus->modbus_mapping);
 801137c:	4b1b      	ldr	r3, [pc, #108]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 801137e:	681b      	ldr	r3, [r3, #0]
				modbus_reply(currentuartmodbus->modbus_context, currentuartmodbus->rx_buffer, Size,
 8011380:	689b      	ldr	r3, [r3, #8]
 8011382:	f001 fbe1 	bl	8012b48 <modbus_reply>

				// Return to receiving mode
				HAL_GPIO_WritePin(currentuartmodbus->ctrl_port, currentuartmodbus->ctrl_pin,
 8011386:	4b19      	ldr	r3, [pc, #100]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	68d8      	ldr	r0, [r3, #12]
 801138c:	4b17      	ldr	r3, [pc, #92]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	8a1b      	ldrh	r3, [r3, #16]
 8011392:	2201      	movs	r2, #1
 8011394:	4619      	mov	r1, r3
 8011396:	f7f9 f89d 	bl	800a4d4 <HAL_GPIO_WritePin>
						GPIO_PIN_SET);
			}

			memset(currentuartmodbus->rx_buffer, 0, Size);
 801139a:	4b14      	ldr	r3, [pc, #80]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	3312      	adds	r3, #18
 80113a0:	887a      	ldrh	r2, [r7, #2]
 80113a2:	2100      	movs	r1, #0
 80113a4:	4618      	mov	r0, r3
 80113a6:	f006 fc4b 	bl	8017c40 <memset>
				// Re-enable DMA for the next reception
			if (HAL_UARTEx_ReceiveToIdle_DMA(currentuartmodbus->uart, currentuartmodbus->rx_buffer,
 80113aa:	4b10      	ldr	r3, [pc, #64]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	6818      	ldr	r0, [r3, #0]
 80113b0:	4b0e      	ldr	r3, [pc, #56]	@ (80113ec <Modbus_UARTE_RxEventCallback+0x118>)
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	3312      	adds	r3, #18
 80113b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80113ba:	4619      	mov	r1, r3
 80113bc:	f7fc fc11 	bl	800dbe2 <HAL_UARTEx_ReceiveToIdle_DMA>
 80113c0:	4603      	mov	r3, r0
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d00b      	beq.n	80113de <Modbus_UARTE_RxEventCallback+0x10a>
					sizeof(currentuartmodbus->rx_buffer)) != HAL_OK) {
				printf("Error re-enabling DMA for UART %d\n", i);
 80113c6:	68f9      	ldr	r1, [r7, #12]
 80113c8:	480a      	ldr	r0, [pc, #40]	@ (80113f4 <Modbus_UARTE_RxEventCallback+0x120>)
 80113ca:	f006 fa11 	bl	80177f0 <iprintf>
			}

			return;
 80113ce:	e006      	b.n	80113de <Modbus_UARTE_RxEventCallback+0x10a>
	for (int i = 0; i < MAX_UARTS; i++) {
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	3301      	adds	r3, #1
 80113d4:	60fb      	str	r3, [r7, #12]
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	2b00      	cmp	r3, #0
 80113da:	dd84      	ble.n	80112e6 <Modbus_UARTE_RxEventCallback+0x12>
 80113dc:	e000      	b.n	80113e0 <Modbus_UARTE_RxEventCallback+0x10c>
			return;
 80113de:	bf00      	nop
		}
	}


}
 80113e0:	3710      	adds	r7, #16
 80113e2:	46bd      	mov	sp, r7
 80113e4:	bd80      	pop	{r7, pc}
 80113e6:	bf00      	nop
 80113e8:	200020a4 	.word	0x200020a4
 80113ec:	20002308 	.word	0x20002308
 80113f0:	0801c41c 	.word	0x0801c41c
 80113f4:	0801c434 	.word	0x0801c434

080113f8 <_modbus_set_slave>:
		0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C, 0x44, 0x84, 0x85, 0x45, 0x87, 0x47,
		0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80, 0x40 };

/* Define the slave ID of the remote device to talk in master mode or set the
 * internal slave ID in slave mode */
static int _modbus_set_slave(modbus_t *ctx, int slave) {
 80113f8:	b580      	push	{r7, lr}
 80113fa:	b084      	sub	sp, #16
 80113fc:	af00      	add	r7, sp, #0
 80113fe:	6078      	str	r0, [r7, #4]
 8011400:	6039      	str	r1, [r7, #0]
	int max_slave = (ctx->quirks & MODBUS_QUIRK_MAX_SLAVE) ? 255 : 247;
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	691b      	ldr	r3, [r3, #16]
 8011406:	f003 0302 	and.w	r3, r3, #2
 801140a:	2b00      	cmp	r3, #0
 801140c:	d001      	beq.n	8011412 <_modbus_set_slave+0x1a>
 801140e:	23ff      	movs	r3, #255	@ 0xff
 8011410:	e000      	b.n	8011414 <_modbus_set_slave+0x1c>
 8011412:	23f7      	movs	r3, #247	@ 0xf7
 8011414:	60fb      	str	r3, [r7, #12]

	/* Broadcast address is 0 (MODBUS_BROADCAST_ADDRESS) */
	if (slave >= 0 && slave <= max_slave) {
 8011416:	683b      	ldr	r3, [r7, #0]
 8011418:	2b00      	cmp	r3, #0
 801141a:	db0b      	blt.n	8011434 <_modbus_set_slave+0x3c>
 801141c:	683a      	ldr	r2, [r7, #0]
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	429a      	cmp	r2, r3
 8011422:	dc07      	bgt.n	8011434 <_modbus_set_slave+0x3c>
		ctx->slave = slave;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	683a      	ldr	r2, [r7, #0]
 8011428:	601a      	str	r2, [r3, #0]
		ctx->s = slave; //added stm32 for mb
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	683a      	ldr	r2, [r7, #0]
 801142e:	605a      	str	r2, [r3, #4]
	} else {
		errno = EINVAL;
		return -1;
	}

	return 0;
 8011430:	2300      	movs	r3, #0
 8011432:	e006      	b.n	8011442 <_modbus_set_slave+0x4a>
		errno = EINVAL;
 8011434:	f006 fe58 	bl	80180e8 <__errno>
 8011438:	4603      	mov	r3, r0
 801143a:	2216      	movs	r2, #22
 801143c:	601a      	str	r2, [r3, #0]
		return -1;
 801143e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011442:	4618      	mov	r0, r3
 8011444:	3710      	adds	r7, #16
 8011446:	46bd      	mov	sp, r7
 8011448:	bd80      	pop	{r7, pc}

0801144a <_modbus_rtu_build_request_basis>:

/* Builds a RTU request header */
static int _modbus_rtu_build_request_basis(modbus_t *ctx, int function,
		int addr, int nb, uint8_t *req) {
 801144a:	b480      	push	{r7}
 801144c:	b085      	sub	sp, #20
 801144e:	af00      	add	r7, sp, #0
 8011450:	60f8      	str	r0, [r7, #12]
 8011452:	60b9      	str	r1, [r7, #8]
 8011454:	607a      	str	r2, [r7, #4]
 8011456:	603b      	str	r3, [r7, #0]
	// assert(ctx->slave != -1); //ned thinnk
	req[0] = ctx->slave;
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	b2da      	uxtb	r2, r3
 801145e:	69bb      	ldr	r3, [r7, #24]
 8011460:	701a      	strb	r2, [r3, #0]
	req[1] = function;
 8011462:	69bb      	ldr	r3, [r7, #24]
 8011464:	3301      	adds	r3, #1
 8011466:	68ba      	ldr	r2, [r7, #8]
 8011468:	b2d2      	uxtb	r2, r2
 801146a:	701a      	strb	r2, [r3, #0]
	req[2] = addr >> 8;
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	121a      	asrs	r2, r3, #8
 8011470:	69bb      	ldr	r3, [r7, #24]
 8011472:	3302      	adds	r3, #2
 8011474:	b2d2      	uxtb	r2, r2
 8011476:	701a      	strb	r2, [r3, #0]
	req[3] = addr & 0x00ff;
 8011478:	69bb      	ldr	r3, [r7, #24]
 801147a:	3303      	adds	r3, #3
 801147c:	687a      	ldr	r2, [r7, #4]
 801147e:	b2d2      	uxtb	r2, r2
 8011480:	701a      	strb	r2, [r3, #0]
	req[4] = nb >> 8;
 8011482:	683b      	ldr	r3, [r7, #0]
 8011484:	121a      	asrs	r2, r3, #8
 8011486:	69bb      	ldr	r3, [r7, #24]
 8011488:	3304      	adds	r3, #4
 801148a:	b2d2      	uxtb	r2, r2
 801148c:	701a      	strb	r2, [r3, #0]
	req[5] = nb & 0x00ff;
 801148e:	69bb      	ldr	r3, [r7, #24]
 8011490:	3305      	adds	r3, #5
 8011492:	683a      	ldr	r2, [r7, #0]
 8011494:	b2d2      	uxtb	r2, r2
 8011496:	701a      	strb	r2, [r3, #0]

	return _MODBUS_RTU_PRESET_REQ_LENGTH;
 8011498:	2306      	movs	r3, #6
}
 801149a:	4618      	mov	r0, r3
 801149c:	3714      	adds	r7, #20
 801149e:	46bd      	mov	sp, r7
 80114a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114a4:	4770      	bx	lr

080114a6 <_modbus_rtu_build_response_basis>:

/* Builds a RTU response header */
static int _modbus_rtu_build_response_basis(sft_t *sft, uint8_t *rsp) {
 80114a6:	b480      	push	{r7}
 80114a8:	b083      	sub	sp, #12
 80114aa:	af00      	add	r7, sp, #0
 80114ac:	6078      	str	r0, [r7, #4]
 80114ae:	6039      	str	r1, [r7, #0]
	/* In this case, the slave is certainly valid because a check is already
	 * done in _modbus_rtu_listen */
	rsp[0] = sft->slave;
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	b2da      	uxtb	r2, r3
 80114b6:	683b      	ldr	r3, [r7, #0]
 80114b8:	701a      	strb	r2, [r3, #0]
	rsp[1] = sft->function;
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	685a      	ldr	r2, [r3, #4]
 80114be:	683b      	ldr	r3, [r7, #0]
 80114c0:	3301      	adds	r3, #1
 80114c2:	b2d2      	uxtb	r2, r2
 80114c4:	701a      	strb	r2, [r3, #0]

	return _MODBUS_RTU_PRESET_RSP_LENGTH;
 80114c6:	2302      	movs	r3, #2
}
 80114c8:	4618      	mov	r0, r3
 80114ca:	370c      	adds	r7, #12
 80114cc:	46bd      	mov	sp, r7
 80114ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d2:	4770      	bx	lr

080114d4 <crc16>:

static uint16_t crc16(uint8_t *buffer, uint16_t buffer_length) {
 80114d4:	b480      	push	{r7}
 80114d6:	b085      	sub	sp, #20
 80114d8:	af00      	add	r7, sp, #0
 80114da:	6078      	str	r0, [r7, #4]
 80114dc:	460b      	mov	r3, r1
 80114de:	807b      	strh	r3, [r7, #2]
	uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 80114e0:	23ff      	movs	r3, #255	@ 0xff
 80114e2:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 80114e4:	23ff      	movs	r3, #255	@ 0xff
 80114e6:	73bb      	strb	r3, [r7, #14]
	unsigned int i; /* will index into CRC lookup */

	/* pass through message buffer */
	while (buffer_length--) {
 80114e8:	e013      	b.n	8011512 <crc16+0x3e>
		i = crc_lo ^ *buffer++; /* calculate the CRC  */
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	1c5a      	adds	r2, r3, #1
 80114ee:	607a      	str	r2, [r7, #4]
 80114f0:	781a      	ldrb	r2, [r3, #0]
 80114f2:	7bbb      	ldrb	r3, [r7, #14]
 80114f4:	4053      	eors	r3, r2
 80114f6:	b2db      	uxtb	r3, r3
 80114f8:	60bb      	str	r3, [r7, #8]
		crc_lo = crc_hi ^ table_crc_hi[i];
 80114fa:	4a10      	ldr	r2, [pc, #64]	@ (801153c <crc16+0x68>)
 80114fc:	68bb      	ldr	r3, [r7, #8]
 80114fe:	4413      	add	r3, r2
 8011500:	781a      	ldrb	r2, [r3, #0]
 8011502:	7bfb      	ldrb	r3, [r7, #15]
 8011504:	4053      	eors	r3, r2
 8011506:	73bb      	strb	r3, [r7, #14]
		crc_hi = table_crc_lo[i];
 8011508:	4a0d      	ldr	r2, [pc, #52]	@ (8011540 <crc16+0x6c>)
 801150a:	68bb      	ldr	r3, [r7, #8]
 801150c:	4413      	add	r3, r2
 801150e:	781b      	ldrb	r3, [r3, #0]
 8011510:	73fb      	strb	r3, [r7, #15]
	while (buffer_length--) {
 8011512:	887b      	ldrh	r3, [r7, #2]
 8011514:	1e5a      	subs	r2, r3, #1
 8011516:	807a      	strh	r2, [r7, #2]
 8011518:	2b00      	cmp	r3, #0
 801151a:	d1e6      	bne.n	80114ea <crc16+0x16>
	}

	return (crc_hi << 8 | crc_lo);
 801151c:	7bfb      	ldrb	r3, [r7, #15]
 801151e:	b21b      	sxth	r3, r3
 8011520:	021b      	lsls	r3, r3, #8
 8011522:	b21a      	sxth	r2, r3
 8011524:	7bbb      	ldrb	r3, [r7, #14]
 8011526:	b21b      	sxth	r3, r3
 8011528:	4313      	orrs	r3, r2
 801152a:	b21b      	sxth	r3, r3
 801152c:	b29b      	uxth	r3, r3
}
 801152e:	4618      	mov	r0, r3
 8011530:	3714      	adds	r7, #20
 8011532:	46bd      	mov	sp, r7
 8011534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011538:	4770      	bx	lr
 801153a:	bf00      	nop
 801153c:	0801d040 	.word	0x0801d040
 8011540:	0801d140 	.word	0x0801d140

08011544 <_modbus_rtu_prepare_response_tid>:

static int _modbus_rtu_prepare_response_tid(const uint8_t *req, int *req_length) {
 8011544:	b480      	push	{r7}
 8011546:	b083      	sub	sp, #12
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
 801154c:	6039      	str	r1, [r7, #0]
	(*req_length) -= _MODBUS_RTU_CHECKSUM_LENGTH;
 801154e:	683b      	ldr	r3, [r7, #0]
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	1e9a      	subs	r2, r3, #2
 8011554:	683b      	ldr	r3, [r7, #0]
 8011556:	601a      	str	r2, [r3, #0]
	/* No TID */
	return 0;
 8011558:	2300      	movs	r3, #0
}
 801155a:	4618      	mov	r0, r3
 801155c:	370c      	adds	r7, #12
 801155e:	46bd      	mov	sp, r7
 8011560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011564:	4770      	bx	lr

08011566 <_modbus_rtu_send_msg_pre>:

static int _modbus_rtu_send_msg_pre(uint8_t *req, int req_length) {
 8011566:	b580      	push	{r7, lr}
 8011568:	b084      	sub	sp, #16
 801156a:	af00      	add	r7, sp, #0
 801156c:	6078      	str	r0, [r7, #4]
 801156e:	6039      	str	r1, [r7, #0]
	uint16_t crc = crc16(req, req_length);
 8011570:	683b      	ldr	r3, [r7, #0]
 8011572:	b29b      	uxth	r3, r3
 8011574:	4619      	mov	r1, r3
 8011576:	6878      	ldr	r0, [r7, #4]
 8011578:	f7ff ffac 	bl	80114d4 <crc16>
 801157c:	4603      	mov	r3, r0
 801157e:	81fb      	strh	r3, [r7, #14]

	/* According to the MODBUS specs (p. 14), the low order byte of the CRC comes
	 * first in the RTU message */
	req[req_length++] = crc & 0x00FF;
 8011580:	683b      	ldr	r3, [r7, #0]
 8011582:	1c5a      	adds	r2, r3, #1
 8011584:	603a      	str	r2, [r7, #0]
 8011586:	461a      	mov	r2, r3
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	4413      	add	r3, r2
 801158c:	89fa      	ldrh	r2, [r7, #14]
 801158e:	b2d2      	uxtb	r2, r2
 8011590:	701a      	strb	r2, [r3, #0]
	req[req_length++] = crc >> 8;
 8011592:	89fb      	ldrh	r3, [r7, #14]
 8011594:	0a1b      	lsrs	r3, r3, #8
 8011596:	b299      	uxth	r1, r3
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	1c5a      	adds	r2, r3, #1
 801159c:	603a      	str	r2, [r7, #0]
 801159e:	461a      	mov	r2, r3
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	4413      	add	r3, r2
 80115a4:	b2ca      	uxtb	r2, r1
 80115a6:	701a      	strb	r2, [r3, #0]

	return req_length;
 80115a8:	683b      	ldr	r3, [r7, #0]
}
 80115aa:	4618      	mov	r0, r3
 80115ac:	3710      	adds	r7, #16
 80115ae:	46bd      	mov	sp, r7
 80115b0:	bd80      	pop	{r7, pc}

080115b2 <_modbus_rtu_send>:
    ioctl(fd, TIOCMSET, &flags);
}
#endif

static ssize_t _modbus_rtu_send(modbus_t *ctx, const uint8_t *req,
		int req_length) {
 80115b2:	b580      	push	{r7, lr}
 80115b4:	b084      	sub	sp, #16
 80115b6:	af00      	add	r7, sp, #0
 80115b8:	60f8      	str	r0, [r7, #12]
 80115ba:	60b9      	str	r1, [r7, #8]
 80115bc:	607a      	str	r2, [r7, #4]
               ? (ssize_t) n_bytes
               : -1;

#elif STM_HAL

	return senduart(ctx->s, req, req_length); //Connects to HAL via Datalink
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	685b      	ldr	r3, [r3, #4]
 80115c2:	687a      	ldr	r2, [r7, #4]
 80115c4:	68b9      	ldr	r1, [r7, #8]
 80115c6:	4618      	mov	r0, r3
 80115c8:	f7ff f9ca 	bl	8010960 <senduart>
 80115cc:	4603      	mov	r3, r0

#if HAVE_DECL_TIOCM_RTS
    }
#endif
#endif
}
 80115ce:	4618      	mov	r0, r3
 80115d0:	3710      	adds	r7, #16
 80115d2:	46bd      	mov	sp, r7
 80115d4:	bd80      	pop	{r7, pc}
	...

080115d8 <_modbus_rtu_receive>:

static int _modbus_rtu_receive(modbus_t *ctx, uint8_t *req) {
 80115d8:	b580      	push	{r7, lr}
 80115da:	b084      	sub	sp, #16
 80115dc:	af00      	add	r7, sp, #0
 80115de:	6078      	str	r0, [r7, #4]
 80115e0:	6039      	str	r1, [r7, #0]
	int rc;
	modbus_rtu_t *ctx_rtu = ctx->backend_data;
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80115e6:	60bb      	str	r3, [r7, #8]

	if (ctx_rtu->confirmation_to_ignore) {
 80115e8:	68bb      	ldr	r3, [r7, #8]
 80115ea:	691b      	ldr	r3, [r3, #16]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d011      	beq.n	8011614 <_modbus_rtu_receive+0x3c>
		_modbus_receive_msg(ctx, req, MSG_CONFIRMATION);
 80115f0:	2201      	movs	r2, #1
 80115f2:	6839      	ldr	r1, [r7, #0]
 80115f4:	6878      	ldr	r0, [r7, #4]
 80115f6:	f001 f8a3 	bl	8012740 <_modbus_receive_msg>
		/* Ignore errors and reset the flag */
		ctx_rtu->confirmation_to_ignore = FALSE;
 80115fa:	68bb      	ldr	r3, [r7, #8]
 80115fc:	2200      	movs	r2, #0
 80115fe:	611a      	str	r2, [r3, #16]
		rc = 0;
 8011600:	2300      	movs	r3, #0
 8011602:	60fb      	str	r3, [r7, #12]
		if (ctx->debug) {
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	689b      	ldr	r3, [r3, #8]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d00f      	beq.n	801162c <_modbus_rtu_receive+0x54>
			printf("Confirmation to ignore\n");
 801160c:	480a      	ldr	r0, [pc, #40]	@ (8011638 <_modbus_rtu_receive+0x60>)
 801160e:	f006 f993 	bl	8017938 <puts>
 8011612:	e00b      	b.n	801162c <_modbus_rtu_receive+0x54>
		}
	} else {
		rc = _modbus_receive_msg(ctx, req, MSG_INDICATION);
 8011614:	2200      	movs	r2, #0
 8011616:	6839      	ldr	r1, [r7, #0]
 8011618:	6878      	ldr	r0, [r7, #4]
 801161a:	f001 f891 	bl	8012740 <_modbus_receive_msg>
 801161e:	60f8      	str	r0, [r7, #12]
		if (rc == 0) {
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d102      	bne.n	801162c <_modbus_rtu_receive+0x54>
			/* The next expected message is a confirmation to ignore */
			ctx_rtu->confirmation_to_ignore = TRUE;
 8011626:	68bb      	ldr	r3, [r7, #8]
 8011628:	2201      	movs	r2, #1
 801162a:	611a      	str	r2, [r3, #16]
		}
	}
	return rc;
 801162c:	68fb      	ldr	r3, [r7, #12]
}
 801162e:	4618      	mov	r0, r3
 8011630:	3710      	adds	r7, #16
 8011632:	46bd      	mov	sp, r7
 8011634:	bd80      	pop	{r7, pc}
 8011636:	bf00      	nop
 8011638:	0801c458 	.word	0x0801c458

0801163c <_modbus_rtu_recv>:

static ssize_t _modbus_rtu_recv(modbus_t *ctx, uint8_t *rsp, int rsp_length) {
 801163c:	b580      	push	{r7, lr}
 801163e:	b084      	sub	sp, #16
 8011640:	af00      	add	r7, sp, #0
 8011642:	60f8      	str	r0, [r7, #12]
 8011644:	60b9      	str	r1, [r7, #8]
 8011646:	607a      	str	r2, [r7, #4]
#if defined(_WIN32)
    return win32_ser_read(&((modbus_rtu_t *) ctx->backend_data)->w_ser, rsp, rsp_length);
#elif STM_HAL
	return recvuart(ctx->s, rsp, rsp_length);
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	685b      	ldr	r3, [r3, #4]
 801164c:	687a      	ldr	r2, [r7, #4]
 801164e:	68b9      	ldr	r1, [r7, #8]
 8011650:	4618      	mov	r0, r3
 8011652:	f7ff f961 	bl	8010918 <recvuart>
 8011656:	4603      	mov	r3, r0
#else
	return read(ctx->s, rsp, rsp_length);


#endif
}
 8011658:	4618      	mov	r0, r3
 801165a:	3710      	adds	r7, #16
 801165c:	46bd      	mov	sp, r7
 801165e:	bd80      	pop	{r7, pc}

08011660 <_modbus_rtu_pre_check_confirmation>:

static int _modbus_rtu_flush(modbus_t*);

static int _modbus_rtu_pre_check_confirmation(modbus_t *ctx, const uint8_t *req,
		const uint8_t *rsp, int rsp_length) {
 8011660:	b580      	push	{r7, lr}
 8011662:	b084      	sub	sp, #16
 8011664:	af00      	add	r7, sp, #0
 8011666:	60f8      	str	r0, [r7, #12]
 8011668:	60b9      	str	r1, [r7, #8]
 801166a:	607a      	str	r2, [r7, #4]
 801166c:	603b      	str	r3, [r7, #0]
	/* Check responding slave is the slave we requested (except for broacast
	 * request) */
	if (req[0] != rsp[0] && req[0] != MODBUS_BROADCAST_ADDRESS) {
 801166e:	68bb      	ldr	r3, [r7, #8]
 8011670:	781a      	ldrb	r2, [r3, #0]
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	781b      	ldrb	r3, [r3, #0]
 8011676:	429a      	cmp	r2, r3
 8011678:	d01a      	beq.n	80116b0 <_modbus_rtu_pre_check_confirmation+0x50>
 801167a:	68bb      	ldr	r3, [r7, #8]
 801167c:	781b      	ldrb	r3, [r3, #0]
 801167e:	2b00      	cmp	r3, #0
 8011680:	d016      	beq.n	80116b0 <_modbus_rtu_pre_check_confirmation+0x50>
		if (ctx->debug) {
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	689b      	ldr	r3, [r3, #8]
 8011686:	2b00      	cmp	r3, #0
 8011688:	d00a      	beq.n	80116a0 <_modbus_rtu_pre_check_confirmation+0x40>
			fprintf(stderr,
 801168a:	4b0c      	ldr	r3, [pc, #48]	@ (80116bc <_modbus_rtu_pre_check_confirmation+0x5c>)
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	68d8      	ldr	r0, [r3, #12]
					"The responding slave %d isn't the requested slave %d\n",
					rsp[0], req[0]);
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	781b      	ldrb	r3, [r3, #0]
			fprintf(stderr,
 8011694:	461a      	mov	r2, r3
					rsp[0], req[0]);
 8011696:	68bb      	ldr	r3, [r7, #8]
 8011698:	781b      	ldrb	r3, [r3, #0]
			fprintf(stderr,
 801169a:	4909      	ldr	r1, [pc, #36]	@ (80116c0 <_modbus_rtu_pre_check_confirmation+0x60>)
 801169c:	f005 fff2 	bl	8017684 <fiprintf>
		}
		errno = EMBBADSLAVE;
 80116a0:	f006 fd22 	bl	80180e8 <__errno>
 80116a4:	4603      	mov	r3, r0
 80116a6:	4a07      	ldr	r2, [pc, #28]	@ (80116c4 <_modbus_rtu_pre_check_confirmation+0x64>)
 80116a8:	601a      	str	r2, [r3, #0]
		return -1;
 80116aa:	f04f 33ff 	mov.w	r3, #4294967295
 80116ae:	e000      	b.n	80116b2 <_modbus_rtu_pre_check_confirmation+0x52>
	} else {
		return 0;
 80116b0:	2300      	movs	r3, #0
	}
}
 80116b2:	4618      	mov	r0, r3
 80116b4:	3710      	adds	r7, #16
 80116b6:	46bd      	mov	sp, r7
 80116b8:	bd80      	pop	{r7, pc}
 80116ba:	bf00      	nop
 80116bc:	2000008c 	.word	0x2000008c
 80116c0:	0801c470 	.word	0x0801c470
 80116c4:	06b2425f 	.word	0x06b2425f

080116c8 <_modbus_rtu_check_integrity>:

/* The check_crc16 function shall return 0 if the message is ignored and the
 message length if the CRC is valid. Otherwise it shall return -1 and set
 errno to EMBBADCRC. */
static int _modbus_rtu_check_integrity(modbus_t *ctx, uint8_t *msg,
		const int msg_length) {
 80116c8:	b580      	push	{r7, lr}
 80116ca:	b086      	sub	sp, #24
 80116cc:	af00      	add	r7, sp, #0
 80116ce:	60f8      	str	r0, [r7, #12]
 80116d0:	60b9      	str	r1, [r7, #8]
 80116d2:	607a      	str	r2, [r7, #4]
	uint16_t crc_calculated;
	uint16_t crc_received;
	int slave = msg[0];
 80116d4:	68bb      	ldr	r3, [r7, #8]
 80116d6:	781b      	ldrb	r3, [r3, #0]
 80116d8:	617b      	str	r3, [r7, #20]

	/* Filter on the Modbus unit identifier (slave) in RTU mode to avoid useless
	 * CRC computing. */
	if (slave != ctx->slave && slave != MODBUS_BROADCAST_ADDRESS) {
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	697a      	ldr	r2, [r7, #20]
 80116e0:	429a      	cmp	r2, r3
 80116e2:	d00f      	beq.n	8011704 <_modbus_rtu_check_integrity+0x3c>
 80116e4:	697b      	ldr	r3, [r7, #20]
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d00c      	beq.n	8011704 <_modbus_rtu_check_integrity+0x3c>
		if (ctx->debug) {
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	689b      	ldr	r3, [r3, #8]
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d006      	beq.n	8011700 <_modbus_rtu_check_integrity+0x38>
			printf("Request for slave %d ignored (not %d)\n", slave,
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	461a      	mov	r2, r3
 80116f8:	6979      	ldr	r1, [r7, #20]
 80116fa:	4823      	ldr	r0, [pc, #140]	@ (8011788 <_modbus_rtu_check_integrity+0xc0>)
 80116fc:	f006 f878 	bl	80177f0 <iprintf>
					ctx->slave);
		}
		/* Following call to check_confirmation handles this error */
		return 0;
 8011700:	2300      	movs	r3, #0
 8011702:	e03c      	b.n	801177e <_modbus_rtu_check_integrity+0xb6>
	}

	crc_calculated = crc16(msg, msg_length - 2);
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	b29b      	uxth	r3, r3
 8011708:	3b02      	subs	r3, #2
 801170a:	b29b      	uxth	r3, r3
 801170c:	4619      	mov	r1, r3
 801170e:	68b8      	ldr	r0, [r7, #8]
 8011710:	f7ff fee0 	bl	80114d4 <crc16>
 8011714:	4603      	mov	r3, r0
 8011716:	827b      	strh	r3, [r7, #18]
	crc_received = (msg[msg_length - 1] << 8) | msg[msg_length - 2];
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	3b01      	subs	r3, #1
 801171c:	68ba      	ldr	r2, [r7, #8]
 801171e:	4413      	add	r3, r2
 8011720:	781b      	ldrb	r3, [r3, #0]
 8011722:	b21b      	sxth	r3, r3
 8011724:	021b      	lsls	r3, r3, #8
 8011726:	b21a      	sxth	r2, r3
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	3b02      	subs	r3, #2
 801172c:	68b9      	ldr	r1, [r7, #8]
 801172e:	440b      	add	r3, r1
 8011730:	781b      	ldrb	r3, [r3, #0]
 8011732:	b21b      	sxth	r3, r3
 8011734:	4313      	orrs	r3, r2
 8011736:	b21b      	sxth	r3, r3
 8011738:	823b      	strh	r3, [r7, #16]

	/* Check CRC of msg */
	if (crc_calculated == crc_received) {
 801173a:	8a7a      	ldrh	r2, [r7, #18]
 801173c:	8a3b      	ldrh	r3, [r7, #16]
 801173e:	429a      	cmp	r2, r3
 8011740:	d101      	bne.n	8011746 <_modbus_rtu_check_integrity+0x7e>
		return msg_length;
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	e01b      	b.n	801177e <_modbus_rtu_check_integrity+0xb6>
	} else {
		if (ctx->debug) {
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	689b      	ldr	r3, [r3, #8]
 801174a:	2b00      	cmp	r3, #0
 801174c:	d007      	beq.n	801175e <_modbus_rtu_check_integrity+0x96>
			fprintf(stderr,
 801174e:	4b0f      	ldr	r3, [pc, #60]	@ (801178c <_modbus_rtu_check_integrity+0xc4>)
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	68d8      	ldr	r0, [r3, #12]
 8011754:	8a3a      	ldrh	r2, [r7, #16]
 8011756:	8a7b      	ldrh	r3, [r7, #18]
 8011758:	490d      	ldr	r1, [pc, #52]	@ (8011790 <_modbus_rtu_check_integrity+0xc8>)
 801175a:	f005 ff93 	bl	8017684 <fiprintf>
					"ERROR CRC received 0x%0X != CRC calculated 0x%0X\n",
					crc_received, crc_calculated);
		}

		if (ctx->error_recovery & MODBUS_ERROR_RECOVERY_PROTOCOL) {
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	68db      	ldr	r3, [r3, #12]
 8011762:	f003 0304 	and.w	r3, r3, #4
 8011766:	2b00      	cmp	r3, #0
 8011768:	d002      	beq.n	8011770 <_modbus_rtu_check_integrity+0xa8>
			_modbus_rtu_flush(ctx);
 801176a:	68f8      	ldr	r0, [r7, #12]
 801176c:	f000 f865 	bl	801183a <_modbus_rtu_flush>
		}
		errno = EMBBADCRC;
 8011770:	f006 fcba 	bl	80180e8 <__errno>
 8011774:	4603      	mov	r3, r0
 8011776:	4a07      	ldr	r2, [pc, #28]	@ (8011794 <_modbus_rtu_check_integrity+0xcc>)
 8011778:	601a      	str	r2, [r3, #0]
		return -1;
 801177a:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 801177e:	4618      	mov	r0, r3
 8011780:	3718      	adds	r7, #24
 8011782:	46bd      	mov	sp, r7
 8011784:	bd80      	pop	{r7, pc}
 8011786:	bf00      	nop
 8011788:	0801c4a8 	.word	0x0801c4a8
 801178c:	2000008c 	.word	0x2000008c
 8011790:	0801c4d0 	.word	0x0801c4d0
 8011794:	06b2425a 	.word	0x06b2425a

08011798 <_modbus_rtu_connect>:

    return 0;
}

#elif STM_HAL
static int _modbus_rtu_connect(modbus_t *ctx) {
 8011798:	b580      	push	{r7, lr}
 801179a:	b086      	sub	sp, #24
 801179c:	af02      	add	r7, sp, #8
 801179e:	6078      	str	r0, [r7, #4]
	 ctx_rtu->parity,
	 ctx_rtu->data_bit,
	 ctx_rtu->stop_bit);
	 */

	modbus_rtu_t *ctx_rtu = ctx->backend_data;
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80117a4:	60fb      	str	r3, [r7, #12]

	if (ctx->debug) { //%d ctx_rtu->huart,
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	689b      	ldr	r3, [r3, #8]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d00e      	beq.n	80117cc <_modbus_rtu_connect+0x34>
		printf("Opening huart at %d bauds (%c, %d, %d)\n",
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	6859      	ldr	r1, [r3, #4]
				ctx_rtu->baud, ctx_rtu->parity, ctx_rtu->data_bit,
 80117b2:	68fb      	ldr	r3, [r7, #12]
 80117b4:	7a9b      	ldrb	r3, [r3, #10]
		printf("Opening huart at %d bauds (%c, %d, %d)\n",
 80117b6:	461a      	mov	r2, r3
				ctx_rtu->baud, ctx_rtu->parity, ctx_rtu->data_bit,
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	7a1b      	ldrb	r3, [r3, #8]
		printf("Opening huart at %d bauds (%c, %d, %d)\n",
 80117bc:	4618      	mov	r0, r3
				ctx_rtu->stop_bit);
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	7a5b      	ldrb	r3, [r3, #9]
		printf("Opening huart at %d bauds (%c, %d, %d)\n",
 80117c2:	9300      	str	r3, [sp, #0]
 80117c4:	4603      	mov	r3, r0
 80117c6:	4804      	ldr	r0, [pc, #16]	@ (80117d8 <_modbus_rtu_connect+0x40>)
 80117c8:	f006 f812 	bl	80177f0 <iprintf>
	}

	return 0;
 80117cc:	2300      	movs	r3, #0
}
 80117ce:	4618      	mov	r0, r3
 80117d0:	3710      	adds	r7, #16
 80117d2:	46bd      	mov	sp, r7
 80117d4:	bd80      	pop	{r7, pc}
 80117d6:	bf00      	nop
 80117d8:	0801c504 	.word	0x0801c504

080117dc <_modbus_rtu_is_connected>:
    return 0;
}
#endif
//
//// FIXME Temporary solution before rewriting Windows RTU backend
static unsigned int _modbus_rtu_is_connected(modbus_t *ctx) {
 80117dc:	b480      	push	{r7}
 80117de:	b083      	sub	sp, #12
 80117e0:	af00      	add	r7, sp, #0
 80117e2:	6078      	str	r0, [r7, #4]
    modbus_rtu_t *ctx_rtu = ctx->backend_data;

    /* Check if file handle is valid */
    return ctx_rtu->w_ser.fd != INVALID_HANDLE_VALUE;
#elif STM_HAL
    return ctx->s >= 0;
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	685b      	ldr	r3, [r3, #4]
 80117e8:	43db      	mvns	r3, r3
 80117ea:	0fdb      	lsrs	r3, r3, #31
 80117ec:	b2db      	uxtb	r3, r3
#else
	return ctx->s >= 0;
#endif
}
 80117ee:	4618      	mov	r0, r3
 80117f0:	370c      	adds	r7, #12
 80117f2:	46bd      	mov	sp, r7
 80117f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117f8:	4770      	bx	lr

080117fa <_modbus_rtu_close>:
		errno = EINVAL;
		return -1;
	}
}

static void _modbus_rtu_close(modbus_t *ctx) {
 80117fa:	b580      	push	{r7, lr}
 80117fc:	b084      	sub	sp, #16
 80117fe:	af00      	add	r7, sp, #0
 8011800:	6078      	str	r0, [r7, #4]
        fprintf(stderr,
                "ERROR Error while closing handle (LastError %d)\n",
                (int) GetLastError());
    }
#elif STM_HAL
    modbus_rtu_t *ctx_rtu = ctx->backend_data;
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011806:	60fb      	str	r3, [r7, #12]
	if (ctx->s >= 0) {
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	685b      	ldr	r3, [r3, #4]
 801180c:	2b00      	cmp	r3, #0
 801180e:	db10      	blt.n	8011832 <_modbus_rtu_close+0x38>

		closeuart(ctx->s, ctx_rtu->huart);
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	685a      	ldr	r2, [r3, #4]
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	68db      	ldr	r3, [r3, #12]
 8011818:	4619      	mov	r1, r3
 801181a:	4610      	mov	r0, r2
 801181c:	f7ff f870 	bl	8010900 <closeuart>
		//HAL_UART_DeInit(&huart1);
		close(ctx->s);
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	685b      	ldr	r3, [r3, #4]
 8011824:	4618      	mov	r0, r3
 8011826:	f006 fc8d 	bl	8018144 <close>
		ctx->s = -1;
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	f04f 32ff 	mov.w	r2, #4294967295
 8011830:	605a      	str	r2, [r3, #4]
		tcsetattr(ctx->s, TCSANOW, &ctx_rtu->old_tios);
		close(ctx->s);
		ctx->s = -1;
	}
#endif
}
 8011832:	bf00      	nop
 8011834:	3710      	adds	r7, #16
 8011836:	46bd      	mov	sp, r7
 8011838:	bd80      	pop	{r7, pc}

0801183a <_modbus_rtu_flush>:

static int _modbus_rtu_flush(modbus_t *ctx) {
 801183a:	b480      	push	{r7}
 801183c:	b083      	sub	sp, #12
 801183e:	af00      	add	r7, sp, #0
 8011840:	6078      	str	r0, [r7, #4]
#if defined(_WIN32)
    modbus_rtu_t *ctx_rtu = ctx->backend_data;
    ctx_rtu->w_ser.n_bytes = 0;
    return (PurgeComm(ctx_rtu->w_ser.fd, PURGE_RXCLEAR) == FALSE);
#elif STM_HAL
     return 0; //**//
 8011842:	2300      	movs	r3, #0
#else
	 return tcflush(ctx->s, TCIOFLUSH);
#endif
}
 8011844:	4618      	mov	r0, r3
 8011846:	370c      	adds	r7, #12
 8011848:	46bd      	mov	sp, r7
 801184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184e:	4770      	bx	lr

08011850 <_modbus_rtu_select>:

static int _modbus_rtu_select(modbus_t *ctx, fd_set *rset, struct timeval *tv,
		int length_to_read) {
 8011850:	b580      	push	{r7, lr}
 8011852:	b086      	sub	sp, #24
 8011854:	af00      	add	r7, sp, #0
 8011856:	60f8      	str	r0, [r7, #12]
 8011858:	60b9      	str	r1, [r7, #8]
 801185a:	607a      	str	r2, [r7, #4]
 801185c:	603b      	str	r3, [r7, #0]
    if (s_rc < 0) {
        return -1;
    }
#elif STM_HAL

    s_rc = 1;
 801185e:	2301      	movs	r3, #1
 8011860:	617b      	str	r3, [r7, #20]
    if (s_rc == 0) {
 8011862:	697b      	ldr	r3, [r7, #20]
 8011864:	2b00      	cmp	r3, #0
 8011866:	d107      	bne.n	8011878 <_modbus_rtu_select+0x28>
        errno = ETIMEDOUT;
 8011868:	f006 fc3e 	bl	80180e8 <__errno>
 801186c:	4603      	mov	r3, r0
 801186e:	2274      	movs	r2, #116	@ 0x74
 8011870:	601a      	str	r2, [r3, #0]
        return -1;
 8011872:	f04f 33ff 	mov.w	r3, #4294967295
 8011876:	e006      	b.n	8011886 <_modbus_rtu_select+0x36>
    }

    if (s_rc < 0) {
 8011878:	697b      	ldr	r3, [r7, #20]
 801187a:	2b00      	cmp	r3, #0
 801187c:	da02      	bge.n	8011884 <_modbus_rtu_select+0x34>
        return -1;
 801187e:	f04f 33ff 	mov.w	r3, #4294967295
 8011882:	e000      	b.n	8011886 <_modbus_rtu_select+0x36>
		errno = ETIMEDOUT;
		return -1;
	}
#endif

	return s_rc;
 8011884:	697b      	ldr	r3, [r7, #20]
}
 8011886:	4618      	mov	r0, r3
 8011888:	3718      	adds	r7, #24
 801188a:	46bd      	mov	sp, r7
 801188c:	bd80      	pop	{r7, pc}

0801188e <_modbus_rtu_free>:

static void _modbus_rtu_free(modbus_t *ctx) {
 801188e:	b580      	push	{r7, lr}
 8011890:	b082      	sub	sp, #8
 8011892:	af00      	add	r7, sp, #0
 8011894:	6078      	str	r0, [r7, #4]
	if (ctx->backend_data) {
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801189a:	2b00      	cmp	r3, #0
 801189c:	d00a      	beq.n	80118b4 <_modbus_rtu_free+0x26>
		free(((modbus_rtu_t*) ctx->backend_data)->device);
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	4618      	mov	r0, r3
 80118a6:	f004 fdf5 	bl	8016494 <free>
		free(ctx->backend_data);
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118ae:	4618      	mov	r0, r3
 80118b0:	f004 fdf0 	bl	8016494 <free>
	}

	free(ctx);
 80118b4:	6878      	ldr	r0, [r7, #4]
 80118b6:	f004 fded 	bl	8016494 <free>
}
 80118ba:	bf00      	nop
 80118bc:	3708      	adds	r7, #8
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}
	...

080118c4 <modbus_new_rtu>:
};

// clang-format on

#if STM_HAL
modbus_t* modbus_new_rtu(UART_HandleTypeDef *huart, int baud, char parity, int data_bit, int stop_bit) {
 80118c4:	b580      	push	{r7, lr}
 80118c6:	b084      	sub	sp, #16
 80118c8:	af00      	add	r7, sp, #0
 80118ca:	60f8      	str	r0, [r7, #12]
 80118cc:	60b9      	str	r1, [r7, #8]
 80118ce:	603b      	str	r3, [r7, #0]
 80118d0:	4613      	mov	r3, r2
 80118d2:	71fb      	strb	r3, [r7, #7]

//    // UART initialization structure
//    UART_InitTypeDef UART_InitStruct;

    // Check if UART handle is valid
    if (huart == NULL) {
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d101      	bne.n	80118de <modbus_new_rtu+0x1a>
        // Handle error, return NULL for invalid UART
        return NULL;
 80118da:	2300      	movs	r3, #0
 80118dc:	e06b      	b.n	80119b6 <modbus_new_rtu+0xf2>
    }

    // Check baud rate
    if (baud == 0) {
 80118de:	68bb      	ldr	r3, [r7, #8]
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d101      	bne.n	80118e8 <modbus_new_rtu+0x24>
        // Handle error, invalid baud rate
        return NULL;
 80118e4:	2300      	movs	r3, #0
 80118e6:	e066      	b.n	80119b6 <modbus_new_rtu+0xf2>
    }

    // Initialize common modbus structure
    _modbus_init_common(&ctx);
 80118e8:	4835      	ldr	r0, [pc, #212]	@ (80119c0 <modbus_new_rtu+0xfc>)
 80118ea:	f002 fc61 	bl	80141b0 <_modbus_init_common>

    // Assign backend functions, assuming you have _modbus_rtu_backend for STM32
    ctx.backend = &_modbus_rtu_backend;
 80118ee:	4b34      	ldr	r3, [pc, #208]	@ (80119c0 <modbus_new_rtu+0xfc>)
 80118f0:	4a34      	ldr	r2, [pc, #208]	@ (80119c4 <modbus_new_rtu+0x100>)
 80118f2:	649a      	str	r2, [r3, #72]	@ 0x48
    ctx.backend_data = &ctx_rtu;  // Use static memory for RTU data
 80118f4:	4b32      	ldr	r3, [pc, #200]	@ (80119c0 <modbus_new_rtu+0xfc>)
 80118f6:	4a34      	ldr	r2, [pc, #208]	@ (80119c8 <modbus_new_rtu+0x104>)
 80118f8:	64da      	str	r2, [r3, #76]	@ 0x4c


    // Configure UART for Modbus RTU
    huart->Init.BaudRate = baud;
 80118fa:	68ba      	ldr	r2, [r7, #8]
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	605a      	str	r2, [r3, #4]

    // Set parity
    if (parity == 'N') {
 8011900:	79fb      	ldrb	r3, [r7, #7]
 8011902:	2b4e      	cmp	r3, #78	@ 0x4e
 8011904:	d103      	bne.n	801190e <modbus_new_rtu+0x4a>
        huart->Init.Parity = UART_PARITY_NONE;
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	2200      	movs	r2, #0
 801190a:	611a      	str	r2, [r3, #16]
 801190c:	e011      	b.n	8011932 <modbus_new_rtu+0x6e>
    } else if (parity == 'E') {
 801190e:	79fb      	ldrb	r3, [r7, #7]
 8011910:	2b45      	cmp	r3, #69	@ 0x45
 8011912:	d104      	bne.n	801191e <modbus_new_rtu+0x5a>
        huart->Init.Parity = UART_PARITY_EVEN;
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801191a:	611a      	str	r2, [r3, #16]
 801191c:	e009      	b.n	8011932 <modbus_new_rtu+0x6e>
    } else if (parity == 'O') {
 801191e:	79fb      	ldrb	r3, [r7, #7]
 8011920:	2b4f      	cmp	r3, #79	@ 0x4f
 8011922:	d104      	bne.n	801192e <modbus_new_rtu+0x6a>
        huart->Init.Parity = UART_PARITY_ODD;
 8011924:	68fb      	ldr	r3, [r7, #12]
 8011926:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 801192a:	611a      	str	r2, [r3, #16]
 801192c:	e001      	b.n	8011932 <modbus_new_rtu+0x6e>
    } else {
        // Handle invalid parity
        return NULL;
 801192e:	2300      	movs	r3, #0
 8011930:	e041      	b.n	80119b6 <modbus_new_rtu+0xf2>
    }

    // Set data bits
    if (data_bit == 8) {
 8011932:	683b      	ldr	r3, [r7, #0]
 8011934:	2b08      	cmp	r3, #8
 8011936:	d103      	bne.n	8011940 <modbus_new_rtu+0x7c>
        huart->Init.WordLength = UART_WORDLENGTH_8B;
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	2200      	movs	r2, #0
 801193c:	609a      	str	r2, [r3, #8]
 801193e:	e009      	b.n	8011954 <modbus_new_rtu+0x90>
    } else if (data_bit == 9) {
 8011940:	683b      	ldr	r3, [r7, #0]
 8011942:	2b09      	cmp	r3, #9
 8011944:	d104      	bne.n	8011950 <modbus_new_rtu+0x8c>
        huart->Init.WordLength = UART_WORDLENGTH_9B;
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801194c:	609a      	str	r2, [r3, #8]
 801194e:	e001      	b.n	8011954 <modbus_new_rtu+0x90>
    } else {
        // Handle invalid data bits
        return NULL;
 8011950:	2300      	movs	r3, #0
 8011952:	e030      	b.n	80119b6 <modbus_new_rtu+0xf2>
    }

    // Set stop bits
    if (stop_bit == 1) {
 8011954:	69bb      	ldr	r3, [r7, #24]
 8011956:	2b01      	cmp	r3, #1
 8011958:	d103      	bne.n	8011962 <modbus_new_rtu+0x9e>
        huart->Init.StopBits = UART_STOPBITS_1;
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	2200      	movs	r2, #0
 801195e:	60da      	str	r2, [r3, #12]
 8011960:	e009      	b.n	8011976 <modbus_new_rtu+0xb2>
    } else if (stop_bit == 2) {
 8011962:	69bb      	ldr	r3, [r7, #24]
 8011964:	2b02      	cmp	r3, #2
 8011966:	d104      	bne.n	8011972 <modbus_new_rtu+0xae>
        huart->Init.StopBits = UART_STOPBITS_2;
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801196e:	60da      	str	r2, [r3, #12]
 8011970:	e001      	b.n	8011976 <modbus_new_rtu+0xb2>
    } else {
        // Handle invalid stop bits
        return NULL;
 8011972:	2300      	movs	r3, #0
 8011974:	e01f      	b.n	80119b6 <modbus_new_rtu+0xf2>
    }

    // Other UART parameters
    huart->Init.Mode = UART_MODE_TX_RX;
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	220c      	movs	r2, #12
 801197a:	615a      	str	r2, [r3, #20]
    huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	2200      	movs	r2, #0
 8011980:	619a      	str	r2, [r3, #24]
    huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	2200      	movs	r2, #0
 8011986:	61da      	str	r2, [r3, #28]




    // Initialize UART with HAL
    if (HAL_UART_Init(huart) != HAL_OK) {
 8011988:	68f8      	ldr	r0, [r7, #12]
 801198a:	f7fb fedf 	bl	800d74c <HAL_UART_Init>
 801198e:	4603      	mov	r3, r0
 8011990:	2b00      	cmp	r3, #0
 8011992:	d001      	beq.n	8011998 <modbus_new_rtu+0xd4>
        // Handle initialization error
        return NULL;
 8011994:	2300      	movs	r3, #0
 8011996:	e00e      	b.n	80119b6 <modbus_new_rtu+0xf2>
    }

    // Fill RTU context information
    ctx_rtu.baud = baud;
 8011998:	4a0b      	ldr	r2, [pc, #44]	@ (80119c8 <modbus_new_rtu+0x104>)
 801199a:	68bb      	ldr	r3, [r7, #8]
 801199c:	6053      	str	r3, [r2, #4]
    ctx_rtu.parity = parity;
 801199e:	4a0a      	ldr	r2, [pc, #40]	@ (80119c8 <modbus_new_rtu+0x104>)
 80119a0:	79fb      	ldrb	r3, [r7, #7]
 80119a2:	7293      	strb	r3, [r2, #10]
    ctx_rtu.data_bit = data_bit;
 80119a4:	683b      	ldr	r3, [r7, #0]
 80119a6:	b2da      	uxtb	r2, r3
 80119a8:	4b07      	ldr	r3, [pc, #28]	@ (80119c8 <modbus_new_rtu+0x104>)
 80119aa:	721a      	strb	r2, [r3, #8]
    ctx_rtu.stop_bit = stop_bit;
 80119ac:	69bb      	ldr	r3, [r7, #24]
 80119ae:	b2da      	uxtb	r2, r3
 80119b0:	4b05      	ldr	r3, [pc, #20]	@ (80119c8 <modbus_new_rtu+0x104>)
 80119b2:	725a      	strb	r2, [r3, #9]

    // Set up additional STM32 specific settings for RS485 or RTS, if necessary
    // For RS485, configure GPIO for DE (Driver Enable) pin here if required

    // Return the pointer to the modbus context
    return &ctx;
 80119b4:	4b02      	ldr	r3, [pc, #8]	@ (80119c0 <modbus_new_rtu+0xfc>)
}
 80119b6:	4618      	mov	r0, r3
 80119b8:	3710      	adds	r7, #16
 80119ba:	46bd      	mov	sp, r7
 80119bc:	bd80      	pop	{r7, pc}
 80119be:	bf00      	nop
 80119c0:	20002310 	.word	0x20002310
 80119c4:	0801d240 	.word	0x0801d240
 80119c8:	20002360 	.word	0x20002360

080119cc <_modbus_set_slave>:
    }
    return 0;
}
#endif

static int _modbus_set_slave(modbus_t *ctx, int slave) {
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b084      	sub	sp, #16
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
 80119d4:	6039      	str	r1, [r7, #0]
	int max_slave = (ctx->quirks & MODBUS_QUIRK_MAX_SLAVE) ? 255 : 247;
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	691b      	ldr	r3, [r3, #16]
 80119da:	f003 0302 	and.w	r3, r3, #2
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d001      	beq.n	80119e6 <_modbus_set_slave+0x1a>
 80119e2:	23ff      	movs	r3, #255	@ 0xff
 80119e4:	e000      	b.n	80119e8 <_modbus_set_slave+0x1c>
 80119e6:	23f7      	movs	r3, #247	@ 0xf7
 80119e8:	60fb      	str	r3, [r7, #12]

	/* Broadcast address is 0 (MODBUS_BROADCAST_ADDRESS) */
	if (slave >= 0 && slave <= max_slave) {
 80119ea:	683b      	ldr	r3, [r7, #0]
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	db07      	blt.n	8011a00 <_modbus_set_slave+0x34>
 80119f0:	683a      	ldr	r2, [r7, #0]
 80119f2:	68fb      	ldr	r3, [r7, #12]
 80119f4:	429a      	cmp	r2, r3
 80119f6:	dc03      	bgt.n	8011a00 <_modbus_set_slave+0x34>
		ctx->slave = slave;
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	683a      	ldr	r2, [r7, #0]
 80119fc:	601a      	str	r2, [r3, #0]
 80119fe:	e00e      	b.n	8011a1e <_modbus_set_slave+0x52>
	} else if (slave == MODBUS_TCP_SLAVE) {
 8011a00:	683b      	ldr	r3, [r7, #0]
 8011a02:	2bff      	cmp	r3, #255	@ 0xff
 8011a04:	d103      	bne.n	8011a0e <_modbus_set_slave+0x42>
		/* The special value MODBUS_TCP_SLAVE (0xFF) can be used in TCP mode to
		 * restore the default value. */
		ctx->slave = slave;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	683a      	ldr	r2, [r7, #0]
 8011a0a:	601a      	str	r2, [r3, #0]
 8011a0c:	e007      	b.n	8011a1e <_modbus_set_slave+0x52>
	} else {
		errno = EINVAL;
 8011a0e:	f006 fb6b 	bl	80180e8 <__errno>
 8011a12:	4603      	mov	r3, r0
 8011a14:	2216      	movs	r2, #22
 8011a16:	601a      	str	r2, [r3, #0]
		return -1;
 8011a18:	f04f 33ff 	mov.w	r3, #4294967295
 8011a1c:	e000      	b.n	8011a20 <_modbus_set_slave+0x54>
	}

	return 0;
 8011a1e:	2300      	movs	r3, #0
}
 8011a20:	4618      	mov	r0, r3
 8011a22:	3710      	adds	r7, #16
 8011a24:	46bd      	mov	sp, r7
 8011a26:	bd80      	pop	{r7, pc}

08011a28 <_modbus_tcp_build_request_basis>:

/* Builds a TCP request header */
static int _modbus_tcp_build_request_basis(modbus_t *ctx, int function,
		int addr, int nb, uint8_t *req) {
 8011a28:	b480      	push	{r7}
 8011a2a:	b087      	sub	sp, #28
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	60f8      	str	r0, [r7, #12]
 8011a30:	60b9      	str	r1, [r7, #8]
 8011a32:	607a      	str	r2, [r7, #4]
 8011a34:	603b      	str	r3, [r7, #0]
	modbus_tcp_t *ctx_tcp = ctx->backend_data;
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011a3a:	617b      	str	r3, [r7, #20]

	/* Increase transaction ID */
	if (ctx_tcp->t_id < UINT16_MAX)
 8011a3c:	697b      	ldr	r3, [r7, #20]
 8011a3e:	881b      	ldrh	r3, [r3, #0]
 8011a40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011a44:	4293      	cmp	r3, r2
 8011a46:	d006      	beq.n	8011a56 <_modbus_tcp_build_request_basis+0x2e>
		ctx_tcp->t_id++;
 8011a48:	697b      	ldr	r3, [r7, #20]
 8011a4a:	881b      	ldrh	r3, [r3, #0]
 8011a4c:	3301      	adds	r3, #1
 8011a4e:	b29a      	uxth	r2, r3
 8011a50:	697b      	ldr	r3, [r7, #20]
 8011a52:	801a      	strh	r2, [r3, #0]
 8011a54:	e002      	b.n	8011a5c <_modbus_tcp_build_request_basis+0x34>
	else
		ctx_tcp->t_id = 0;
 8011a56:	697b      	ldr	r3, [r7, #20]
 8011a58:	2200      	movs	r2, #0
 8011a5a:	801a      	strh	r2, [r3, #0]
	req[0] = ctx_tcp->t_id >> 8;
 8011a5c:	697b      	ldr	r3, [r7, #20]
 8011a5e:	881b      	ldrh	r3, [r3, #0]
 8011a60:	0a1b      	lsrs	r3, r3, #8
 8011a62:	b29b      	uxth	r3, r3
 8011a64:	b2da      	uxtb	r2, r3
 8011a66:	6a3b      	ldr	r3, [r7, #32]
 8011a68:	701a      	strb	r2, [r3, #0]
	req[1] = ctx_tcp->t_id & 0x00ff;
 8011a6a:	697b      	ldr	r3, [r7, #20]
 8011a6c:	881a      	ldrh	r2, [r3, #0]
 8011a6e:	6a3b      	ldr	r3, [r7, #32]
 8011a70:	3301      	adds	r3, #1
 8011a72:	b2d2      	uxtb	r2, r2
 8011a74:	701a      	strb	r2, [r3, #0]

	/* Protocol Modbus */
	req[2] = 0;
 8011a76:	6a3b      	ldr	r3, [r7, #32]
 8011a78:	3302      	adds	r3, #2
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	701a      	strb	r2, [r3, #0]
	req[3] = 0;
 8011a7e:	6a3b      	ldr	r3, [r7, #32]
 8011a80:	3303      	adds	r3, #3
 8011a82:	2200      	movs	r2, #0
 8011a84:	701a      	strb	r2, [r3, #0]

	/* Length will be defined later by set_req_length_tcp at offsets 4
	 and 5 */

	req[6] = ctx->slave;
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	681a      	ldr	r2, [r3, #0]
 8011a8a:	6a3b      	ldr	r3, [r7, #32]
 8011a8c:	3306      	adds	r3, #6
 8011a8e:	b2d2      	uxtb	r2, r2
 8011a90:	701a      	strb	r2, [r3, #0]
	req[7] = function;
 8011a92:	6a3b      	ldr	r3, [r7, #32]
 8011a94:	3307      	adds	r3, #7
 8011a96:	68ba      	ldr	r2, [r7, #8]
 8011a98:	b2d2      	uxtb	r2, r2
 8011a9a:	701a      	strb	r2, [r3, #0]
	req[8] = addr >> 8;
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	121a      	asrs	r2, r3, #8
 8011aa0:	6a3b      	ldr	r3, [r7, #32]
 8011aa2:	3308      	adds	r3, #8
 8011aa4:	b2d2      	uxtb	r2, r2
 8011aa6:	701a      	strb	r2, [r3, #0]
	req[9] = addr & 0x00ff;
 8011aa8:	6a3b      	ldr	r3, [r7, #32]
 8011aaa:	3309      	adds	r3, #9
 8011aac:	687a      	ldr	r2, [r7, #4]
 8011aae:	b2d2      	uxtb	r2, r2
 8011ab0:	701a      	strb	r2, [r3, #0]
	req[10] = nb >> 8;
 8011ab2:	683b      	ldr	r3, [r7, #0]
 8011ab4:	121a      	asrs	r2, r3, #8
 8011ab6:	6a3b      	ldr	r3, [r7, #32]
 8011ab8:	330a      	adds	r3, #10
 8011aba:	b2d2      	uxtb	r2, r2
 8011abc:	701a      	strb	r2, [r3, #0]
	req[11] = nb & 0x00ff;
 8011abe:	6a3b      	ldr	r3, [r7, #32]
 8011ac0:	330b      	adds	r3, #11
 8011ac2:	683a      	ldr	r2, [r7, #0]
 8011ac4:	b2d2      	uxtb	r2, r2
 8011ac6:	701a      	strb	r2, [r3, #0]

	return _MODBUS_TCP_PRESET_REQ_LENGTH;
 8011ac8:	230c      	movs	r3, #12
}
 8011aca:	4618      	mov	r0, r3
 8011acc:	371c      	adds	r7, #28
 8011ace:	46bd      	mov	sp, r7
 8011ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ad4:	4770      	bx	lr

08011ad6 <_modbus_tcp_build_response_basis>:

/* Builds a TCP response header */
static int _modbus_tcp_build_response_basis(sft_t *sft, uint8_t *rsp) {
 8011ad6:	b480      	push	{r7}
 8011ad8:	b083      	sub	sp, #12
 8011ada:	af00      	add	r7, sp, #0
 8011adc:	6078      	str	r0, [r7, #4]
 8011ade:	6039      	str	r1, [r7, #0]
	/* Extract from MODBUS Messaging on TCP/IP Implementation
	 Guide V1.0b (page 23/46):
	 The transaction identifier is used to associate the future
	 response with the request. */
	rsp[0] = sft->t_id >> 8;
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	689b      	ldr	r3, [r3, #8]
 8011ae4:	121b      	asrs	r3, r3, #8
 8011ae6:	b2da      	uxtb	r2, r3
 8011ae8:	683b      	ldr	r3, [r7, #0]
 8011aea:	701a      	strb	r2, [r3, #0]
	rsp[1] = sft->t_id & 0x00ff;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	689a      	ldr	r2, [r3, #8]
 8011af0:	683b      	ldr	r3, [r7, #0]
 8011af2:	3301      	adds	r3, #1
 8011af4:	b2d2      	uxtb	r2, r2
 8011af6:	701a      	strb	r2, [r3, #0]

	/* Protocol Modbus */
	rsp[2] = 0;
 8011af8:	683b      	ldr	r3, [r7, #0]
 8011afa:	3302      	adds	r3, #2
 8011afc:	2200      	movs	r2, #0
 8011afe:	701a      	strb	r2, [r3, #0]
	rsp[3] = 0;
 8011b00:	683b      	ldr	r3, [r7, #0]
 8011b02:	3303      	adds	r3, #3
 8011b04:	2200      	movs	r2, #0
 8011b06:	701a      	strb	r2, [r3, #0]

	/* Length will be set later by send_msg (4 and 5) */

	/* The slave ID is copied from the indication */
	rsp[6] = sft->slave;
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	681a      	ldr	r2, [r3, #0]
 8011b0c:	683b      	ldr	r3, [r7, #0]
 8011b0e:	3306      	adds	r3, #6
 8011b10:	b2d2      	uxtb	r2, r2
 8011b12:	701a      	strb	r2, [r3, #0]
	rsp[7] = sft->function;
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	685a      	ldr	r2, [r3, #4]
 8011b18:	683b      	ldr	r3, [r7, #0]
 8011b1a:	3307      	adds	r3, #7
 8011b1c:	b2d2      	uxtb	r2, r2
 8011b1e:	701a      	strb	r2, [r3, #0]

	return _MODBUS_TCP_PRESET_RSP_LENGTH;
 8011b20:	2308      	movs	r3, #8
}
 8011b22:	4618      	mov	r0, r3
 8011b24:	370c      	adds	r7, #12
 8011b26:	46bd      	mov	sp, r7
 8011b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2c:	4770      	bx	lr

08011b2e <_modbus_tcp_prepare_response_tid>:

static int _modbus_tcp_prepare_response_tid(const uint8_t *req, int *req_length) {
 8011b2e:	b480      	push	{r7}
 8011b30:	b083      	sub	sp, #12
 8011b32:	af00      	add	r7, sp, #0
 8011b34:	6078      	str	r0, [r7, #4]
 8011b36:	6039      	str	r1, [r7, #0]
	return (req[0] << 8) + req[1];
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	781b      	ldrb	r3, [r3, #0]
 8011b3c:	021b      	lsls	r3, r3, #8
 8011b3e:	687a      	ldr	r2, [r7, #4]
 8011b40:	3201      	adds	r2, #1
 8011b42:	7812      	ldrb	r2, [r2, #0]
 8011b44:	4413      	add	r3, r2
}
 8011b46:	4618      	mov	r0, r3
 8011b48:	370c      	adds	r7, #12
 8011b4a:	46bd      	mov	sp, r7
 8011b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b50:	4770      	bx	lr

08011b52 <_modbus_tcp_send_msg_pre>:

static int _modbus_tcp_send_msg_pre(uint8_t *req, int req_length) {
 8011b52:	b480      	push	{r7}
 8011b54:	b085      	sub	sp, #20
 8011b56:	af00      	add	r7, sp, #0
 8011b58:	6078      	str	r0, [r7, #4]
 8011b5a:	6039      	str	r1, [r7, #0]
	/* Subtract the header length to the message length */
	int mbap_length = req_length - 6;
 8011b5c:	683b      	ldr	r3, [r7, #0]
 8011b5e:	3b06      	subs	r3, #6
 8011b60:	60fb      	str	r3, [r7, #12]

	req[4] = mbap_length >> 8;
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	121a      	asrs	r2, r3, #8
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	3304      	adds	r3, #4
 8011b6a:	b2d2      	uxtb	r2, r2
 8011b6c:	701a      	strb	r2, [r3, #0]
	req[5] = mbap_length & 0x00FF;
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	3305      	adds	r3, #5
 8011b72:	68fa      	ldr	r2, [r7, #12]
 8011b74:	b2d2      	uxtb	r2, r2
 8011b76:	701a      	strb	r2, [r3, #0]

	return req_length;
 8011b78:	683b      	ldr	r3, [r7, #0]
}
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	3714      	adds	r7, #20
 8011b7e:	46bd      	mov	sp, r7
 8011b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b84:	4770      	bx	lr

08011b86 <_modbus_tcp_send>:

static ssize_t _modbus_tcp_send(modbus_t *ctx, const uint8_t *req,
		int req_length) {
 8011b86:	b580      	push	{r7, lr}
 8011b88:	b084      	sub	sp, #16
 8011b8a:	af00      	add	r7, sp, #0
 8011b8c:	60f8      	str	r0, [r7, #12]
 8011b8e:	60b9      	str	r1, [r7, #8]
 8011b90:	607a      	str	r2, [r7, #4]
	/*
	 * @param sn Socket number. It should be <b>0 ~ @ref \_WIZCHIP_SOCK_NUM_</b>.
	 * @param buf Pointer buffer containing data to be sent.
	 * @param len The byte length of data in buf.
	 */
	return send(ctx->s, (uint8_t*) req, req_length);
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	685b      	ldr	r3, [r3, #4]
 8011b96:	b2db      	uxtb	r3, r3
 8011b98:	687a      	ldr	r2, [r7, #4]
 8011b9a:	b292      	uxth	r2, r2
 8011b9c:	68b9      	ldr	r1, [r7, #8]
 8011b9e:	4618      	mov	r0, r3
 8011ba0:	f003 f822 	bl	8014be8 <send>
 8011ba4:	4603      	mov	r3, r0
#else
    return send(ctx->s, (const char *) req, req_length, MSG_NOSIGNAL);
#endif
}
 8011ba6:	4618      	mov	r0, r3
 8011ba8:	3710      	adds	r7, #16
 8011baa:	46bd      	mov	sp, r7
 8011bac:	bd80      	pop	{r7, pc}

08011bae <_modbus_tcp_receive>:

static int _modbus_tcp_receive(modbus_t *ctx, uint8_t *req) {
 8011bae:	b580      	push	{r7, lr}
 8011bb0:	b082      	sub	sp, #8
 8011bb2:	af00      	add	r7, sp, #0
 8011bb4:	6078      	str	r0, [r7, #4]
 8011bb6:	6039      	str	r1, [r7, #0]
	return _modbus_receive_msg(ctx, req, MSG_INDICATION);
 8011bb8:	2200      	movs	r2, #0
 8011bba:	6839      	ldr	r1, [r7, #0]
 8011bbc:	6878      	ldr	r0, [r7, #4]
 8011bbe:	f000 fdbf 	bl	8012740 <_modbus_receive_msg>
 8011bc2:	4603      	mov	r3, r0
}
 8011bc4:	4618      	mov	r0, r3
 8011bc6:	3708      	adds	r7, #8
 8011bc8:	46bd      	mov	sp, r7
 8011bca:	bd80      	pop	{r7, pc}

08011bcc <_modbus_tcp_recv>:

static ssize_t _modbus_tcp_recv(modbus_t *ctx, uint8_t *rsp, int rsp_length) {
 8011bcc:	b580      	push	{r7, lr}
 8011bce:	b084      	sub	sp, #16
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	60f8      	str	r0, [r7, #12]
 8011bd4:	60b9      	str	r1, [r7, #8]
 8011bd6:	607a      	str	r2, [r7, #4]
	/*This function for STM32 Socket
	 * @param sn Socket number. It should be <b>0 ~ @ref \_WIZCHIP_SOCK_NUM_</b>.
	 * @param buf Pointer buffer containing data to be sent.
	 * @param len The byte length of data in buf.
	 */
	return recv(ctx->s, (uint8_t*) rsp, rsp_length);
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	685b      	ldr	r3, [r3, #4]
 8011bdc:	b2db      	uxtb	r3, r3
 8011bde:	687a      	ldr	r2, [r7, #4]
 8011be0:	b292      	uxth	r2, r2
 8011be2:	68b9      	ldr	r1, [r7, #8]
 8011be4:	4618      	mov	r0, r3
 8011be6:	f003 f907 	bl	8014df8 <recv>
 8011bea:	4603      	mov	r3, r0
#else
    return recv(ctx->s, (char *) rsp, rsp_length, 0);
#endif
}
 8011bec:	4618      	mov	r0, r3
 8011bee:	3710      	adds	r7, #16
 8011bf0:	46bd      	mov	sp, r7
 8011bf2:	bd80      	pop	{r7, pc}

08011bf4 <_modbus_tcp_check_integrity>:

static int _modbus_tcp_check_integrity(modbus_t *ctx, uint8_t *msg,
		const int msg_length) {
 8011bf4:	b480      	push	{r7}
 8011bf6:	b085      	sub	sp, #20
 8011bf8:	af00      	add	r7, sp, #0
 8011bfa:	60f8      	str	r0, [r7, #12]
 8011bfc:	60b9      	str	r1, [r7, #8]
 8011bfe:	607a      	str	r2, [r7, #4]
	return msg_length;
 8011c00:	687b      	ldr	r3, [r7, #4]
}
 8011c02:	4618      	mov	r0, r3
 8011c04:	3714      	adds	r7, #20
 8011c06:	46bd      	mov	sp, r7
 8011c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0c:	4770      	bx	lr
	...

08011c10 <_modbus_tcp_pre_check_confirmation>:

static int _modbus_tcp_pre_check_confirmation(modbus_t *ctx, const uint8_t *req,
		const uint8_t *rsp, int rsp_length) {
 8011c10:	b580      	push	{r7, lr}
 8011c12:	b086      	sub	sp, #24
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	60f8      	str	r0, [r7, #12]
 8011c18:	60b9      	str	r1, [r7, #8]
 8011c1a:	607a      	str	r2, [r7, #4]
 8011c1c:	603b      	str	r3, [r7, #0]
	unsigned int protocol_id;
	/* Check transaction ID */
	if (req[0] != rsp[0] || req[1] != rsp[1]) {
 8011c1e:	68bb      	ldr	r3, [r7, #8]
 8011c20:	781a      	ldrb	r2, [r3, #0]
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	781b      	ldrb	r3, [r3, #0]
 8011c26:	429a      	cmp	r2, r3
 8011c28:	d107      	bne.n	8011c3a <_modbus_tcp_pre_check_confirmation+0x2a>
 8011c2a:	68bb      	ldr	r3, [r7, #8]
 8011c2c:	3301      	adds	r3, #1
 8011c2e:	781a      	ldrb	r2, [r3, #0]
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	3301      	adds	r3, #1
 8011c34:	781b      	ldrb	r3, [r3, #0]
 8011c36:	429a      	cmp	r2, r3
 8011c38:	d020      	beq.n	8011c7c <_modbus_tcp_pre_check_confirmation+0x6c>
		if (ctx->debug) {
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	689b      	ldr	r3, [r3, #8]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d014      	beq.n	8011c6c <_modbus_tcp_pre_check_confirmation+0x5c>
			fprintf(stderr, "Invalid transaction ID received 0x%X (not 0x%X)\n",
 8011c42:	4b21      	ldr	r3, [pc, #132]	@ (8011cc8 <_modbus_tcp_pre_check_confirmation+0xb8>)
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	68d8      	ldr	r0, [r3, #12]
					(rsp[0] << 8) + rsp[1], (req[0] << 8) + req[1]);
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	781b      	ldrb	r3, [r3, #0]
 8011c4c:	021b      	lsls	r3, r3, #8
 8011c4e:	687a      	ldr	r2, [r7, #4]
 8011c50:	3201      	adds	r2, #1
 8011c52:	7812      	ldrb	r2, [r2, #0]
			fprintf(stderr, "Invalid transaction ID received 0x%X (not 0x%X)\n",
 8011c54:	1899      	adds	r1, r3, r2
					(rsp[0] << 8) + rsp[1], (req[0] << 8) + req[1]);
 8011c56:	68bb      	ldr	r3, [r7, #8]
 8011c58:	781b      	ldrb	r3, [r3, #0]
 8011c5a:	021b      	lsls	r3, r3, #8
 8011c5c:	68ba      	ldr	r2, [r7, #8]
 8011c5e:	3201      	adds	r2, #1
 8011c60:	7812      	ldrb	r2, [r2, #0]
			fprintf(stderr, "Invalid transaction ID received 0x%X (not 0x%X)\n",
 8011c62:	4413      	add	r3, r2
 8011c64:	460a      	mov	r2, r1
 8011c66:	4919      	ldr	r1, [pc, #100]	@ (8011ccc <_modbus_tcp_pre_check_confirmation+0xbc>)
 8011c68:	f005 fd0c 	bl	8017684 <fiprintf>
		}
		errno = EMBBADDATA;
 8011c6c:	f006 fa3c 	bl	80180e8 <__errno>
 8011c70:	4603      	mov	r3, r0
 8011c72:	4a17      	ldr	r2, [pc, #92]	@ (8011cd0 <_modbus_tcp_pre_check_confirmation+0xc0>)
 8011c74:	601a      	str	r2, [r3, #0]
		return -1;
 8011c76:	f04f 33ff 	mov.w	r3, #4294967295
 8011c7a:	e020      	b.n	8011cbe <_modbus_tcp_pre_check_confirmation+0xae>
	}

	/* Check protocol ID */
	protocol_id = (rsp[2] << 8) + rsp[3];
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	3302      	adds	r3, #2
 8011c80:	781b      	ldrb	r3, [r3, #0]
 8011c82:	021b      	lsls	r3, r3, #8
 8011c84:	687a      	ldr	r2, [r7, #4]
 8011c86:	3203      	adds	r2, #3
 8011c88:	7812      	ldrb	r2, [r2, #0]
 8011c8a:	4413      	add	r3, r2
 8011c8c:	617b      	str	r3, [r7, #20]
	if (protocol_id != 0x0) {
 8011c8e:	697b      	ldr	r3, [r7, #20]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d013      	beq.n	8011cbc <_modbus_tcp_pre_check_confirmation+0xac>
		if (ctx->debug) {
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	689b      	ldr	r3, [r3, #8]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d007      	beq.n	8011cac <_modbus_tcp_pre_check_confirmation+0x9c>
			fprintf(stderr, "Invalid protocol ID received 0x%X (not 0x0)\n",
 8011c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8011cc8 <_modbus_tcp_pre_check_confirmation+0xb8>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	68db      	ldr	r3, [r3, #12]
 8011ca2:	697a      	ldr	r2, [r7, #20]
 8011ca4:	490b      	ldr	r1, [pc, #44]	@ (8011cd4 <_modbus_tcp_pre_check_confirmation+0xc4>)
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	f005 fcec 	bl	8017684 <fiprintf>
					protocol_id);
		}
		errno = EMBBADDATA;
 8011cac:	f006 fa1c 	bl	80180e8 <__errno>
 8011cb0:	4603      	mov	r3, r0
 8011cb2:	4a07      	ldr	r2, [pc, #28]	@ (8011cd0 <_modbus_tcp_pre_check_confirmation+0xc0>)
 8011cb4:	601a      	str	r2, [r3, #0]
		return -1;
 8011cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8011cba:	e000      	b.n	8011cbe <_modbus_tcp_pre_check_confirmation+0xae>
	}

	return 0;
 8011cbc:	2300      	movs	r3, #0
}
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	3718      	adds	r7, #24
 8011cc2:	46bd      	mov	sp, r7
 8011cc4:	bd80      	pop	{r7, pc}
 8011cc6:	bf00      	nop
 8011cc8:	2000008c 	.word	0x2000008c
 8011ccc:	0801c55c 	.word	0x0801c55c
 8011cd0:	06b2425b 	.word	0x06b2425b
 8011cd4:	0801c590 	.word	0x0801c590

08011cd8 <_modbus_tcp_connect>:
//        return -1;
//    }
//
//    return 0;
//}
static int _modbus_tcp_connect(modbus_t *ctx) {
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b08a      	sub	sp, #40	@ 0x28
 8011cdc:	af02      	add	r7, sp, #8
 8011cde:	6078      	str	r0, [r7, #4]
	int rc;
	modbus_tcp_t *ctx_tcp = ctx->backend_data;
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011ce4:	61fb      	str	r3, [r7, #28]
	uint8_t dest_ip[4];    // To store the destination IP address
	uint16_t dest_port;    // Destination port
	uint8_t sn = 0;        // Use socket 0, change if needed
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	76fb      	strb	r3, [r7, #27]

	// W5500 specific settings
	sn = 0; // Assign socket 0, this can be changed based on your design
 8011cea:	2300      	movs	r3, #0
 8011cec:	76fb      	strb	r3, [r7, #27]

	// Convert IP address string to bytes manually since we can't use inet_pton()
	if (sscanf(ctx_tcp->ip, "%hhu.%hhu.%hhu.%hhu", &dest_ip[0], &dest_ip[1],
 8011cee:	69fb      	ldr	r3, [r7, #28]
 8011cf0:	f103 0008 	add.w	r0, r3, #8
 8011cf4:	f107 0310 	add.w	r3, r7, #16
 8011cf8:	1c59      	adds	r1, r3, #1
 8011cfa:	f107 0210 	add.w	r2, r7, #16
 8011cfe:	f107 0310 	add.w	r3, r7, #16
 8011d02:	3303      	adds	r3, #3
 8011d04:	9301      	str	r3, [sp, #4]
 8011d06:	f107 0310 	add.w	r3, r7, #16
 8011d0a:	3302      	adds	r3, #2
 8011d0c:	9300      	str	r3, [sp, #0]
 8011d0e:	460b      	mov	r3, r1
 8011d10:	4947      	ldr	r1, [pc, #284]	@ (8011e30 <_modbus_tcp_connect+0x158>)
 8011d12:	f005 fe19 	bl	8017948 <siscanf>
 8011d16:	4603      	mov	r3, r0
 8011d18:	2b04      	cmp	r3, #4
 8011d1a:	d00c      	beq.n	8011d36 <_modbus_tcp_connect+0x5e>
			&dest_ip[2], &dest_ip[3]) != 4) {
		if (ctx->debug) {
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	689b      	ldr	r3, [r3, #8]
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d005      	beq.n	8011d30 <_modbus_tcp_connect+0x58>
			printf("Invalid IP address: %s\n", ctx_tcp->ip);
 8011d24:	69fb      	ldr	r3, [r7, #28]
 8011d26:	3308      	adds	r3, #8
 8011d28:	4619      	mov	r1, r3
 8011d2a:	4842      	ldr	r0, [pc, #264]	@ (8011e34 <_modbus_tcp_connect+0x15c>)
 8011d2c:	f005 fd60 	bl	80177f0 <iprintf>
		}
		return -1;
 8011d30:	f04f 33ff 	mov.w	r3, #4294967295
 8011d34:	e078      	b.n	8011e28 <_modbus_tcp_connect+0x150>
	}

	//dest_port = htons(ctx_tcp->port); // Convert port to network byte order

	// Open the W5500 socket as a TCP socket (Sn_MR_TCP)
	rc = socket(sn, Sn_MR_TCP, ctx_tcp->port, 0); // Opens a socket on the specified port
 8011d36:	69fb      	ldr	r3, [r7, #28]
 8011d38:	685b      	ldr	r3, [r3, #4]
 8011d3a:	b29a      	uxth	r2, r3
 8011d3c:	7ef8      	ldrb	r0, [r7, #27]
 8011d3e:	2300      	movs	r3, #0
 8011d40:	2101      	movs	r1, #1
 8011d42:	f002 fc23 	bl	801458c <socket>
 8011d46:	4603      	mov	r3, r0
 8011d48:	617b      	str	r3, [r7, #20]
	if (rc != sn) {
 8011d4a:	7efb      	ldrb	r3, [r7, #27]
 8011d4c:	697a      	ldr	r2, [r7, #20]
 8011d4e:	429a      	cmp	r2, r3
 8011d50:	d00b      	beq.n	8011d6a <_modbus_tcp_connect+0x92>
		if (ctx->debug) {
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	689b      	ldr	r3, [r3, #8]
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d004      	beq.n	8011d64 <_modbus_tcp_connect+0x8c>
			printf("Failed to open socket %d\n", sn);
 8011d5a:	7efb      	ldrb	r3, [r7, #27]
 8011d5c:	4619      	mov	r1, r3
 8011d5e:	4836      	ldr	r0, [pc, #216]	@ (8011e38 <_modbus_tcp_connect+0x160>)
 8011d60:	f005 fd46 	bl	80177f0 <iprintf>
		}
		return -1;
 8011d64:	f04f 33ff 	mov.w	r3, #4294967295
 8011d68:	e05e      	b.n	8011e28 <_modbus_tcp_connect+0x150>
	}

	// Set the destination IP address and port using setsockopt or socket functions
	rc = setsockopt(sn, SO_DESTIP, dest_ip);
 8011d6a:	f107 0210 	add.w	r2, r7, #16
 8011d6e:	7efb      	ldrb	r3, [r7, #27]
 8011d70:	2104      	movs	r1, #4
 8011d72:	4618      	mov	r0, r3
 8011d74:	f003 f8f4 	bl	8014f60 <setsockopt>
 8011d78:	4603      	mov	r3, r0
 8011d7a:	617b      	str	r3, [r7, #20]
	if (rc != SOCK_OK) {
 8011d7c:	697b      	ldr	r3, [r7, #20]
 8011d7e:	2b01      	cmp	r3, #1
 8011d80:	d00d      	beq.n	8011d9e <_modbus_tcp_connect+0xc6>
		if (ctx->debug) {
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	689b      	ldr	r3, [r3, #8]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d002      	beq.n	8011d90 <_modbus_tcp_connect+0xb8>
			printf("Failed to set destination IP\n");
 8011d8a:	482c      	ldr	r0, [pc, #176]	@ (8011e3c <_modbus_tcp_connect+0x164>)
 8011d8c:	f005 fdd4 	bl	8017938 <puts>
		}
		close(sn);  // Close socket if failure occurs
 8011d90:	7efb      	ldrb	r3, [r7, #27]
 8011d92:	4618      	mov	r0, r3
 8011d94:	f006 f9d6 	bl	8018144 <close>
		return -1;
 8011d98:	f04f 33ff 	mov.w	r3, #4294967295
 8011d9c:	e044      	b.n	8011e28 <_modbus_tcp_connect+0x150>
	}

	rc = setsockopt(sn, SO_DESTPORT, &dest_port);
 8011d9e:	f107 020e 	add.w	r2, r7, #14
 8011da2:	7efb      	ldrb	r3, [r7, #27]
 8011da4:	2105      	movs	r1, #5
 8011da6:	4618      	mov	r0, r3
 8011da8:	f003 f8da 	bl	8014f60 <setsockopt>
 8011dac:	4603      	mov	r3, r0
 8011dae:	617b      	str	r3, [r7, #20]
	if (rc != SOCK_OK) {
 8011db0:	697b      	ldr	r3, [r7, #20]
 8011db2:	2b01      	cmp	r3, #1
 8011db4:	d00d      	beq.n	8011dd2 <_modbus_tcp_connect+0xfa>
		if (ctx->debug) {
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	689b      	ldr	r3, [r3, #8]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d002      	beq.n	8011dc4 <_modbus_tcp_connect+0xec>
			printf("Failed to set destination port\n");
 8011dbe:	4820      	ldr	r0, [pc, #128]	@ (8011e40 <_modbus_tcp_connect+0x168>)
 8011dc0:	f005 fdba 	bl	8017938 <puts>
		}
		close(sn);  // Close socket if failure occurs
 8011dc4:	7efb      	ldrb	r3, [r7, #27]
 8011dc6:	4618      	mov	r0, r3
 8011dc8:	f006 f9bc 	bl	8018144 <close>
		return -1;
 8011dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8011dd0:	e02a      	b.n	8011e28 <_modbus_tcp_connect+0x150>
	}

	// Debug print for connection info
	if (ctx->debug) {
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	689b      	ldr	r3, [r3, #8]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d008      	beq.n	8011dec <_modbus_tcp_connect+0x114>
		printf("Connecting to %s:%d\n", ctx_tcp->ip, ctx_tcp->port);
 8011dda:	69fb      	ldr	r3, [r7, #28]
 8011ddc:	f103 0108 	add.w	r1, r3, #8
 8011de0:	69fb      	ldr	r3, [r7, #28]
 8011de2:	685b      	ldr	r3, [r3, #4]
 8011de4:	461a      	mov	r2, r3
 8011de6:	4817      	ldr	r0, [pc, #92]	@ (8011e44 <_modbus_tcp_connect+0x16c>)
 8011de8:	f005 fd02 	bl	80177f0 <iprintf>
	}

	// Connect to the remote server (W5500 doesn't have timeouts for connect)
	rc = connect(sn, dest_ip, dest_port); // Should conncet over _connect-- I directly connect with socket
 8011dec:	89fa      	ldrh	r2, [r7, #14]
 8011dee:	f107 0110 	add.w	r1, r7, #16
 8011df2:	7efb      	ldrb	r3, [r7, #27]
 8011df4:	4618      	mov	r0, r3
 8011df6:	f002 fda5 	bl	8014944 <connect>
 8011dfa:	4603      	mov	r3, r0
 8011dfc:	617b      	str	r3, [r7, #20]
	if (rc != SOCK_OK) {
 8011dfe:	697b      	ldr	r3, [r7, #20]
 8011e00:	2b01      	cmp	r3, #1
 8011e02:	d00d      	beq.n	8011e20 <_modbus_tcp_connect+0x148>
		if (ctx->debug) {
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	689b      	ldr	r3, [r3, #8]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d002      	beq.n	8011e12 <_modbus_tcp_connect+0x13a>
			printf("Connection failed\n");
 8011e0c:	480e      	ldr	r0, [pc, #56]	@ (8011e48 <_modbus_tcp_connect+0x170>)
 8011e0e:	f005 fd93 	bl	8017938 <puts>
		}
		close(sn);  // Close socket if connection fails
 8011e12:	7efb      	ldrb	r3, [r7, #27]
 8011e14:	4618      	mov	r0, r3
 8011e16:	f006 f995 	bl	8018144 <close>
		return -1;
 8011e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8011e1e:	e003      	b.n	8011e28 <_modbus_tcp_connect+0x150>
	}

	// Save the socket number in the context for further communication
	ctx->s = sn;
 8011e20:	7efa      	ldrb	r2, [r7, #27]
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	605a      	str	r2, [r3, #4]

	return 0;
 8011e26:	2300      	movs	r3, #0
}
 8011e28:	4618      	mov	r0, r3
 8011e2a:	3720      	adds	r7, #32
 8011e2c:	46bd      	mov	sp, r7
 8011e2e:	bd80      	pop	{r7, pc}
 8011e30:	0801c5c0 	.word	0x0801c5c0
 8011e34:	0801c5d4 	.word	0x0801c5d4
 8011e38:	0801c5ec 	.word	0x0801c5ec
 8011e3c:	0801c608 	.word	0x0801c608
 8011e40:	0801c628 	.word	0x0801c628
 8011e44:	0801c648 	.word	0x0801c648
 8011e48:	0801c660 	.word	0x0801c660

08011e4c <_modbus_tcp_is_connected>:
	}

	return 0;
}

static unsigned int _modbus_tcp_is_connected(modbus_t *ctx) {
 8011e4c:	b480      	push	{r7}
 8011e4e:	b083      	sub	sp, #12
 8011e50:	af00      	add	r7, sp, #0
 8011e52:	6078      	str	r0, [r7, #4]
	return ctx->s >= 0;
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	685b      	ldr	r3, [r3, #4]
 8011e58:	43db      	mvns	r3, r3
 8011e5a:	0fdb      	lsrs	r3, r3, #31
 8011e5c:	b2db      	uxtb	r3, r3
}
 8011e5e:	4618      	mov	r0, r3
 8011e60:	370c      	adds	r7, #12
 8011e62:	46bd      	mov	sp, r7
 8011e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e68:	4770      	bx	lr

08011e6a <_modbus_tcp_close>:

#if STM_HAL
/* Closes the network connection and socket in TCP mode */
static void _modbus_tcp_close(modbus_t *ctx) {
 8011e6a:	b580      	push	{r7, lr}
 8011e6c:	b082      	sub	sp, #8
 8011e6e:	af00      	add	r7, sp, #0
 8011e70:	6078      	str	r0, [r7, #4]
	if (ctx->s >= 0) {
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	685b      	ldr	r3, [r3, #4]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	db09      	blt.n	8011e8e <_modbus_tcp_close+0x24>
		// Close the socket using W5500's socket close function
//        socket(ctx->s, Sn_MR_TCP, 0, SF_CLOSE); // Close the socket
		closesock(ctx->s);
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	685b      	ldr	r3, [r3, #4]
 8011e7e:	b2db      	uxtb	r3, r3
 8011e80:	4618      	mov	r0, r3
 8011e82:	f002 fc97 	bl	80147b4 <closesock>
		ctx->s = -1; // Reset the socket descriptor
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	f04f 32ff 	mov.w	r2, #4294967295
 8011e8c:	605a      	str	r2, [r3, #4]
	}
}
 8011e8e:	bf00      	nop
 8011e90:	3708      	adds	r7, #8
 8011e92:	46bd      	mov	sp, r7
 8011e94:	bd80      	pop	{r7, pc}

08011e96 <_modbus_tcp_flush>:
		close(ctx->s);
		ctx->s = -1;
	}
}
#endif
static int _modbus_tcp_flush(modbus_t *ctx) {
 8011e96:	b580      	push	{r7, lr}
 8011e98:	b0c6      	sub	sp, #280	@ 0x118
 8011e9a:	af00      	add	r7, sp, #0
 8011e9c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8011ea0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8011ea4:	6018      	str	r0, [r3, #0]
	int rc;
	// Use an unsigned 16-bit integer to reduce overflow risk. The flush function
	// is not expected to handle huge amounts of data (> 2GB).
	uint16_t rc_sum = 0;
 8011ea6:	2300      	movs	r3, #0
 8011ea8:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

	do {
		/* Extract the garbage from the socket */
		char devnull[MODBUS_TCP_MAX_ADU_LENGTH];
#if  STM_HAL
		rc = recv(ctx->s, (void*) devnull, MODBUS_TCP_MAX_ADU_LENGTH); //void buffer to be filled
 8011eac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8011eb0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	685b      	ldr	r3, [r3, #4]
 8011eb8:	b2db      	uxtb	r3, r3
 8011eba:	f107 010c 	add.w	r1, r7, #12
 8011ebe:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	f002 ff98 	bl	8014df8 <recv>
 8011ec8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
        if (rc == 1) {
            /* There is data to flush */
            rc = recv(ctx->s, devnull, MODBUS_TCP_MAX_ADU_LENGTH, 0);
        }
#endif
		if (rc > 0) {
 8011ecc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	dd20      	ble.n	8011f16 <_modbus_tcp_flush+0x80>
			// Check for overflow before adding
			if (rc_sum <= UINT16_MAX - rc) {
 8011ed4:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8011ed8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8011edc:	f5c3 437f 	rsb	r3, r3, #65280	@ 0xff00
 8011ee0:	33ff      	adds	r3, #255	@ 0xff
 8011ee2:	429a      	cmp	r2, r3
 8011ee4:	dc08      	bgt.n	8011ef8 <_modbus_tcp_flush+0x62>
				rc_sum += rc;
 8011ee6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8011eea:	b29a      	uxth	r2, r3
 8011eec:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8011ef0:	4413      	add	r3, r2
 8011ef2:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
 8011ef6:	e00e      	b.n	8011f16 <_modbus_tcp_flush+0x80>
			} else {
				// Handle overflow
				ctx->error_recovery = MODBUS_ERROR_RECOVERY_PROTOCOL;
 8011ef8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8011efc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	2204      	movs	r2, #4
 8011f04:	60da      	str	r2, [r3, #12]
				errno = EOVERFLOW;
 8011f06:	f006 f8ef 	bl	80180e8 <__errno>
 8011f0a:	4603      	mov	r3, r0
 8011f0c:	228b      	movs	r2, #139	@ 0x8b
 8011f0e:	601a      	str	r2, [r3, #0]
				return -1;
 8011f10:	f04f 33ff 	mov.w	r3, #4294967295
 8011f14:	e006      	b.n	8011f24 <_modbus_tcp_flush+0x8e>
			}
		}
	} while (rc == MODBUS_TCP_MAX_ADU_LENGTH);
 8011f16:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8011f1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011f1e:	d0c5      	beq.n	8011eac <_modbus_tcp_flush+0x16>

	return rc_sum;
 8011f20:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
}
 8011f24:	4618      	mov	r0, r3
 8011f26:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8011f2a:	46bd      	mov	sp, r7
 8011f2c:	bd80      	pop	{r7, pc}
	...

08011f30 <modbus_tcp_listen>:


int modbus_tcp_listen(modbus_t *ctx, int nb_connection) {
 8011f30:	b580      	push	{r7, lr}
 8011f32:	b084      	sub	sp, #16
 8011f34:	af00      	add	r7, sp, #0
 8011f36:	6078      	str	r0, [r7, #4]
 8011f38:	6039      	str	r1, [r7, #0]

    int8_t ret;
    uint8_t sn = SOCK_0;
 8011f3a:	2300      	movs	r3, #0
 8011f3c:	73fb      	strb	r3, [r7, #15]
   // modbus_tcp_t *ctx_tcp;

    // Validate input context
    if (ctx == NULL) {
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d107      	bne.n	8011f54 <modbus_tcp_listen+0x24>
        errno = EINVAL;
 8011f44:	f006 f8d0 	bl	80180e8 <__errno>
 8011f48:	4603      	mov	r3, r0
 8011f4a:	2216      	movs	r2, #22
 8011f4c:	601a      	str	r2, [r3, #0]
        return -1;
 8011f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8011f52:	e02d      	b.n	8011fb0 <modbus_tcp_listen+0x80>
    }

   // ctx_tcp = ctx->backend_data;

    // Step 1: Open a TCP socket in blocking mode
    ret = socket(sn, Sn_MR_TCP, MODBUS_TCP_DEFAULT_PORT, 0); // 0 = blocking mode
 8011f54:	7bf8      	ldrb	r0, [r7, #15]
 8011f56:	2300      	movs	r3, #0
 8011f58:	f44f 72fb 	mov.w	r2, #502	@ 0x1f6
 8011f5c:	2101      	movs	r1, #1
 8011f5e:	f002 fb15 	bl	801458c <socket>
 8011f62:	4603      	mov	r3, r0
 8011f64:	73bb      	strb	r3, [r7, #14]
    if (ret != sn) {
 8011f66:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8011f6a:	7bfb      	ldrb	r3, [r7, #15]
 8011f6c:	429a      	cmp	r2, r3
 8011f6e:	d002      	beq.n	8011f76 <modbus_tcp_listen+0x46>
        return SOCKERR_SOCKINIT;  // Socket initialization failed
 8011f70:	f06f 0302 	mvn.w	r3, #2
 8011f74:	e01c      	b.n	8011fb0 <modbus_tcp_listen+0x80>
    }

    // Step 2: Configure the socket to listen for incoming connections
    ret = listen(sn);
 8011f76:	7bfb      	ldrb	r3, [r7, #15]
 8011f78:	4618      	mov	r0, r3
 8011f7a:	f002 fc89 	bl	8014890 <listen>
 8011f7e:	4603      	mov	r3, r0
 8011f80:	73bb      	strb	r3, [r7, #14]
    if (ret != SOCK_OK) {
 8011f82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011f86:	2b01      	cmp	r3, #1
 8011f88:	d006      	beq.n	8011f98 <modbus_tcp_listen+0x68>
        closesock(sn);  // Clean up if listen fails
 8011f8a:	7bfb      	ldrb	r3, [r7, #15]
 8011f8c:	4618      	mov	r0, r3
 8011f8e:	f002 fc11 	bl	80147b4 <closesock>
        return ret;     // Return error code from listen
 8011f92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011f96:	e00b      	b.n	8011fb0 <modbus_tcp_listen+0x80>
    }

    // Update connection state if successful
    connection_state = STATE_LISTEN;
 8011f98:	4b07      	ldr	r3, [pc, #28]	@ (8011fb8 <modbus_tcp_listen+0x88>)
 8011f9a:	2201      	movs	r2, #1
 8011f9c:	701a      	strb	r2, [r3, #0]
    status = getSn_SR(SOCK_0);
 8011f9e:	f44f 7042 	mov.w	r0, #776	@ 0x308
 8011fa2:	f003 f8dd 	bl	8015160 <WIZCHIP_READ>
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	461a      	mov	r2, r3
 8011faa:	4b04      	ldr	r3, [pc, #16]	@ (8011fbc <modbus_tcp_listen+0x8c>)
 8011fac:	701a      	strb	r2, [r3, #0]

    // Socket is now listening on the Modbus TCP port
    return SOCK_OK;  // Successfully listening
 8011fae:	2301      	movs	r3, #1
}
 8011fb0:	4618      	mov	r0, r3
 8011fb2:	3710      	adds	r7, #16
 8011fb4:	46bd      	mov	sp, r7
 8011fb6:	bd80      	pop	{r7, pc}
 8011fb8:	20002374 	.word	0x20002374
 8011fbc:	20002375 	.word	0x20002375

08011fc0 <modbus_tcp_accept>:
}

#else


int modbus_tcp_accept(modbus_t *ctx, int *s) {
 8011fc0:	b590      	push	{r4, r7, lr}
 8011fc2:	b087      	sub	sp, #28
 8011fc4:	af02      	add	r7, sp, #8
 8011fc6:	6078      	str	r0, [r7, #4]
 8011fc8:	6039      	str	r1, [r7, #0]
    uint8_t remote_ip[4];
    uint16_t remote_port;
    int8_t ret;
    uint8_t sn = SOCK_0;
 8011fca:	2300      	movs	r3, #0
 8011fcc:	73fb      	strb	r3, [r7, #15]

    if (ctx == NULL) {
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d107      	bne.n	8011fe4 <modbus_tcp_accept+0x24>
        errno = EINVAL;
 8011fd4:	f006 f888 	bl	80180e8 <__errno>
 8011fd8:	4603      	mov	r3, r0
 8011fda:	2216      	movs	r2, #22
 8011fdc:	601a      	str	r2, [r3, #0]
        return -1;
 8011fde:	f04f 33ff 	mov.w	r3, #4294967295
 8011fe2:	e092      	b.n	801210a <modbus_tcp_accept+0x14a>
    }

    // Check if the socket is already in a listening state
    status = getSn_SR(SOCK_0);
 8011fe4:	f44f 7042 	mov.w	r0, #776	@ 0x308
 8011fe8:	f003 f8ba 	bl	8015160 <WIZCHIP_READ>
 8011fec:	4603      	mov	r3, r0
 8011fee:	461a      	mov	r2, r3
 8011ff0:	4b48      	ldr	r3, [pc, #288]	@ (8012114 <modbus_tcp_accept+0x154>)
 8011ff2:	701a      	strb	r2, [r3, #0]
    //Check the status
    if(status == SOCK_CLOSED){
 8011ff4:	4b47      	ldr	r3, [pc, #284]	@ (8012114 <modbus_tcp_accept+0x154>)
 8011ff6:	781b      	ldrb	r3, [r3, #0]
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	d12c      	bne.n	8012056 <modbus_tcp_accept+0x96>
        // Step 1: Open a TCP socket in blocking mode
        ret = socket(sn, Sn_MR_TCP, MODBUS_TCP_DEFAULT_PORT, 0); // 0 = blocking mode
 8011ffc:	7bf8      	ldrb	r0, [r7, #15]
 8011ffe:	2300      	movs	r3, #0
 8012000:	f44f 72fb 	mov.w	r2, #502	@ 0x1f6
 8012004:	2101      	movs	r1, #1
 8012006:	f002 fac1 	bl	801458c <socket>
 801200a:	4603      	mov	r3, r0
 801200c:	73bb      	strb	r3, [r7, #14]
        if (ret != sn) {
 801200e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8012012:	7bfb      	ldrb	r3, [r7, #15]
 8012014:	429a      	cmp	r2, r3
 8012016:	d002      	beq.n	801201e <modbus_tcp_accept+0x5e>
            return SOCKERR_SOCKINIT;  // Socket initialization failed
 8012018:	f06f 0302 	mvn.w	r3, #2
 801201c:	e075      	b.n	801210a <modbus_tcp_accept+0x14a>
        }

        // Step 2: Configure the socket to listen for incoming connections
        ret = listen(sn);
 801201e:	7bfb      	ldrb	r3, [r7, #15]
 8012020:	4618      	mov	r0, r3
 8012022:	f002 fc35 	bl	8014890 <listen>
 8012026:	4603      	mov	r3, r0
 8012028:	73bb      	strb	r3, [r7, #14]
        if (ret != SOCK_OK) {
 801202a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801202e:	2b01      	cmp	r3, #1
 8012030:	d006      	beq.n	8012040 <modbus_tcp_accept+0x80>
            closesock(sn);  // Clean up if listen fails
 8012032:	7bfb      	ldrb	r3, [r7, #15]
 8012034:	4618      	mov	r0, r3
 8012036:	f002 fbbd 	bl	80147b4 <closesock>
            return ret;     // Return error code from listen
 801203a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801203e:	e064      	b.n	801210a <modbus_tcp_accept+0x14a>
        }
        // Check if the socket is already in a listening state
        status = getSn_SR(SOCK_0);
 8012040:	f44f 7042 	mov.w	r0, #776	@ 0x308
 8012044:	f003 f88c 	bl	8015160 <WIZCHIP_READ>
 8012048:	4603      	mov	r3, r0
 801204a:	461a      	mov	r2, r3
 801204c:	4b31      	ldr	r3, [pc, #196]	@ (8012114 <modbus_tcp_accept+0x154>)
 801204e:	701a      	strb	r2, [r3, #0]
        connection_state = STATE_LISTEN;
 8012050:	4b31      	ldr	r3, [pc, #196]	@ (8012118 <modbus_tcp_accept+0x158>)
 8012052:	2201      	movs	r2, #1
 8012054:	701a      	strb	r2, [r3, #0]
    }


    if (status == SOCK_LISTEN) {
 8012056:	4b2f      	ldr	r3, [pc, #188]	@ (8012114 <modbus_tcp_accept+0x154>)
 8012058:	781b      	ldrb	r3, [r3, #0]
 801205a:	2b14      	cmp	r3, #20
 801205c:	d10f      	bne.n	801207e <modbus_tcp_accept+0xbe>
        // Wait for a connection request
        while (getSn_SR(SOCK_0) == SOCK_LISTEN) {
 801205e:	bf00      	nop
 8012060:	f44f 7042 	mov.w	r0, #776	@ 0x308
 8012064:	f003 f87c 	bl	8015160 <WIZCHIP_READ>
 8012068:	4603      	mov	r3, r0
 801206a:	2b14      	cmp	r3, #20
 801206c:	d0f8      	beq.n	8012060 <modbus_tcp_accept+0xa0>
            // Loop until connection is established
        }

        status = getSn_SR(SOCK_0);
 801206e:	f44f 7042 	mov.w	r0, #776	@ 0x308
 8012072:	f003 f875 	bl	8015160 <WIZCHIP_READ>
 8012076:	4603      	mov	r3, r0
 8012078:	461a      	mov	r2, r3
 801207a:	4b26      	ldr	r3, [pc, #152]	@ (8012114 <modbus_tcp_accept+0x154>)
 801207c:	701a      	strb	r2, [r3, #0]
    }

    // Verify if the connection is established
    if (status == SOCK_ESTABLISHED) {
 801207e:	4b25      	ldr	r3, [pc, #148]	@ (8012114 <modbus_tcp_accept+0x154>)
 8012080:	781b      	ldrb	r3, [r3, #0]
 8012082:	2b17      	cmp	r3, #23
 8012084:	d13f      	bne.n	8012106 <modbus_tcp_accept+0x146>
        // Retrieve the client's IP and port
        //getSn_DIPR(*s, remote_ip);  // Get destination IP (client IP)
        getSn_DIPR(SOCK_0, remote_ip);  // Get destination IP (client IP)
 8012086:	f107 0308 	add.w	r3, r7, #8
 801208a:	2204      	movs	r2, #4
 801208c:	4619      	mov	r1, r3
 801208e:	f640 4008 	movw	r0, #3080	@ 0xc08
 8012092:	f003 f8ff 	bl	8015294 <WIZCHIP_READ_BUF>
        remote_port = getSn_PORT(SOCK_0); // Get destination port (client port)
 8012096:	f44f 6081 	mov.w	r0, #1032	@ 0x408
 801209a:	f003 f861 	bl	8015160 <WIZCHIP_READ>
 801209e:	4603      	mov	r3, r0
 80120a0:	021b      	lsls	r3, r3, #8
 80120a2:	b29c      	uxth	r4, r3
 80120a4:	f44f 60a1 	mov.w	r0, #1288	@ 0x508
 80120a8:	f003 f85a 	bl	8015160 <WIZCHIP_READ>
 80120ac:	4603      	mov	r3, r0
 80120ae:	4423      	add	r3, r4
 80120b0:	81bb      	strh	r3, [r7, #12]
        printf("Remote ip: %d.%d.%d.%d \t Port: %d \n",remote_ip[0],remote_ip[1],remote_ip[2],remote_ip[3],remote_port );
 80120b2:	7a3b      	ldrb	r3, [r7, #8]
 80120b4:	4619      	mov	r1, r3
 80120b6:	7a7b      	ldrb	r3, [r7, #9]
 80120b8:	4618      	mov	r0, r3
 80120ba:	7abb      	ldrb	r3, [r7, #10]
 80120bc:	461c      	mov	r4, r3
 80120be:	7afb      	ldrb	r3, [r7, #11]
 80120c0:	461a      	mov	r2, r3
 80120c2:	89bb      	ldrh	r3, [r7, #12]
 80120c4:	9301      	str	r3, [sp, #4]
 80120c6:	9200      	str	r2, [sp, #0]
 80120c8:	4623      	mov	r3, r4
 80120ca:	4602      	mov	r2, r0
 80120cc:	4813      	ldr	r0, [pc, #76]	@ (801211c <modbus_tcp_accept+0x15c>)
 80120ce:	f005 fb8f 	bl	80177f0 <iprintf>

        // Set the context socket to the current socket number
        ctx->s = SOCK_0;//*s;
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	2200      	movs	r2, #0
 80120d6:	605a      	str	r2, [r3, #4]

        if (ctx->debug) {
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	689b      	ldr	r3, [r3, #8]
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d00f      	beq.n	8012100 <modbus_tcp_accept+0x140>
            printf("Client connection accepted from %d.%d.%d.%d:%d\n",
                   remote_ip[0], remote_ip[1], remote_ip[2], remote_ip[3], remote_port);
 80120e0:	7a3b      	ldrb	r3, [r7, #8]
            printf("Client connection accepted from %d.%d.%d.%d:%d\n",
 80120e2:	4619      	mov	r1, r3
                   remote_ip[0], remote_ip[1], remote_ip[2], remote_ip[3], remote_port);
 80120e4:	7a7b      	ldrb	r3, [r7, #9]
            printf("Client connection accepted from %d.%d.%d.%d:%d\n",
 80120e6:	4618      	mov	r0, r3
                   remote_ip[0], remote_ip[1], remote_ip[2], remote_ip[3], remote_port);
 80120e8:	7abb      	ldrb	r3, [r7, #10]
            printf("Client connection accepted from %d.%d.%d.%d:%d\n",
 80120ea:	461c      	mov	r4, r3
                   remote_ip[0], remote_ip[1], remote_ip[2], remote_ip[3], remote_port);
 80120ec:	7afb      	ldrb	r3, [r7, #11]
            printf("Client connection accepted from %d.%d.%d.%d:%d\n",
 80120ee:	461a      	mov	r2, r3
 80120f0:	89bb      	ldrh	r3, [r7, #12]
 80120f2:	9301      	str	r3, [sp, #4]
 80120f4:	9200      	str	r2, [sp, #0]
 80120f6:	4623      	mov	r3, r4
 80120f8:	4602      	mov	r2, r0
 80120fa:	4809      	ldr	r0, [pc, #36]	@ (8012120 <modbus_tcp_accept+0x160>)
 80120fc:	f005 fb78 	bl	80177f0 <iprintf>
        }

        return ctx->s;
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	685b      	ldr	r3, [r3, #4]
 8012104:	e001      	b.n	801210a <modbus_tcp_accept+0x14a>
    } else {
        // No connection established

        return -1;
 8012106:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 801210a:	4618      	mov	r0, r3
 801210c:	3714      	adds	r7, #20
 801210e:	46bd      	mov	sp, r7
 8012110:	bd90      	pop	{r4, r7, pc}
 8012112:	bf00      	nop
 8012114:	20002375 	.word	0x20002375
 8012118:	20002374 	.word	0x20002374
 801211c:	0801c698 	.word	0x0801c698
 8012120:	0801c6bc 	.word	0x0801c6bc

08012124 <_modbus_tcp_select>:
    }
#endif
	return ctx->s;
}
#if STM_HAL
static int _modbus_tcp_select(modbus_t *ctx, fd_set *rset, struct timeval *tv, int length_to_read) {
 8012124:	b580      	push	{r7, lr}
 8012126:	b088      	sub	sp, #32
 8012128:	af00      	add	r7, sp, #0
 801212a:	60f8      	str	r0, [r7, #12]
 801212c:	60b9      	str	r1, [r7, #8]
 801212e:	607a      	str	r2, [r7, #4]
 8012130:	603b      	str	r3, [r7, #0]
    uint8_t sock_num = ctx->s;  // Assuming 's' holds the socket number
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	685b      	ldr	r3, [r3, #4]
 8012136:	77fb      	strb	r3, [r7, #31]
    uint32_t start_time = HAL_GetTick(); // Using HAL for timing
 8012138:	f7f7 f9d8 	bl	80094ec <HAL_GetTick>
 801213c:	61b8      	str	r0, [r7, #24]
    uint32_t timeout = (tv->tv_sec * 1000) + (tv->tv_usec / 1000); // Convert timeout to milliseconds
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012144:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8012148:	fb03 f202 	mul.w	r2, r3, r2
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	689b      	ldr	r3, [r3, #8]
 8012150:	4927      	ldr	r1, [pc, #156]	@ (80121f0 <_modbus_tcp_select+0xcc>)
 8012152:	fb81 0103 	smull	r0, r1, r1, r3
 8012156:	1189      	asrs	r1, r1, #6
 8012158:	17db      	asrs	r3, r3, #31
 801215a:	1acb      	subs	r3, r1, r3
 801215c:	4413      	add	r3, r2
 801215e:	617b      	str	r3, [r7, #20]

    while (1) {
        // Check if the socket is established
        if (getSn_SR(sock_num) == SOCK_ESTABLISHED) {
 8012160:	7ffb      	ldrb	r3, [r7, #31]
 8012162:	009b      	lsls	r3, r3, #2
 8012164:	3301      	adds	r3, #1
 8012166:	00db      	lsls	r3, r3, #3
 8012168:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 801216c:	4618      	mov	r0, r3
 801216e:	f002 fff7 	bl	8015160 <WIZCHIP_READ>
 8012172:	4603      	mov	r3, r0
 8012174:	2b17      	cmp	r3, #23
 8012176:	d10a      	bne.n	801218e <_modbus_tcp_select+0x6a>
            // Check if there is data available in the RX buffer
            if (getSn_RX_RSR(sock_num) >= length_to_read) {
 8012178:	7ffb      	ldrb	r3, [r7, #31]
 801217a:	4618      	mov	r0, r3
 801217c:	f003 f993 	bl	80154a6 <getSn_RX_RSR>
 8012180:	4603      	mov	r3, r0
 8012182:	461a      	mov	r2, r3
 8012184:	683b      	ldr	r3, [r7, #0]
 8012186:	4293      	cmp	r3, r2
 8012188:	dc19      	bgt.n	80121be <_modbus_tcp_select+0x9a>
                return 1; // Data is ready to be read
 801218a:	2301      	movs	r3, #1
 801218c:	e02b      	b.n	80121e6 <_modbus_tcp_select+0xc2>
            }
        } else if (getSn_SR(sock_num) == SOCK_CLOSE_WAIT) {
 801218e:	7ffb      	ldrb	r3, [r7, #31]
 8012190:	009b      	lsls	r3, r3, #2
 8012192:	3301      	adds	r3, #1
 8012194:	00db      	lsls	r3, r3, #3
 8012196:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 801219a:	4618      	mov	r0, r3
 801219c:	f002 ffe0 	bl	8015160 <WIZCHIP_READ>
 80121a0:	4603      	mov	r3, r0
 80121a2:	2b1c      	cmp	r3, #28
 80121a4:	d10b      	bne.n	80121be <_modbus_tcp_select+0x9a>
            // Connection is closed
            close(sock_num); // Close the socket
 80121a6:	7ffb      	ldrb	r3, [r7, #31]
 80121a8:	4618      	mov	r0, r3
 80121aa:	f005 ffcb 	bl	8018144 <close>
            errno = ENOTCONN; // Set "not connected" error
 80121ae:	f005 ff9b 	bl	80180e8 <__errno>
 80121b2:	4603      	mov	r3, r0
 80121b4:	2280      	movs	r2, #128	@ 0x80
 80121b6:	601a      	str	r2, [r3, #0]
            return -1;
 80121b8:	f04f 33ff 	mov.w	r3, #4294967295
 80121bc:	e013      	b.n	80121e6 <_modbus_tcp_select+0xc2>
        }

        // Check if the timeout has been reached
        if ((HAL_GetTick() - start_time) >= timeout) {
 80121be:	f7f7 f995 	bl	80094ec <HAL_GetTick>
 80121c2:	4602      	mov	r2, r0
 80121c4:	69bb      	ldr	r3, [r7, #24]
 80121c6:	1ad3      	subs	r3, r2, r3
 80121c8:	697a      	ldr	r2, [r7, #20]
 80121ca:	429a      	cmp	r2, r3
 80121cc:	d807      	bhi.n	80121de <_modbus_tcp_select+0xba>
            errno = ETIMEDOUT; // Set timeout error
 80121ce:	f005 ff8b 	bl	80180e8 <__errno>
 80121d2:	4603      	mov	r3, r0
 80121d4:	2274      	movs	r2, #116	@ 0x74
 80121d6:	601a      	str	r2, [r3, #0]
            return -1; // Indicate a timeout occurred
 80121d8:	f04f 33ff 	mov.w	r3, #4294967295
 80121dc:	e003      	b.n	80121e6 <_modbus_tcp_select+0xc2>
        }

        // Optional: small delay to avoid busy waiting
        HAL_Delay(1); // Delay for 1 ms
 80121de:	2001      	movs	r0, #1
 80121e0:	f7f7 f990 	bl	8009504 <HAL_Delay>
        if (getSn_SR(sock_num) == SOCK_ESTABLISHED) {
 80121e4:	e7bc      	b.n	8012160 <_modbus_tcp_select+0x3c>
    }

    // This return statement is just for safety; it should never be reached
    return -1;
}
 80121e6:	4618      	mov	r0, r3
 80121e8:	3720      	adds	r7, #32
 80121ea:	46bd      	mov	sp, r7
 80121ec:	bd80      	pop	{r7, pc}
 80121ee:	bf00      	nop
 80121f0:	10624dd3 	.word	0x10624dd3

080121f4 <_modbus_tcp_free>:
	}

	return s_rc;
}
#endif
static void _modbus_tcp_free(modbus_t *ctx) {
 80121f4:	b580      	push	{r7, lr}
 80121f6:	b082      	sub	sp, #8
 80121f8:	af00      	add	r7, sp, #0
 80121fa:	6078      	str	r0, [r7, #4]
	if (ctx->backend_data) {
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012200:	2b00      	cmp	r3, #0
 8012202:	d004      	beq.n	801220e <_modbus_tcp_free+0x1a>
		free(ctx->backend_data);
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012208:	4618      	mov	r0, r3
 801220a:	f004 f943 	bl	8016494 <free>
	}
	free(ctx);
 801220e:	6878      	ldr	r0, [r7, #4]
 8012210:	f004 f940 	bl	8016494 <free>
}
 8012214:	bf00      	nop
 8012216:	3708      	adds	r7, #8
 8012218:	46bd      	mov	sp, r7
 801221a:	bd80      	pop	{r7, pc}

0801221c <modbus_new_tcp>:
		_modbus_tcp_is_connected, _modbus_tcp_close, _modbus_tcp_flush,
		_modbus_tcp_select, _modbus_tcp_pi_free };

// clang-format on

modbus_t* modbus_new_tcp(const char *ip, int port) {
 801221c:	b580      	push	{r7, lr}
 801221e:	b086      	sub	sp, #24
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
 8012224:	6039      	str	r1, [r7, #0]
        fprintf(stderr, "Could not install SIGPIPE handler.\n");
        return NULL;
    }
#endif

	ctx = (modbus_t*) malloc(sizeof(modbus_t));
 8012226:	2050      	movs	r0, #80	@ 0x50
 8012228:	f004 f92c 	bl	8016484 <malloc>
 801222c:	4603      	mov	r3, r0
 801222e:	617b      	str	r3, [r7, #20]
	if (ctx == NULL) {
 8012230:	697b      	ldr	r3, [r7, #20]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d101      	bne.n	801223a <modbus_new_tcp+0x1e>
		return NULL;
 8012236:	2300      	movs	r3, #0
 8012238:	e062      	b.n	8012300 <modbus_new_tcp+0xe4>
	}
	_modbus_init_common(ctx);
 801223a:	6978      	ldr	r0, [r7, #20]
 801223c:	f001 ffb8 	bl	80141b0 <_modbus_init_common>

	/* Could be changed after to reach a remote serial Modbus device */
	ctx->slave = MODBUS_TCP_SLAVE;
 8012240:	697b      	ldr	r3, [r7, #20]
 8012242:	22ff      	movs	r2, #255	@ 0xff
 8012244:	601a      	str	r2, [r3, #0]

	ctx->backend = &_modbus_tcp_backend;
 8012246:	697b      	ldr	r3, [r7, #20]
 8012248:	4a2f      	ldr	r2, [pc, #188]	@ (8012308 <modbus_new_tcp+0xec>)
 801224a:	649a      	str	r2, [r3, #72]	@ 0x48

	ctx->backend_data = (modbus_tcp_t*) malloc(sizeof(modbus_tcp_t));
 801224c:	2018      	movs	r0, #24
 801224e:	f004 f919 	bl	8016484 <malloc>
 8012252:	4603      	mov	r3, r0
 8012254:	461a      	mov	r2, r3
 8012256:	697b      	ldr	r3, [r7, #20]
 8012258:	64da      	str	r2, [r3, #76]	@ 0x4c
	if (ctx->backend_data == NULL) {
 801225a:	697b      	ldr	r3, [r7, #20]
 801225c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801225e:	2b00      	cmp	r3, #0
 8012260:	d109      	bne.n	8012276 <modbus_new_tcp+0x5a>
		modbus_free(ctx);
 8012262:	6978      	ldr	r0, [r7, #20]
 8012264:	f002 f852 	bl	801430c <modbus_free>
		errno = ENOMEM;
 8012268:	f005 ff3e 	bl	80180e8 <__errno>
 801226c:	4603      	mov	r3, r0
 801226e:	220c      	movs	r2, #12
 8012270:	601a      	str	r2, [r3, #0]
		return NULL;
 8012272:	2300      	movs	r3, #0
 8012274:	e044      	b.n	8012300 <modbus_new_tcp+0xe4>
	}
	ctx_tcp = (modbus_tcp_t*) ctx->backend_data;
 8012276:	697b      	ldr	r3, [r7, #20]
 8012278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801227a:	613b      	str	r3, [r7, #16]

	if (ip != NULL) {
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	2b00      	cmp	r3, #0
 8012280:	d034      	beq.n	80122ec <modbus_new_tcp+0xd0>
		dest_size = sizeof(char) * 16;
 8012282:	2310      	movs	r3, #16
 8012284:	60fb      	str	r3, [r7, #12]
		ret_size = strlcpy(ctx_tcp->ip, ip, dest_size);
 8012286:	693b      	ldr	r3, [r7, #16]
 8012288:	3308      	adds	r3, #8
 801228a:	68fa      	ldr	r2, [r7, #12]
 801228c:	6879      	ldr	r1, [r7, #4]
 801228e:	4618      	mov	r0, r3
 8012290:	f002 f94a 	bl	8014528 <strlcpy>
 8012294:	60b8      	str	r0, [r7, #8]
		if (ret_size == 0) {
 8012296:	68bb      	ldr	r3, [r7, #8]
 8012298:	2b00      	cmp	r3, #0
 801229a:	d111      	bne.n	80122c0 <modbus_new_tcp+0xa4>
			fprintf(stderr, "The IP string is empty\n");
 801229c:	4b1b      	ldr	r3, [pc, #108]	@ (801230c <modbus_new_tcp+0xf0>)
 801229e:	681b      	ldr	r3, [r3, #0]
 80122a0:	68db      	ldr	r3, [r3, #12]
 80122a2:	2217      	movs	r2, #23
 80122a4:	2101      	movs	r1, #1
 80122a6:	481a      	ldr	r0, [pc, #104]	@ (8012310 <modbus_new_tcp+0xf4>)
 80122a8:	f005 fa94 	bl	80177d4 <fwrite>
			modbus_free(ctx);
 80122ac:	6978      	ldr	r0, [r7, #20]
 80122ae:	f002 f82d 	bl	801430c <modbus_free>
			errno = EINVAL;
 80122b2:	f005 ff19 	bl	80180e8 <__errno>
 80122b6:	4603      	mov	r3, r0
 80122b8:	2216      	movs	r2, #22
 80122ba:	601a      	str	r2, [r3, #0]
			return NULL;
 80122bc:	2300      	movs	r3, #0
 80122be:	e01f      	b.n	8012300 <modbus_new_tcp+0xe4>
		}

		if (ret_size >= dest_size) {
 80122c0:	68ba      	ldr	r2, [r7, #8]
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	429a      	cmp	r2, r3
 80122c6:	d314      	bcc.n	80122f2 <modbus_new_tcp+0xd6>
			fprintf(stderr, "The IP string has been truncated\n");
 80122c8:	4b10      	ldr	r3, [pc, #64]	@ (801230c <modbus_new_tcp+0xf0>)
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	68db      	ldr	r3, [r3, #12]
 80122ce:	2221      	movs	r2, #33	@ 0x21
 80122d0:	2101      	movs	r1, #1
 80122d2:	4810      	ldr	r0, [pc, #64]	@ (8012314 <modbus_new_tcp+0xf8>)
 80122d4:	f005 fa7e 	bl	80177d4 <fwrite>
			modbus_free(ctx);
 80122d8:	6978      	ldr	r0, [r7, #20]
 80122da:	f002 f817 	bl	801430c <modbus_free>
			errno = EINVAL;
 80122de:	f005 ff03 	bl	80180e8 <__errno>
 80122e2:	4603      	mov	r3, r0
 80122e4:	2216      	movs	r2, #22
 80122e6:	601a      	str	r2, [r3, #0]
			return NULL;
 80122e8:	2300      	movs	r3, #0
 80122ea:	e009      	b.n	8012300 <modbus_new_tcp+0xe4>
		}
	} else {
		ctx_tcp->ip[0] = '0';
 80122ec:	693b      	ldr	r3, [r7, #16]
 80122ee:	2230      	movs	r2, #48	@ 0x30
 80122f0:	721a      	strb	r2, [r3, #8]
	}
	ctx_tcp->port = port;
 80122f2:	693b      	ldr	r3, [r7, #16]
 80122f4:	683a      	ldr	r2, [r7, #0]
 80122f6:	605a      	str	r2, [r3, #4]
	ctx_tcp->t_id = 0;
 80122f8:	693b      	ldr	r3, [r7, #16]
 80122fa:	2200      	movs	r2, #0
 80122fc:	801a      	strh	r2, [r3, #0]

	return ctx;
 80122fe:	697b      	ldr	r3, [r7, #20]
}
 8012300:	4618      	mov	r0, r3
 8012302:	3718      	adds	r7, #24
 8012304:	46bd      	mov	sp, r7
 8012306:	bd80      	pop	{r7, pc}
 8012308:	0801d290 	.word	0x0801d290
 801230c:	2000008c 	.word	0x2000008c
 8012310:	0801c6f0 	.word	0x0801c6f0
 8012314:	0801c708 	.word	0x0801c708

08012318 <modbus_strerror>:
    _STEP_META,
    _STEP_DATA
} _step_t;

const char *modbus_strerror(int errnum)
{
 8012318:	b580      	push	{r7, lr}
 801231a:	b082      	sub	sp, #8
 801231c:	af00      	add	r7, sp, #0
 801231e:	6078      	str	r0, [r7, #4]
    switch (errnum) {
 8012320:	687a      	ldr	r2, [r7, #4]
 8012322:	4b27      	ldr	r3, [pc, #156]	@ (80123c0 <modbus_strerror+0xa8>)
 8012324:	4413      	add	r3, r2
 8012326:	2b10      	cmp	r3, #16
 8012328:	d842      	bhi.n	80123b0 <modbus_strerror+0x98>
 801232a:	a201      	add	r2, pc, #4	@ (adr r2, 8012330 <modbus_strerror+0x18>)
 801232c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012330:	08012375 	.word	0x08012375
 8012334:	08012379 	.word	0x08012379
 8012338:	0801237d 	.word	0x0801237d
 801233c:	08012381 	.word	0x08012381
 8012340:	08012385 	.word	0x08012385
 8012344:	08012389 	.word	0x08012389
 8012348:	0801238d 	.word	0x0801238d
 801234c:	08012391 	.word	0x08012391
 8012350:	080123b1 	.word	0x080123b1
 8012354:	08012395 	.word	0x08012395
 8012358:	08012399 	.word	0x08012399
 801235c:	0801239d 	.word	0x0801239d
 8012360:	080123a1 	.word	0x080123a1
 8012364:	080123a5 	.word	0x080123a5
 8012368:	080123b1 	.word	0x080123b1
 801236c:	080123a9 	.word	0x080123a9
 8012370:	080123ad 	.word	0x080123ad
    case EMBXILFUN:
        return "Illegal function";
 8012374:	4b13      	ldr	r3, [pc, #76]	@ (80123c4 <modbus_strerror+0xac>)
 8012376:	e01f      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBXILADD:
        return "Illegal data address";
 8012378:	4b13      	ldr	r3, [pc, #76]	@ (80123c8 <modbus_strerror+0xb0>)
 801237a:	e01d      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBXILVAL:
        return "Illegal data value";
 801237c:	4b13      	ldr	r3, [pc, #76]	@ (80123cc <modbus_strerror+0xb4>)
 801237e:	e01b      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBXSFAIL:
        return "Slave device or server failure";
 8012380:	4b13      	ldr	r3, [pc, #76]	@ (80123d0 <modbus_strerror+0xb8>)
 8012382:	e019      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBXACK:
        return "Acknowledge";
 8012384:	4b13      	ldr	r3, [pc, #76]	@ (80123d4 <modbus_strerror+0xbc>)
 8012386:	e017      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBXSBUSY:
        return "Slave device or server is busy";
 8012388:	4b13      	ldr	r3, [pc, #76]	@ (80123d8 <modbus_strerror+0xc0>)
 801238a:	e015      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBXNACK:
        return "Negative acknowledge";
 801238c:	4b13      	ldr	r3, [pc, #76]	@ (80123dc <modbus_strerror+0xc4>)
 801238e:	e013      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBXMEMPAR:
        return "Memory parity error";
 8012390:	4b13      	ldr	r3, [pc, #76]	@ (80123e0 <modbus_strerror+0xc8>)
 8012392:	e011      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBXGPATH:
        return "Gateway path unavailable";
 8012394:	4b13      	ldr	r3, [pc, #76]	@ (80123e4 <modbus_strerror+0xcc>)
 8012396:	e00f      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBXGTAR:
        return "Target device failed to respond";
 8012398:	4b13      	ldr	r3, [pc, #76]	@ (80123e8 <modbus_strerror+0xd0>)
 801239a:	e00d      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBBADCRC:
        return "Invalid CRC";
 801239c:	4b13      	ldr	r3, [pc, #76]	@ (80123ec <modbus_strerror+0xd4>)
 801239e:	e00b      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBBADDATA:
        return "Invalid data";
 80123a0:	4b13      	ldr	r3, [pc, #76]	@ (80123f0 <modbus_strerror+0xd8>)
 80123a2:	e009      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBBADEXC:
        return "Invalid exception code";
 80123a4:	4b13      	ldr	r3, [pc, #76]	@ (80123f4 <modbus_strerror+0xdc>)
 80123a6:	e007      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBMDATA:
        return "Too many data";
 80123a8:	4b13      	ldr	r3, [pc, #76]	@ (80123f8 <modbus_strerror+0xe0>)
 80123aa:	e005      	b.n	80123b8 <modbus_strerror+0xa0>
    case EMBBADSLAVE:
        return "Response not from requested slave";
 80123ac:	4b13      	ldr	r3, [pc, #76]	@ (80123fc <modbus_strerror+0xe4>)
 80123ae:	e003      	b.n	80123b8 <modbus_strerror+0xa0>
    default:
        return strerror(errnum);
 80123b0:	6878      	ldr	r0, [r7, #4]
 80123b2:	f005 fe33 	bl	801801c <strerror>
 80123b6:	4603      	mov	r3, r0
    }
}
 80123b8:	4618      	mov	r0, r3
 80123ba:	3708      	adds	r7, #8
 80123bc:	46bd      	mov	sp, r7
 80123be:	bd80      	pop	{r7, pc}
 80123c0:	f94dbdb1 	.word	0xf94dbdb1
 80123c4:	0801c730 	.word	0x0801c730
 80123c8:	0801c744 	.word	0x0801c744
 80123cc:	0801c75c 	.word	0x0801c75c
 80123d0:	0801c770 	.word	0x0801c770
 80123d4:	0801c790 	.word	0x0801c790
 80123d8:	0801c79c 	.word	0x0801c79c
 80123dc:	0801c7bc 	.word	0x0801c7bc
 80123e0:	0801c7d4 	.word	0x0801c7d4
 80123e4:	0801c7e8 	.word	0x0801c7e8
 80123e8:	0801c804 	.word	0x0801c804
 80123ec:	0801c824 	.word	0x0801c824
 80123f0:	0801c830 	.word	0x0801c830
 80123f4:	0801c840 	.word	0x0801c840
 80123f8:	0801c858 	.word	0x0801c858
 80123fc:	0801c868 	.word	0x0801c868

08012400 <_error_print>:

void _error_print(modbus_t *ctx, const char *context)
{
 8012400:	b590      	push	{r4, r7, lr}
 8012402:	b083      	sub	sp, #12
 8012404:	af00      	add	r7, sp, #0
 8012406:	6078      	str	r0, [r7, #4]
 8012408:	6039      	str	r1, [r7, #0]
    if (ctx->debug) {
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	689b      	ldr	r3, [r3, #8]
 801240e:	2b00      	cmp	r3, #0
 8012410:	d022      	beq.n	8012458 <_error_print+0x58>
        fprintf(stderr, "ERROR %s", modbus_strerror(errno));
 8012412:	4b13      	ldr	r3, [pc, #76]	@ (8012460 <_error_print+0x60>)
 8012414:	681b      	ldr	r3, [r3, #0]
 8012416:	68dc      	ldr	r4, [r3, #12]
 8012418:	f005 fe66 	bl	80180e8 <__errno>
 801241c:	4603      	mov	r3, r0
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	4618      	mov	r0, r3
 8012422:	f7ff ff79 	bl	8012318 <modbus_strerror>
 8012426:	4603      	mov	r3, r0
 8012428:	461a      	mov	r2, r3
 801242a:	490e      	ldr	r1, [pc, #56]	@ (8012464 <_error_print+0x64>)
 801242c:	4620      	mov	r0, r4
 801242e:	f005 f929 	bl	8017684 <fiprintf>
        if (context != NULL) {
 8012432:	683b      	ldr	r3, [r7, #0]
 8012434:	2b00      	cmp	r3, #0
 8012436:	d008      	beq.n	801244a <_error_print+0x4a>
            fprintf(stderr, ": %s\n", context);
 8012438:	4b09      	ldr	r3, [pc, #36]	@ (8012460 <_error_print+0x60>)
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	68db      	ldr	r3, [r3, #12]
 801243e:	683a      	ldr	r2, [r7, #0]
 8012440:	4909      	ldr	r1, [pc, #36]	@ (8012468 <_error_print+0x68>)
 8012442:	4618      	mov	r0, r3
 8012444:	f005 f91e 	bl	8017684 <fiprintf>
        } else {
            fprintf(stderr, "\n");
        }
    }
}
 8012448:	e006      	b.n	8012458 <_error_print+0x58>
            fprintf(stderr, "\n");
 801244a:	4b05      	ldr	r3, [pc, #20]	@ (8012460 <_error_print+0x60>)
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	68db      	ldr	r3, [r3, #12]
 8012450:	4619      	mov	r1, r3
 8012452:	200a      	movs	r0, #10
 8012454:	f005 f94c 	bl	80176f0 <fputc>
}
 8012458:	bf00      	nop
 801245a:	370c      	adds	r7, #12
 801245c:	46bd      	mov	sp, r7
 801245e:	bd90      	pop	{r4, r7, pc}
 8012460:	2000008c 	.word	0x2000008c
 8012464:	0801c88c 	.word	0x0801c88c
 8012468:	0801c898 	.word	0x0801c898

0801246c <_sleep_response_timeout>:

static void _sleep_response_timeout(modbus_t *ctx)
{
 801246c:	b580      	push	{r7, lr}
 801246e:	b084      	sub	sp, #16
 8012470:	af00      	add	r7, sp, #0
 8012472:	6078      	str	r0, [r7, #4]
//    while (nanosleep(&request, &remaining) == -1 && errno == EINTR) {
//        request = remaining;
//    }

    // Calculate timeout in milliseconds
    uint32_t timeout_ms = (ctx->response_timeout.tv_sec * 1000) + (ctx->response_timeout.tv_usec / 1000);
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 801247a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801247e:	fb03 f202 	mul.w	r2, r3, r2
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	6a1b      	ldr	r3, [r3, #32]
 8012486:	4907      	ldr	r1, [pc, #28]	@ (80124a4 <_sleep_response_timeout+0x38>)
 8012488:	fb81 0103 	smull	r0, r1, r1, r3
 801248c:	1189      	asrs	r1, r1, #6
 801248e:	17db      	asrs	r3, r3, #31
 8012490:	1acb      	subs	r3, r1, r3
 8012492:	4413      	add	r3, r2
 8012494:	60fb      	str	r3, [r7, #12]

    // Implement delay
    HAL_Delay(timeout_ms);
 8012496:	68f8      	ldr	r0, [r7, #12]
 8012498:	f7f7 f834 	bl	8009504 <HAL_Delay>
#endif
}
 801249c:	bf00      	nop
 801249e:	3710      	adds	r7, #16
 80124a0:	46bd      	mov	sp, r7
 80124a2:	bd80      	pop	{r7, pc}
 80124a4:	10624dd3 	.word	0x10624dd3

080124a8 <modbus_flush>:

int modbus_flush(modbus_t *ctx)
{
 80124a8:	b580      	push	{r7, lr}
 80124aa:	b084      	sub	sp, #16
 80124ac:	af00      	add	r7, sp, #0
 80124ae:	6078      	str	r0, [r7, #4]
    int rc;

    if (ctx == NULL) {
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d107      	bne.n	80124c6 <modbus_flush+0x1e>
        errno = EINVAL;
 80124b6:	f005 fe17 	bl	80180e8 <__errno>
 80124ba:	4603      	mov	r3, r0
 80124bc:	2216      	movs	r2, #22
 80124be:	601a      	str	r2, [r3, #0]
        return -1;
 80124c0:	f04f 33ff 	mov.w	r3, #4294967295
 80124c4:	e012      	b.n	80124ec <modbus_flush+0x44>
    }

    rc = ctx->backend->flush(ctx);
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80124ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80124cc:	6878      	ldr	r0, [r7, #4]
 80124ce:	4798      	blx	r3
 80124d0:	60f8      	str	r0, [r7, #12]
    if (rc != -1 && ctx->debug) {
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124d8:	d007      	beq.n	80124ea <modbus_flush+0x42>
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	689b      	ldr	r3, [r3, #8]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d003      	beq.n	80124ea <modbus_flush+0x42>
        /* Not all backends are able to return the number of bytes flushed */
        printf("Bytes flushed (%d)\n", rc);
 80124e2:	68f9      	ldr	r1, [r7, #12]
 80124e4:	4803      	ldr	r0, [pc, #12]	@ (80124f4 <modbus_flush+0x4c>)
 80124e6:	f005 f983 	bl	80177f0 <iprintf>
    }
    return rc;
 80124ea:	68fb      	ldr	r3, [r7, #12]
}
 80124ec:	4618      	mov	r0, r3
 80124ee:	3710      	adds	r7, #16
 80124f0:	46bd      	mov	sp, r7
 80124f2:	bd80      	pop	{r7, pc}
 80124f4:	0801c8a0 	.word	0x0801c8a0

080124f8 <send_msg>:
    return offset + length + ctx->backend->checksum_length;
}

/* Sends a request/response */
static int send_msg(modbus_t *ctx, uint8_t *msg, int msg_length)
{
 80124f8:	b580      	push	{r7, lr}
 80124fa:	b088      	sub	sp, #32
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	60f8      	str	r0, [r7, #12]
 8012500:	60b9      	str	r1, [r7, #8]
 8012502:	607a      	str	r2, [r7, #4]
    int rc;
    int i;

    msg_length = ctx->backend->send_msg_pre(msg, msg_length);
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012508:	6a1b      	ldr	r3, [r3, #32]
 801250a:	6879      	ldr	r1, [r7, #4]
 801250c:	68b8      	ldr	r0, [r7, #8]
 801250e:	4798      	blx	r3
 8012510:	6078      	str	r0, [r7, #4]

    if (ctx->debug) {
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	689b      	ldr	r3, [r3, #8]
 8012516:	2b00      	cmp	r3, #0
 8012518:	d014      	beq.n	8012544 <send_msg+0x4c>
        for (i = 0; i < msg_length; i++)
 801251a:	2300      	movs	r3, #0
 801251c:	61fb      	str	r3, [r7, #28]
 801251e:	e00a      	b.n	8012536 <send_msg+0x3e>
            printf("[%.2X]", msg[i]);
 8012520:	69fb      	ldr	r3, [r7, #28]
 8012522:	68ba      	ldr	r2, [r7, #8]
 8012524:	4413      	add	r3, r2
 8012526:	781b      	ldrb	r3, [r3, #0]
 8012528:	4619      	mov	r1, r3
 801252a:	4836      	ldr	r0, [pc, #216]	@ (8012604 <send_msg+0x10c>)
 801252c:	f005 f960 	bl	80177f0 <iprintf>
        for (i = 0; i < msg_length; i++)
 8012530:	69fb      	ldr	r3, [r7, #28]
 8012532:	3301      	adds	r3, #1
 8012534:	61fb      	str	r3, [r7, #28]
 8012536:	69fa      	ldr	r2, [r7, #28]
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	429a      	cmp	r2, r3
 801253c:	dbf0      	blt.n	8012520 <send_msg+0x28>
        printf("\n");
 801253e:	200a      	movs	r0, #10
 8012540:	f005 f99c 	bl	801787c <putchar>
    }

    /* In recovery mode, the write command will be issued until to be
       successful! Disabled by default. */
    do {
        rc = ctx->backend->send(ctx, msg, msg_length);
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801254a:	687a      	ldr	r2, [r7, #4]
 801254c:	68b9      	ldr	r1, [r7, #8]
 801254e:	68f8      	ldr	r0, [r7, #12]
 8012550:	4798      	blx	r3
 8012552:	61b8      	str	r0, [r7, #24]
        if (rc == -1) {
 8012554:	69bb      	ldr	r3, [r7, #24]
 8012556:	f1b3 3fff 	cmp.w	r3, #4294967295
 801255a:	d135      	bne.n	80125c8 <send_msg+0xd0>
            _error_print(ctx, NULL);
 801255c:	2100      	movs	r1, #0
 801255e:	68f8      	ldr	r0, [r7, #12]
 8012560:	f7ff ff4e 	bl	8012400 <_error_print>
            if (ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) {
 8012564:	68fb      	ldr	r3, [r7, #12]
 8012566:	68db      	ldr	r3, [r3, #12]
 8012568:	f003 0302 	and.w	r3, r3, #2
 801256c:	2b00      	cmp	r3, #0
 801256e:	d02b      	beq.n	80125c8 <send_msg+0xd0>
                } else {
                    _sleep_response_timeout(ctx);
                    modbus_flush(ctx);
                }
#else
                int saved_errno = errno;
 8012570:	f005 fdba 	bl	80180e8 <__errno>
 8012574:	4603      	mov	r3, r0
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	617b      	str	r3, [r7, #20]

                if ((errno == EBADF || errno == ECONNRESET || errno == EPIPE)) {
 801257a:	f005 fdb5 	bl	80180e8 <__errno>
 801257e:	4603      	mov	r3, r0
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	2b09      	cmp	r3, #9
 8012584:	d00b      	beq.n	801259e <send_msg+0xa6>
 8012586:	f005 fdaf 	bl	80180e8 <__errno>
 801258a:	4603      	mov	r3, r0
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	2b68      	cmp	r3, #104	@ 0x68
 8012590:	d005      	beq.n	801259e <send_msg+0xa6>
 8012592:	f005 fda9 	bl	80180e8 <__errno>
 8012596:	4603      	mov	r3, r0
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	2b20      	cmp	r3, #32
 801259c:	d109      	bne.n	80125b2 <send_msg+0xba>
                    modbus_close(ctx);
 801259e:	68f8      	ldr	r0, [r7, #12]
 80125a0:	f001 fea3 	bl	80142ea <modbus_close>
                    _sleep_response_timeout(ctx);
 80125a4:	68f8      	ldr	r0, [r7, #12]
 80125a6:	f7ff ff61 	bl	801246c <_sleep_response_timeout>
                    modbus_connect(ctx);
 80125aa:	68f8      	ldr	r0, [r7, #12]
 80125ac:	f001 fe84 	bl	80142b8 <modbus_connect>
 80125b0:	e005      	b.n	80125be <send_msg+0xc6>
                } else {
                    _sleep_response_timeout(ctx);
 80125b2:	68f8      	ldr	r0, [r7, #12]
 80125b4:	f7ff ff5a 	bl	801246c <_sleep_response_timeout>
                    modbus_flush(ctx);
 80125b8:	68f8      	ldr	r0, [r7, #12]
 80125ba:	f7ff ff75 	bl	80124a8 <modbus_flush>
                }
                errno = saved_errno;
 80125be:	f005 fd93 	bl	80180e8 <__errno>
 80125c2:	4602      	mov	r2, r0
 80125c4:	697b      	ldr	r3, [r7, #20]
 80125c6:	6013      	str	r3, [r2, #0]
#endif
            }
        }
    } while ((ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) && rc == -1);
 80125c8:	68fb      	ldr	r3, [r7, #12]
 80125ca:	68db      	ldr	r3, [r3, #12]
 80125cc:	f003 0302 	and.w	r3, r3, #2
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d003      	beq.n	80125dc <send_msg+0xe4>
 80125d4:	69bb      	ldr	r3, [r7, #24]
 80125d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125da:	d0b3      	beq.n	8012544 <send_msg+0x4c>

    if (rc > 0 && rc != msg_length) {
 80125dc:	69bb      	ldr	r3, [r7, #24]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	dd0b      	ble.n	80125fa <send_msg+0x102>
 80125e2:	69ba      	ldr	r2, [r7, #24]
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	429a      	cmp	r2, r3
 80125e8:	d007      	beq.n	80125fa <send_msg+0x102>
        errno = EMBBADDATA;
 80125ea:	f005 fd7d 	bl	80180e8 <__errno>
 80125ee:	4603      	mov	r3, r0
 80125f0:	4a05      	ldr	r2, [pc, #20]	@ (8012608 <send_msg+0x110>)
 80125f2:	601a      	str	r2, [r3, #0]
        return -1;
 80125f4:	f04f 33ff 	mov.w	r3, #4294967295
 80125f8:	e000      	b.n	80125fc <send_msg+0x104>
    }

    return rc;
 80125fa:	69bb      	ldr	r3, [r7, #24]
}
 80125fc:	4618      	mov	r0, r3
 80125fe:	3720      	adds	r7, #32
 8012600:	46bd      	mov	sp, r7
 8012602:	bd80      	pop	{r7, pc}
 8012604:	0801c8b4 	.word	0x0801c8b4
 8012608:	06b2425b 	.word	0x06b2425b

0801260c <compute_meta_length_after_function>:
 *  ---------- Confirmation  Response ----------
 */

/* Computes the length to read after the function received */
static uint8_t compute_meta_length_after_function(int function, msg_type_t msg_type)
{
 801260c:	b480      	push	{r7}
 801260e:	b085      	sub	sp, #20
 8012610:	af00      	add	r7, sp, #0
 8012612:	6078      	str	r0, [r7, #4]
 8012614:	460b      	mov	r3, r1
 8012616:	70fb      	strb	r3, [r7, #3]
    int length;

    if (msg_type == MSG_INDICATION) {
 8012618:	78fb      	ldrb	r3, [r7, #3]
 801261a:	2b00      	cmp	r3, #0
 801261c:	d11d      	bne.n	801265a <compute_meta_length_after_function+0x4e>
        if (function <= MODBUS_FC_WRITE_SINGLE_REGISTER) {
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	2b06      	cmp	r3, #6
 8012622:	dc02      	bgt.n	801262a <compute_meta_length_after_function+0x1e>
            length = 4;
 8012624:	2304      	movs	r3, #4
 8012626:	60fb      	str	r3, [r7, #12]
 8012628:	e030      	b.n	801268c <compute_meta_length_after_function+0x80>
        } else if (function == MODBUS_FC_WRITE_MULTIPLE_COILS ||
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	2b0f      	cmp	r3, #15
 801262e:	d002      	beq.n	8012636 <compute_meta_length_after_function+0x2a>
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	2b10      	cmp	r3, #16
 8012634:	d102      	bne.n	801263c <compute_meta_length_after_function+0x30>
                   function == MODBUS_FC_WRITE_MULTIPLE_REGISTERS) {
            length = 5;
 8012636:	2305      	movs	r3, #5
 8012638:	60fb      	str	r3, [r7, #12]
 801263a:	e027      	b.n	801268c <compute_meta_length_after_function+0x80>
        } else if (function == MODBUS_FC_MASK_WRITE_REGISTER) {
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	2b16      	cmp	r3, #22
 8012640:	d102      	bne.n	8012648 <compute_meta_length_after_function+0x3c>
            length = 6;
 8012642:	2306      	movs	r3, #6
 8012644:	60fb      	str	r3, [r7, #12]
 8012646:	e021      	b.n	801268c <compute_meta_length_after_function+0x80>
        } else if (function == MODBUS_FC_WRITE_AND_READ_REGISTERS) {
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	2b17      	cmp	r3, #23
 801264c:	d102      	bne.n	8012654 <compute_meta_length_after_function+0x48>
            length = 9;
 801264e:	2309      	movs	r3, #9
 8012650:	60fb      	str	r3, [r7, #12]
 8012652:	e01b      	b.n	801268c <compute_meta_length_after_function+0x80>
        } else {
            /* MODBUS_FC_READ_EXCEPTION_STATUS, MODBUS_FC_REPORT_SLAVE_ID */
            length = 0;
 8012654:	2300      	movs	r3, #0
 8012656:	60fb      	str	r3, [r7, #12]
 8012658:	e018      	b.n	801268c <compute_meta_length_after_function+0x80>
        }
    } else {
        /* MSG_CONFIRMATION */
        switch (function) {
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	2b16      	cmp	r3, #22
 801265e:	d010      	beq.n	8012682 <compute_meta_length_after_function+0x76>
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	2b16      	cmp	r3, #22
 8012664:	dc10      	bgt.n	8012688 <compute_meta_length_after_function+0x7c>
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	2b06      	cmp	r3, #6
 801266a:	dc03      	bgt.n	8012674 <compute_meta_length_after_function+0x68>
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	2b05      	cmp	r3, #5
 8012670:	da04      	bge.n	801267c <compute_meta_length_after_function+0x70>
 8012672:	e009      	b.n	8012688 <compute_meta_length_after_function+0x7c>
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	3b0f      	subs	r3, #15
 8012678:	2b01      	cmp	r3, #1
 801267a:	d805      	bhi.n	8012688 <compute_meta_length_after_function+0x7c>
        case MODBUS_FC_WRITE_SINGLE_COIL:
        case MODBUS_FC_WRITE_SINGLE_REGISTER:
        case MODBUS_FC_WRITE_MULTIPLE_COILS:
        case MODBUS_FC_WRITE_MULTIPLE_REGISTERS:
            length = 4;
 801267c:	2304      	movs	r3, #4
 801267e:	60fb      	str	r3, [r7, #12]
            break;
 8012680:	e004      	b.n	801268c <compute_meta_length_after_function+0x80>
        case MODBUS_FC_MASK_WRITE_REGISTER:
            length = 6;
 8012682:	2306      	movs	r3, #6
 8012684:	60fb      	str	r3, [r7, #12]
            break;
 8012686:	e001      	b.n	801268c <compute_meta_length_after_function+0x80>
        default:
            length = 1;
 8012688:	2301      	movs	r3, #1
 801268a:	60fb      	str	r3, [r7, #12]
        }
    }

    return length;
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	b2db      	uxtb	r3, r3
}
 8012690:	4618      	mov	r0, r3
 8012692:	3714      	adds	r7, #20
 8012694:	46bd      	mov	sp, r7
 8012696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801269a:	4770      	bx	lr

0801269c <compute_data_length_after_meta>:

/* Computes the length to read after the meta information (address, count, etc) */
static int
compute_data_length_after_meta(modbus_t *ctx, uint8_t *msg, msg_type_t msg_type)
{
 801269c:	b480      	push	{r7}
 801269e:	b087      	sub	sp, #28
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	60f8      	str	r0, [r7, #12]
 80126a4:	60b9      	str	r1, [r7, #8]
 80126a6:	4613      	mov	r3, r2
 80126a8:	71fb      	strb	r3, [r7, #7]
    int function = msg[ctx->backend->header_length];
 80126aa:	68fb      	ldr	r3, [r7, #12]
 80126ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80126ae:	685b      	ldr	r3, [r3, #4]
 80126b0:	68ba      	ldr	r2, [r7, #8]
 80126b2:	4413      	add	r3, r2
 80126b4:	781b      	ldrb	r3, [r3, #0]
 80126b6:	613b      	str	r3, [r7, #16]
    int length;

    if (msg_type == MSG_INDICATION) {
 80126b8:	79fb      	ldrb	r3, [r7, #7]
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d11f      	bne.n	80126fe <compute_data_length_after_meta+0x62>
        switch (function) {
 80126be:	693b      	ldr	r3, [r7, #16]
 80126c0:	2b10      	cmp	r3, #16
 80126c2:	dc03      	bgt.n	80126cc <compute_data_length_after_meta+0x30>
 80126c4:	693b      	ldr	r3, [r7, #16]
 80126c6:	2b0f      	cmp	r3, #15
 80126c8:	da04      	bge.n	80126d4 <compute_data_length_after_meta+0x38>
 80126ca:	e015      	b.n	80126f8 <compute_data_length_after_meta+0x5c>
 80126cc:	693b      	ldr	r3, [r7, #16]
 80126ce:	2b17      	cmp	r3, #23
 80126d0:	d009      	beq.n	80126e6 <compute_data_length_after_meta+0x4a>
 80126d2:	e011      	b.n	80126f8 <compute_data_length_after_meta+0x5c>
        case MODBUS_FC_WRITE_MULTIPLE_COILS:
        case MODBUS_FC_WRITE_MULTIPLE_REGISTERS:
            length = msg[ctx->backend->header_length + 5];
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80126d8:	685b      	ldr	r3, [r3, #4]
 80126da:	3305      	adds	r3, #5
 80126dc:	68ba      	ldr	r2, [r7, #8]
 80126de:	4413      	add	r3, r2
 80126e0:	781b      	ldrb	r3, [r3, #0]
 80126e2:	617b      	str	r3, [r7, #20]
            break;
 80126e4:	e01f      	b.n	8012726 <compute_data_length_after_meta+0x8a>
        case MODBUS_FC_WRITE_AND_READ_REGISTERS:
            length = msg[ctx->backend->header_length + 9];
 80126e6:	68fb      	ldr	r3, [r7, #12]
 80126e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80126ea:	685b      	ldr	r3, [r3, #4]
 80126ec:	3309      	adds	r3, #9
 80126ee:	68ba      	ldr	r2, [r7, #8]
 80126f0:	4413      	add	r3, r2
 80126f2:	781b      	ldrb	r3, [r3, #0]
 80126f4:	617b      	str	r3, [r7, #20]
            break;
 80126f6:	e016      	b.n	8012726 <compute_data_length_after_meta+0x8a>
        default:
            length = 0;
 80126f8:	2300      	movs	r3, #0
 80126fa:	617b      	str	r3, [r7, #20]
 80126fc:	e013      	b.n	8012726 <compute_data_length_after_meta+0x8a>
        }
    } else {
        /* MSG_CONFIRMATION */
        if (function <= MODBUS_FC_READ_INPUT_REGISTERS ||
 80126fe:	693b      	ldr	r3, [r7, #16]
 8012700:	2b04      	cmp	r3, #4
 8012702:	dd05      	ble.n	8012710 <compute_data_length_after_meta+0x74>
 8012704:	693b      	ldr	r3, [r7, #16]
 8012706:	2b11      	cmp	r3, #17
 8012708:	d002      	beq.n	8012710 <compute_data_length_after_meta+0x74>
            function == MODBUS_FC_REPORT_SLAVE_ID ||
 801270a:	693b      	ldr	r3, [r7, #16]
 801270c:	2b17      	cmp	r3, #23
 801270e:	d108      	bne.n	8012722 <compute_data_length_after_meta+0x86>
            function == MODBUS_FC_WRITE_AND_READ_REGISTERS) {
            length = msg[ctx->backend->header_length + 1];
 8012710:	68fb      	ldr	r3, [r7, #12]
 8012712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012714:	685b      	ldr	r3, [r3, #4]
 8012716:	3301      	adds	r3, #1
 8012718:	68ba      	ldr	r2, [r7, #8]
 801271a:	4413      	add	r3, r2
 801271c:	781b      	ldrb	r3, [r3, #0]
 801271e:	617b      	str	r3, [r7, #20]
 8012720:	e001      	b.n	8012726 <compute_data_length_after_meta+0x8a>
        } else {
            length = 0;
 8012722:	2300      	movs	r3, #0
 8012724:	617b      	str	r3, [r7, #20]
        }
    }

    length += ctx->backend->checksum_length;
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801272a:	689a      	ldr	r2, [r3, #8]
 801272c:	697b      	ldr	r3, [r7, #20]
 801272e:	4413      	add	r3, r2
 8012730:	617b      	str	r3, [r7, #20]

    return length;
 8012732:	697b      	ldr	r3, [r7, #20]
}
 8012734:	4618      	mov	r0, r3
 8012736:	371c      	adds	r7, #28
 8012738:	46bd      	mov	sp, r7
 801273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801273e:	4770      	bx	lr

08012740 <_modbus_receive_msg>:
   - ETIMEDOUT
   - read() or recv() error codes
*/

int _modbus_receive_msg(modbus_t *ctx, uint8_t *msg, msg_type_t msg_type)
{
 8012740:	b590      	push	{r4, r7, lr}
 8012742:	b093      	sub	sp, #76	@ 0x4c
 8012744:	af00      	add	r7, sp, #0
 8012746:	60f8      	str	r0, [r7, #12]
 8012748:	60b9      	str	r1, [r7, #8]
 801274a:	4613      	mov	r3, r2
 801274c:	71fb      	strb	r3, [r7, #7]
    int rc;
    fd_set rset;
    struct timeval tv;
    struct timeval *p_tv;
    unsigned int length_to_read;
    int msg_length = 0;
 801274e:	2300      	movs	r3, #0
 8012750:	63bb      	str	r3, [r7, #56]	@ 0x38
    _step_t step;
#ifdef _WIN32
    int wsa_err;
#endif

    if (ctx->debug) {
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	689b      	ldr	r3, [r3, #8]
 8012756:	2b00      	cmp	r3, #0
 8012758:	d009      	beq.n	801276e <_modbus_receive_msg+0x2e>
        if (msg_type == MSG_INDICATION) {
 801275a:	79fb      	ldrb	r3, [r7, #7]
 801275c:	2b00      	cmp	r3, #0
 801275e:	d103      	bne.n	8012768 <_modbus_receive_msg+0x28>
            printf("Waiting for an indication...\n");
 8012760:	4894      	ldr	r0, [pc, #592]	@ (80129b4 <_modbus_receive_msg+0x274>)
 8012762:	f005 f8e9 	bl	8017938 <puts>
 8012766:	e002      	b.n	801276e <_modbus_receive_msg+0x2e>
        } else {
            printf("Waiting for a confirmation...\n");
 8012768:	4893      	ldr	r0, [pc, #588]	@ (80129b8 <_modbus_receive_msg+0x278>)
 801276a:	f005 f8e5 	bl	8017938 <puts>
        }
    }

    if (!ctx->backend->is_connected(ctx)) {
 801276e:	68fb      	ldr	r3, [r7, #12]
 8012770:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012774:	68f8      	ldr	r0, [r7, #12]
 8012776:	4798      	blx	r3
 8012778:	4603      	mov	r3, r0
 801277a:	2b00      	cmp	r3, #0
 801277c:	d109      	bne.n	8012792 <_modbus_receive_msg+0x52>
        if (ctx->debug) {
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	689b      	ldr	r3, [r3, #8]
 8012782:	2b00      	cmp	r3, #0
 8012784:	d002      	beq.n	801278c <_modbus_receive_msg+0x4c>
            printf("ERROR The connection is not established.\n");
 8012786:	488d      	ldr	r0, [pc, #564]	@ (80129bc <_modbus_receive_msg+0x27c>)
 8012788:	f005 f8d6 	bl	8017938 <puts>
        }
        return -1; // debug
 801278c:	f04f 33ff 	mov.w	r3, #4294967295
 8012790:	e150      	b.n	8012a34 <_modbus_receive_msg+0x2f4>
   // FD_SET(ctx->s, &rset);

    /* We need to analyse the message step by step.  At the first step, we want
     * to reach the function code because all packets contain this
     * information. */
    step = _STEP_FUNCTION;
 8012792:	2300      	movs	r3, #0
 8012794:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    length_to_read = ctx->backend->header_length + 1;
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801279c:	685b      	ldr	r3, [r3, #4]
 801279e:	3301      	adds	r3, #1
 80127a0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (msg_type == MSG_INDICATION) {
 80127a2:	79fb      	ldrb	r3, [r7, #7]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d117      	bne.n	80127d8 <_modbus_receive_msg+0x98>
        /* Wait for a message, we don't know when the message will be
         * received */
        if (ctx->indication_timeout.tv_sec == 0 && ctx->indication_timeout.tv_usec == 0) {
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80127ae:	4313      	orrs	r3, r2
 80127b0:	d106      	bne.n	80127c0 <_modbus_receive_msg+0x80>
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d102      	bne.n	80127c0 <_modbus_receive_msg+0x80>
            /* By default, the indication timeout isn't set */
            p_tv = NULL;
 80127ba:	2300      	movs	r3, #0
 80127bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80127be:	e016      	b.n	80127ee <_modbus_receive_msg+0xae>
        } else {
            /* Wait for an indication (name of a received request by a server, see schema)
             */
            tv.tv_sec = ctx->indication_timeout.tv_sec;
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80127c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
            tv.tv_usec = ctx->indication_timeout.tv_usec;
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127ce:	61bb      	str	r3, [r7, #24]
            p_tv = &tv;
 80127d0:	f107 0310 	add.w	r3, r7, #16
 80127d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80127d6:	e11a      	b.n	8012a0e <_modbus_receive_msg+0x2ce>
        }
    } else {
        tv.tv_sec = ctx->response_timeout.tv_sec;
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80127de:	e9c7 2304 	strd	r2, r3, [r7, #16]
        tv.tv_usec = ctx->response_timeout.tv_usec;
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	6a1b      	ldr	r3, [r3, #32]
 80127e6:	61bb      	str	r3, [r7, #24]
        p_tv = &tv;
 80127e8:	f107 0310 	add.w	r3, r7, #16
 80127ec:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    while (length_to_read != 0) {
 80127ee:	e10e      	b.n	8012a0e <_modbus_receive_msg+0x2ce>
        rc = ctx->backend->select(ctx, &rset, p_tv, length_to_read);
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80127f4:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 80127f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80127f8:	f107 0120 	add.w	r1, r7, #32
 80127fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80127fe:	68f8      	ldr	r0, [r7, #12]
 8012800:	47a0      	blx	r4
 8012802:	6478      	str	r0, [r7, #68]	@ 0x44
        if (rc == -1) {
 8012804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012806:	f1b3 3fff 	cmp.w	r3, #4294967295
 801280a:	d12f      	bne.n	801286c <_modbus_receive_msg+0x12c>
            _error_print(ctx, "select");
 801280c:	496c      	ldr	r1, [pc, #432]	@ (80129c0 <_modbus_receive_msg+0x280>)
 801280e:	68f8      	ldr	r0, [r7, #12]
 8012810:	f7ff fdf6 	bl	8012400 <_error_print>
            if (ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) {
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	68db      	ldr	r3, [r3, #12]
 8012818:	f003 0302 	and.w	r3, r3, #2
 801281c:	2b00      	cmp	r3, #0
 801281e:	d022      	beq.n	8012866 <_modbus_receive_msg+0x126>
                if (wsa_err == WSAENETDOWN || wsa_err == WSAENOTSOCK) {
                    modbus_close(ctx);
                    modbus_connect(ctx);
                }
#else
                int saved_errno = errno;
 8012820:	f005 fc62 	bl	80180e8 <__errno>
 8012824:	4603      	mov	r3, r0
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	62bb      	str	r3, [r7, #40]	@ 0x28

                if (errno == ETIMEDOUT) {
 801282a:	f005 fc5d 	bl	80180e8 <__errno>
 801282e:	4603      	mov	r3, r0
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	2b74      	cmp	r3, #116	@ 0x74
 8012834:	d106      	bne.n	8012844 <_modbus_receive_msg+0x104>
                    _sleep_response_timeout(ctx);
 8012836:	68f8      	ldr	r0, [r7, #12]
 8012838:	f7ff fe18 	bl	801246c <_sleep_response_timeout>
                    modbus_flush(ctx);
 801283c:	68f8      	ldr	r0, [r7, #12]
 801283e:	f7ff fe33 	bl	80124a8 <modbus_flush>
 8012842:	e00b      	b.n	801285c <_modbus_receive_msg+0x11c>
                } else if (errno == EBADF) {
 8012844:	f005 fc50 	bl	80180e8 <__errno>
 8012848:	4603      	mov	r3, r0
 801284a:	681b      	ldr	r3, [r3, #0]
 801284c:	2b09      	cmp	r3, #9
 801284e:	d105      	bne.n	801285c <_modbus_receive_msg+0x11c>
                    modbus_close(ctx);
 8012850:	68f8      	ldr	r0, [r7, #12]
 8012852:	f001 fd4a 	bl	80142ea <modbus_close>
                    modbus_connect(ctx);
 8012856:	68f8      	ldr	r0, [r7, #12]
 8012858:	f001 fd2e 	bl	80142b8 <modbus_connect>
                }
                errno = saved_errno;
 801285c:	f005 fc44 	bl	80180e8 <__errno>
 8012860:	4602      	mov	r2, r0
 8012862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012864:	6013      	str	r3, [r2, #0]
#endif
            }
            return -1;
 8012866:	f04f 33ff 	mov.w	r3, #4294967295
 801286a:	e0e3      	b.n	8012a34 <_modbus_receive_msg+0x2f4>
        }

        rc = ctx->backend->recv(ctx, msg + msg_length, length_to_read);
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012872:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012874:	68b9      	ldr	r1, [r7, #8]
 8012876:	4411      	add	r1, r2
 8012878:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801287a:	68f8      	ldr	r0, [r7, #12]
 801287c:	4798      	blx	r3
 801287e:	6478      	str	r0, [r7, #68]	@ 0x44
        if (rc == 0) {
 8012880:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012882:	2b00      	cmp	r3, #0
 8012884:	d107      	bne.n	8012896 <_modbus_receive_msg+0x156>
            errno = ECONNRESET;
 8012886:	f005 fc2f 	bl	80180e8 <__errno>
 801288a:	4603      	mov	r3, r0
 801288c:	2268      	movs	r2, #104	@ 0x68
 801288e:	601a      	str	r2, [r3, #0]
            rc = -1;
 8012890:	f04f 33ff 	mov.w	r3, #4294967295
 8012894:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        if (rc == -1) {
 8012896:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012898:	f1b3 3fff 	cmp.w	r3, #4294967295
 801289c:	d12e      	bne.n	80128fc <_modbus_receive_msg+0x1bc>
            _error_print(ctx, "read");
 801289e:	4949      	ldr	r1, [pc, #292]	@ (80129c4 <_modbus_receive_msg+0x284>)
 80128a0:	68f8      	ldr	r0, [r7, #12]
 80128a2:	f7ff fdad 	bl	8012400 <_error_print>
                 wsa_err == WSAECONNRESET)) {
                modbus_close(ctx);
                modbus_connect(ctx);
            }
#else
            if ((ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) &&
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	68db      	ldr	r3, [r3, #12]
 80128aa:	f003 0302 	and.w	r3, r3, #2
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d021      	beq.n	80128f6 <_modbus_receive_msg+0x1b6>
                (errno == ECONNRESET || errno == ECONNREFUSED || errno == EBADF)) {
 80128b2:	f005 fc19 	bl	80180e8 <__errno>
 80128b6:	4603      	mov	r3, r0
 80128b8:	681b      	ldr	r3, [r3, #0]
            if ((ctx->error_recovery & MODBUS_ERROR_RECOVERY_LINK) &&
 80128ba:	2b68      	cmp	r3, #104	@ 0x68
 80128bc:	d00b      	beq.n	80128d6 <_modbus_receive_msg+0x196>
                (errno == ECONNRESET || errno == ECONNREFUSED || errno == EBADF)) {
 80128be:	f005 fc13 	bl	80180e8 <__errno>
 80128c2:	4603      	mov	r3, r0
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	2b6f      	cmp	r3, #111	@ 0x6f
 80128c8:	d005      	beq.n	80128d6 <_modbus_receive_msg+0x196>
 80128ca:	f005 fc0d 	bl	80180e8 <__errno>
 80128ce:	4603      	mov	r3, r0
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	2b09      	cmp	r3, #9
 80128d4:	d10f      	bne.n	80128f6 <_modbus_receive_msg+0x1b6>
                int saved_errno = errno;
 80128d6:	f005 fc07 	bl	80180e8 <__errno>
 80128da:	4603      	mov	r3, r0
 80128dc:	681b      	ldr	r3, [r3, #0]
 80128de:	62fb      	str	r3, [r7, #44]	@ 0x2c
                modbus_close(ctx);
 80128e0:	68f8      	ldr	r0, [r7, #12]
 80128e2:	f001 fd02 	bl	80142ea <modbus_close>
                modbus_connect(ctx);
 80128e6:	68f8      	ldr	r0, [r7, #12]
 80128e8:	f001 fce6 	bl	80142b8 <modbus_connect>
                /* Could be removed by previous calls */
                errno = saved_errno;
 80128ec:	f005 fbfc 	bl	80180e8 <__errno>
 80128f0:	4602      	mov	r2, r0
 80128f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80128f4:	6013      	str	r3, [r2, #0]
            }
#endif
            return -1;
 80128f6:	f04f 33ff 	mov.w	r3, #4294967295
 80128fa:	e09b      	b.n	8012a34 <_modbus_receive_msg+0x2f4>
        }

        /* Display the hex code of each character received */
        if (ctx->debug) {
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	689b      	ldr	r3, [r3, #8]
 8012900:	2b00      	cmp	r3, #0
 8012902:	d014      	beq.n	801292e <_modbus_receive_msg+0x1ee>
            int i;
            for (i = 0; i < rc; i++)
 8012904:	2300      	movs	r3, #0
 8012906:	633b      	str	r3, [r7, #48]	@ 0x30
 8012908:	e00d      	b.n	8012926 <_modbus_receive_msg+0x1e6>
                printf("<%.2X>", msg[msg_length + i]);
 801290a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801290c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801290e:	4413      	add	r3, r2
 8012910:	461a      	mov	r2, r3
 8012912:	68bb      	ldr	r3, [r7, #8]
 8012914:	4413      	add	r3, r2
 8012916:	781b      	ldrb	r3, [r3, #0]
 8012918:	4619      	mov	r1, r3
 801291a:	482b      	ldr	r0, [pc, #172]	@ (80129c8 <_modbus_receive_msg+0x288>)
 801291c:	f004 ff68 	bl	80177f0 <iprintf>
            for (i = 0; i < rc; i++)
 8012920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012922:	3301      	adds	r3, #1
 8012924:	633b      	str	r3, [r7, #48]	@ 0x30
 8012926:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801292a:	429a      	cmp	r2, r3
 801292c:	dbed      	blt.n	801290a <_modbus_receive_msg+0x1ca>
        }

        /* Sums bytes received */
        msg_length += rc;
 801292e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012932:	4413      	add	r3, r2
 8012934:	63bb      	str	r3, [r7, #56]	@ 0x38
        /* Computes remaining bytes */
        length_to_read -= rc;
 8012936:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012938:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801293a:	1ad3      	subs	r3, r2, r3
 801293c:	63fb      	str	r3, [r7, #60]	@ 0x3c

        if (length_to_read == 0) {
 801293e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012940:	2b00      	cmp	r3, #0
 8012942:	d14b      	bne.n	80129dc <_modbus_receive_msg+0x29c>
            switch (step) {
 8012944:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012948:	2b00      	cmp	r3, #0
 801294a:	d002      	beq.n	8012952 <_modbus_receive_msg+0x212>
 801294c:	2b01      	cmp	r3, #1
 801294e:	d015      	beq.n	801297c <_modbus_receive_msg+0x23c>
                    return -1;
                }
                step = _STEP_DATA;
                break;
            default:
                break;
 8012950:	e044      	b.n	80129dc <_modbus_receive_msg+0x29c>
                    msg[ctx->backend->header_length], msg_type);
 8012952:	68fb      	ldr	r3, [r7, #12]
 8012954:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012956:	685b      	ldr	r3, [r3, #4]
 8012958:	68ba      	ldr	r2, [r7, #8]
 801295a:	4413      	add	r3, r2
 801295c:	781b      	ldrb	r3, [r3, #0]
                length_to_read = compute_meta_length_after_function(
 801295e:	461a      	mov	r2, r3
 8012960:	79fb      	ldrb	r3, [r7, #7]
 8012962:	4619      	mov	r1, r3
 8012964:	4610      	mov	r0, r2
 8012966:	f7ff fe51 	bl	801260c <compute_meta_length_after_function>
 801296a:	4603      	mov	r3, r0
 801296c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                if (length_to_read != 0) {
 801296e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012970:	2b00      	cmp	r3, #0
 8012972:	d003      	beq.n	801297c <_modbus_receive_msg+0x23c>
                    step = _STEP_META;
 8012974:	2301      	movs	r3, #1
 8012976:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                    break;
 801297a:	e02f      	b.n	80129dc <_modbus_receive_msg+0x29c>
                length_to_read = compute_data_length_after_meta(ctx, msg, msg_type);
 801297c:	79fb      	ldrb	r3, [r7, #7]
 801297e:	461a      	mov	r2, r3
 8012980:	68b9      	ldr	r1, [r7, #8]
 8012982:	68f8      	ldr	r0, [r7, #12]
 8012984:	f7ff fe8a 	bl	801269c <compute_data_length_after_meta>
 8012988:	4603      	mov	r3, r0
 801298a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                if ((msg_length + length_to_read) > ctx->backend->max_adu_length) {
 801298c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801298e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012990:	441a      	add	r2, r3
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012996:	68db      	ldr	r3, [r3, #12]
 8012998:	429a      	cmp	r2, r3
 801299a:	d91b      	bls.n	80129d4 <_modbus_receive_msg+0x294>
                    errno = EMBBADDATA;
 801299c:	f005 fba4 	bl	80180e8 <__errno>
 80129a0:	4603      	mov	r3, r0
 80129a2:	4a0a      	ldr	r2, [pc, #40]	@ (80129cc <_modbus_receive_msg+0x28c>)
 80129a4:	601a      	str	r2, [r3, #0]
                    _error_print(ctx, "too many data");
 80129a6:	490a      	ldr	r1, [pc, #40]	@ (80129d0 <_modbus_receive_msg+0x290>)
 80129a8:	68f8      	ldr	r0, [r7, #12]
 80129aa:	f7ff fd29 	bl	8012400 <_error_print>
                    return -1;
 80129ae:	f04f 33ff 	mov.w	r3, #4294967295
 80129b2:	e03f      	b.n	8012a34 <_modbus_receive_msg+0x2f4>
 80129b4:	0801c8bc 	.word	0x0801c8bc
 80129b8:	0801c8dc 	.word	0x0801c8dc
 80129bc:	0801c8fc 	.word	0x0801c8fc
 80129c0:	0801c928 	.word	0x0801c928
 80129c4:	0801c930 	.word	0x0801c930
 80129c8:	0801c938 	.word	0x0801c938
 80129cc:	06b2425b 	.word	0x06b2425b
 80129d0:	0801c940 	.word	0x0801c940
                step = _STEP_DATA;
 80129d4:	2302      	movs	r3, #2
 80129d6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 80129da:	bf00      	nop
            }
        }

        if (length_to_read > 0 &&
 80129dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d015      	beq.n	8012a0e <_modbus_receive_msg+0x2ce>
            (ctx->byte_timeout.tv_sec > 0 || ctx->byte_timeout.tv_usec > 0)) {
 80129e2:	68fb      	ldr	r3, [r7, #12]
 80129e4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
        if (length_to_read > 0 &&
 80129e8:	2a01      	cmp	r2, #1
 80129ea:	f173 0300 	sbcs.w	r3, r3, #0
 80129ee:	da03      	bge.n	80129f8 <_modbus_receive_msg+0x2b8>
            (ctx->byte_timeout.tv_sec > 0 || ctx->byte_timeout.tv_usec > 0)) {
 80129f0:	68fb      	ldr	r3, [r7, #12]
 80129f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	dd0a      	ble.n	8012a0e <_modbus_receive_msg+0x2ce>
            /* If there is no character in the buffer, the allowed timeout
               interval between two consecutive bytes is defined by
               byte_timeout */
            tv.tv_sec = ctx->byte_timeout.tv_sec;
 80129f8:	68fb      	ldr	r3, [r7, #12]
 80129fa:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80129fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
            tv.tv_usec = ctx->byte_timeout.tv_usec;
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a06:	61bb      	str	r3, [r7, #24]
            p_tv = &tv;
 8012a08:	f107 0310 	add.w	r3, r7, #16
 8012a0c:	643b      	str	r3, [r7, #64]	@ 0x40
    while (length_to_read != 0) {
 8012a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	f47f aeed 	bne.w	80127f0 <_modbus_receive_msg+0xb0>
        }
        /* else timeout isn't set again, the full response must be read before
           expiration of response timeout (for CONFIRMATION only) */
    }

    if (ctx->debug)
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	689b      	ldr	r3, [r3, #8]
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d002      	beq.n	8012a24 <_modbus_receive_msg+0x2e4>
        printf("\n");
 8012a1e:	200a      	movs	r0, #10
 8012a20:	f004 ff2c 	bl	801787c <putchar>

    return ctx->backend->check_integrity(ctx, msg, msg_length);
 8012a24:	68fb      	ldr	r3, [r7, #12]
 8012a26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012a2c:	68b9      	ldr	r1, [r7, #8]
 8012a2e:	68f8      	ldr	r0, [r7, #12]
 8012a30:	4798      	blx	r3
 8012a32:	4603      	mov	r3, r0
}
 8012a34:	4618      	mov	r0, r3
 8012a36:	374c      	adds	r7, #76	@ 0x4c
 8012a38:	46bd      	mov	sp, r7
 8012a3a:	bd90      	pop	{r4, r7, pc}

08012a3c <response_io_status>:
    return rc;
}

static int
response_io_status(uint8_t *tab_io_status, int address, int nb, uint8_t *rsp, int offset)
{
 8012a3c:	b480      	push	{r7}
 8012a3e:	b089      	sub	sp, #36	@ 0x24
 8012a40:	af00      	add	r7, sp, #0
 8012a42:	60f8      	str	r0, [r7, #12]
 8012a44:	60b9      	str	r1, [r7, #8]
 8012a46:	607a      	str	r2, [r7, #4]
 8012a48:	603b      	str	r3, [r7, #0]
    int shift = 0;
 8012a4a:	2300      	movs	r3, #0
 8012a4c:	61fb      	str	r3, [r7, #28]
    /* Instead of byte (not allowed in Win32) */
    int one_byte = 0;
 8012a4e:	2300      	movs	r3, #0
 8012a50:	61bb      	str	r3, [r7, #24]
    int i;

    for (i = address; i < address + nb; i++) {
 8012a52:	68bb      	ldr	r3, [r7, #8]
 8012a54:	617b      	str	r3, [r7, #20]
 8012a56:	e021      	b.n	8012a9c <response_io_status+0x60>
        one_byte |= tab_io_status[i] << shift;
 8012a58:	697b      	ldr	r3, [r7, #20]
 8012a5a:	68fa      	ldr	r2, [r7, #12]
 8012a5c:	4413      	add	r3, r2
 8012a5e:	781b      	ldrb	r3, [r3, #0]
 8012a60:	461a      	mov	r2, r3
 8012a62:	69fb      	ldr	r3, [r7, #28]
 8012a64:	fa02 f303 	lsl.w	r3, r2, r3
 8012a68:	69ba      	ldr	r2, [r7, #24]
 8012a6a:	4313      	orrs	r3, r2
 8012a6c:	61bb      	str	r3, [r7, #24]
        if (shift == 7) {
 8012a6e:	69fb      	ldr	r3, [r7, #28]
 8012a70:	2b07      	cmp	r3, #7
 8012a72:	d10d      	bne.n	8012a90 <response_io_status+0x54>
            /* Byte is full */
            rsp[offset++] = one_byte;
 8012a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a76:	1c5a      	adds	r2, r3, #1
 8012a78:	62ba      	str	r2, [r7, #40]	@ 0x28
 8012a7a:	461a      	mov	r2, r3
 8012a7c:	683b      	ldr	r3, [r7, #0]
 8012a7e:	4413      	add	r3, r2
 8012a80:	69ba      	ldr	r2, [r7, #24]
 8012a82:	b2d2      	uxtb	r2, r2
 8012a84:	701a      	strb	r2, [r3, #0]
            one_byte = shift = 0;
 8012a86:	2300      	movs	r3, #0
 8012a88:	61fb      	str	r3, [r7, #28]
 8012a8a:	69fb      	ldr	r3, [r7, #28]
 8012a8c:	61bb      	str	r3, [r7, #24]
 8012a8e:	e002      	b.n	8012a96 <response_io_status+0x5a>
        } else {
            shift++;
 8012a90:	69fb      	ldr	r3, [r7, #28]
 8012a92:	3301      	adds	r3, #1
 8012a94:	61fb      	str	r3, [r7, #28]
    for (i = address; i < address + nb; i++) {
 8012a96:	697b      	ldr	r3, [r7, #20]
 8012a98:	3301      	adds	r3, #1
 8012a9a:	617b      	str	r3, [r7, #20]
 8012a9c:	68ba      	ldr	r2, [r7, #8]
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	4413      	add	r3, r2
 8012aa2:	697a      	ldr	r2, [r7, #20]
 8012aa4:	429a      	cmp	r2, r3
 8012aa6:	dbd7      	blt.n	8012a58 <response_io_status+0x1c>
        }
    }

    if (shift != 0)
 8012aa8:	69fb      	ldr	r3, [r7, #28]
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d008      	beq.n	8012ac0 <response_io_status+0x84>
        rsp[offset++] = one_byte;
 8012aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ab0:	1c5a      	adds	r2, r3, #1
 8012ab2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8012ab4:	461a      	mov	r2, r3
 8012ab6:	683b      	ldr	r3, [r7, #0]
 8012ab8:	4413      	add	r3, r2
 8012aba:	69ba      	ldr	r2, [r7, #24]
 8012abc:	b2d2      	uxtb	r2, r2
 8012abe:	701a      	strb	r2, [r3, #0]

    return offset;
 8012ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	3724      	adds	r7, #36	@ 0x24
 8012ac6:	46bd      	mov	sp, r7
 8012ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012acc:	4770      	bx	lr
	...

08012ad0 <response_exception>:
                              int exception_code,
                              uint8_t *rsp,
                              unsigned int to_flush,
                              const char *template,
                              ...)
{
 8012ad0:	b580      	push	{r7, lr}
 8012ad2:	b086      	sub	sp, #24
 8012ad4:	af00      	add	r7, sp, #0
 8012ad6:	60f8      	str	r0, [r7, #12]
 8012ad8:	60b9      	str	r1, [r7, #8]
 8012ada:	607a      	str	r2, [r7, #4]
 8012adc:	603b      	str	r3, [r7, #0]
    int rsp_length;

    /* Print debug message */
    if (ctx->debug) {
 8012ade:	68fb      	ldr	r3, [r7, #12]
 8012ae0:	689b      	ldr	r3, [r3, #8]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d00a      	beq.n	8012afc <response_exception+0x2c>
        va_list ap;

        va_start(ap, template);
 8012ae6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8012aea:	613b      	str	r3, [r7, #16]
        vfprintf(stderr, template, ap);
 8012aec:	4b15      	ldr	r3, [pc, #84]	@ (8012b44 <response_exception+0x74>)
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	68db      	ldr	r3, [r3, #12]
 8012af2:	693a      	ldr	r2, [r7, #16]
 8012af4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012af6:	4618      	mov	r0, r3
 8012af8:	f004 fb8a 	bl	8017210 <vfiprintf>
        va_end(ap);
    }

    /* Flush if required */
    if (to_flush) {
 8012afc:	6a3b      	ldr	r3, [r7, #32]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d005      	beq.n	8012b0e <response_exception+0x3e>
        _sleep_response_timeout(ctx);
 8012b02:	68f8      	ldr	r0, [r7, #12]
 8012b04:	f7ff fcb2 	bl	801246c <_sleep_response_timeout>
        modbus_flush(ctx);
 8012b08:	68f8      	ldr	r0, [r7, #12]
 8012b0a:	f7ff fccd 	bl	80124a8 <modbus_flush>
    }

    /* Build exception response */
    sft->function = sft->function + 0x80;
 8012b0e:	68bb      	ldr	r3, [r7, #8]
 8012b10:	685b      	ldr	r3, [r3, #4]
 8012b12:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8012b16:	68bb      	ldr	r3, [r7, #8]
 8012b18:	605a      	str	r2, [r3, #4]
    rsp_length = ctx->backend->build_response_basis(sft, rsp);
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012b1e:	699b      	ldr	r3, [r3, #24]
 8012b20:	6839      	ldr	r1, [r7, #0]
 8012b22:	68b8      	ldr	r0, [r7, #8]
 8012b24:	4798      	blx	r3
 8012b26:	6178      	str	r0, [r7, #20]
    rsp[rsp_length++] = exception_code;
 8012b28:	697b      	ldr	r3, [r7, #20]
 8012b2a:	1c5a      	adds	r2, r3, #1
 8012b2c:	617a      	str	r2, [r7, #20]
 8012b2e:	461a      	mov	r2, r3
 8012b30:	683b      	ldr	r3, [r7, #0]
 8012b32:	4413      	add	r3, r2
 8012b34:	687a      	ldr	r2, [r7, #4]
 8012b36:	b2d2      	uxtb	r2, r2
 8012b38:	701a      	strb	r2, [r3, #0]

    return rsp_length;
 8012b3a:	697b      	ldr	r3, [r7, #20]
}
 8012b3c:	4618      	mov	r0, r3
 8012b3e:	3718      	adds	r7, #24
 8012b40:	46bd      	mov	sp, r7
 8012b42:	bd80      	pop	{r7, pc}
 8012b44:	2000008c 	.word	0x2000008c

08012b48 <modbus_reply>:
*/
int modbus_reply(modbus_t *ctx,
                 const uint8_t *req,
                 int req_length,
                 modbus_mapping_t *mb_mapping)
{
 8012b48:	b590      	push	{r4, r7, lr}
 8012b4a:	f5ad 7d05 	sub.w	sp, sp, #532	@ 0x214
 8012b4e:	af06      	add	r7, sp, #24
 8012b50:	f507 74fc 	add.w	r4, r7, #504	@ 0x1f8
 8012b54:	f5a4 74f6 	sub.w	r4, r4, #492	@ 0x1ec
 8012b58:	6020      	str	r0, [r4, #0]
 8012b5a:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8012b5e:	f5a0 70f8 	sub.w	r0, r0, #496	@ 0x1f0
 8012b62:	6001      	str	r1, [r0, #0]
 8012b64:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8012b68:	f5a1 71fa 	sub.w	r1, r1, #500	@ 0x1f4
 8012b6c:	600a      	str	r2, [r1, #0]
 8012b6e:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8012b72:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8012b76:	6013      	str	r3, [r2, #0]
    unsigned int offset; //setting offset
    int slave;
    int function;
    uint16_t address;
    uint8_t rsp[MAX_MESSAGE_LENGTH];
    int rsp_length = 0;
 8012b78:	2300      	movs	r3, #0
 8012b7a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
    sft_t sft;

    if (ctx == NULL) {
 8012b7e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012b82:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8012b86:	681b      	ldr	r3, [r3, #0]
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d108      	bne.n	8012b9e <modbus_reply+0x56>
        errno = EINVAL;
 8012b8c:	f005 faac 	bl	80180e8 <__errno>
 8012b90:	4603      	mov	r3, r0
 8012b92:	2216      	movs	r2, #22
 8012b94:	601a      	str	r2, [r3, #0]
        return -1;
 8012b96:	f04f 33ff 	mov.w	r3, #4294967295
 8012b9a:	f001 bafb 	b.w	8014194 <modbus_reply+0x164c>
    }

    offset = ctx->backend->header_length;
 8012b9e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012ba2:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012baa:	685b      	ldr	r3, [r3, #4]
 8012bac:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
    slave = req[offset - 1];
 8012bb0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8012bb4:	3b01      	subs	r3, #1
 8012bb6:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8012bba:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8012bbe:	6812      	ldr	r2, [r2, #0]
 8012bc0:	4413      	add	r3, r2
 8012bc2:	781b      	ldrb	r3, [r3, #0]
 8012bc4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
    function = req[offset];
 8012bc8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012bcc:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8012bd0:	681a      	ldr	r2, [r3, #0]
 8012bd2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8012bd6:	4413      	add	r3, r2
 8012bd8:	781b      	ldrb	r3, [r3, #0]
 8012bda:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
    address = (req[offset + 1] << 8) + req[offset + 2];
 8012bde:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8012be2:	3301      	adds	r3, #1
 8012be4:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8012be8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8012bec:	6812      	ldr	r2, [r2, #0]
 8012bee:	4413      	add	r3, r2
 8012bf0:	781b      	ldrb	r3, [r3, #0]
 8012bf2:	021b      	lsls	r3, r3, #8
 8012bf4:	b29b      	uxth	r3, r3
 8012bf6:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8012bfa:	3202      	adds	r2, #2
 8012bfc:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8012c00:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8012c04:	6809      	ldr	r1, [r1, #0]
 8012c06:	440a      	add	r2, r1
 8012c08:	7812      	ldrb	r2, [r2, #0]
 8012c0a:	4413      	add	r3, r2
 8012c0c:	f8a7 31be 	strh.w	r3, [r7, #446]	@ 0x1be



    sft.slave = slave;
 8012c10:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012c14:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8012c18:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 8012c1c:	601a      	str	r2, [r3, #0]
    sft.function = function;
 8012c1e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012c22:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8012c26:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8012c2a:	605a      	str	r2, [r3, #4]
    sft.t_id = ctx->backend->prepare_response_tid(req, &req_length);
 8012c2c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012c30:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012c38:	69db      	ldr	r3, [r3, #28]
 8012c3a:	1d39      	adds	r1, r7, #4
 8012c3c:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8012c40:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8012c44:	6810      	ldr	r0, [r2, #0]
 8012c46:	4798      	blx	r3
 8012c48:	4602      	mov	r2, r0
 8012c4a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012c4e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8012c52:	609a      	str	r2, [r3, #8]

    /* Data are flushed on illegal number of values errors. */
    switch (function) {
 8012c54:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8012c58:	3b01      	subs	r3, #1
 8012c5a:	2b16      	cmp	r3, #22
 8012c5c:	f201 825e 	bhi.w	801411c <modbus_reply+0x15d4>
 8012c60:	a201      	add	r2, pc, #4	@ (adr r2, 8012c68 <modbus_reply+0x120>)
 8012c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c66:	bf00      	nop
 8012c68:	08012cc5 	.word	0x08012cc5
 8012c6c:	08012cc5 	.word	0x08012cc5
 8012c70:	08012f83 	.word	0x08012f83
 8012c74:	08012f83 	.word	0x08012f83
 8012c78:	08013299 	.word	0x08013299
 8012c7c:	0801343d 	.word	0x0801343d
 8012c80:	08013b5f 	.word	0x08013b5f
 8012c84:	0801411d 	.word	0x0801411d
 8012c88:	0801411d 	.word	0x0801411d
 8012c8c:	0801411d 	.word	0x0801411d
 8012c90:	0801411d 	.word	0x0801411d
 8012c94:	0801411d 	.word	0x0801411d
 8012c98:	0801411d 	.word	0x0801411d
 8012c9c:	0801411d 	.word	0x0801411d
 8012ca0:	08013579 	.word	0x08013579
 8012ca4:	0801382f 	.word	0x0801382f
 8012ca8:	08013ab5 	.word	0x08013ab5
 8012cac:	0801411d 	.word	0x0801411d
 8012cb0:	0801411d 	.word	0x0801411d
 8012cb4:	0801411d 	.word	0x0801411d
 8012cb8:	0801411d 	.word	0x0801411d
 8012cbc:	08013b8f 	.word	0x08013b8f
 8012cc0:	08013d59 	.word	0x08013d59
    case MODBUS_FC_READ_COILS:
    case MODBUS_FC_READ_DISCRETE_INPUTS: {
        unsigned int is_input = (function == MODBUS_FC_READ_DISCRETE_INPUTS);
 8012cc4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8012cc8:	2b02      	cmp	r3, #2
 8012cca:	bf0c      	ite	eq
 8012ccc:	2301      	moveq	r3, #1
 8012cce:	2300      	movne	r3, #0
 8012cd0:	b2db      	uxtb	r3, r3
 8012cd2:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
        int start_bits = is_input ? mb_mapping->start_input_bits : mb_mapping->start_bits;
 8012cd6:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d006      	beq.n	8012cec <modbus_reply+0x1a4>
 8012cde:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012ce2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	68db      	ldr	r3, [r3, #12]
 8012cea:	e005      	b.n	8012cf8 <modbus_reply+0x1b0>
 8012cec:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012cf0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	685b      	ldr	r3, [r3, #4]
 8012cf8:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
        int nb_bits = is_input ? mb_mapping->nb_input_bits : mb_mapping->nb_bits;
 8012cfc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d006      	beq.n	8012d12 <modbus_reply+0x1ca>
 8012d04:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012d08:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	689b      	ldr	r3, [r3, #8]
 8012d10:	e005      	b.n	8012d1e <modbus_reply+0x1d6>
 8012d12:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012d16:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012d1a:	681b      	ldr	r3, [r3, #0]
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

        uint8_t *tab_bits = is_input ? mb_mapping->tab_input_bits : mb_mapping->tab_bits;
 8012d22:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d006      	beq.n	8012d38 <modbus_reply+0x1f0>
 8012d2a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012d2e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d36:	e005      	b.n	8012d44 <modbus_reply+0x1fc>
 8012d38:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012d3c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	6a1b      	ldr	r3, [r3, #32]
 8012d44:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c


        const char *const name = is_input ? "read_input_bits" : "read_bits";
 8012d48:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d001      	beq.n	8012d54 <modbus_reply+0x20c>
 8012d50:	4bb0      	ldr	r3, [pc, #704]	@ (8013014 <modbus_reply+0x4cc>)
 8012d52:	e000      	b.n	8012d56 <modbus_reply+0x20e>
 8012d54:	4bb0      	ldr	r3, [pc, #704]	@ (8013018 <modbus_reply+0x4d0>)
 8012d56:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
        int nb = (req[offset + 3] << 8) + req[offset + 4];
 8012d5a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8012d5e:	3303      	adds	r3, #3
 8012d60:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8012d64:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8012d68:	6812      	ldr	r2, [r2, #0]
 8012d6a:	4413      	add	r3, r2
 8012d6c:	781b      	ldrb	r3, [r3, #0]
 8012d6e:	021b      	lsls	r3, r3, #8
 8012d70:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8012d74:	3204      	adds	r2, #4
 8012d76:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8012d7a:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8012d7e:	6809      	ldr	r1, [r1, #0]
 8012d80:	440a      	add	r2, r1
 8012d82:	7812      	ldrb	r2, [r2, #0]
 8012d84:	4413      	add	r3, r2
 8012d86:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
        /* The mapping can be shifted to reduce memory consumption and it
           doesn't always start at address zero. */
        int mapping_address = address - start_bits;
 8012d8a:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
 8012d8e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8012d92:	1ad3      	subs	r3, r2, r3
 8012d94:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

#ifdef USE_MODIFIED_LIBMODBUS
        if(is_input){
 8012d98:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d02c      	beq.n	8012dfa <modbus_reply+0x2b2>
        	if(modbus_reg_readDI_cb(ctx, tab_bits, mapping_address, nb) != MB_REG_ERR_OK){
 8012da0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012da4:	b29a      	uxth	r2, r3
 8012da6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012daa:	b29b      	uxth	r3, r3
 8012dac:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8012db0:	f5a1 70f6 	sub.w	r0, r1, #492	@ 0x1ec
 8012db4:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8012db8:	6800      	ldr	r0, [r0, #0]
 8012dba:	f7fc f953 	bl	800f064 <modbus_reg_readDI_cb>
 8012dbe:	4603      	mov	r3, r0
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d047      	beq.n	8012e54 <modbus_reply+0x30c>
				rsp_length = response_exception(ctx, &sft,
 8012dc4:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8012dc8:	f107 0120 	add.w	r1, r7, #32
 8012dcc:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012dd0:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 8012dd4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8012dd8:	9303      	str	r3, [sp, #12]
 8012dda:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012dde:	9302      	str	r3, [sp, #8]
 8012de0:	4b8e      	ldr	r3, [pc, #568]	@ (801301c <modbus_reply+0x4d4>)
 8012de2:	9301      	str	r3, [sp, #4]
 8012de4:	2300      	movs	r3, #0
 8012de6:	9300      	str	r3, [sp, #0]
 8012de8:	4613      	mov	r3, r2
 8012dea:	2204      	movs	r2, #4
 8012dec:	6800      	ldr	r0, [r0, #0]
 8012dee:	f7ff fe6f 	bl	8012ad0 <response_exception>
 8012df2:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
												MODBUS_EXCEPTION_SLAVE_OR_SERVER_FAILURE,
												rsp, FALSE,"SERVER DEVICE FAILURE\n",
												nb, name);
				break;
 8012df6:	f001 b9a8 	b.w	801414a <modbus_reply+0x1602>
        	}
        }else{
        	if(modbus_reg_readCO_cb(ctx, tab_bits, mapping_address, nb) != MB_REG_ERR_OK){
 8012dfa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012dfe:	b29a      	uxth	r2, r3
 8012e00:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012e04:	b29b      	uxth	r3, r3
 8012e06:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8012e0a:	f5a1 70f6 	sub.w	r0, r1, #492	@ 0x1ec
 8012e0e:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8012e12:	6800      	ldr	r0, [r0, #0]
 8012e14:	f7fc f950 	bl	800f0b8 <modbus_reg_readCO_cb>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d01a      	beq.n	8012e54 <modbus_reply+0x30c>
				rsp_length = response_exception(ctx,&sft,
 8012e1e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8012e22:	f107 0120 	add.w	r1, r7, #32
 8012e26:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012e2a:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 8012e2e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8012e32:	9303      	str	r3, [sp, #12]
 8012e34:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012e38:	9302      	str	r3, [sp, #8]
 8012e3a:	4b78      	ldr	r3, [pc, #480]	@ (801301c <modbus_reply+0x4d4>)
 8012e3c:	9301      	str	r3, [sp, #4]
 8012e3e:	2300      	movs	r3, #0
 8012e40:	9300      	str	r3, [sp, #0]
 8012e42:	4613      	mov	r3, r2
 8012e44:	2204      	movs	r2, #4
 8012e46:	6800      	ldr	r0, [r0, #0]
 8012e48:	f7ff fe42 	bl	8012ad0 <response_exception>
 8012e4c:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
												MODBUS_EXCEPTION_SLAVE_OR_SERVER_FAILURE,
												rsp, FALSE, "SERVER DEVICE FAILURE\n",
												nb, name);
				break;
 8012e50:	f001 b97b 	b.w	801414a <modbus_reply+0x1602>
#endif




        if (nb < 1 || MODBUS_MAX_READ_BITS < nb) {
 8012e54:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	dd04      	ble.n	8012e66 <modbus_reply+0x31e>
 8012e5c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012e60:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8012e64:	dd1c      	ble.n	8012ea0 <modbus_reply+0x358>
            rsp_length = response_exception(ctx,
 8012e66:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8012e6a:	f107 0120 	add.w	r1, r7, #32
 8012e6e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012e72:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 8012e76:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8012e7a:	9304      	str	r3, [sp, #16]
 8012e7c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8012e80:	9303      	str	r3, [sp, #12]
 8012e82:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012e86:	9302      	str	r3, [sp, #8]
 8012e88:	4b65      	ldr	r3, [pc, #404]	@ (8013020 <modbus_reply+0x4d8>)
 8012e8a:	9301      	str	r3, [sp, #4]
 8012e8c:	2301      	movs	r3, #1
 8012e8e:	9300      	str	r3, [sp, #0]
 8012e90:	4613      	mov	r3, r2
 8012e92:	2203      	movs	r2, #3
 8012e94:	6800      	ldr	r0, [r0, #0]
 8012e96:	f7ff fe1b 	bl	8012ad0 <response_exception>
 8012e9a:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
 8012e9e:	e06e      	b.n	8012f7e <modbus_reply+0x436>
                                            TRUE,
                                            "Illegal nb of values %d in %s (max %d)\n",
                                            nb,
                                            name,
                                            MODBUS_MAX_READ_BITS);
        } else if (mapping_address < 0 || (mapping_address + nb) > nb_bits) {
 8012ea0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	db08      	blt.n	8012eba <modbus_reply+0x372>
 8012ea8:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8012eac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012eb0:	4413      	add	r3, r2
 8012eb2:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8012eb6:	429a      	cmp	r2, r3
 8012eb8:	da23      	bge.n	8012f02 <modbus_reply+0x3ba>
            rsp_length = response_exception(ctx,
 8012eba:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	da02      	bge.n	8012ec8 <modbus_reply+0x380>
 8012ec2:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8012ec6:	e004      	b.n	8012ed2 <modbus_reply+0x38a>
                                            &sft,
                                            MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS,
                                            rsp,
                                            FALSE,
                                            "Illegal data address 0x%0X in %s\n",
                                            mapping_address < 0 ? address : address + nb,
 8012ec8:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
            rsp_length = response_exception(ctx,
 8012ecc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012ed0:	4413      	add	r3, r2
 8012ed2:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8012ed6:	f107 0120 	add.w	r1, r7, #32
 8012eda:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8012ede:	f5a2 70f6 	sub.w	r0, r2, #492	@ 0x1ec
 8012ee2:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8012ee6:	9203      	str	r2, [sp, #12]
 8012ee8:	9302      	str	r3, [sp, #8]
 8012eea:	4b4e      	ldr	r3, [pc, #312]	@ (8013024 <modbus_reply+0x4dc>)
 8012eec:	9301      	str	r3, [sp, #4]
 8012eee:	2300      	movs	r3, #0
 8012ef0:	9300      	str	r3, [sp, #0]
 8012ef2:	4623      	mov	r3, r4
 8012ef4:	2202      	movs	r2, #2
 8012ef6:	6800      	ldr	r0, [r0, #0]
 8012ef8:	f7ff fdea 	bl	8012ad0 <response_exception>
 8012efc:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
 8012f00:	e03d      	b.n	8012f7e <modbus_reply+0x436>
                                            name);
        } else {
            rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8012f02:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012f06:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f0e:	699b      	ldr	r3, [r3, #24]
 8012f10:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8012f14:	f107 0220 	add.w	r2, r7, #32
 8012f18:	4610      	mov	r0, r2
 8012f1a:	4798      	blx	r3
 8012f1c:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            rsp[rsp_length++] = (nb / 8) + ((nb % 8) ? 1 : 0);
 8012f20:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	da00      	bge.n	8012f2a <modbus_reply+0x3e2>
 8012f28:	3307      	adds	r3, #7
 8012f2a:	10db      	asrs	r3, r3, #3
 8012f2c:	b2da      	uxtb	r2, r3
 8012f2e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8012f32:	f003 0307 	and.w	r3, r3, #7
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	bf14      	ite	ne
 8012f3a:	2301      	movne	r3, #1
 8012f3c:	2300      	moveq	r3, #0
 8012f3e:	b2db      	uxtb	r3, r3
 8012f40:	4618      	mov	r0, r3
 8012f42:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8012f46:	1c59      	adds	r1, r3, #1
 8012f48:	f8c7 11f4 	str.w	r1, [r7, #500]	@ 0x1f4
 8012f4c:	4402      	add	r2, r0
 8012f4e:	b2d1      	uxtb	r1, r2
 8012f50:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8012f54:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8012f58:	54d1      	strb	r1, [r2, r3]
            rsp_length =
                response_io_status(tab_bits, mapping_address, nb, rsp, rsp_length);
 8012f5a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8012f5e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8012f62:	9300      	str	r3, [sp, #0]
 8012f64:	4613      	mov	r3, r2
 8012f66:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8012f6a:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8012f6e:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8012f72:	f7ff fd63 	bl	8012a3c <response_io_status>
 8012f76:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
        }
    } break;
 8012f7a:	f001 b8e6 	b.w	801414a <modbus_reply+0x1602>
 8012f7e:	f001 b8e4 	b.w	801414a <modbus_reply+0x1602>
    case MODBUS_FC_READ_HOLDING_REGISTERS:
    case MODBUS_FC_READ_INPUT_REGISTERS: {
        unsigned int is_input = (function == MODBUS_FC_READ_INPUT_REGISTERS);
 8012f82:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8012f86:	2b04      	cmp	r3, #4
 8012f88:	bf0c      	ite	eq
 8012f8a:	2301      	moveq	r3, #1
 8012f8c:	2300      	movne	r3, #0
 8012f8e:	b2db      	uxtb	r3, r3
 8012f90:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
        int start_registers =
            is_input ? mb_mapping->start_input_registers : mb_mapping->start_registers;
 8012f94:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d006      	beq.n	8012faa <modbus_reply+0x462>
 8012f9c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012fa0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	695b      	ldr	r3, [r3, #20]
 8012fa8:	e005      	b.n	8012fb6 <modbus_reply+0x46e>
 8012faa:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012fae:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	69db      	ldr	r3, [r3, #28]
        int start_registers =
 8012fb6:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
        int nb_registers =
            is_input ? mb_mapping->nb_input_registers : mb_mapping->nb_registers;
 8012fba:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d006      	beq.n	8012fd0 <modbus_reply+0x488>
 8012fc2:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012fc6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	691b      	ldr	r3, [r3, #16]
 8012fce:	e005      	b.n	8012fdc <modbus_reply+0x494>
 8012fd0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012fd4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	699b      	ldr	r3, [r3, #24]
        int nb_registers =
 8012fdc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
        uint16_t *tab_registers =
            is_input ? mb_mapping->tab_input_registers : mb_mapping->tab_registers;
 8012fe0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	d006      	beq.n	8012ff6 <modbus_reply+0x4ae>
 8012fe8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012fec:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012ff0:	681b      	ldr	r3, [r3, #0]
 8012ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012ff4:	e005      	b.n	8013002 <modbus_reply+0x4ba>
 8012ff6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8012ffa:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8012ffe:	681b      	ldr	r3, [r3, #0]
 8013000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        uint16_t *tab_registers =
 8013002:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        const char *const name = is_input ? "read_input_registers" : "read_registers";
 8013006:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 801300a:	2b00      	cmp	r3, #0
 801300c:	d00e      	beq.n	801302c <modbus_reply+0x4e4>
 801300e:	4b06      	ldr	r3, [pc, #24]	@ (8013028 <modbus_reply+0x4e0>)
 8013010:	e00d      	b.n	801302e <modbus_reply+0x4e6>
 8013012:	bf00      	nop
 8013014:	0801ca14 	.word	0x0801ca14
 8013018:	0801ca24 	.word	0x0801ca24
 801301c:	0801ca30 	.word	0x0801ca30
 8013020:	0801ca48 	.word	0x0801ca48
 8013024:	0801ca70 	.word	0x0801ca70
 8013028:	0801ca94 	.word	0x0801ca94
 801302c:	4bb2      	ldr	r3, [pc, #712]	@ (80132f8 <modbus_reply+0x7b0>)
 801302e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
        int nb = (req[offset + 3] << 8) + req[offset + 4];
 8013032:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013036:	3303      	adds	r3, #3
 8013038:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 801303c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013040:	6812      	ldr	r2, [r2, #0]
 8013042:	4413      	add	r3, r2
 8013044:	781b      	ldrb	r3, [r3, #0]
 8013046:	021b      	lsls	r3, r3, #8
 8013048:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 801304c:	3204      	adds	r2, #4
 801304e:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013052:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013056:	6809      	ldr	r1, [r1, #0]
 8013058:	440a      	add	r2, r1
 801305a:	7812      	ldrb	r2, [r2, #0]
 801305c:	4413      	add	r3, r2
 801305e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
        /* The mapping can be shifted to reduce memory consumption and it
           doesn't always start at address zero. */
        int mapping_address = address - start_registers;
 8013062:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
 8013066:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 801306a:	1ad3      	subs	r3, r2, r3
 801306c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150


#ifdef USE_MODIFIED_LIBMODBUS


        if(is_input){
 8013070:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8013074:	2b00      	cmp	r3, #0
 8013076:	d02c      	beq.n	80130d2 <modbus_reply+0x58a>
        	if(modbus_reg_readIR_cb(ctx, tab_registers, mapping_address, nb) != MB_REG_ERR_OK){
 8013078:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 801307c:	b29a      	uxth	r2, r3
 801307e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8013082:	b29b      	uxth	r3, r3
 8013084:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013088:	f5a1 70f6 	sub.w	r0, r1, #492	@ 0x1ec
 801308c:	f8d7 115c 	ldr.w	r1, [r7, #348]	@ 0x15c
 8013090:	6800      	ldr	r0, [r0, #0]
 8013092:	f7fc f91f 	bl	800f2d4 <modbus_reg_readIR_cb>
 8013096:	4603      	mov	r3, r0
 8013098:	2b00      	cmp	r3, #0
 801309a:	d047      	beq.n	801312c <modbus_reply+0x5e4>
				rsp_length = response_exception(ctx, &sft,
 801309c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80130a0:	f107 0120 	add.w	r1, r7, #32
 80130a4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80130a8:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 80130ac:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80130b0:	9303      	str	r3, [sp, #12]
 80130b2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80130b6:	9302      	str	r3, [sp, #8]
 80130b8:	4b90      	ldr	r3, [pc, #576]	@ (80132fc <modbus_reply+0x7b4>)
 80130ba:	9301      	str	r3, [sp, #4]
 80130bc:	2300      	movs	r3, #0
 80130be:	9300      	str	r3, [sp, #0]
 80130c0:	4613      	mov	r3, r2
 80130c2:	2204      	movs	r2, #4
 80130c4:	6800      	ldr	r0, [r0, #0]
 80130c6:	f7ff fd03 	bl	8012ad0 <response_exception>
 80130ca:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
												MODBUS_EXCEPTION_SLAVE_OR_SERVER_FAILURE,
												rsp, FALSE,"SERVER DEVICE FAILURE\n",
												nb, name);
				break;
 80130ce:	f001 b83c 	b.w	801414a <modbus_reply+0x1602>
        	}
        }else{
        	if(modbus_reg_readHR_cb(ctx, tab_registers, mapping_address, nb) != MB_REG_ERR_OK){
 80130d2:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80130d6:	b29a      	uxth	r2, r3
 80130d8:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80130dc:	b29b      	uxth	r3, r3
 80130de:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 80130e2:	f5a1 70f6 	sub.w	r0, r1, #492	@ 0x1ec
 80130e6:	f8d7 115c 	ldr.w	r1, [r7, #348]	@ 0x15c
 80130ea:	6800      	ldr	r0, [r0, #0]
 80130ec:	f7fc fb20 	bl	800f730 <modbus_reg_readHR_cb>
 80130f0:	4603      	mov	r3, r0
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d01a      	beq.n	801312c <modbus_reply+0x5e4>
				rsp_length = response_exception(ctx,&sft,
 80130f6:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80130fa:	f107 0120 	add.w	r1, r7, #32
 80130fe:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013102:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 8013106:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 801310a:	9303      	str	r3, [sp, #12]
 801310c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8013110:	9302      	str	r3, [sp, #8]
 8013112:	4b7a      	ldr	r3, [pc, #488]	@ (80132fc <modbus_reply+0x7b4>)
 8013114:	9301      	str	r3, [sp, #4]
 8013116:	2300      	movs	r3, #0
 8013118:	9300      	str	r3, [sp, #0]
 801311a:	4613      	mov	r3, r2
 801311c:	2204      	movs	r2, #4
 801311e:	6800      	ldr	r0, [r0, #0]
 8013120:	f7ff fcd6 	bl	8012ad0 <response_exception>
 8013124:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
												MODBUS_EXCEPTION_SLAVE_OR_SERVER_FAILURE,
												rsp, FALSE, "SERVER DEVICE FAILURE\n",
												nb, name);
				break;
 8013128:	f001 b80f 	b.w	801414a <modbus_reply+0x1602>
        	}
        }
#endif

        if (nb < 1 || MODBUS_MAX_READ_REGISTERS < nb) {
 801312c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8013130:	2b00      	cmp	r3, #0
 8013132:	dd03      	ble.n	801313c <modbus_reply+0x5f4>
 8013134:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8013138:	2b7d      	cmp	r3, #125	@ 0x7d
 801313a:	dd1b      	ble.n	8013174 <modbus_reply+0x62c>
            rsp_length = response_exception(ctx,
 801313c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013140:	f107 0120 	add.w	r1, r7, #32
 8013144:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013148:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 801314c:	237d      	movs	r3, #125	@ 0x7d
 801314e:	9304      	str	r3, [sp, #16]
 8013150:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8013154:	9303      	str	r3, [sp, #12]
 8013156:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 801315a:	9302      	str	r3, [sp, #8]
 801315c:	4b68      	ldr	r3, [pc, #416]	@ (8013300 <modbus_reply+0x7b8>)
 801315e:	9301      	str	r3, [sp, #4]
 8013160:	2301      	movs	r3, #1
 8013162:	9300      	str	r3, [sp, #0]
 8013164:	4613      	mov	r3, r2
 8013166:	2203      	movs	r2, #3
 8013168:	6800      	ldr	r0, [r0, #0]
 801316a:	f7ff fcb1 	bl	8012ad0 <response_exception>
 801316e:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
 8013172:	e08f      	b.n	8013294 <modbus_reply+0x74c>
                                            TRUE,
                                            "Illegal nb of values %d in %s (max %d)\n",
                                            nb,
                                            name,
                                            MODBUS_MAX_READ_REGISTERS);
        } else if (mapping_address < 0 || (mapping_address + nb) > nb_registers) {
 8013174:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8013178:	2b00      	cmp	r3, #0
 801317a:	db08      	blt.n	801318e <modbus_reply+0x646>
 801317c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8013180:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8013184:	4413      	add	r3, r2
 8013186:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 801318a:	429a      	cmp	r2, r3
 801318c:	da23      	bge.n	80131d6 <modbus_reply+0x68e>
            rsp_length = response_exception(ctx,
 801318e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8013192:	2b00      	cmp	r3, #0
 8013194:	da02      	bge.n	801319c <modbus_reply+0x654>
 8013196:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 801319a:	e004      	b.n	80131a6 <modbus_reply+0x65e>
                                            &sft,
                                            MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS,
                                            rsp,
                                            FALSE,
                                            "Illegal data address 0x%0X in %s\n",
                                            mapping_address < 0 ? address : address + nb,
 801319c:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
            rsp_length = response_exception(ctx,
 80131a0:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80131a4:	4413      	add	r3, r2
 80131a6:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 80131aa:	f107 0120 	add.w	r1, r7, #32
 80131ae:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80131b2:	f5a2 70f6 	sub.w	r0, r2, #492	@ 0x1ec
 80131b6:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80131ba:	9203      	str	r2, [sp, #12]
 80131bc:	9302      	str	r3, [sp, #8]
 80131be:	4b51      	ldr	r3, [pc, #324]	@ (8013304 <modbus_reply+0x7bc>)
 80131c0:	9301      	str	r3, [sp, #4]
 80131c2:	2300      	movs	r3, #0
 80131c4:	9300      	str	r3, [sp, #0]
 80131c6:	4623      	mov	r3, r4
 80131c8:	2202      	movs	r2, #2
 80131ca:	6800      	ldr	r0, [r0, #0]
 80131cc:	f7ff fc80 	bl	8012ad0 <response_exception>
 80131d0:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
 80131d4:	e05e      	b.n	8013294 <modbus_reply+0x74c>
                                            name);
        } else {
            int i;

            rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 80131d6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80131da:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80131e2:	699b      	ldr	r3, [r3, #24]
 80131e4:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80131e8:	f107 0220 	add.w	r2, r7, #32
 80131ec:	4610      	mov	r0, r2
 80131ee:	4798      	blx	r3
 80131f0:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            rsp[rsp_length++] = nb << 1;
 80131f4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80131f8:	b2da      	uxtb	r2, r3
 80131fa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80131fe:	1c59      	adds	r1, r3, #1
 8013200:	f8c7 11f4 	str.w	r1, [r7, #500]	@ 0x1f4
 8013204:	0052      	lsls	r2, r2, #1
 8013206:	b2d1      	uxtb	r1, r2
 8013208:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 801320c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8013210:	54d1      	strb	r1, [r2, r3]
            uint16_t endAddress = mapping_address + nb;
 8013212:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8013216:	b29a      	uxth	r2, r3
 8013218:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 801321c:	b29b      	uxth	r3, r3
 801321e:	4413      	add	r3, r2
 8013220:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
            for (i = mapping_address; i < endAddress; i++) {
 8013224:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8013228:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 801322c:	e02a      	b.n	8013284 <modbus_reply+0x73c>
                rsp[rsp_length++] = tab_registers[i] >> 8;
 801322e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8013232:	005b      	lsls	r3, r3, #1
 8013234:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8013238:	4413      	add	r3, r2
 801323a:	881b      	ldrh	r3, [r3, #0]
 801323c:	0a1b      	lsrs	r3, r3, #8
 801323e:	b299      	uxth	r1, r3
 8013240:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013244:	1c5a      	adds	r2, r3, #1
 8013246:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 801324a:	b2c9      	uxtb	r1, r1
 801324c:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013250:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8013254:	54d1      	strb	r1, [r2, r3]
                rsp[rsp_length++] = tab_registers[i] & 0xFF;
 8013256:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 801325a:	005b      	lsls	r3, r3, #1
 801325c:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8013260:	4413      	add	r3, r2
 8013262:	8819      	ldrh	r1, [r3, #0]
 8013264:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013268:	1c5a      	adds	r2, r3, #1
 801326a:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 801326e:	b2c9      	uxtb	r1, r1
 8013270:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013274:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8013278:	54d1      	strb	r1, [r2, r3]
            for (i = mapping_address; i < endAddress; i++) {
 801327a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 801327e:	3301      	adds	r3, #1
 8013280:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8013284:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8013288:	f8d7 21f0 	ldr.w	r2, [r7, #496]	@ 0x1f0
 801328c:	429a      	cmp	r2, r3
 801328e:	dbce      	blt.n	801322e <modbus_reply+0x6e6>
            }
        }
    } break;
 8013290:	f000 bf5b 	b.w	801414a <modbus_reply+0x1602>
 8013294:	f000 bf59 	b.w	801414a <modbus_reply+0x1602>
    case MODBUS_FC_WRITE_SINGLE_COIL: {
        int mapping_address = address - mb_mapping->start_bits;
 8013298:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
 801329c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80132a0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	685b      	ldr	r3, [r3, #4]
 80132a8:	1ad3      	subs	r3, r2, r3
 80132aa:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170

        if (mapping_address < 0 || mapping_address >= mb_mapping->nb_bits) {
 80132ae:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	db09      	blt.n	80132ca <modbus_reply+0x782>
 80132b6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80132ba:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 80132c6:	429a      	cmp	r2, r3
 80132c8:	db20      	blt.n	801330c <modbus_reply+0x7c4>
            rsp_length = response_exception(ctx,
 80132ca:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 80132ce:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80132d2:	f107 0120 	add.w	r1, r7, #32
 80132d6:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 80132da:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 80132de:	9302      	str	r3, [sp, #8]
 80132e0:	4b09      	ldr	r3, [pc, #36]	@ (8013308 <modbus_reply+0x7c0>)
 80132e2:	9301      	str	r3, [sp, #4]
 80132e4:	2300      	movs	r3, #0
 80132e6:	9300      	str	r3, [sp, #0]
 80132e8:	4613      	mov	r3, r2
 80132ea:	2202      	movs	r2, #2
 80132ec:	6800      	ldr	r0, [r0, #0]
 80132ee:	f7ff fbef 	bl	8012ad0 <response_exception>
 80132f2:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
 80132f6:	e09f      	b.n	8013438 <modbus_reply+0x8f0>
 80132f8:	0801caac 	.word	0x0801caac
 80132fc:	0801ca30 	.word	0x0801ca30
 8013300:	0801ca48 	.word	0x0801ca48
 8013304:	0801ca70 	.word	0x0801ca70
 8013308:	0801cabc 	.word	0x0801cabc
                                            rsp,
                                            FALSE,
                                            "Illegal data address 0x%0X in write_bit\n",
                                            address);
        } else {
            int data = (req[offset + 3] << 8) + req[offset + 4];
 801330c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013310:	3303      	adds	r3, #3
 8013312:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013316:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 801331a:	6812      	ldr	r2, [r2, #0]
 801331c:	4413      	add	r3, r2
 801331e:	781b      	ldrb	r3, [r3, #0]
 8013320:	021b      	lsls	r3, r3, #8
 8013322:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013326:	3204      	adds	r2, #4
 8013328:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 801332c:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013330:	6809      	ldr	r1, [r1, #0]
 8013332:	440a      	add	r2, r1
 8013334:	7812      	ldrb	r2, [r2, #0]
 8013336:	4413      	add	r3, r2
 8013338:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c

            if (data == 0xFF00 || data == 0x0) {
 801333c:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8013340:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8013344:	d003      	beq.n	801334e <modbus_reply+0x806>
 8013346:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 801334a:	2b00      	cmp	r3, #0
 801334c:	d159      	bne.n	8013402 <modbus_reply+0x8ba>
#ifdef USE_MODIFIED_LIBMODBUS
            	uint8_t value = data ? ON : OFF;
 801334e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8013352:	2b00      	cmp	r3, #0
 8013354:	bf14      	ite	ne
 8013356:	2301      	movne	r3, #1
 8013358:	2300      	moveq	r3, #0
 801335a:	b2db      	uxtb	r3, r3
 801335c:	461a      	mov	r2, r3
 801335e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013362:	f2a3 13d9 	subw	r3, r3, #473	@ 0x1d9
 8013366:	701a      	strb	r2, [r3, #0]
            	if(modbus_reg_writeCO_cb(ctx, &value, mapping_address, 1) == MB_REG_ERR_OK){
 8013368:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 801336c:	b29a      	uxth	r2, r3
 801336e:	f107 011f 	add.w	r1, r7, #31
 8013372:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013376:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 801337a:	2301      	movs	r3, #1
 801337c:	6800      	ldr	r0, [r0, #0]
 801337e:	f7fb ff17 	bl	800f1b0 <modbus_reg_writeCO_cb>
 8013382:	4603      	mov	r3, r0
 8013384:	2b00      	cmp	r3, #0
 8013386:	d125      	bne.n	80133d4 <modbus_reply+0x88c>
            		 mb_mapping->tab_bits[mapping_address] = value;
 8013388:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801338c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	6a1a      	ldr	r2, [r3, #32]
 8013394:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8013398:	4413      	add	r3, r2
 801339a:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 801339e:	f2a2 12d9 	subw	r2, r2, #473	@ 0x1d9
 80133a2:	7812      	ldrb	r2, [r2, #0]
 80133a4:	701a      	strb	r2, [r3, #0]
            		 memcpy(rsp, req, req_length);
 80133a6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80133aa:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80133ae:	681b      	ldr	r3, [r3, #0]
 80133b0:	461a      	mov	r2, r3
 80133b2:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80133b6:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80133ba:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80133be:	6819      	ldr	r1, [r3, #0]
 80133c0:	f004 fec8 	bl	8018154 <memcpy>
            		 rsp_length = req_length;
 80133c4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80133c8:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80133cc:	681b      	ldr	r3, [r3, #0]
 80133ce:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
            if (data == 0xFF00 || data == 0x0) {
 80133d2:	e031      	b.n	8013438 <modbus_reply+0x8f0>
            	}else{
    				rsp_length = response_exception(ctx,
 80133d4:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 80133d8:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80133dc:	f107 0120 	add.w	r1, r7, #32
 80133e0:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 80133e4:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 80133e8:	9302      	str	r3, [sp, #8]
 80133ea:	4bb7      	ldr	r3, [pc, #732]	@ (80136c8 <modbus_reply+0xb80>)
 80133ec:	9301      	str	r3, [sp, #4]
 80133ee:	2300      	movs	r3, #0
 80133f0:	9300      	str	r3, [sp, #0]
 80133f2:	4613      	mov	r3, r2
 80133f4:	2204      	movs	r2, #4
 80133f6:	6800      	ldr	r0, [r0, #0]
 80133f8:	f7ff fb6a 	bl	8012ad0 <response_exception>
 80133fc:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            if (data == 0xFF00 || data == 0x0) {
 8013400:	e01a      	b.n	8013438 <modbus_reply+0x8f0>
#endif



            } else {
                rsp_length = response_exception(
 8013402:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8013406:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801340a:	f107 0120 	add.w	r1, r7, #32
 801340e:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8013412:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 8013416:	9303      	str	r3, [sp, #12]
 8013418:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 801341c:	9302      	str	r3, [sp, #8]
 801341e:	4bab      	ldr	r3, [pc, #684]	@ (80136cc <modbus_reply+0xb84>)
 8013420:	9301      	str	r3, [sp, #4]
 8013422:	2300      	movs	r3, #0
 8013424:	9300      	str	r3, [sp, #0]
 8013426:	4613      	mov	r3, r2
 8013428:	2203      	movs	r2, #3
 801342a:	6800      	ldr	r0, [r0, #0]
 801342c:	f7ff fb50 	bl	8012ad0 <response_exception>
 8013430:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
                    "Illegal data value 0x%0X in write_bit request at address %0X\n",
                    data,
                    address);
            }
        }
    } break;
 8013434:	f000 be89 	b.w	801414a <modbus_reply+0x1602>
 8013438:	f000 be87 	b.w	801414a <modbus_reply+0x1602>
    case MODBUS_FC_WRITE_SINGLE_REGISTER: {
        int mapping_address = address - mb_mapping->start_registers;
 801343c:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
 8013440:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013444:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	69db      	ldr	r3, [r3, #28]
 801344c:	1ad3      	subs	r3, r2, r3
 801344e:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174

        if (mapping_address < 0 || mapping_address >= mb_mapping->nb_registers) {
 8013452:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8013456:	2b00      	cmp	r3, #0
 8013458:	db09      	blt.n	801346e <modbus_reply+0x926>
 801345a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801345e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	699b      	ldr	r3, [r3, #24]
 8013466:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 801346a:	429a      	cmp	r2, r3
 801346c:	db18      	blt.n	80134a0 <modbus_reply+0x958>
            rsp_length =
                response_exception(ctx,
 801346e:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8013472:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013476:	f107 0120 	add.w	r1, r7, #32
 801347a:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 801347e:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 8013482:	9302      	str	r3, [sp, #8]
 8013484:	4b92      	ldr	r3, [pc, #584]	@ (80136d0 <modbus_reply+0xb88>)
 8013486:	9301      	str	r3, [sp, #4]
 8013488:	2300      	movs	r3, #0
 801348a:	9300      	str	r3, [sp, #0]
 801348c:	4613      	mov	r3, r2
 801348e:	2202      	movs	r2, #2
 8013490:	6800      	ldr	r0, [r0, #0]
 8013492:	f7ff fb1d 	bl	8012ad0 <response_exception>
 8013496:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            rsp_length =
 801349a:	bf00      	nop
            memcpy(rsp, req, req_length);
            rsp_length = req_length;
//            modbus_reg_writeHR_cb(ctx, mapping_address, 1);
#endif
        }
    } break;
 801349c:	f000 be55 	b.w	801414a <modbus_reply+0x1602>
            int data = (req[offset + 3] << 8) + req[offset + 4];
 80134a0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80134a4:	3303      	adds	r3, #3
 80134a6:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80134aa:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80134ae:	6812      	ldr	r2, [r2, #0]
 80134b0:	4413      	add	r3, r2
 80134b2:	781b      	ldrb	r3, [r3, #0]
 80134b4:	021b      	lsls	r3, r3, #8
 80134b6:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 80134ba:	3204      	adds	r2, #4
 80134bc:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 80134c0:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 80134c4:	6809      	ldr	r1, [r1, #0]
 80134c6:	440a      	add	r2, r1
 80134c8:	7812      	ldrb	r2, [r2, #0]
 80134ca:	441a      	add	r2, r3
 80134cc:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80134d0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80134d4:	601a      	str	r2, [r3, #0]
            if(modbus_reg_writeHR_cb(ctx, (uint16_t*)&data, mapping_address, 1) == MB_REG_ERR_OK){
 80134d6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80134da:	b29a      	uxth	r2, r3
 80134dc:	f107 0118 	add.w	r1, r7, #24
 80134e0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80134e4:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 80134e8:	2301      	movs	r3, #1
 80134ea:	6800      	ldr	r0, [r0, #0]
 80134ec:	f7fc fbdc 	bl	800fca8 <modbus_reg_writeHR_cb>
 80134f0:	4603      	mov	r3, r0
 80134f2:	2b00      	cmp	r3, #0
 80134f4:	d128      	bne.n	8013548 <modbus_reply+0xa00>
            	 mb_mapping->tab_registers[mapping_address] = data;
 80134f6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80134fa:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80134fe:	6819      	ldr	r1, [r3, #0]
 8013500:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013504:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801350c:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8013510:	005b      	lsls	r3, r3, #1
 8013512:	4413      	add	r3, r2
 8013514:	b28a      	uxth	r2, r1
 8013516:	801a      	strh	r2, [r3, #0]
            	 memcpy(rsp, req, req_length);
 8013518:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801351c:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8013520:	681b      	ldr	r3, [r3, #0]
 8013522:	461a      	mov	r2, r3
 8013524:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013528:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 801352c:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8013530:	6819      	ldr	r1, [r3, #0]
 8013532:	f004 fe0f 	bl	8018154 <memcpy>
            	 rsp_length = req_length;
 8013536:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801353a:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
    } break;
 8013544:	f000 be01 	b.w	801414a <modbus_reply+0x1602>
				rsp_length = response_exception(ctx,
 8013548:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 801354c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013550:	f107 0120 	add.w	r1, r7, #32
 8013554:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8013558:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 801355c:	9302      	str	r3, [sp, #8]
 801355e:	4b5d      	ldr	r3, [pc, #372]	@ (80136d4 <modbus_reply+0xb8c>)
 8013560:	9301      	str	r3, [sp, #4]
 8013562:	2300      	movs	r3, #0
 8013564:	9300      	str	r3, [sp, #0]
 8013566:	4613      	mov	r3, r2
 8013568:	2204      	movs	r2, #4
 801356a:	6800      	ldr	r0, [r0, #0]
 801356c:	f7ff fab0 	bl	8012ad0 <response_exception>
 8013570:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
    } break;
 8013574:	f000 bde9 	b.w	801414a <modbus_reply+0x1602>
    case MODBUS_FC_WRITE_MULTIPLE_COILS: {
        int nb = (req[offset + 3] << 8) + req[offset + 4];
 8013578:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 801357c:	3303      	adds	r3, #3
 801357e:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013582:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013586:	6812      	ldr	r2, [r2, #0]
 8013588:	4413      	add	r3, r2
 801358a:	781b      	ldrb	r3, [r3, #0]
 801358c:	021b      	lsls	r3, r3, #8
 801358e:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013592:	3204      	adds	r2, #4
 8013594:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013598:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 801359c:	6809      	ldr	r1, [r1, #0]
 801359e:	440a      	add	r2, r1
 80135a0:	7812      	ldrb	r2, [r2, #0]
 80135a2:	4413      	add	r3, r2
 80135a4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
        int nb_bits = req[offset + 5];
 80135a8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80135ac:	3305      	adds	r3, #5
 80135ae:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80135b2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80135b6:	6812      	ldr	r2, [r2, #0]
 80135b8:	4413      	add	r3, r2
 80135ba:	781b      	ldrb	r3, [r3, #0]
 80135bc:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
        int mapping_address = address - mb_mapping->start_bits;
 80135c0:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
 80135c4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80135c8:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80135cc:	681b      	ldr	r3, [r3, #0]
 80135ce:	685b      	ldr	r3, [r3, #4]
 80135d0:	1ad3      	subs	r3, r2, r3
 80135d2:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c

        if (nb < 1 || MODBUS_MAX_WRITE_BITS < nb || nb_bits * 8 < nb) {
 80135d6:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80135da:	2b00      	cmp	r3, #0
 80135dc:	dd0b      	ble.n	80135f6 <modbus_reply+0xaae>
 80135de:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80135e2:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 80135e6:	dc06      	bgt.n	80135f6 <modbus_reply+0xaae>
 80135e8:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80135ec:	00db      	lsls	r3, r3, #3
 80135ee:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 80135f2:	429a      	cmp	r2, r3
 80135f4:	dd19      	ble.n	801362a <modbus_reply+0xae2>
            /* May be the indication has been truncated on reading because of
             * invalid address (eg. nb is 0 but the request contains values to
             * write) so it's necessary to flush. */
            rsp_length =
                response_exception(ctx,
 80135f6:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80135fa:	f107 0120 	add.w	r1, r7, #32
 80135fe:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013602:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 8013606:	f44f 63f6 	mov.w	r3, #1968	@ 0x7b0
 801360a:	9303      	str	r3, [sp, #12]
 801360c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8013610:	9302      	str	r3, [sp, #8]
 8013612:	4b31      	ldr	r3, [pc, #196]	@ (80136d8 <modbus_reply+0xb90>)
 8013614:	9301      	str	r3, [sp, #4]
 8013616:	2301      	movs	r3, #1
 8013618:	9300      	str	r3, [sp, #0]
 801361a:	4613      	mov	r3, r2
 801361c:	2203      	movs	r2, #3
 801361e:	6800      	ldr	r0, [r0, #0]
 8013620:	f7ff fa56 	bl	8012ad0 <response_exception>
 8013624:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            rsp_length =
 8013628:	e0ff      	b.n	801382a <modbus_reply+0xce2>
                                   rsp,
                                   TRUE,
                                   "Illegal number of values %d in write_bits (max %d)\n",
                                   nb,
                                   MODBUS_MAX_WRITE_BITS);
        } else if (mapping_address < 0 || (mapping_address + nb) > mb_mapping->nb_bits) {
 801362a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 801362e:	2b00      	cmp	r3, #0
 8013630:	db0c      	blt.n	801364c <modbus_reply+0xb04>
 8013632:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8013636:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 801363a:	441a      	add	r2, r3
 801363c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013640:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	681b      	ldr	r3, [r3, #0]
 8013648:	429a      	cmp	r2, r3
 801364a:	dd20      	ble.n	801368e <modbus_reply+0xb46>
            rsp_length = response_exception(ctx,
 801364c:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8013650:	2b00      	cmp	r3, #0
 8013652:	da02      	bge.n	801365a <modbus_reply+0xb12>
 8013654:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8013658:	e004      	b.n	8013664 <modbus_reply+0xb1c>
                                            &sft,
                                            MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS,
                                            rsp,
                                            FALSE,
                                            "Illegal data address 0x%0X in write_bits\n",
                                            mapping_address < 0 ? address : address + nb);
 801365a:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
            rsp_length = response_exception(ctx,
 801365e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8013662:	4413      	add	r3, r2
 8013664:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013668:	f107 0120 	add.w	r1, r7, #32
 801366c:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8013670:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 8013674:	9302      	str	r3, [sp, #8]
 8013676:	4b19      	ldr	r3, [pc, #100]	@ (80136dc <modbus_reply+0xb94>)
 8013678:	9301      	str	r3, [sp, #4]
 801367a:	2300      	movs	r3, #0
 801367c:	9300      	str	r3, [sp, #0]
 801367e:	4613      	mov	r3, r2
 8013680:	2202      	movs	r2, #2
 8013682:	6800      	ldr	r0, [r0, #0]
 8013684:	f7ff fa24 	bl	8012ad0 <response_exception>
 8013688:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
 801368c:	e0cd      	b.n	801382a <modbus_reply+0xce2>
#ifdef USE_MODIFIED_LIBMODBUS
//            /* 6 = byte count */
//            modbus_set_bits_from_bytes(
//                mb_mapping->tab_bits, mapping_address, nb, &req[offset + 6]);
//
        	uint8_t error = 0;
 801368e:	2300      	movs	r3, #0
 8013690:	f887 31ef 	strb.w	r3, [r7, #495]	@ 0x1ef
            int shift = 0;
 8013694:	2300      	movs	r3, #0
 8013696:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
            const uint8_t *tab_byte = &req[offset + 6];
 801369a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 801369e:	3306      	adds	r3, #6
 80136a0:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80136a4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80136a8:	6812      	ldr	r2, [r2, #0]
 80136aa:	4413      	add	r3, r2
 80136ac:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
            uint8_t data = 0;
 80136b0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80136b4:	f2a3 13e1 	subw	r3, r3, #481	@ 0x1e1
 80136b8:	2200      	movs	r2, #0
 80136ba:	701a      	strb	r2, [r3, #0]
            for (unsigned int i = mapping_address; i < mapping_address + nb; i++) {
 80136bc:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80136c0:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80136c4:	e05c      	b.n	8013780 <modbus_reply+0xc38>
 80136c6:	bf00      	nop
 80136c8:	0801ca30 	.word	0x0801ca30
 80136cc:	0801cae8 	.word	0x0801cae8
 80136d0:	0801cb28 	.word	0x0801cb28
 80136d4:	0801cb58 	.word	0x0801cb58
 80136d8:	0801cb70 	.word	0x0801cb70
 80136dc:	0801cba4 	.word	0x0801cba4
            	data = tab_byte[(i - mapping_address) / 8] & (1 << shift) ? 1 : 0;
 80136e0:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80136e4:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 80136e8:	1ad3      	subs	r3, r2, r3
 80136ea:	08db      	lsrs	r3, r3, #3
 80136ec:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80136f0:	4413      	add	r3, r2
 80136f2:	781b      	ldrb	r3, [r3, #0]
 80136f4:	461a      	mov	r2, r3
 80136f6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80136fa:	fa42 f303 	asr.w	r3, r2, r3
 80136fe:	b2db      	uxtb	r3, r3
 8013700:	f003 0301 	and.w	r3, r3, #1
 8013704:	b2da      	uxtb	r2, r3
 8013706:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801370a:	f2a3 13e1 	subw	r3, r3, #481	@ 0x1e1
 801370e:	701a      	strb	r2, [r3, #0]
                /* gcc doesn't like: shift = (++shift) % 8; */
                shift++;
 8013710:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8013714:	3301      	adds	r3, #1
 8013716:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
                shift %= 8;
 801371a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 801371e:	425a      	negs	r2, r3
 8013720:	f003 0307 	and.w	r3, r3, #7
 8013724:	f002 0207 	and.w	r2, r2, #7
 8013728:	bf58      	it	pl
 801372a:	4253      	negpl	r3, r2
 801372c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
               if(modbus_reg_writeCO_cb(ctx, &data, i, 1) != MB_REG_ERR_OK){
 8013730:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8013734:	b29a      	uxth	r2, r3
 8013736:	f107 0117 	add.w	r1, r7, #23
 801373a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801373e:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 8013742:	2301      	movs	r3, #1
 8013744:	6800      	ldr	r0, [r0, #0]
 8013746:	f7fb fd33 	bl	800f1b0 <modbus_reg_writeCO_cb>
 801374a:	4603      	mov	r3, r0
 801374c:	2b00      	cmp	r3, #0
 801374e:	d00f      	beq.n	8013770 <modbus_reply+0xc28>
					mb_mapping->tab_bits[i] = data;
 8013750:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013754:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	6a1a      	ldr	r2, [r3, #32]
 801375c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8013760:	4413      	add	r3, r2
 8013762:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013766:	f2a2 12e1 	subw	r2, r2, #481	@ 0x1e1
 801376a:	7812      	ldrb	r2, [r2, #0]
 801376c:	701a      	strb	r2, [r3, #0]
 801376e:	e002      	b.n	8013776 <modbus_reply+0xc2e>
               }else{
            	   error = 1;
 8013770:	2301      	movs	r3, #1
 8013772:	f887 31ef 	strb.w	r3, [r7, #495]	@ 0x1ef
            for (unsigned int i = mapping_address; i < mapping_address + nb; i++) {
 8013776:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 801377a:	3301      	adds	r3, #1
 801377c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8013780:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8013784:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8013788:	4413      	add	r3, r2
 801378a:	461a      	mov	r2, r3
 801378c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8013790:	4293      	cmp	r3, r2
 8013792:	d3a5      	bcc.n	80136e0 <modbus_reply+0xb98>
               }
            }

            if(error){
 8013794:	f897 31ef 	ldrb.w	r3, [r7, #495]	@ 0x1ef
 8013798:	2b00      	cmp	r3, #0
 801379a:	d021      	beq.n	80137e0 <modbus_reply+0xc98>
				rsp_length = response_exception(ctx,
 801379c:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	da02      	bge.n	80137aa <modbus_reply+0xc62>
 80137a4:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 80137a8:	e004      	b.n	80137b4 <modbus_reply+0xc6c>
												&sft,
												MODBUS_EXCEPTION_SLAVE_OR_SERVER_FAILURE,
												rsp,
												FALSE,
												"SERVER DEVICE FAILURE\n",
												mapping_address < 0 ? address : address + nb);
 80137aa:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
				rsp_length = response_exception(ctx,
 80137ae:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80137b2:	4413      	add	r3, r2
 80137b4:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80137b8:	f107 0120 	add.w	r1, r7, #32
 80137bc:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 80137c0:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 80137c4:	9302      	str	r3, [sp, #8]
 80137c6:	4bb8      	ldr	r3, [pc, #736]	@ (8013aa8 <modbus_reply+0xf60>)
 80137c8:	9301      	str	r3, [sp, #4]
 80137ca:	2300      	movs	r3, #0
 80137cc:	9300      	str	r3, [sp, #0]
 80137ce:	4613      	mov	r3, r2
 80137d0:	2204      	movs	r2, #4
 80137d2:	6800      	ldr	r0, [r0, #0]
 80137d4:	f7ff f97c 	bl	8012ad0 <response_exception>
 80137d8:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            /* 4 to copy the bit address (2) and the quantity of bits */
            memcpy(rsp + rsp_length, req + rsp_length, 4);
            rsp_length += 4;
#endif
        }
    } break;
 80137dc:	f000 bcb5 	b.w	801414a <modbus_reply+0x1602>
	            rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 80137e0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80137e4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80137ec:	699b      	ldr	r3, [r3, #24]
 80137ee:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80137f2:	f107 0220 	add.w	r2, r7, #32
 80137f6:	4610      	mov	r0, r2
 80137f8:	4798      	blx	r3
 80137fa:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
	            memcpy(rsp + rsp_length, req + rsp_length, 4);
 80137fe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013802:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013806:	4413      	add	r3, r2
 8013808:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 801380c:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013810:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013814:	6809      	ldr	r1, [r1, #0]
 8013816:	440a      	add	r2, r1
 8013818:	6812      	ldr	r2, [r2, #0]
 801381a:	601a      	str	r2, [r3, #0]
	            rsp_length += 4;
 801381c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013820:	3304      	adds	r3, #4
 8013822:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
    } break;
 8013826:	f000 bc90 	b.w	801414a <modbus_reply+0x1602>
 801382a:	f000 bc8e 	b.w	801414a <modbus_reply+0x1602>
    case MODBUS_FC_WRITE_MULTIPLE_REGISTERS: {
        int nb = (req[offset + 3] << 8) + req[offset + 4];
 801382e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013832:	3303      	adds	r3, #3
 8013834:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013838:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 801383c:	6812      	ldr	r2, [r2, #0]
 801383e:	4413      	add	r3, r2
 8013840:	781b      	ldrb	r3, [r3, #0]
 8013842:	021b      	lsls	r3, r3, #8
 8013844:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013848:	3204      	adds	r2, #4
 801384a:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 801384e:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013852:	6809      	ldr	r1, [r1, #0]
 8013854:	440a      	add	r2, r1
 8013856:	7812      	ldrb	r2, [r2, #0]
 8013858:	4413      	add	r3, r2
 801385a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
        int nb_bytes = req[offset + 5];
 801385e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013862:	3305      	adds	r3, #5
 8013864:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013868:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 801386c:	6812      	ldr	r2, [r2, #0]
 801386e:	4413      	add	r3, r2
 8013870:	781b      	ldrb	r3, [r3, #0]
 8013872:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
        int mapping_address = address - mb_mapping->start_registers;
 8013876:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
 801387a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801387e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013882:	681b      	ldr	r3, [r3, #0]
 8013884:	69db      	ldr	r3, [r3, #28]
 8013886:	1ad3      	subs	r3, r2, r3
 8013888:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188

        if (nb < 1 || MODBUS_MAX_WRITE_REGISTERS < nb || nb_bytes != nb * 2) {
 801388c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8013890:	2b00      	cmp	r3, #0
 8013892:	dd0a      	ble.n	80138aa <modbus_reply+0xd62>
 8013894:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8013898:	2b7b      	cmp	r3, #123	@ 0x7b
 801389a:	dc06      	bgt.n	80138aa <modbus_reply+0xd62>
 801389c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80138a0:	005b      	lsls	r3, r3, #1
 80138a2:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80138a6:	429a      	cmp	r2, r3
 80138a8:	d018      	beq.n	80138dc <modbus_reply+0xd94>
            rsp_length = response_exception(
 80138aa:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80138ae:	f107 0120 	add.w	r1, r7, #32
 80138b2:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80138b6:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 80138ba:	237b      	movs	r3, #123	@ 0x7b
 80138bc:	9303      	str	r3, [sp, #12]
 80138be:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80138c2:	9302      	str	r3, [sp, #8]
 80138c4:	4b79      	ldr	r3, [pc, #484]	@ (8013aac <modbus_reply+0xf64>)
 80138c6:	9301      	str	r3, [sp, #4]
 80138c8:	2301      	movs	r3, #1
 80138ca:	9300      	str	r3, [sp, #0]
 80138cc:	4613      	mov	r3, r2
 80138ce:	2203      	movs	r2, #3
 80138d0:	6800      	ldr	r0, [r0, #0]
 80138d2:	f7ff f8fd 	bl	8012ad0 <response_exception>
 80138d6:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
 80138da:	e0e4      	b.n	8013aa6 <modbus_reply+0xf5e>
                rsp,
                TRUE,
                "Illegal number of values %d in write_registers (max %d)\n",
                nb,
                MODBUS_MAX_WRITE_REGISTERS);
        } else if (mapping_address < 0 ||
 80138dc:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	db0c      	blt.n	80138fe <modbus_reply+0xdb6>
                   (mapping_address + nb) > mb_mapping->nb_registers) {
 80138e4:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 80138e8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80138ec:	441a      	add	r2, r3
 80138ee:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80138f2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80138f6:	681b      	ldr	r3, [r3, #0]
 80138f8:	699b      	ldr	r3, [r3, #24]
        } else if (mapping_address < 0 ||
 80138fa:	429a      	cmp	r2, r3
 80138fc:	dd20      	ble.n	8013940 <modbus_reply+0xdf8>
            rsp_length =
                response_exception(ctx,
 80138fe:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8013902:	2b00      	cmp	r3, #0
 8013904:	da02      	bge.n	801390c <modbus_reply+0xdc4>
 8013906:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 801390a:	e004      	b.n	8013916 <modbus_reply+0xdce>
                                   &sft,
                                   MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS,
                                   rsp,
                                   FALSE,
                                   "Illegal data address 0x%0X in write_registers\n",
                                   mapping_address < 0 ? address : address + nb);
 801390c:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
                response_exception(ctx,
 8013910:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8013914:	4413      	add	r3, r2
 8013916:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801391a:	f107 0120 	add.w	r1, r7, #32
 801391e:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8013922:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 8013926:	9302      	str	r3, [sp, #8]
 8013928:	4b61      	ldr	r3, [pc, #388]	@ (8013ab0 <modbus_reply+0xf68>)
 801392a:	9301      	str	r3, [sp, #4]
 801392c:	2300      	movs	r3, #0
 801392e:	9300      	str	r3, [sp, #0]
 8013930:	4613      	mov	r3, r2
 8013932:	2202      	movs	r2, #2
 8013934:	6800      	ldr	r0, [r0, #0]
 8013936:	f7ff f8cb 	bl	8012ad0 <response_exception>
 801393a:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            rsp_length =
 801393e:	e0b2      	b.n	8013aa6 <modbus_reply+0xf5e>
        } else {
#ifdef USE_MODIFIED_LIBMODBUS
            int i, j;
            uint16_t value = 0;
 8013940:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013944:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8013948:	2200      	movs	r2, #0
 801394a:	801a      	strh	r2, [r3, #0]
            uint16_t error = 0;
 801394c:	2300      	movs	r3, #0
 801394e:	f8a7 31da 	strh.w	r3, [r7, #474]	@ 0x1da
            for (i = mapping_address, j = 6; i < mapping_address + nb; i++, j += 2) {
 8013952:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8013956:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 801395a:	2306      	movs	r3, #6
 801395c:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8013960:	e04f      	b.n	8013a02 <modbus_reply+0xeba>
            	value  = (req[offset + j] << 8) + req[offset + j + 1];
 8013962:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8013966:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 801396a:	4413      	add	r3, r2
 801396c:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013970:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013974:	6812      	ldr	r2, [r2, #0]
 8013976:	4413      	add	r3, r2
 8013978:	781b      	ldrb	r3, [r3, #0]
 801397a:	021b      	lsls	r3, r3, #8
 801397c:	b29b      	uxth	r3, r3
 801397e:	f8d7 11dc 	ldr.w	r1, [r7, #476]	@ 0x1dc
 8013982:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013986:	440a      	add	r2, r1
 8013988:	3201      	adds	r2, #1
 801398a:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 801398e:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013992:	6809      	ldr	r1, [r1, #0]
 8013994:	440a      	add	r2, r1
 8013996:	7812      	ldrb	r2, [r2, #0]
 8013998:	4413      	add	r3, r2
 801399a:	b29a      	uxth	r2, r3
 801399c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80139a0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80139a4:	801a      	strh	r2, [r3, #0]
//            	dbg_print("add:%d, reg:%d, nb:%d\r\n",i,value,nb);
            	if(modbus_reg_writeHR_cb(ctx, &value, i, 1) == MB_REG_ERR_OK){
 80139a6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80139aa:	b29a      	uxth	r2, r3
 80139ac:	f107 0114 	add.w	r1, r7, #20
 80139b0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80139b4:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 80139b8:	2301      	movs	r3, #1
 80139ba:	6800      	ldr	r0, [r0, #0]
 80139bc:	f7fc f974 	bl	800fca8 <modbus_reg_writeHR_cb>
 80139c0:	4603      	mov	r3, r0
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d110      	bne.n	80139e8 <modbus_reply+0xea0>
                    /* 6 and 7 = first value */
                    mb_mapping->tab_registers[i] = value;
 80139c6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80139ca:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80139ce:	681b      	ldr	r3, [r3, #0]
 80139d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139d2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80139d6:	005b      	lsls	r3, r3, #1
 80139d8:	4413      	add	r3, r2
 80139da:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80139de:	f5a2 72f2 	sub.w	r2, r2, #484	@ 0x1e4
 80139e2:	8812      	ldrh	r2, [r2, #0]
 80139e4:	801a      	strh	r2, [r3, #0]
 80139e6:	e002      	b.n	80139ee <modbus_reply+0xea6>
            	}else{
            		error = 1;
 80139e8:	2301      	movs	r3, #1
 80139ea:	f8a7 31da 	strh.w	r3, [r7, #474]	@ 0x1da
            for (i = mapping_address, j = 6; i < mapping_address + nb; i++, j += 2) {
 80139ee:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80139f2:	3301      	adds	r3, #1
 80139f4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80139f8:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 80139fc:	3302      	adds	r3, #2
 80139fe:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8013a02:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 8013a06:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8013a0a:	4413      	add	r3, r2
 8013a0c:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 8013a10:	429a      	cmp	r2, r3
 8013a12:	dba6      	blt.n	8013962 <modbus_reply+0xe1a>
            	}
            }
            if(error){
 8013a14:	f8b7 31da 	ldrh.w	r3, [r7, #474]	@ 0x1da
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d020      	beq.n	8013a5e <modbus_reply+0xf16>
				rsp_length = response_exception(ctx,
 8013a1c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	da02      	bge.n	8013a2a <modbus_reply+0xee2>
 8013a24:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8013a28:	e004      	b.n	8013a34 <modbus_reply+0xeec>
												&sft,
												MODBUS_EXCEPTION_SLAVE_OR_SERVER_FAILURE,
												rsp,
												FALSE,
												"SERVER DEVICE FAILURE\n",
												mapping_address < 0 ? address : address + nb);
 8013a2a:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
				rsp_length = response_exception(ctx,
 8013a2e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8013a32:	4413      	add	r3, r2
 8013a34:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013a38:	f107 0120 	add.w	r1, r7, #32
 8013a3c:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8013a40:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 8013a44:	9302      	str	r3, [sp, #8]
 8013a46:	4b18      	ldr	r3, [pc, #96]	@ (8013aa8 <modbus_reply+0xf60>)
 8013a48:	9301      	str	r3, [sp, #4]
 8013a4a:	2300      	movs	r3, #0
 8013a4c:	9300      	str	r3, [sp, #0]
 8013a4e:	4613      	mov	r3, r2
 8013a50:	2204      	movs	r2, #4
 8013a52:	6800      	ldr	r0, [r0, #0]
 8013a54:	f7ff f83c 	bl	8012ad0 <response_exception>
 8013a58:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            /* 4 to copy the address (2) and the no. of registers */
            memcpy(rsp + rsp_length, req + rsp_length, 4);
            rsp_length += 4;
#endif
        }
    } break;
 8013a5c:	e375      	b.n	801414a <modbus_reply+0x1602>
				rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8013a5e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013a62:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013a6a:	699b      	ldr	r3, [r3, #24]
 8013a6c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8013a70:	f107 0220 	add.w	r2, r7, #32
 8013a74:	4610      	mov	r0, r2
 8013a76:	4798      	blx	r3
 8013a78:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
				memcpy(rsp + rsp_length, req + rsp_length, 4);
 8013a7c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013a80:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013a84:	4413      	add	r3, r2
 8013a86:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8013a8a:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013a8e:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013a92:	6809      	ldr	r1, [r1, #0]
 8013a94:	440a      	add	r2, r1
 8013a96:	6812      	ldr	r2, [r2, #0]
 8013a98:	601a      	str	r2, [r3, #0]
				rsp_length += 4;
 8013a9a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013a9e:	3304      	adds	r3, #4
 8013aa0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
    } break;
 8013aa4:	e351      	b.n	801414a <modbus_reply+0x1602>
 8013aa6:	e350      	b.n	801414a <modbus_reply+0x1602>
 8013aa8:	0801ca30 	.word	0x0801ca30
 8013aac:	0801cbd0 	.word	0x0801cbd0
 8013ab0:	0801cc0c 	.word	0x0801cc0c
    case MODBUS_FC_REPORT_SLAVE_ID: {
        int str_len;
        int byte_count_pos;

        rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8013ab4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013ab8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8013abc:	681b      	ldr	r3, [r3, #0]
 8013abe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013ac0:	699b      	ldr	r3, [r3, #24]
 8013ac2:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8013ac6:	f107 0220 	add.w	r2, r7, #32
 8013aca:	4610      	mov	r0, r2
 8013acc:	4798      	blx	r3
 8013ace:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
        /* Skip byte count for now */
        byte_count_pos = rsp_length++;
 8013ad2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013ad6:	1c5a      	adds	r2, r3, #1
 8013ad8:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 8013adc:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
        rsp[rsp_length++] = _REPORT_SLAVE_ID;
 8013ae0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013ae4:	1c5a      	adds	r2, r3, #1
 8013ae6:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 8013aea:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013aee:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8013af2:	21b4      	movs	r1, #180	@ 0xb4
 8013af4:	54d1      	strb	r1, [r2, r3]
        /* Run indicator status to ON */
        rsp[rsp_length++] = 0xFF;
 8013af6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013afa:	1c5a      	adds	r2, r3, #1
 8013afc:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 8013b00:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013b04:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8013b08:	21ff      	movs	r1, #255	@ 0xff
 8013b0a:	54d1      	strb	r1, [r2, r3]
        /* LMB + length of LIBMODBUS_VERSION_STRING */
        str_len = 3 + strlen(LIBMODBUS_VERSION_STRING);
 8013b0c:	2309      	movs	r3, #9
 8013b0e:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
        memcpy(rsp + rsp_length, "LMB" LIBMODBUS_VERSION_STRING, str_len);
 8013b12:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013b16:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013b1a:	4413      	add	r3, r2
 8013b1c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8013b20:	4988      	ldr	r1, [pc, #544]	@ (8013d44 <modbus_reply+0x11fc>)
 8013b22:	4618      	mov	r0, r3
 8013b24:	f004 fb16 	bl	8018154 <memcpy>
        rsp_length += str_len;
 8013b28:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8013b2c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8013b30:	4413      	add	r3, r2
 8013b32:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        rsp[byte_count_pos] = rsp_length - byte_count_pos - 1;
 8013b36:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013b3a:	b2da      	uxtb	r2, r3
 8013b3c:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8013b40:	b2db      	uxtb	r3, r3
 8013b42:	1ad3      	subs	r3, r2, r3
 8013b44:	b2db      	uxtb	r3, r3
 8013b46:	3b01      	subs	r3, #1
 8013b48:	b2d9      	uxtb	r1, r3
 8013b4a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013b4e:	f5a3 72e6 	sub.w	r2, r3, #460	@ 0x1cc
 8013b52:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8013b56:	4413      	add	r3, r2
 8013b58:	460a      	mov	r2, r1
 8013b5a:	701a      	strb	r2, [r3, #0]
    } break;
 8013b5c:	e2f5      	b.n	801414a <modbus_reply+0x1602>
    case MODBUS_FC_READ_EXCEPTION_STATUS:
        if (ctx->debug) {
 8013b5e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013b62:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	689b      	ldr	r3, [r3, #8]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d007      	beq.n	8013b7e <modbus_reply+0x1036>
            fprintf(stderr, "FIXME Not implemented\n");
 8013b6e:	4b76      	ldr	r3, [pc, #472]	@ (8013d48 <modbus_reply+0x1200>)
 8013b70:	681b      	ldr	r3, [r3, #0]
 8013b72:	68db      	ldr	r3, [r3, #12]
 8013b74:	2216      	movs	r2, #22
 8013b76:	2101      	movs	r1, #1
 8013b78:	4874      	ldr	r0, [pc, #464]	@ (8013d4c <modbus_reply+0x1204>)
 8013b7a:	f003 fe2b 	bl	80177d4 <fwrite>
        }
        errno = ENOPROTOOPT;
 8013b7e:	f004 fab3 	bl	80180e8 <__errno>
 8013b82:	4603      	mov	r3, r0
 8013b84:	226d      	movs	r2, #109	@ 0x6d
 8013b86:	601a      	str	r2, [r3, #0]
        return -1;
 8013b88:	f04f 33ff 	mov.w	r3, #4294967295
 8013b8c:	e302      	b.n	8014194 <modbus_reply+0x164c>
        break;
    case MODBUS_FC_MASK_WRITE_REGISTER: {
        int mapping_address = address - mb_mapping->start_registers;
 8013b8e:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
 8013b92:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013b96:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	69db      	ldr	r3, [r3, #28]
 8013b9e:	1ad3      	subs	r3, r2, r3
 8013ba0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

        if (mapping_address < 0 || mapping_address >= mb_mapping->nb_registers) {
 8013ba4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	db09      	blt.n	8013bc0 <modbus_reply+0x1078>
 8013bac:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013bb0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013bb4:	681b      	ldr	r3, [r3, #0]
 8013bb6:	699b      	ldr	r3, [r3, #24]
 8013bb8:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8013bbc:	429a      	cmp	r2, r3
 8013bbe:	db17      	blt.n	8013bf0 <modbus_reply+0x10a8>
            rsp_length =
                response_exception(ctx,
 8013bc0:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8013bc4:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013bc8:	f107 0120 	add.w	r1, r7, #32
 8013bcc:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8013bd0:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 8013bd4:	9302      	str	r3, [sp, #8]
 8013bd6:	4b5e      	ldr	r3, [pc, #376]	@ (8013d50 <modbus_reply+0x1208>)
 8013bd8:	9301      	str	r3, [sp, #4]
 8013bda:	2300      	movs	r3, #0
 8013bdc:	9300      	str	r3, [sp, #0]
 8013bde:	4613      	mov	r3, r2
 8013be0:	2202      	movs	r2, #2
 8013be2:	6800      	ldr	r0, [r0, #0]
 8013be4:	f7fe ff74 	bl	8012ad0 <response_exception>
 8013be8:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            rsp_length =
 8013bec:	bf00      	nop
            memcpy(rsp, req, req_length);
            rsp_length = req_length;
#endif

        }
    } break;
 8013bee:	e2ac      	b.n	801414a <modbus_reply+0x1602>
            uint16_t data = mb_mapping->tab_registers[mapping_address];
 8013bf0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013bf4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013bfc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8013c00:	005b      	lsls	r3, r3, #1
 8013c02:	4413      	add	r3, r2
 8013c04:	881a      	ldrh	r2, [r3, #0]
 8013c06:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013c0a:	f5a3 73f3 	sub.w	r3, r3, #486	@ 0x1e6
 8013c0e:	801a      	strh	r2, [r3, #0]
            uint16_t and = (req[offset + 3] << 8) + req[offset + 4];
 8013c10:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013c14:	3303      	adds	r3, #3
 8013c16:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013c1a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013c1e:	6812      	ldr	r2, [r2, #0]
 8013c20:	4413      	add	r3, r2
 8013c22:	781b      	ldrb	r3, [r3, #0]
 8013c24:	021b      	lsls	r3, r3, #8
 8013c26:	b29b      	uxth	r3, r3
 8013c28:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013c2c:	3204      	adds	r2, #4
 8013c2e:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013c32:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013c36:	6809      	ldr	r1, [r1, #0]
 8013c38:	440a      	add	r2, r1
 8013c3a:	7812      	ldrb	r2, [r2, #0]
 8013c3c:	4413      	add	r3, r2
 8013c3e:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
            uint16_t or = (req[offset + 5] << 8) + req[offset + 6];
 8013c42:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013c46:	3305      	adds	r3, #5
 8013c48:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013c4c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013c50:	6812      	ldr	r2, [r2, #0]
 8013c52:	4413      	add	r3, r2
 8013c54:	781b      	ldrb	r3, [r3, #0]
 8013c56:	021b      	lsls	r3, r3, #8
 8013c58:	b29b      	uxth	r3, r3
 8013c5a:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013c5e:	3206      	adds	r2, #6
 8013c60:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013c64:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013c68:	6809      	ldr	r1, [r1, #0]
 8013c6a:	440a      	add	r2, r1
 8013c6c:	7812      	ldrb	r2, [r2, #0]
 8013c6e:	4413      	add	r3, r2
 8013c70:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
            data = (data & and) | (or &(~and) );
 8013c74:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013c78:	f5a3 73f3 	sub.w	r3, r3, #486	@ 0x1e6
 8013c7c:	881a      	ldrh	r2, [r3, #0]
 8013c7e:	f8b7 319e 	ldrh.w	r3, [r7, #414]	@ 0x19e
 8013c82:	4013      	ands	r3, r2
 8013c84:	b29b      	uxth	r3, r3
 8013c86:	b21a      	sxth	r2, r3
 8013c88:	f9b7 319e 	ldrsh.w	r3, [r7, #414]	@ 0x19e
 8013c8c:	43db      	mvns	r3, r3
 8013c8e:	b219      	sxth	r1, r3
 8013c90:	f9b7 319c 	ldrsh.w	r3, [r7, #412]	@ 0x19c
 8013c94:	400b      	ands	r3, r1
 8013c96:	b21b      	sxth	r3, r3
 8013c98:	4313      	orrs	r3, r2
 8013c9a:	b21b      	sxth	r3, r3
 8013c9c:	b29a      	uxth	r2, r3
 8013c9e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013ca2:	f5a3 73f3 	sub.w	r3, r3, #486	@ 0x1e6
 8013ca6:	801a      	strh	r2, [r3, #0]
            if(modbus_reg_writeHR_cb(ctx, &data, mapping_address, 1) == MB_REG_ERR_OK){
 8013ca8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8013cac:	b29a      	uxth	r2, r3
 8013cae:	f107 0112 	add.w	r1, r7, #18
 8013cb2:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013cb6:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 8013cba:	2301      	movs	r3, #1
 8013cbc:	6800      	ldr	r0, [r0, #0]
 8013cbe:	f7fb fff3 	bl	800fca8 <modbus_reg_writeHR_cb>
 8013cc2:	4603      	mov	r3, r0
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d126      	bne.n	8013d16 <modbus_reply+0x11ce>
            	 mb_mapping->tab_registers[mapping_address] = data;
 8013cc8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013ccc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013cd0:	681b      	ldr	r3, [r3, #0]
 8013cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013cd4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8013cd8:	005b      	lsls	r3, r3, #1
 8013cda:	4413      	add	r3, r2
 8013cdc:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013ce0:	f5a2 72f3 	sub.w	r2, r2, #486	@ 0x1e6
 8013ce4:	8812      	ldrh	r2, [r2, #0]
 8013ce6:	801a      	strh	r2, [r3, #0]
            	 memcpy(rsp, req, req_length);
 8013ce8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013cec:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8013cf0:	681b      	ldr	r3, [r3, #0]
 8013cf2:	461a      	mov	r2, r3
 8013cf4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013cf8:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8013cfc:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8013d00:	6819      	ldr	r1, [r3, #0]
 8013d02:	f004 fa27 	bl	8018154 <memcpy>
            	 rsp_length = req_length;
 8013d06:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013d0a:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8013d0e:	681b      	ldr	r3, [r3, #0]
 8013d10:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
    } break;
 8013d14:	e219      	b.n	801414a <modbus_reply+0x1602>
				rsp_length = response_exception(ctx,
 8013d16:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8013d1a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013d1e:	f107 0120 	add.w	r1, r7, #32
 8013d22:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8013d26:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 8013d2a:	9302      	str	r3, [sp, #8]
 8013d2c:	4b09      	ldr	r3, [pc, #36]	@ (8013d54 <modbus_reply+0x120c>)
 8013d2e:	9301      	str	r3, [sp, #4]
 8013d30:	2300      	movs	r3, #0
 8013d32:	9300      	str	r3, [sp, #0]
 8013d34:	4613      	mov	r3, r2
 8013d36:	2204      	movs	r2, #4
 8013d38:	6800      	ldr	r0, [r0, #0]
 8013d3a:	f7fe fec9 	bl	8012ad0 <response_exception>
 8013d3e:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
    } break;
 8013d42:	e202      	b.n	801414a <modbus_reply+0x1602>
 8013d44:	0801cc3c 	.word	0x0801cc3c
 8013d48:	2000008c 	.word	0x2000008c
 8013d4c:	0801cc48 	.word	0x0801cc48
 8013d50:	0801cb28 	.word	0x0801cb28
 8013d54:	0801cb58 	.word	0x0801cb58
    case MODBUS_FC_WRITE_AND_READ_REGISTERS: {
        int nb = (req[offset + 3] << 8) + req[offset + 4];
 8013d58:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013d5c:	3303      	adds	r3, #3
 8013d5e:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013d62:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013d66:	6812      	ldr	r2, [r2, #0]
 8013d68:	4413      	add	r3, r2
 8013d6a:	781b      	ldrb	r3, [r3, #0]
 8013d6c:	021b      	lsls	r3, r3, #8
 8013d6e:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013d72:	3204      	adds	r2, #4
 8013d74:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013d78:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013d7c:	6809      	ldr	r1, [r1, #0]
 8013d7e:	440a      	add	r2, r1
 8013d80:	7812      	ldrb	r2, [r2, #0]
 8013d82:	4413      	add	r3, r2
 8013d84:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
        uint16_t address_write = (req[offset + 5] << 8) + req[offset + 6];
 8013d88:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013d8c:	3305      	adds	r3, #5
 8013d8e:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013d92:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013d96:	6812      	ldr	r2, [r2, #0]
 8013d98:	4413      	add	r3, r2
 8013d9a:	781b      	ldrb	r3, [r3, #0]
 8013d9c:	021b      	lsls	r3, r3, #8
 8013d9e:	b29b      	uxth	r3, r3
 8013da0:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013da4:	3206      	adds	r2, #6
 8013da6:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013daa:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013dae:	6809      	ldr	r1, [r1, #0]
 8013db0:	440a      	add	r2, r1
 8013db2:	7812      	ldrb	r2, [r2, #0]
 8013db4:	4413      	add	r3, r2
 8013db6:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6
        int nb_write = (req[offset + 7] << 8) + req[offset + 8];
 8013dba:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013dbe:	3307      	adds	r3, #7
 8013dc0:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013dc4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013dc8:	6812      	ldr	r2, [r2, #0]
 8013dca:	4413      	add	r3, r2
 8013dcc:	781b      	ldrb	r3, [r3, #0]
 8013dce:	021b      	lsls	r3, r3, #8
 8013dd0:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013dd4:	3208      	adds	r2, #8
 8013dd6:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013dda:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013dde:	6809      	ldr	r1, [r1, #0]
 8013de0:	440a      	add	r2, r1
 8013de2:	7812      	ldrb	r2, [r2, #0]
 8013de4:	4413      	add	r3, r2
 8013de6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
        int nb_write_bytes = req[offset + 9];
 8013dea:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013dee:	3309      	adds	r3, #9
 8013df0:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013df4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013df8:	6812      	ldr	r2, [r2, #0]
 8013dfa:	4413      	add	r3, r2
 8013dfc:	781b      	ldrb	r3, [r3, #0]
 8013dfe:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
        int mapping_address = address - mb_mapping->start_registers;
 8013e02:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
 8013e06:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013e0a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	69db      	ldr	r3, [r3, #28]
 8013e12:	1ad3      	subs	r3, r2, r3
 8013e14:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
        int mapping_address_write = address_write - mb_mapping->start_registers;
 8013e18:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 8013e1c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013e20:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	69db      	ldr	r3, [r3, #28]
 8013e28:	1ad3      	subs	r3, r2, r3
 8013e2a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

        if (nb_write < 1 || MODBUS_MAX_WR_WRITE_REGISTERS < nb_write || nb < 1 ||
 8013e2e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	dd12      	ble.n	8013e5c <modbus_reply+0x1314>
 8013e36:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8013e3a:	2b79      	cmp	r3, #121	@ 0x79
 8013e3c:	dc0e      	bgt.n	8013e5c <modbus_reply+0x1314>
 8013e3e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	dd0a      	ble.n	8013e5c <modbus_reply+0x1314>
 8013e46:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8013e4a:	2b7d      	cmp	r3, #125	@ 0x7d
 8013e4c:	dc06      	bgt.n	8013e5c <modbus_reply+0x1314>
            MODBUS_MAX_WR_READ_REGISTERS < nb || nb_write_bytes != nb_write * 2) {
 8013e4e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8013e52:	005b      	lsls	r3, r3, #1
 8013e54:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 8013e58:	429a      	cmp	r2, r3
 8013e5a:	d01d      	beq.n	8013e98 <modbus_reply+0x1350>
            rsp_length = response_exception(
 8013e5c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013e60:	f107 0120 	add.w	r1, r7, #32
 8013e64:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013e68:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 8013e6c:	237d      	movs	r3, #125	@ 0x7d
 8013e6e:	9305      	str	r3, [sp, #20]
 8013e70:	2379      	movs	r3, #121	@ 0x79
 8013e72:	9304      	str	r3, [sp, #16]
 8013e74:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8013e78:	9303      	str	r3, [sp, #12]
 8013e7a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8013e7e:	9302      	str	r3, [sp, #8]
 8013e80:	4bc7      	ldr	r3, [pc, #796]	@ (80141a0 <modbus_reply+0x1658>)
 8013e82:	9301      	str	r3, [sp, #4]
 8013e84:	2301      	movs	r3, #1
 8013e86:	9300      	str	r3, [sp, #0]
 8013e88:	4613      	mov	r3, r2
 8013e8a:	2203      	movs	r2, #3
 8013e8c:	6800      	ldr	r0, [r0, #0]
 8013e8e:	f7fe fe1f 	bl	8012ad0 <response_exception>
 8013e92:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
 8013e96:	e140      	b.n	801411a <modbus_reply+0x15d2>
                "R%d)\n",
                nb_write,
                nb,
                MODBUS_MAX_WR_WRITE_REGISTERS,
                MODBUS_MAX_WR_READ_REGISTERS);
        } else if (mapping_address < 0 ||
 8013e98:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	db1d      	blt.n	8013edc <modbus_reply+0x1394>
                   (mapping_address + nb) > mb_mapping->nb_registers ||
 8013ea0:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8013ea4:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8013ea8:	441a      	add	r2, r3
 8013eaa:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013eae:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013eb2:	681b      	ldr	r3, [r3, #0]
 8013eb4:	699b      	ldr	r3, [r3, #24]
        } else if (mapping_address < 0 ||
 8013eb6:	429a      	cmp	r2, r3
 8013eb8:	dc10      	bgt.n	8013edc <modbus_reply+0x1394>
                   (mapping_address + nb) > mb_mapping->nb_registers ||
 8013eba:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	db0c      	blt.n	8013edc <modbus_reply+0x1394>
                   mapping_address_write < 0 ||
                   (mapping_address_write + nb_write) > mb_mapping->nb_registers) {
 8013ec2:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8013ec6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8013eca:	441a      	add	r2, r3
 8013ecc:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013ed0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8013ed4:	681b      	ldr	r3, [r3, #0]
 8013ed6:	699b      	ldr	r3, [r3, #24]
                   mapping_address_write < 0 ||
 8013ed8:	429a      	cmp	r2, r3
 8013eda:	dd2d      	ble.n	8013f38 <modbus_reply+0x13f0>
            rsp_length = response_exception(
 8013edc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	da02      	bge.n	8013eea <modbus_reply+0x13a2>
 8013ee4:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8013ee8:	e004      	b.n	8013ef4 <modbus_reply+0x13ac>
                MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS,
                rsp,
                FALSE,
                "Illegal data read address 0x%0X or write address 0x%0X "
                "write_and_read_registers\n",
                mapping_address < 0 ? address : address + nb,
 8013eea:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
            rsp_length = response_exception(
 8013eee:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8013ef2:	4413      	add	r3, r2
 8013ef4:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8013ef8:	2a00      	cmp	r2, #0
 8013efa:	da02      	bge.n	8013f02 <modbus_reply+0x13ba>
 8013efc:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 8013f00:	e004      	b.n	8013f0c <modbus_reply+0x13c4>
                mapping_address_write < 0 ? address_write : address_write + nb_write);
 8013f02:	f8b7 11b6 	ldrh.w	r1, [r7, #438]	@ 0x1b6
            rsp_length = response_exception(
 8013f06:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 8013f0a:	440a      	add	r2, r1
 8013f0c:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8013f10:	f107 0120 	add.w	r1, r7, #32
 8013f14:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8013f18:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 8013f1c:	9203      	str	r2, [sp, #12]
 8013f1e:	9302      	str	r3, [sp, #8]
 8013f20:	4ba0      	ldr	r3, [pc, #640]	@ (80141a4 <modbus_reply+0x165c>)
 8013f22:	9301      	str	r3, [sp, #4]
 8013f24:	2300      	movs	r3, #0
 8013f26:	9300      	str	r3, [sp, #0]
 8013f28:	4623      	mov	r3, r4
 8013f2a:	2202      	movs	r2, #2
 8013f2c:	6800      	ldr	r0, [r0, #0]
 8013f2e:	f7fe fdcf 	bl	8012ad0 <response_exception>
 8013f32:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
 8013f36:	e0f0      	b.n	801411a <modbus_reply+0x15d2>
        } else {
            int i, j;
            rsp_length = ctx->backend->build_response_basis(&sft, rsp);
 8013f38:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013f3c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013f44:	699b      	ldr	r3, [r3, #24]
 8013f46:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8013f4a:	f107 0220 	add.w	r2, r7, #32
 8013f4e:	4610      	mov	r0, r2
 8013f50:	4798      	blx	r3
 8013f52:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
            rsp[rsp_length++] = nb << 1;
 8013f56:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8013f5a:	b2da      	uxtb	r2, r3
 8013f5c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8013f60:	1c59      	adds	r1, r3, #1
 8013f62:	f8c7 11f4 	str.w	r1, [r7, #500]	@ 0x1f4
 8013f66:	0052      	lsls	r2, r2, #1
 8013f68:	b2d1      	uxtb	r1, r2
 8013f6a:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013f6e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8013f72:	54d1      	strb	r1, [r2, r3]

#ifdef USE_MODIFIED_LIBMODBUS

            uint16_t value = 0;
 8013f74:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013f78:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8013f7c:	2200      	movs	r2, #0
 8013f7e:	801a      	strh	r2, [r3, #0]
            uint16_t error = 0;
 8013f80:	2300      	movs	r3, #0
 8013f82:	f8a7 31ce 	strh.w	r3, [r7, #462]	@ 0x1ce

            /* Write first.
               10 and 11 are the offset of the first values to write */
            for (i = mapping_address_write, j = 10; i < mapping_address_write + nb_write;
 8013f86:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8013f8a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8013f8e:	230a      	movs	r3, #10
 8013f90:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8013f94:	e051      	b.n	801403a <modbus_reply+0x14f2>
                 i++, j += 2)
            {
            	value = (req[offset + j] << 8) + req[offset + j + 1];
 8013f96:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 8013f9a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8013f9e:	4413      	add	r3, r2
 8013fa0:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8013fa4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8013fa8:	6812      	ldr	r2, [r2, #0]
 8013faa:	4413      	add	r3, r2
 8013fac:	781b      	ldrb	r3, [r3, #0]
 8013fae:	021b      	lsls	r3, r3, #8
 8013fb0:	b29b      	uxth	r3, r3
 8013fb2:	f8d7 11d0 	ldr.w	r1, [r7, #464]	@ 0x1d0
 8013fb6:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 8013fba:	440a      	add	r2, r1
 8013fbc:	3201      	adds	r2, #1
 8013fbe:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8013fc2:	f5a1 71f8 	sub.w	r1, r1, #496	@ 0x1f0
 8013fc6:	6809      	ldr	r1, [r1, #0]
 8013fc8:	440a      	add	r2, r1
 8013fca:	7812      	ldrb	r2, [r2, #0]
 8013fcc:	4413      	add	r3, r2
 8013fce:	b29a      	uxth	r2, r3
 8013fd0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8013fd4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8013fd8:	801a      	strh	r2, [r3, #0]
            	if(modbus_reg_writeHR_cb(ctx, &value, mapping_address, nb) == MB_REG_ERR_OK){
 8013fda:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8013fde:	b29a      	uxth	r2, r3
 8013fe0:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8013fe4:	b29b      	uxth	r3, r3
 8013fe6:	f107 0110 	add.w	r1, r7, #16
 8013fea:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8013fee:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 8013ff2:	6800      	ldr	r0, [r0, #0]
 8013ff4:	f7fb fe58 	bl	800fca8 <modbus_reg_writeHR_cb>
 8013ff8:	4603      	mov	r3, r0
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d110      	bne.n	8014020 <modbus_reply+0x14d8>
            		mb_mapping->tab_registers[i] = value;
 8013ffe:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8014002:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801400a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 801400e:	005b      	lsls	r3, r3, #1
 8014010:	4413      	add	r3, r2
 8014012:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8014016:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 801401a:	8812      	ldrh	r2, [r2, #0]
 801401c:	801a      	strh	r2, [r3, #0]
 801401e:	e002      	b.n	8014026 <modbus_reply+0x14de>
            	}else{
            		error = 1;
 8014020:	2301      	movs	r3, #1
 8014022:	f8a7 31ce 	strh.w	r3, [r7, #462]	@ 0x1ce
                 i++, j += 2)
 8014026:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 801402a:	3301      	adds	r3, #1
 801402c:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8014030:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8014034:	3302      	adds	r3, #2
 8014036:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
            for (i = mapping_address_write, j = 10; i < mapping_address_write + nb_write;
 801403a:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 801403e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8014042:	4413      	add	r3, r2
 8014044:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8014048:	429a      	cmp	r2, r3
 801404a:	dba4      	blt.n	8013f96 <modbus_reply+0x144e>
            	}

            }


            if(error){
 801404c:	f8b7 31ce 	ldrh.w	r3, [r7, #462]	@ 0x1ce
 8014050:	2b00      	cmp	r3, #0
 8014052:	d020      	beq.n	8014096 <modbus_reply+0x154e>
				rsp_length = response_exception(ctx,
 8014054:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8014058:	2b00      	cmp	r3, #0
 801405a:	da02      	bge.n	8014062 <modbus_reply+0x151a>
 801405c:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8014060:	e004      	b.n	801406c <modbus_reply+0x1524>
												&sft,
												MODBUS_EXCEPTION_SLAVE_OR_SERVER_FAILURE,
												rsp,
												FALSE,
												"SERVER DEVICE FAILURE\n",
												mapping_address < 0 ? address : address + nb);
 8014062:	f8b7 21be 	ldrh.w	r2, [r7, #446]	@ 0x1be
				rsp_length = response_exception(ctx,
 8014066:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 801406a:	4413      	add	r3, r2
 801406c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8014070:	f107 0120 	add.w	r1, r7, #32
 8014074:	f507 70fc 	add.w	r0, r7, #504	@ 0x1f8
 8014078:	f5a0 70f6 	sub.w	r0, r0, #492	@ 0x1ec
 801407c:	9302      	str	r3, [sp, #8]
 801407e:	4b4a      	ldr	r3, [pc, #296]	@ (80141a8 <modbus_reply+0x1660>)
 8014080:	9301      	str	r3, [sp, #4]
 8014082:	2300      	movs	r3, #0
 8014084:	9300      	str	r3, [sp, #0]
 8014086:	4613      	mov	r3, r2
 8014088:	2204      	movs	r2, #4
 801408a:	6800      	ldr	r0, [r0, #0]
 801408c:	f7fe fd20 	bl	8012ad0 <response_exception>
 8014090:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
                rsp[rsp_length++] = mb_mapping->tab_registers[i] & 0xFF;
            }
#endif
//            modbus_reg_writeHR_cb(ctx, mapping_address, nb_write);
        }
    } break;
 8014094:	e059      	b.n	801414a <modbus_reply+0x1602>
                for (i = mapping_address; i < mapping_address + nb; i++) {
 8014096:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 801409a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 801409e:	e032      	b.n	8014106 <modbus_reply+0x15be>
                    rsp[rsp_length++] = mb_mapping->tab_registers[i] >> 8;
 80140a0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80140a4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80140a8:	681b      	ldr	r3, [r3, #0]
 80140aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80140ac:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80140b0:	005b      	lsls	r3, r3, #1
 80140b2:	4413      	add	r3, r2
 80140b4:	881b      	ldrh	r3, [r3, #0]
 80140b6:	0a1b      	lsrs	r3, r3, #8
 80140b8:	b299      	uxth	r1, r3
 80140ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80140be:	1c5a      	adds	r2, r3, #1
 80140c0:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 80140c4:	b2c9      	uxtb	r1, r1
 80140c6:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80140ca:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80140ce:	54d1      	strb	r1, [r2, r3]
                    rsp[rsp_length++] = mb_mapping->tab_registers[i] & 0xFF;
 80140d0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80140d4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80140dc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80140e0:	005b      	lsls	r3, r3, #1
 80140e2:	4413      	add	r3, r2
 80140e4:	8819      	ldrh	r1, [r3, #0]
 80140e6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80140ea:	1c5a      	adds	r2, r3, #1
 80140ec:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 80140f0:	b2c9      	uxtb	r1, r1
 80140f2:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80140f6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80140fa:	54d1      	strb	r1, [r2, r3]
                for (i = mapping_address; i < mapping_address + nb; i++) {
 80140fc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8014100:	3301      	adds	r3, #1
 8014102:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8014106:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 801410a:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 801410e:	4413      	add	r3, r2
 8014110:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8014114:	429a      	cmp	r2, r3
 8014116:	dbc3      	blt.n	80140a0 <modbus_reply+0x1558>
    } break;
 8014118:	e017      	b.n	801414a <modbus_reply+0x1602>
 801411a:	e016      	b.n	801414a <modbus_reply+0x1602>

    default:
        rsp_length = response_exception(ctx,
 801411c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8014120:	f107 0120 	add.w	r1, r7, #32
 8014124:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8014128:	f5a3 70f6 	sub.w	r0, r3, #492	@ 0x1ec
 801412c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8014130:	9302      	str	r3, [sp, #8]
 8014132:	4b1e      	ldr	r3, [pc, #120]	@ (80141ac <modbus_reply+0x1664>)
 8014134:	9301      	str	r3, [sp, #4]
 8014136:	2301      	movs	r3, #1
 8014138:	9300      	str	r3, [sp, #0]
 801413a:	4613      	mov	r3, r2
 801413c:	2201      	movs	r2, #1
 801413e:	6800      	ldr	r0, [r0, #0]
 8014140:	f7fe fcc6 	bl	8012ad0 <response_exception>
 8014144:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
                                        MODBUS_EXCEPTION_ILLEGAL_FUNCTION,
                                        rsp,
                                        TRUE,
                                        "Unknown Modbus function code: 0x%0X\n",
                                        function);
        break;
 8014148:	bf00      	nop
    }

    /* Suppress any responses in RTU when the request was a broadcast, excepted when quirk
     * is enabled. */
    if (ctx->backend->backend_type == _MODBUS_BACKEND_TYPE_RTU &&
 801414a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 801414e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8014152:	681b      	ldr	r3, [r3, #0]
 8014154:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014156:	681b      	ldr	r3, [r3, #0]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d10f      	bne.n	801417c <modbus_reply+0x1634>
 801415c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8014160:	2b00      	cmp	r3, #0
 8014162:	d10b      	bne.n	801417c <modbus_reply+0x1634>
        slave == MODBUS_BROADCAST_ADDRESS &&
        !(ctx->quirks & MODBUS_QUIRK_REPLY_TO_BROADCAST)) {
 8014164:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8014168:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	691b      	ldr	r3, [r3, #16]
 8014170:	f003 0304 	and.w	r3, r3, #4
        slave == MODBUS_BROADCAST_ADDRESS &&
 8014174:	2b00      	cmp	r3, #0
 8014176:	d101      	bne.n	801417c <modbus_reply+0x1634>
        return 0;
 8014178:	2300      	movs	r3, #0
 801417a:	e00b      	b.n	8014194 <modbus_reply+0x164c>
    }
    return send_msg(ctx, rsp, rsp_length);
 801417c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8014180:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8014184:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8014188:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 801418c:	6818      	ldr	r0, [r3, #0]
 801418e:	f7fe f9b3 	bl	80124f8 <send_msg>
 8014192:	4603      	mov	r3, r0
}
 8014194:	4618      	mov	r0, r3
 8014196:	f507 77fe 	add.w	r7, r7, #508	@ 0x1fc
 801419a:	46bd      	mov	sp, r7
 801419c:	bd90      	pop	{r4, r7, pc}
 801419e:	bf00      	nop
 80141a0:	0801cc60 	.word	0x0801cc60
 80141a4:	0801ccac 	.word	0x0801ccac
 80141a8:	0801ca30 	.word	0x0801ca30
 80141ac:	0801cd00 	.word	0x0801cd00

080141b0 <_modbus_init_common>:

    return rc;
}

void _modbus_init_common(modbus_t *ctx)
{
 80141b0:	b480      	push	{r7}
 80141b2:	b083      	sub	sp, #12
 80141b4:	af00      	add	r7, sp, #0
 80141b6:	6078      	str	r0, [r7, #4]
    /* Slave and socket are initialized to -1 */
    ctx->slave = -1;
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	f04f 32ff 	mov.w	r2, #4294967295
 80141be:	601a      	str	r2, [r3, #0]
    ctx->s = -1;
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	f04f 32ff 	mov.w	r2, #4294967295
 80141c6:	605a      	str	r2, [r3, #4]

    ctx->debug = FALSE;
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	2200      	movs	r2, #0
 80141cc:	609a      	str	r2, [r3, #8]
    ctx->error_recovery = MODBUS_ERROR_RECOVERY_NONE;
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	2200      	movs	r2, #0
 80141d2:	60da      	str	r2, [r3, #12]
    ctx->quirks = MODBUS_QUIRK_NONE;
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	2200      	movs	r2, #0
 80141d8:	611a      	str	r2, [r3, #16]

    ctx->response_timeout.tv_sec = 0;
 80141da:	6879      	ldr	r1, [r7, #4]
 80141dc:	f04f 0200 	mov.w	r2, #0
 80141e0:	f04f 0300 	mov.w	r3, #0
 80141e4:	e9c1 2306 	strd	r2, r3, [r1, #24]
    ctx->response_timeout.tv_usec = _RESPONSE_TIMEOUT;
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	4a0e      	ldr	r2, [pc, #56]	@ (8014224 <_modbus_init_common+0x74>)
 80141ec:	621a      	str	r2, [r3, #32]

    ctx->byte_timeout.tv_sec = 0;
 80141ee:	6879      	ldr	r1, [r7, #4]
 80141f0:	f04f 0200 	mov.w	r2, #0
 80141f4:	f04f 0300 	mov.w	r3, #0
 80141f8:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    ctx->byte_timeout.tv_usec = _BYTE_TIMEOUT;
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	4a09      	ldr	r2, [pc, #36]	@ (8014224 <_modbus_init_common+0x74>)
 8014200:	631a      	str	r2, [r3, #48]	@ 0x30

    ctx->indication_timeout.tv_sec = 0;
 8014202:	6879      	ldr	r1, [r7, #4]
 8014204:	f04f 0200 	mov.w	r2, #0
 8014208:	f04f 0300 	mov.w	r3, #0
 801420c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    ctx->indication_timeout.tv_usec = 0;
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	2200      	movs	r2, #0
 8014214:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8014216:	bf00      	nop
 8014218:	370c      	adds	r7, #12
 801421a:	46bd      	mov	sp, r7
 801421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014220:	4770      	bx	lr
 8014222:	bf00      	nop
 8014224:	0007a120 	.word	0x0007a120

08014228 <modbus_set_slave>:

/* Define the slave number */
int modbus_set_slave(modbus_t *ctx, int slave)
{
 8014228:	b580      	push	{r7, lr}
 801422a:	b082      	sub	sp, #8
 801422c:	af00      	add	r7, sp, #0
 801422e:	6078      	str	r0, [r7, #4]
 8014230:	6039      	str	r1, [r7, #0]
    if (ctx == NULL) {
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	2b00      	cmp	r3, #0
 8014236:	d107      	bne.n	8014248 <modbus_set_slave+0x20>
        errno = EINVAL;
 8014238:	f003 ff56 	bl	80180e8 <__errno>
 801423c:	4603      	mov	r3, r0
 801423e:	2216      	movs	r2, #22
 8014240:	601a      	str	r2, [r3, #0]
        return -1;
 8014242:	f04f 33ff 	mov.w	r3, #4294967295
 8014246:	e006      	b.n	8014256 <modbus_set_slave+0x2e>
    }

    return ctx->backend->set_slave(ctx, slave);
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801424c:	691b      	ldr	r3, [r3, #16]
 801424e:	6839      	ldr	r1, [r7, #0]
 8014250:	6878      	ldr	r0, [r7, #4]
 8014252:	4798      	blx	r3
 8014254:	4603      	mov	r3, r0
}
 8014256:	4618      	mov	r0, r3
 8014258:	3708      	adds	r7, #8
 801425a:	46bd      	mov	sp, r7
 801425c:	bd80      	pop	{r7, pc}

0801425e <modbus_get_slave>:

int modbus_get_slave(modbus_t *ctx)
{
 801425e:	b580      	push	{r7, lr}
 8014260:	b082      	sub	sp, #8
 8014262:	af00      	add	r7, sp, #0
 8014264:	6078      	str	r0, [r7, #4]
    if (ctx == NULL) {
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	2b00      	cmp	r3, #0
 801426a:	d107      	bne.n	801427c <modbus_get_slave+0x1e>
        errno = EINVAL;
 801426c:	f003 ff3c 	bl	80180e8 <__errno>
 8014270:	4603      	mov	r3, r0
 8014272:	2216      	movs	r2, #22
 8014274:	601a      	str	r2, [r3, #0]
        return -1;
 8014276:	f04f 33ff 	mov.w	r3, #4294967295
 801427a:	e001      	b.n	8014280 <modbus_get_slave+0x22>
    }

    return ctx->slave;
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	681b      	ldr	r3, [r3, #0]
}
 8014280:	4618      	mov	r0, r3
 8014282:	3708      	adds	r7, #8
 8014284:	46bd      	mov	sp, r7
 8014286:	bd80      	pop	{r7, pc}

08014288 <modbus_set_socket>:
    return 0;
}

// FIXME Doesn't work under Windows RTU
int modbus_set_socket(modbus_t *ctx, int s)
{
 8014288:	b580      	push	{r7, lr}
 801428a:	b082      	sub	sp, #8
 801428c:	af00      	add	r7, sp, #0
 801428e:	6078      	str	r0, [r7, #4]
 8014290:	6039      	str	r1, [r7, #0]
    if (ctx == NULL) {
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	2b00      	cmp	r3, #0
 8014296:	d107      	bne.n	80142a8 <modbus_set_socket+0x20>
        errno = EINVAL;
 8014298:	f003 ff26 	bl	80180e8 <__errno>
 801429c:	4603      	mov	r3, r0
 801429e:	2216      	movs	r2, #22
 80142a0:	601a      	str	r2, [r3, #0]
        return -1;
 80142a2:	f04f 33ff 	mov.w	r3, #4294967295
 80142a6:	e003      	b.n	80142b0 <modbus_set_socket+0x28>
    }

    ctx->s = s;
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	683a      	ldr	r2, [r7, #0]
 80142ac:	605a      	str	r2, [r3, #4]
    return 0;
 80142ae:	2300      	movs	r3, #0
}
 80142b0:	4618      	mov	r0, r3
 80142b2:	3708      	adds	r7, #8
 80142b4:	46bd      	mov	sp, r7
 80142b6:	bd80      	pop	{r7, pc}

080142b8 <modbus_connect>:
    ctx->quirks &= ~quirks_mask;
    return 0;
}

int modbus_connect(modbus_t *ctx)
{
 80142b8:	b580      	push	{r7, lr}
 80142ba:	b082      	sub	sp, #8
 80142bc:	af00      	add	r7, sp, #0
 80142be:	6078      	str	r0, [r7, #4]
    if (ctx == NULL) {
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d107      	bne.n	80142d6 <modbus_connect+0x1e>
        errno = EINVAL;
 80142c6:	f003 ff0f 	bl	80180e8 <__errno>
 80142ca:	4603      	mov	r3, r0
 80142cc:	2216      	movs	r2, #22
 80142ce:	601a      	str	r2, [r3, #0]
        return -1;
 80142d0:	f04f 33ff 	mov.w	r3, #4294967295
 80142d4:	e005      	b.n	80142e2 <modbus_connect+0x2a>
    }

    return ctx->backend->connect(ctx);
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80142da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80142dc:	6878      	ldr	r0, [r7, #4]
 80142de:	4798      	blx	r3
 80142e0:	4603      	mov	r3, r0
}
 80142e2:	4618      	mov	r0, r3
 80142e4:	3708      	adds	r7, #8
 80142e6:	46bd      	mov	sp, r7
 80142e8:	bd80      	pop	{r7, pc}

080142ea <modbus_close>:

void modbus_close(modbus_t *ctx)
{
 80142ea:	b580      	push	{r7, lr}
 80142ec:	b082      	sub	sp, #8
 80142ee:	af00      	add	r7, sp, #0
 80142f0:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	d005      	beq.n	8014304 <modbus_close+0x1a>
        return;

    ctx->backend->close(ctx);
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80142fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80142fe:	6878      	ldr	r0, [r7, #4]
 8014300:	4798      	blx	r3
 8014302:	e000      	b.n	8014306 <modbus_close+0x1c>
        return;
 8014304:	bf00      	nop
}
 8014306:	3708      	adds	r7, #8
 8014308:	46bd      	mov	sp, r7
 801430a:	bd80      	pop	{r7, pc}

0801430c <modbus_free>:

void modbus_free(modbus_t *ctx)
{
 801430c:	b580      	push	{r7, lr}
 801430e:	b082      	sub	sp, #8
 8014310:	af00      	add	r7, sp, #0
 8014312:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	2b00      	cmp	r3, #0
 8014318:	d005      	beq.n	8014326 <modbus_free+0x1a>
        return;

    ctx->backend->free(ctx);
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801431e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014320:	6878      	ldr	r0, [r7, #4]
 8014322:	4798      	blx	r3
 8014324:	e000      	b.n	8014328 <modbus_free+0x1c>
        return;
 8014326:	bf00      	nop
}
 8014328:	3708      	adds	r7, #8
 801432a:	46bd      	mov	sp, r7
 801432c:	bd80      	pop	{r7, pc}

0801432e <modbus_set_debug>:

int modbus_set_debug(modbus_t *ctx, int flag)
{
 801432e:	b580      	push	{r7, lr}
 8014330:	b082      	sub	sp, #8
 8014332:	af00      	add	r7, sp, #0
 8014334:	6078      	str	r0, [r7, #4]
 8014336:	6039      	str	r1, [r7, #0]
    if (ctx == NULL) {
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	2b00      	cmp	r3, #0
 801433c:	d107      	bne.n	801434e <modbus_set_debug+0x20>
        errno = EINVAL;
 801433e:	f003 fed3 	bl	80180e8 <__errno>
 8014342:	4603      	mov	r3, r0
 8014344:	2216      	movs	r2, #22
 8014346:	601a      	str	r2, [r3, #0]
        return -1;
 8014348:	f04f 33ff 	mov.w	r3, #4294967295
 801434c:	e003      	b.n	8014356 <modbus_set_debug+0x28>
    }

    ctx->debug = flag;
 801434e:	687b      	ldr	r3, [r7, #4]
 8014350:	683a      	ldr	r2, [r7, #0]
 8014352:	609a      	str	r2, [r3, #8]
    return 0;
 8014354:	2300      	movs	r3, #0
}
 8014356:	4618      	mov	r0, r3
 8014358:	3708      	adds	r7, #8
 801435a:	46bd      	mov	sp, r7
 801435c:	bd80      	pop	{r7, pc}

0801435e <modbus_mapping_new_start_address>:
                                                   unsigned int nb_input_bits,
                                                   unsigned int start_registers,
                                                   unsigned int nb_registers,
                                                   unsigned int start_input_registers,
                                                   unsigned int nb_input_registers)
{
 801435e:	b580      	push	{r7, lr}
 8014360:	b086      	sub	sp, #24
 8014362:	af00      	add	r7, sp, #0
 8014364:	60f8      	str	r0, [r7, #12]
 8014366:	60b9      	str	r1, [r7, #8]
 8014368:	607a      	str	r2, [r7, #4]
 801436a:	603b      	str	r3, [r7, #0]
    modbus_mapping_t *mb_mapping;

    mb_mapping = (modbus_mapping_t *) malloc(sizeof(modbus_mapping_t));
 801436c:	2030      	movs	r0, #48	@ 0x30
 801436e:	f002 f889 	bl	8016484 <malloc>
 8014372:	4603      	mov	r3, r0
 8014374:	617b      	str	r3, [r7, #20]
    if (mb_mapping == NULL) {
 8014376:	697b      	ldr	r3, [r7, #20]
 8014378:	2b00      	cmp	r3, #0
 801437a:	d101      	bne.n	8014380 <modbus_mapping_new_start_address+0x22>
        return NULL;
 801437c:	2300      	movs	r3, #0
 801437e:	e0b4      	b.n	80144ea <modbus_mapping_new_start_address+0x18c>
    }

    /* 0X */
    mb_mapping->nb_bits = nb_bits;
 8014380:	68ba      	ldr	r2, [r7, #8]
 8014382:	697b      	ldr	r3, [r7, #20]
 8014384:	601a      	str	r2, [r3, #0]
    mb_mapping->start_bits = start_bits;
 8014386:	68fa      	ldr	r2, [r7, #12]
 8014388:	697b      	ldr	r3, [r7, #20]
 801438a:	605a      	str	r2, [r3, #4]
    if (nb_bits == 0) {
 801438c:	68bb      	ldr	r3, [r7, #8]
 801438e:	2b00      	cmp	r3, #0
 8014390:	d103      	bne.n	801439a <modbus_mapping_new_start_address+0x3c>
        mb_mapping->tab_bits = NULL;
 8014392:	697b      	ldr	r3, [r7, #20]
 8014394:	2200      	movs	r2, #0
 8014396:	621a      	str	r2, [r3, #32]
 8014398:	e016      	b.n	80143c8 <modbus_mapping_new_start_address+0x6a>
    } else {
        /* Negative number raises a POSIX error */
        mb_mapping->tab_bits = (uint8_t *) malloc(nb_bits * sizeof(uint8_t));
 801439a:	68b8      	ldr	r0, [r7, #8]
 801439c:	f002 f872 	bl	8016484 <malloc>
 80143a0:	4603      	mov	r3, r0
 80143a2:	461a      	mov	r2, r3
 80143a4:	697b      	ldr	r3, [r7, #20]
 80143a6:	621a      	str	r2, [r3, #32]
        if (mb_mapping->tab_bits == NULL) {
 80143a8:	697b      	ldr	r3, [r7, #20]
 80143aa:	6a1b      	ldr	r3, [r3, #32]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d104      	bne.n	80143ba <modbus_mapping_new_start_address+0x5c>
            free(mb_mapping);
 80143b0:	6978      	ldr	r0, [r7, #20]
 80143b2:	f002 f86f 	bl	8016494 <free>
            return NULL;
 80143b6:	2300      	movs	r3, #0
 80143b8:	e097      	b.n	80144ea <modbus_mapping_new_start_address+0x18c>
        }
        memset(mb_mapping->tab_bits, 0, nb_bits * sizeof(uint8_t));
 80143ba:	697b      	ldr	r3, [r7, #20]
 80143bc:	6a1b      	ldr	r3, [r3, #32]
 80143be:	68ba      	ldr	r2, [r7, #8]
 80143c0:	2100      	movs	r1, #0
 80143c2:	4618      	mov	r0, r3
 80143c4:	f003 fc3c 	bl	8017c40 <memset>
    }

    /* 1X */
    mb_mapping->nb_input_bits = nb_input_bits;
 80143c8:	683a      	ldr	r2, [r7, #0]
 80143ca:	697b      	ldr	r3, [r7, #20]
 80143cc:	609a      	str	r2, [r3, #8]
    mb_mapping->start_input_bits = start_input_bits;
 80143ce:	687a      	ldr	r2, [r7, #4]
 80143d0:	697b      	ldr	r3, [r7, #20]
 80143d2:	60da      	str	r2, [r3, #12]
    if (nb_input_bits == 0) {
 80143d4:	683b      	ldr	r3, [r7, #0]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d103      	bne.n	80143e2 <modbus_mapping_new_start_address+0x84>
        mb_mapping->tab_input_bits = NULL;
 80143da:	697b      	ldr	r3, [r7, #20]
 80143dc:	2200      	movs	r2, #0
 80143de:	625a      	str	r2, [r3, #36]	@ 0x24
 80143e0:	e01b      	b.n	801441a <modbus_mapping_new_start_address+0xbc>
    } else {
        mb_mapping->tab_input_bits = (uint8_t *) malloc(nb_input_bits * sizeof(uint8_t));
 80143e2:	6838      	ldr	r0, [r7, #0]
 80143e4:	f002 f84e 	bl	8016484 <malloc>
 80143e8:	4603      	mov	r3, r0
 80143ea:	461a      	mov	r2, r3
 80143ec:	697b      	ldr	r3, [r7, #20]
 80143ee:	625a      	str	r2, [r3, #36]	@ 0x24
        if (mb_mapping->tab_input_bits == NULL) {
 80143f0:	697b      	ldr	r3, [r7, #20]
 80143f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	d109      	bne.n	801440c <modbus_mapping_new_start_address+0xae>
            free(mb_mapping->tab_bits);
 80143f8:	697b      	ldr	r3, [r7, #20]
 80143fa:	6a1b      	ldr	r3, [r3, #32]
 80143fc:	4618      	mov	r0, r3
 80143fe:	f002 f849 	bl	8016494 <free>
            free(mb_mapping);
 8014402:	6978      	ldr	r0, [r7, #20]
 8014404:	f002 f846 	bl	8016494 <free>
            return NULL;
 8014408:	2300      	movs	r3, #0
 801440a:	e06e      	b.n	80144ea <modbus_mapping_new_start_address+0x18c>
        }
        memset(mb_mapping->tab_input_bits, 0, nb_input_bits * sizeof(uint8_t));
 801440c:	697b      	ldr	r3, [r7, #20]
 801440e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014410:	683a      	ldr	r2, [r7, #0]
 8014412:	2100      	movs	r1, #0
 8014414:	4618      	mov	r0, r3
 8014416:	f003 fc13 	bl	8017c40 <memset>
    }

    /* 4X */
    mb_mapping->nb_registers = nb_registers;
 801441a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801441c:	697b      	ldr	r3, [r7, #20]
 801441e:	619a      	str	r2, [r3, #24]
    mb_mapping->start_registers = start_registers;
 8014420:	6a3a      	ldr	r2, [r7, #32]
 8014422:	697b      	ldr	r3, [r7, #20]
 8014424:	61da      	str	r2, [r3, #28]
    if (nb_registers == 0) {
 8014426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014428:	2b00      	cmp	r3, #0
 801442a:	d103      	bne.n	8014434 <modbus_mapping_new_start_address+0xd6>
        mb_mapping->tab_registers = NULL;
 801442c:	697b      	ldr	r3, [r7, #20]
 801442e:	2200      	movs	r2, #0
 8014430:	62da      	str	r2, [r3, #44]	@ 0x2c
 8014432:	e023      	b.n	801447c <modbus_mapping_new_start_address+0x11e>
    } else {
        mb_mapping->tab_registers = (uint16_t *) malloc(nb_registers * sizeof(uint16_t));
 8014434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014436:	005b      	lsls	r3, r3, #1
 8014438:	4618      	mov	r0, r3
 801443a:	f002 f823 	bl	8016484 <malloc>
 801443e:	4603      	mov	r3, r0
 8014440:	461a      	mov	r2, r3
 8014442:	697b      	ldr	r3, [r7, #20]
 8014444:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (mb_mapping->tab_registers == NULL) {
 8014446:	697b      	ldr	r3, [r7, #20]
 8014448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801444a:	2b00      	cmp	r3, #0
 801444c:	d10e      	bne.n	801446c <modbus_mapping_new_start_address+0x10e>
            free(mb_mapping->tab_input_bits);
 801444e:	697b      	ldr	r3, [r7, #20]
 8014450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014452:	4618      	mov	r0, r3
 8014454:	f002 f81e 	bl	8016494 <free>
            free(mb_mapping->tab_bits);
 8014458:	697b      	ldr	r3, [r7, #20]
 801445a:	6a1b      	ldr	r3, [r3, #32]
 801445c:	4618      	mov	r0, r3
 801445e:	f002 f819 	bl	8016494 <free>
            free(mb_mapping);
 8014462:	6978      	ldr	r0, [r7, #20]
 8014464:	f002 f816 	bl	8016494 <free>
            return NULL;
 8014468:	2300      	movs	r3, #0
 801446a:	e03e      	b.n	80144ea <modbus_mapping_new_start_address+0x18c>
        }
        memset(mb_mapping->tab_registers, 0, nb_registers * sizeof(uint16_t));
 801446c:	697b      	ldr	r3, [r7, #20]
 801446e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8014470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014472:	005b      	lsls	r3, r3, #1
 8014474:	461a      	mov	r2, r3
 8014476:	2100      	movs	r1, #0
 8014478:	f003 fbe2 	bl	8017c40 <memset>
    }

    /* 3X */
    mb_mapping->nb_input_registers = nb_input_registers;
 801447c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801447e:	697b      	ldr	r3, [r7, #20]
 8014480:	611a      	str	r2, [r3, #16]
    mb_mapping->start_input_registers = start_input_registers;
 8014482:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014484:	697b      	ldr	r3, [r7, #20]
 8014486:	615a      	str	r2, [r3, #20]
    if (nb_input_registers == 0) {
 8014488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801448a:	2b00      	cmp	r3, #0
 801448c:	d103      	bne.n	8014496 <modbus_mapping_new_start_address+0x138>
        mb_mapping->tab_input_registers = NULL;
 801448e:	697b      	ldr	r3, [r7, #20]
 8014490:	2200      	movs	r2, #0
 8014492:	629a      	str	r2, [r3, #40]	@ 0x28
 8014494:	e028      	b.n	80144e8 <modbus_mapping_new_start_address+0x18a>
    } else {
        mb_mapping->tab_input_registers =
            (uint16_t *) malloc(nb_input_registers * sizeof(uint16_t));
 8014496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014498:	005b      	lsls	r3, r3, #1
 801449a:	4618      	mov	r0, r3
 801449c:	f001 fff2 	bl	8016484 <malloc>
 80144a0:	4603      	mov	r3, r0
 80144a2:	461a      	mov	r2, r3
        mb_mapping->tab_input_registers =
 80144a4:	697b      	ldr	r3, [r7, #20]
 80144a6:	629a      	str	r2, [r3, #40]	@ 0x28
        if (mb_mapping->tab_input_registers == NULL) {
 80144a8:	697b      	ldr	r3, [r7, #20]
 80144aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d113      	bne.n	80144d8 <modbus_mapping_new_start_address+0x17a>
            free(mb_mapping->tab_registers);
 80144b0:	697b      	ldr	r3, [r7, #20]
 80144b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80144b4:	4618      	mov	r0, r3
 80144b6:	f001 ffed 	bl	8016494 <free>
            free(mb_mapping->tab_input_bits);
 80144ba:	697b      	ldr	r3, [r7, #20]
 80144bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144be:	4618      	mov	r0, r3
 80144c0:	f001 ffe8 	bl	8016494 <free>
            free(mb_mapping->tab_bits);
 80144c4:	697b      	ldr	r3, [r7, #20]
 80144c6:	6a1b      	ldr	r3, [r3, #32]
 80144c8:	4618      	mov	r0, r3
 80144ca:	f001 ffe3 	bl	8016494 <free>
            free(mb_mapping);
 80144ce:	6978      	ldr	r0, [r7, #20]
 80144d0:	f001 ffe0 	bl	8016494 <free>
            return NULL;
 80144d4:	2300      	movs	r3, #0
 80144d6:	e008      	b.n	80144ea <modbus_mapping_new_start_address+0x18c>
        }
        memset(mb_mapping->tab_input_registers, 0, nb_input_registers * sizeof(uint16_t));
 80144d8:	697b      	ldr	r3, [r7, #20]
 80144da:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80144dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144de:	005b      	lsls	r3, r3, #1
 80144e0:	461a      	mov	r2, r3
 80144e2:	2100      	movs	r1, #0
 80144e4:	f003 fbac 	bl	8017c40 <memset>
    }

    return mb_mapping;
 80144e8:	697b      	ldr	r3, [r7, #20]
}
 80144ea:	4618      	mov	r0, r3
 80144ec:	3718      	adds	r7, #24
 80144ee:	46bd      	mov	sp, r7
 80144f0:	bd80      	pop	{r7, pc}

080144f2 <modbus_mapping_new>:

modbus_mapping_t *modbus_mapping_new(int nb_bits,
                                     int nb_input_bits,
                                     int nb_registers,
                                     int nb_input_registers)
{
 80144f2:	b580      	push	{r7, lr}
 80144f4:	b088      	sub	sp, #32
 80144f6:	af04      	add	r7, sp, #16
 80144f8:	60f8      	str	r0, [r7, #12]
 80144fa:	60b9      	str	r1, [r7, #8]
 80144fc:	607a      	str	r2, [r7, #4]
 80144fe:	603b      	str	r3, [r7, #0]
    return modbus_mapping_new_start_address(
 8014500:	68f9      	ldr	r1, [r7, #12]
 8014502:	68b8      	ldr	r0, [r7, #8]
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	683a      	ldr	r2, [r7, #0]
 8014508:	9203      	str	r2, [sp, #12]
 801450a:	2200      	movs	r2, #0
 801450c:	9202      	str	r2, [sp, #8]
 801450e:	9301      	str	r3, [sp, #4]
 8014510:	2300      	movs	r3, #0
 8014512:	9300      	str	r3, [sp, #0]
 8014514:	4603      	mov	r3, r0
 8014516:	2200      	movs	r2, #0
 8014518:	2000      	movs	r0, #0
 801451a:	f7ff ff20 	bl	801435e <modbus_mapping_new_start_address>
 801451e:	4603      	mov	r3, r0
        0, nb_bits, 0, nb_input_bits, 0, nb_registers, 0, nb_input_registers);
}
 8014520:	4618      	mov	r0, r3
 8014522:	3710      	adds	r7, #16
 8014524:	46bd      	mov	sp, r7
 8014526:	bd80      	pop	{r7, pc}

08014528 <strlcpy>:
 * Copy src to string dest of size dest_size.  At most dest_size-1 characters
 * will be copied.  Always NUL terminates (unless dest_size == 0).  Returns
 * strlen(src); if retval >= dest_size, truncation occurred.
 */
size_t strlcpy(char *dest, const char *src, size_t dest_size)
{
 8014528:	b4f0      	push	{r4, r5, r6, r7}
 801452a:	b084      	sub	sp, #16
 801452c:	af00      	add	r7, sp, #0
 801452e:	60f8      	str	r0, [r7, #12]
 8014530:	60b9      	str	r1, [r7, #8]
 8014532:	607a      	str	r2, [r7, #4]
    register char *d = dest;
 8014534:	68fe      	ldr	r6, [r7, #12]
    register const char *s = src;
 8014536:	68bd      	ldr	r5, [r7, #8]
    register size_t n = dest_size;
 8014538:	687c      	ldr	r4, [r7, #4]

    /* Copy as many bytes as will fit */
    if (n != 0 && --n != 0) {
 801453a:	2c00      	cmp	r4, #0
 801453c:	d010      	beq.n	8014560 <strlcpy+0x38>
 801453e:	3c01      	subs	r4, #1
 8014540:	2c00      	cmp	r4, #0
 8014542:	d00d      	beq.n	8014560 <strlcpy+0x38>
        do {
            if ((*d++ = *s++) == 0)
 8014544:	462a      	mov	r2, r5
 8014546:	1c55      	adds	r5, r2, #1
 8014548:	4633      	mov	r3, r6
 801454a:	1c5e      	adds	r6, r3, #1
 801454c:	7812      	ldrb	r2, [r2, #0]
 801454e:	701a      	strb	r2, [r3, #0]
 8014550:	781b      	ldrb	r3, [r3, #0]
 8014552:	2b00      	cmp	r3, #0
 8014554:	d003      	beq.n	801455e <strlcpy+0x36>
                break;
        } while (--n != 0);
 8014556:	3c01      	subs	r4, #1
 8014558:	2c00      	cmp	r4, #0
 801455a:	d1f3      	bne.n	8014544 <strlcpy+0x1c>
 801455c:	e000      	b.n	8014560 <strlcpy+0x38>
                break;
 801455e:	bf00      	nop
    }

    /* Not enough room in dest, add NUL and traverse rest of src */
    if (n == 0) {
 8014560:	2c00      	cmp	r4, #0
 8014562:	d10a      	bne.n	801457a <strlcpy+0x52>
        if (dest_size != 0)
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	2b00      	cmp	r3, #0
 8014568:	d001      	beq.n	801456e <strlcpy+0x46>
            *d = '\0'; /* NUL-terminate dest */
 801456a:	2300      	movs	r3, #0
 801456c:	7033      	strb	r3, [r6, #0]
        while (*s++)
 801456e:	bf00      	nop
 8014570:	462b      	mov	r3, r5
 8014572:	1c5d      	adds	r5, r3, #1
 8014574:	781b      	ldrb	r3, [r3, #0]
 8014576:	2b00      	cmp	r3, #0
 8014578:	d1fa      	bne.n	8014570 <strlcpy+0x48>
            ;
    }

    return (s - src - 1); /* count does not include NUL */
 801457a:	68bb      	ldr	r3, [r7, #8]
 801457c:	1aeb      	subs	r3, r5, r3
 801457e:	3b01      	subs	r3, #1
}
 8014580:	4618      	mov	r0, r3
 8014582:	3710      	adds	r7, #16
 8014584:	46bd      	mov	sp, r7
 8014586:	bcf0      	pop	{r4, r5, r6, r7}
 8014588:	4770      	bx	lr
	...

0801458c <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 801458c:	b590      	push	{r4, r7, lr}
 801458e:	b085      	sub	sp, #20
 8014590:	af00      	add	r7, sp, #0
 8014592:	4604      	mov	r4, r0
 8014594:	4608      	mov	r0, r1
 8014596:	4611      	mov	r1, r2
 8014598:	461a      	mov	r2, r3
 801459a:	4623      	mov	r3, r4
 801459c:	71fb      	strb	r3, [r7, #7]
 801459e:	4603      	mov	r3, r0
 80145a0:	71bb      	strb	r3, [r7, #6]
 80145a2:	460b      	mov	r3, r1
 80145a4:	80bb      	strh	r3, [r7, #4]
 80145a6:	4613      	mov	r3, r2
 80145a8:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 80145aa:	79fb      	ldrb	r3, [r7, #7]
 80145ac:	2b08      	cmp	r3, #8
 80145ae:	d902      	bls.n	80145b6 <socket+0x2a>
 80145b0:	f04f 33ff 	mov.w	r3, #4294967295
 80145b4:	e0ef      	b.n	8014796 <socket+0x20a>
	switch(protocol) {
 80145b6:	79bb      	ldrb	r3, [r7, #6]
 80145b8:	2b01      	cmp	r3, #1
 80145ba:	d005      	beq.n	80145c8 <socket+0x3c>
 80145bc:	2b00      	cmp	r3, #0
 80145be:	dd11      	ble.n	80145e4 <socket+0x58>
 80145c0:	3b02      	subs	r3, #2
 80145c2:	2b02      	cmp	r3, #2
 80145c4:	d80e      	bhi.n	80145e4 <socket+0x58>
            break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 80145c6:	e011      	b.n	80145ec <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 80145c8:	f107 030c 	add.w	r3, r7, #12
 80145cc:	2204      	movs	r2, #4
 80145ce:	4619      	mov	r1, r3
 80145d0:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80145d4:	f000 fe5e 	bl	8015294 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT; // if local ip is 0, return init error.
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d105      	bne.n	80145ea <socket+0x5e>
 80145de:	f06f 0302 	mvn.w	r3, #2
 80145e2:	e0d8      	b.n	8014796 <socket+0x20a>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 80145e4:	f06f 0304 	mvn.w	r3, #4
 80145e8:	e0d5      	b.n	8014796 <socket+0x20a>
            break;
 80145ea:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 80145ec:	78fb      	ldrb	r3, [r7, #3]
 80145ee:	f003 0304 	and.w	r3, r3, #4
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	d002      	beq.n	80145fc <socket+0x70>
 80145f6:	f06f 0305 	mvn.w	r3, #5
 80145fa:	e0cc      	b.n	8014796 <socket+0x20a>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0) {
 80145fc:	78fb      	ldrb	r3, [r7, #3]
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d028      	beq.n	8014654 <socket+0xc8>
		switch(protocol) {
 8014602:	79bb      	ldrb	r3, [r7, #6]
 8014604:	2b01      	cmp	r3, #1
 8014606:	d002      	beq.n	801460e <socket+0x82>
 8014608:	2b02      	cmp	r3, #2
 801460a:	d008      	beq.n	801461e <socket+0x92>
					 if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
				  }
			  #endif
			  break;
		   default:
			  break;
 801460c:	e022      	b.n	8014654 <socket+0xc8>
				 if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 801460e:	78fb      	ldrb	r3, [r7, #3]
 8014610:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8014614:	2b00      	cmp	r3, #0
 8014616:	d11a      	bne.n	801464e <socket+0xc2>
 8014618:	f06f 0305 	mvn.w	r3, #5
 801461c:	e0bb      	b.n	8014796 <socket+0x20a>
			  if(flag & SF_IGMP_VER2)
 801461e:	78fb      	ldrb	r3, [r7, #3]
 8014620:	f003 0320 	and.w	r3, r3, #32
 8014624:	2b00      	cmp	r3, #0
 8014626:	d006      	beq.n	8014636 <socket+0xaa>
				 if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8014628:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801462c:	2b00      	cmp	r3, #0
 801462e:	db02      	blt.n	8014636 <socket+0xaa>
 8014630:	f06f 0305 	mvn.w	r3, #5
 8014634:	e0af      	b.n	8014796 <socket+0x20a>
				  if(flag & SF_UNI_BLOCK)
 8014636:	78fb      	ldrb	r3, [r7, #3]
 8014638:	f003 0310 	and.w	r3, r3, #16
 801463c:	2b00      	cmp	r3, #0
 801463e:	d008      	beq.n	8014652 <socket+0xc6>
					 if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8014640:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014644:	2b00      	cmp	r3, #0
 8014646:	db04      	blt.n	8014652 <socket+0xc6>
 8014648:	f06f 0305 	mvn.w	r3, #5
 801464c:	e0a3      	b.n	8014796 <socket+0x20a>
			  break;
 801464e:	bf00      	nop
 8014650:	e000      	b.n	8014654 <socket+0xc8>
			  break;
 8014652:	bf00      	nop
		}
    }
	closesock(sn);
 8014654:	79fb      	ldrb	r3, [r7, #7]
 8014656:	4618      	mov	r0, r3
 8014658:	f000 f8ac 	bl	80147b4 <closesock>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0))); // set protocol type to TCP (0001)
 801465c:	79fb      	ldrb	r3, [r7, #7]
 801465e:	009b      	lsls	r3, r3, #2
 8014660:	3301      	adds	r3, #1
 8014662:	00d8      	lsls	r0, r3, #3
 8014664:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014668:	f023 030f 	bic.w	r3, r3, #15
 801466c:	b25a      	sxtb	r2, r3
 801466e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014672:	4313      	orrs	r3, r2
 8014674:	b25b      	sxtb	r3, r3
 8014676:	b2db      	uxtb	r3, r3
 8014678:	4619      	mov	r1, r3
 801467a:	f000 fdbd 	bl	80151f8 <WIZCHIP_WRITE>
    #endif
	if(!port) {
 801467e:	88bb      	ldrh	r3, [r7, #4]
 8014680:	2b00      	cmp	r3, #0
 8014682:	d110      	bne.n	80146a6 <socket+0x11a>
	   port = sock_any_port++;
 8014684:	4b46      	ldr	r3, [pc, #280]	@ (80147a0 <socket+0x214>)
 8014686:	881b      	ldrh	r3, [r3, #0]
 8014688:	1c5a      	adds	r2, r3, #1
 801468a:	b291      	uxth	r1, r2
 801468c:	4a44      	ldr	r2, [pc, #272]	@ (80147a0 <socket+0x214>)
 801468e:	8011      	strh	r1, [r2, #0]
 8014690:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8014692:	4b43      	ldr	r3, [pc, #268]	@ (80147a0 <socket+0x214>)
 8014694:	881b      	ldrh	r3, [r3, #0]
 8014696:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 801469a:	4293      	cmp	r3, r2
 801469c:	d103      	bne.n	80146a6 <socket+0x11a>
 801469e:	4b40      	ldr	r3, [pc, #256]	@ (80147a0 <socket+0x214>)
 80146a0:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80146a4:	801a      	strh	r2, [r3, #0]
	}

   setSn_PORT(sn,port);	
 80146a6:	79fb      	ldrb	r3, [r7, #7]
 80146a8:	009b      	lsls	r3, r3, #2
 80146aa:	3301      	adds	r3, #1
 80146ac:	00db      	lsls	r3, r3, #3
 80146ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80146b2:	461a      	mov	r2, r3
 80146b4:	88bb      	ldrh	r3, [r7, #4]
 80146b6:	0a1b      	lsrs	r3, r3, #8
 80146b8:	b29b      	uxth	r3, r3
 80146ba:	b2db      	uxtb	r3, r3
 80146bc:	4619      	mov	r1, r3
 80146be:	4610      	mov	r0, r2
 80146c0:	f000 fd9a 	bl	80151f8 <WIZCHIP_WRITE>
 80146c4:	79fb      	ldrb	r3, [r7, #7]
 80146c6:	009b      	lsls	r3, r3, #2
 80146c8:	3301      	adds	r3, #1
 80146ca:	00db      	lsls	r3, r3, #3
 80146cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80146d0:	461a      	mov	r2, r3
 80146d2:	88bb      	ldrh	r3, [r7, #4]
 80146d4:	b2db      	uxtb	r3, r3
 80146d6:	4619      	mov	r1, r3
 80146d8:	4610      	mov	r0, r2
 80146da:	f000 fd8d 	bl	80151f8 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);   // open socket command
 80146de:	79fb      	ldrb	r3, [r7, #7]
 80146e0:	009b      	lsls	r3, r3, #2
 80146e2:	3301      	adds	r3, #1
 80146e4:	00db      	lsls	r3, r3, #3
 80146e6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80146ea:	2101      	movs	r1, #1
 80146ec:	4618      	mov	r0, r3
 80146ee:	f000 fd83 	bl	80151f8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80146f2:	bf00      	nop
 80146f4:	79fb      	ldrb	r3, [r7, #7]
 80146f6:	009b      	lsls	r3, r3, #2
 80146f8:	3301      	adds	r3, #1
 80146fa:	00db      	lsls	r3, r3, #3
 80146fc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014700:	4618      	mov	r0, r3
 8014702:	f000 fd2d 	bl	8015160 <WIZCHIP_READ>
 8014706:	4603      	mov	r3, r0
 8014708:	2b00      	cmp	r3, #0
 801470a:	d1f3      	bne.n	80146f4 <socket+0x168>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 801470c:	79fb      	ldrb	r3, [r7, #7]
 801470e:	2201      	movs	r2, #1
 8014710:	fa02 f303 	lsl.w	r3, r2, r3
 8014714:	b21b      	sxth	r3, r3
 8014716:	43db      	mvns	r3, r3
 8014718:	b21a      	sxth	r2, r3
 801471a:	4b22      	ldr	r3, [pc, #136]	@ (80147a4 <socket+0x218>)
 801471c:	881b      	ldrh	r3, [r3, #0]
 801471e:	b21b      	sxth	r3, r3
 8014720:	4013      	ands	r3, r2
 8014722:	b21b      	sxth	r3, r3
 8014724:	b29a      	uxth	r2, r3
 8014726:	4b1f      	ldr	r3, [pc, #124]	@ (80147a4 <socket+0x218>)
 8014728:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 801472a:	78fb      	ldrb	r3, [r7, #3]
 801472c:	f003 0201 	and.w	r2, r3, #1
 8014730:	79fb      	ldrb	r3, [r7, #7]
 8014732:	fa02 f303 	lsl.w	r3, r2, r3
 8014736:	b21a      	sxth	r2, r3
 8014738:	4b1a      	ldr	r3, [pc, #104]	@ (80147a4 <socket+0x218>)
 801473a:	881b      	ldrh	r3, [r3, #0]
 801473c:	b21b      	sxth	r3, r3
 801473e:	4313      	orrs	r3, r2
 8014740:	b21b      	sxth	r3, r3
 8014742:	b29a      	uxth	r2, r3
 8014744:	4b17      	ldr	r3, [pc, #92]	@ (80147a4 <socket+0x218>)
 8014746:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8014748:	79fb      	ldrb	r3, [r7, #7]
 801474a:	2201      	movs	r2, #1
 801474c:	fa02 f303 	lsl.w	r3, r2, r3
 8014750:	b21b      	sxth	r3, r3
 8014752:	43db      	mvns	r3, r3
 8014754:	b21a      	sxth	r2, r3
 8014756:	4b14      	ldr	r3, [pc, #80]	@ (80147a8 <socket+0x21c>)
 8014758:	881b      	ldrh	r3, [r3, #0]
 801475a:	b21b      	sxth	r3, r3
 801475c:	4013      	ands	r3, r2
 801475e:	b21b      	sxth	r3, r3
 8014760:	b29a      	uxth	r2, r3
 8014762:	4b11      	ldr	r3, [pc, #68]	@ (80147a8 <socket+0x21c>)
 8014764:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8014766:	79fb      	ldrb	r3, [r7, #7]
 8014768:	4a10      	ldr	r2, [pc, #64]	@ (80147ac <socket+0x220>)
 801476a:	2100      	movs	r1, #0
 801476c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8014770:	79fb      	ldrb	r3, [r7, #7]
 8014772:	4a0f      	ldr	r2, [pc, #60]	@ (80147b0 <socket+0x224>)
 8014774:	2100      	movs	r1, #0
 8014776:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8014778:	bf00      	nop
 801477a:	79fb      	ldrb	r3, [r7, #7]
 801477c:	009b      	lsls	r3, r3, #2
 801477e:	3301      	adds	r3, #1
 8014780:	00db      	lsls	r3, r3, #3
 8014782:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8014786:	4618      	mov	r0, r3
 8014788:	f000 fcea 	bl	8015160 <WIZCHIP_READ>
 801478c:	4603      	mov	r3, r0
 801478e:	2b00      	cmp	r3, #0
 8014790:	d0f3      	beq.n	801477a <socket+0x1ee>
   return (int8_t)sn;
 8014792:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8014796:	4618      	mov	r0, r3
 8014798:	3714      	adds	r7, #20
 801479a:	46bd      	mov	sp, r7
 801479c:	bd90      	pop	{r4, r7, pc}
 801479e:	bf00      	nop
 80147a0:	20000052 	.word	0x20000052
 80147a4:	20002376 	.word	0x20002376
 80147a8:	20002378 	.word	0x20002378
 80147ac:	2000237c 	.word	0x2000237c
 80147b0:	2000238c 	.word	0x2000238c

080147b4 <closesock>:

int8_t closesock(uint8_t sn)
{
 80147b4:	b580      	push	{r7, lr}
 80147b6:	b082      	sub	sp, #8
 80147b8:	af00      	add	r7, sp, #0
 80147ba:	4603      	mov	r3, r0
 80147bc:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80147be:	79fb      	ldrb	r3, [r7, #7]
 80147c0:	2b08      	cmp	r3, #8
 80147c2:	d902      	bls.n	80147ca <closesock+0x16>
 80147c4:	f04f 33ff 	mov.w	r3, #4294967295
 80147c8:	e055      	b.n	8014876 <closesock+0xc2>
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 

	setSn_CR(sn,Sn_CR_CLOSE); // write close command to socket command register
 80147ca:	79fb      	ldrb	r3, [r7, #7]
 80147cc:	009b      	lsls	r3, r3, #2
 80147ce:	3301      	adds	r3, #1
 80147d0:	00db      	lsls	r3, r3, #3
 80147d2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80147d6:	2110      	movs	r1, #16
 80147d8:	4618      	mov	r0, r3
 80147da:	f000 fd0d 	bl	80151f8 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 80147de:	bf00      	nop
 80147e0:	79fb      	ldrb	r3, [r7, #7]
 80147e2:	009b      	lsls	r3, r3, #2
 80147e4:	3301      	adds	r3, #1
 80147e6:	00db      	lsls	r3, r3, #3
 80147e8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80147ec:	4618      	mov	r0, r3
 80147ee:	f000 fcb7 	bl	8015160 <WIZCHIP_READ>
 80147f2:	4603      	mov	r3, r0
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	d1f3      	bne.n	80147e0 <closesock+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF); // IR = interrupt register
 80147f8:	79fb      	ldrb	r3, [r7, #7]
 80147fa:	009b      	lsls	r3, r3, #2
 80147fc:	3301      	adds	r3, #1
 80147fe:	00db      	lsls	r3, r3, #3
 8014800:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8014804:	211f      	movs	r1, #31
 8014806:	4618      	mov	r0, r3
 8014808:	f000 fcf6 	bl	80151f8 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 801480c:	79fb      	ldrb	r3, [r7, #7]
 801480e:	2201      	movs	r2, #1
 8014810:	fa02 f303 	lsl.w	r3, r2, r3
 8014814:	b21b      	sxth	r3, r3
 8014816:	43db      	mvns	r3, r3
 8014818:	b21a      	sxth	r2, r3
 801481a:	4b19      	ldr	r3, [pc, #100]	@ (8014880 <closesock+0xcc>)
 801481c:	881b      	ldrh	r3, [r3, #0]
 801481e:	b21b      	sxth	r3, r3
 8014820:	4013      	ands	r3, r2
 8014822:	b21b      	sxth	r3, r3
 8014824:	b29a      	uxth	r2, r3
 8014826:	4b16      	ldr	r3, [pc, #88]	@ (8014880 <closesock+0xcc>)
 8014828:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 801482a:	79fb      	ldrb	r3, [r7, #7]
 801482c:	2201      	movs	r2, #1
 801482e:	fa02 f303 	lsl.w	r3, r2, r3
 8014832:	b21b      	sxth	r3, r3
 8014834:	43db      	mvns	r3, r3
 8014836:	b21a      	sxth	r2, r3
 8014838:	4b12      	ldr	r3, [pc, #72]	@ (8014884 <closesock+0xd0>)
 801483a:	881b      	ldrh	r3, [r3, #0]
 801483c:	b21b      	sxth	r3, r3
 801483e:	4013      	ands	r3, r2
 8014840:	b21b      	sxth	r3, r3
 8014842:	b29a      	uxth	r2, r3
 8014844:	4b0f      	ldr	r3, [pc, #60]	@ (8014884 <closesock+0xd0>)
 8014846:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8014848:	79fb      	ldrb	r3, [r7, #7]
 801484a:	4a0f      	ldr	r2, [pc, #60]	@ (8014888 <closesock+0xd4>)
 801484c:	2100      	movs	r1, #0
 801484e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8014852:	79fb      	ldrb	r3, [r7, #7]
 8014854:	4a0d      	ldr	r2, [pc, #52]	@ (801488c <closesock+0xd8>)
 8014856:	2100      	movs	r1, #0
 8014858:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);  // get status of the socket, Status Register
 801485a:	bf00      	nop
 801485c:	79fb      	ldrb	r3, [r7, #7]
 801485e:	009b      	lsls	r3, r3, #2
 8014860:	3301      	adds	r3, #1
 8014862:	00db      	lsls	r3, r3, #3
 8014864:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8014868:	4618      	mov	r0, r3
 801486a:	f000 fc79 	bl	8015160 <WIZCHIP_READ>
 801486e:	4603      	mov	r3, r0
 8014870:	2b00      	cmp	r3, #0
 8014872:	d1f3      	bne.n	801485c <closesock+0xa8>
	return SOCK_OK;
 8014874:	2301      	movs	r3, #1
}
 8014876:	4618      	mov	r0, r3
 8014878:	3708      	adds	r7, #8
 801487a:	46bd      	mov	sp, r7
 801487c:	bd80      	pop	{r7, pc}
 801487e:	bf00      	nop
 8014880:	20002376 	.word	0x20002376
 8014884:	20002378 	.word	0x20002378
 8014888:	2000237c 	.word	0x2000237c
 801488c:	2000238c 	.word	0x2000238c

08014890 <listen>:

int8_t listen(uint8_t sn)
{
 8014890:	b580      	push	{r7, lr}
 8014892:	b082      	sub	sp, #8
 8014894:	af00      	add	r7, sp, #0
 8014896:	4603      	mov	r3, r0
 8014898:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 801489a:	79fb      	ldrb	r3, [r7, #7]
 801489c:	2b08      	cmp	r3, #8
 801489e:	d902      	bls.n	80148a6 <listen+0x16>
 80148a0:	f04f 33ff 	mov.w	r3, #4294967295
 80148a4:	e049      	b.n	801493a <listen+0xaa>
    CHECK_SOCKMODE(Sn_MR_TCP);
 80148a6:	79fb      	ldrb	r3, [r7, #7]
 80148a8:	009b      	lsls	r3, r3, #2
 80148aa:	3301      	adds	r3, #1
 80148ac:	00db      	lsls	r3, r3, #3
 80148ae:	4618      	mov	r0, r3
 80148b0:	f000 fc56 	bl	8015160 <WIZCHIP_READ>
 80148b4:	4603      	mov	r3, r0
 80148b6:	f003 030f 	and.w	r3, r3, #15
 80148ba:	2b01      	cmp	r3, #1
 80148bc:	d002      	beq.n	80148c4 <listen+0x34>
 80148be:	f06f 0304 	mvn.w	r3, #4
 80148c2:	e03a      	b.n	801493a <listen+0xaa>
	CHECK_SOCKINIT();
 80148c4:	79fb      	ldrb	r3, [r7, #7]
 80148c6:	009b      	lsls	r3, r3, #2
 80148c8:	3301      	adds	r3, #1
 80148ca:	00db      	lsls	r3, r3, #3
 80148cc:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80148d0:	4618      	mov	r0, r3
 80148d2:	f000 fc45 	bl	8015160 <WIZCHIP_READ>
 80148d6:	4603      	mov	r3, r0
 80148d8:	2b13      	cmp	r3, #19
 80148da:	d002      	beq.n	80148e2 <listen+0x52>
 80148dc:	f06f 0302 	mvn.w	r3, #2
 80148e0:	e02b      	b.n	801493a <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);  // command register listen mode
 80148e2:	79fb      	ldrb	r3, [r7, #7]
 80148e4:	009b      	lsls	r3, r3, #2
 80148e6:	3301      	adds	r3, #1
 80148e8:	00db      	lsls	r3, r3, #3
 80148ea:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80148ee:	2102      	movs	r1, #2
 80148f0:	4618      	mov	r0, r3
 80148f2:	f000 fc81 	bl	80151f8 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 80148f6:	bf00      	nop
 80148f8:	79fb      	ldrb	r3, [r7, #7]
 80148fa:	009b      	lsls	r3, r3, #2
 80148fc:	3301      	adds	r3, #1
 80148fe:	00db      	lsls	r3, r3, #3
 8014900:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014904:	4618      	mov	r0, r3
 8014906:	f000 fc2b 	bl	8015160 <WIZCHIP_READ>
 801490a:	4603      	mov	r3, r0
 801490c:	2b00      	cmp	r3, #0
 801490e:	d1f3      	bne.n	80148f8 <listen+0x68>
	while(getSn_SR(sn) != SOCK_LISTEN)
 8014910:	e006      	b.n	8014920 <listen+0x90>
	{
		 closesock(sn);
 8014912:	79fb      	ldrb	r3, [r7, #7]
 8014914:	4618      	mov	r0, r3
 8014916:	f7ff ff4d 	bl	80147b4 <closesock>
		 return SOCKERR_SOCKCLOSED;
 801491a:	f06f 0303 	mvn.w	r3, #3
 801491e:	e00c      	b.n	801493a <listen+0xaa>
	while(getSn_SR(sn) != SOCK_LISTEN)
 8014920:	79fb      	ldrb	r3, [r7, #7]
 8014922:	009b      	lsls	r3, r3, #2
 8014924:	3301      	adds	r3, #1
 8014926:	00db      	lsls	r3, r3, #3
 8014928:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 801492c:	4618      	mov	r0, r3
 801492e:	f000 fc17 	bl	8015160 <WIZCHIP_READ>
 8014932:	4603      	mov	r3, r0
 8014934:	2b14      	cmp	r3, #20
 8014936:	d1ec      	bne.n	8014912 <listen+0x82>
	}
	return SOCK_OK;
 8014938:	2301      	movs	r3, #1
}
 801493a:	4618      	mov	r0, r3
 801493c:	3708      	adds	r7, #8
 801493e:	46bd      	mov	sp, r7
 8014940:	bd80      	pop	{r7, pc}
	...

08014944 <connect>:


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8014944:	b580      	push	{r7, lr}
 8014946:	b084      	sub	sp, #16
 8014948:	af00      	add	r7, sp, #0
 801494a:	4603      	mov	r3, r0
 801494c:	6039      	str	r1, [r7, #0]
 801494e:	71fb      	strb	r3, [r7, #7]
 8014950:	4613      	mov	r3, r2
 8014952:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8014954:	79fb      	ldrb	r3, [r7, #7]
 8014956:	2b08      	cmp	r3, #8
 8014958:	d902      	bls.n	8014960 <connect+0x1c>
 801495a:	f04f 33ff 	mov.w	r3, #4294967295
 801495e:	e0c6      	b.n	8014aee <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8014960:	79fb      	ldrb	r3, [r7, #7]
 8014962:	009b      	lsls	r3, r3, #2
 8014964:	3301      	adds	r3, #1
 8014966:	00db      	lsls	r3, r3, #3
 8014968:	4618      	mov	r0, r3
 801496a:	f000 fbf9 	bl	8015160 <WIZCHIP_READ>
 801496e:	4603      	mov	r3, r0
 8014970:	f003 030f 	and.w	r3, r3, #15
 8014974:	2b01      	cmp	r3, #1
 8014976:	d002      	beq.n	801497e <connect+0x3a>
 8014978:	f06f 0304 	mvn.w	r3, #4
 801497c:	e0b7      	b.n	8014aee <connect+0x1aa>
   CHECK_SOCKINIT();
 801497e:	79fb      	ldrb	r3, [r7, #7]
 8014980:	009b      	lsls	r3, r3, #2
 8014982:	3301      	adds	r3, #1
 8014984:	00db      	lsls	r3, r3, #3
 8014986:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 801498a:	4618      	mov	r0, r3
 801498c:	f000 fbe8 	bl	8015160 <WIZCHIP_READ>
 8014990:	4603      	mov	r3, r0
 8014992:	2b13      	cmp	r3, #19
 8014994:	d002      	beq.n	801499c <connect+0x58>
 8014996:	f06f 0302 	mvn.w	r3, #2
 801499a:	e0a8      	b.n	8014aee <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 801499c:	683b      	ldr	r3, [r7, #0]
 801499e:	781b      	ldrb	r3, [r3, #0]
 80149a0:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 80149a2:	68fb      	ldr	r3, [r7, #12]
 80149a4:	021b      	lsls	r3, r3, #8
 80149a6:	683a      	ldr	r2, [r7, #0]
 80149a8:	3201      	adds	r2, #1
 80149aa:	7812      	ldrb	r2, [r2, #0]
 80149ac:	4413      	add	r3, r2
 80149ae:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 80149b0:	68fb      	ldr	r3, [r7, #12]
 80149b2:	021b      	lsls	r3, r3, #8
 80149b4:	683a      	ldr	r2, [r7, #0]
 80149b6:	3202      	adds	r2, #2
 80149b8:	7812      	ldrb	r2, [r2, #0]
 80149ba:	4413      	add	r3, r2
 80149bc:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 80149be:	68fb      	ldr	r3, [r7, #12]
 80149c0:	021b      	lsls	r3, r3, #8
 80149c2:	683a      	ldr	r2, [r7, #0]
 80149c4:	3203      	adds	r2, #3
 80149c6:	7812      	ldrb	r2, [r2, #0]
 80149c8:	4413      	add	r3, r2
 80149ca:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 80149cc:	68fb      	ldr	r3, [r7, #12]
 80149ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80149d2:	d002      	beq.n	80149da <connect+0x96>
 80149d4:	68fb      	ldr	r3, [r7, #12]
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	d102      	bne.n	80149e0 <connect+0x9c>
 80149da:	f06f 030b 	mvn.w	r3, #11
 80149de:	e086      	b.n	8014aee <connect+0x1aa>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 80149e0:	88bb      	ldrh	r3, [r7, #4]
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	d102      	bne.n	80149ec <connect+0xa8>
 80149e6:	f06f 030a 	mvn.w	r3, #10
 80149ea:	e080      	b.n	8014aee <connect+0x1aa>
	setSn_DIPR(sn,addr);
 80149ec:	79fb      	ldrb	r3, [r7, #7]
 80149ee:	009b      	lsls	r3, r3, #2
 80149f0:	3301      	adds	r3, #1
 80149f2:	00db      	lsls	r3, r3, #3
 80149f4:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80149f8:	2204      	movs	r2, #4
 80149fa:	6839      	ldr	r1, [r7, #0]
 80149fc:	4618      	mov	r0, r3
 80149fe:	f000 fca9 	bl	8015354 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 8014a02:	79fb      	ldrb	r3, [r7, #7]
 8014a04:	009b      	lsls	r3, r3, #2
 8014a06:	3301      	adds	r3, #1
 8014a08:	00db      	lsls	r3, r3, #3
 8014a0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014a0e:	461a      	mov	r2, r3
 8014a10:	88bb      	ldrh	r3, [r7, #4]
 8014a12:	0a1b      	lsrs	r3, r3, #8
 8014a14:	b29b      	uxth	r3, r3
 8014a16:	b2db      	uxtb	r3, r3
 8014a18:	4619      	mov	r1, r3
 8014a1a:	4610      	mov	r0, r2
 8014a1c:	f000 fbec 	bl	80151f8 <WIZCHIP_WRITE>
 8014a20:	79fb      	ldrb	r3, [r7, #7]
 8014a22:	009b      	lsls	r3, r3, #2
 8014a24:	3301      	adds	r3, #1
 8014a26:	00db      	lsls	r3, r3, #3
 8014a28:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8014a2c:	461a      	mov	r2, r3
 8014a2e:	88bb      	ldrh	r3, [r7, #4]
 8014a30:	b2db      	uxtb	r3, r3
 8014a32:	4619      	mov	r1, r3
 8014a34:	4610      	mov	r0, r2
 8014a36:	f000 fbdf 	bl	80151f8 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8014a3a:	79fb      	ldrb	r3, [r7, #7]
 8014a3c:	009b      	lsls	r3, r3, #2
 8014a3e:	3301      	adds	r3, #1
 8014a40:	00db      	lsls	r3, r3, #3
 8014a42:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014a46:	2104      	movs	r1, #4
 8014a48:	4618      	mov	r0, r3
 8014a4a:	f000 fbd5 	bl	80151f8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8014a4e:	bf00      	nop
 8014a50:	79fb      	ldrb	r3, [r7, #7]
 8014a52:	009b      	lsls	r3, r3, #2
 8014a54:	3301      	adds	r3, #1
 8014a56:	00db      	lsls	r3, r3, #3
 8014a58:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014a5c:	4618      	mov	r0, r3
 8014a5e:	f000 fb7f 	bl	8015160 <WIZCHIP_READ>
 8014a62:	4603      	mov	r3, r0
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d1f3      	bne.n	8014a50 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8014a68:	4b23      	ldr	r3, [pc, #140]	@ (8014af8 <connect+0x1b4>)
 8014a6a:	881b      	ldrh	r3, [r3, #0]
 8014a6c:	461a      	mov	r2, r3
 8014a6e:	79fb      	ldrb	r3, [r7, #7]
 8014a70:	fa42 f303 	asr.w	r3, r2, r3
 8014a74:	f003 0301 	and.w	r3, r3, #1
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	d02b      	beq.n	8014ad4 <connect+0x190>
 8014a7c:	2300      	movs	r3, #0
 8014a7e:	e036      	b.n	8014aee <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8014a80:	79fb      	ldrb	r3, [r7, #7]
 8014a82:	009b      	lsls	r3, r3, #2
 8014a84:	3301      	adds	r3, #1
 8014a86:	00db      	lsls	r3, r3, #3
 8014a88:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8014a8c:	4618      	mov	r0, r3
 8014a8e:	f000 fb67 	bl	8015160 <WIZCHIP_READ>
 8014a92:	4603      	mov	r3, r0
 8014a94:	f003 0308 	and.w	r3, r3, #8
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d00c      	beq.n	8014ab6 <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8014a9c:	79fb      	ldrb	r3, [r7, #7]
 8014a9e:	009b      	lsls	r3, r3, #2
 8014aa0:	3301      	adds	r3, #1
 8014aa2:	00db      	lsls	r3, r3, #3
 8014aa4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8014aa8:	2108      	movs	r1, #8
 8014aaa:	4618      	mov	r0, r3
 8014aac:	f000 fba4 	bl	80151f8 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8014ab0:	f06f 030c 	mvn.w	r3, #12
 8014ab4:	e01b      	b.n	8014aee <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8014ab6:	79fb      	ldrb	r3, [r7, #7]
 8014ab8:	009b      	lsls	r3, r3, #2
 8014aba:	3301      	adds	r3, #1
 8014abc:	00db      	lsls	r3, r3, #3
 8014abe:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8014ac2:	4618      	mov	r0, r3
 8014ac4:	f000 fb4c 	bl	8015160 <WIZCHIP_READ>
 8014ac8:	4603      	mov	r3, r0
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	d102      	bne.n	8014ad4 <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8014ace:	f06f 0303 	mvn.w	r3, #3
 8014ad2:	e00c      	b.n	8014aee <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8014ad4:	79fb      	ldrb	r3, [r7, #7]
 8014ad6:	009b      	lsls	r3, r3, #2
 8014ad8:	3301      	adds	r3, #1
 8014ada:	00db      	lsls	r3, r3, #3
 8014adc:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8014ae0:	4618      	mov	r0, r3
 8014ae2:	f000 fb3d 	bl	8015160 <WIZCHIP_READ>
 8014ae6:	4603      	mov	r3, r0
 8014ae8:	2b17      	cmp	r3, #23
 8014aea:	d1c9      	bne.n	8014a80 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8014aec:	2301      	movs	r3, #1
}
 8014aee:	4618      	mov	r0, r3
 8014af0:	3710      	adds	r7, #16
 8014af2:	46bd      	mov	sp, r7
 8014af4:	bd80      	pop	{r7, pc}
 8014af6:	bf00      	nop
 8014af8:	20002376 	.word	0x20002376

08014afc <disconnect>:

int8_t disconnect(uint8_t sn)
{
 8014afc:	b580      	push	{r7, lr}
 8014afe:	b082      	sub	sp, #8
 8014b00:	af00      	add	r7, sp, #0
 8014b02:	4603      	mov	r3, r0
 8014b04:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8014b06:	79fb      	ldrb	r3, [r7, #7]
 8014b08:	2b08      	cmp	r3, #8
 8014b0a:	d902      	bls.n	8014b12 <disconnect+0x16>
 8014b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8014b10:	e062      	b.n	8014bd8 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8014b12:	79fb      	ldrb	r3, [r7, #7]
 8014b14:	009b      	lsls	r3, r3, #2
 8014b16:	3301      	adds	r3, #1
 8014b18:	00db      	lsls	r3, r3, #3
 8014b1a:	4618      	mov	r0, r3
 8014b1c:	f000 fb20 	bl	8015160 <WIZCHIP_READ>
 8014b20:	4603      	mov	r3, r0
 8014b22:	f003 030f 	and.w	r3, r3, #15
 8014b26:	2b01      	cmp	r3, #1
 8014b28:	d002      	beq.n	8014b30 <disconnect+0x34>
 8014b2a:	f06f 0304 	mvn.w	r3, #4
 8014b2e:	e053      	b.n	8014bd8 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8014b30:	79fb      	ldrb	r3, [r7, #7]
 8014b32:	009b      	lsls	r3, r3, #2
 8014b34:	3301      	adds	r3, #1
 8014b36:	00db      	lsls	r3, r3, #3
 8014b38:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014b3c:	2108      	movs	r1, #8
 8014b3e:	4618      	mov	r0, r3
 8014b40:	f000 fb5a 	bl	80151f8 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8014b44:	bf00      	nop
 8014b46:	79fb      	ldrb	r3, [r7, #7]
 8014b48:	009b      	lsls	r3, r3, #2
 8014b4a:	3301      	adds	r3, #1
 8014b4c:	00db      	lsls	r3, r3, #3
 8014b4e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014b52:	4618      	mov	r0, r3
 8014b54:	f000 fb04 	bl	8015160 <WIZCHIP_READ>
 8014b58:	4603      	mov	r3, r0
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d1f3      	bne.n	8014b46 <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8014b5e:	79fb      	ldrb	r3, [r7, #7]
 8014b60:	2201      	movs	r2, #1
 8014b62:	fa02 f303 	lsl.w	r3, r2, r3
 8014b66:	b21b      	sxth	r3, r3
 8014b68:	43db      	mvns	r3, r3
 8014b6a:	b21a      	sxth	r2, r3
 8014b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8014be0 <disconnect+0xe4>)
 8014b6e:	881b      	ldrh	r3, [r3, #0]
 8014b70:	b21b      	sxth	r3, r3
 8014b72:	4013      	ands	r3, r2
 8014b74:	b21b      	sxth	r3, r3
 8014b76:	b29a      	uxth	r2, r3
 8014b78:	4b19      	ldr	r3, [pc, #100]	@ (8014be0 <disconnect+0xe4>)
 8014b7a:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8014b7c:	4b19      	ldr	r3, [pc, #100]	@ (8014be4 <disconnect+0xe8>)
 8014b7e:	881b      	ldrh	r3, [r3, #0]
 8014b80:	461a      	mov	r2, r3
 8014b82:	79fb      	ldrb	r3, [r7, #7]
 8014b84:	fa42 f303 	asr.w	r3, r2, r3
 8014b88:	f003 0301 	and.w	r3, r3, #1
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	d016      	beq.n	8014bbe <disconnect+0xc2>
 8014b90:	2300      	movs	r3, #0
 8014b92:	e021      	b.n	8014bd8 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8014b94:	79fb      	ldrb	r3, [r7, #7]
 8014b96:	009b      	lsls	r3, r3, #2
 8014b98:	3301      	adds	r3, #1
 8014b9a:	00db      	lsls	r3, r3, #3
 8014b9c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8014ba0:	4618      	mov	r0, r3
 8014ba2:	f000 fadd 	bl	8015160 <WIZCHIP_READ>
 8014ba6:	4603      	mov	r3, r0
 8014ba8:	f003 0308 	and.w	r3, r3, #8
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	d006      	beq.n	8014bbe <disconnect+0xc2>
	   {
	      closesock(sn);
 8014bb0:	79fb      	ldrb	r3, [r7, #7]
 8014bb2:	4618      	mov	r0, r3
 8014bb4:	f7ff fdfe 	bl	80147b4 <closesock>
	      return SOCKERR_TIMEOUT;
 8014bb8:	f06f 030c 	mvn.w	r3, #12
 8014bbc:	e00c      	b.n	8014bd8 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8014bbe:	79fb      	ldrb	r3, [r7, #7]
 8014bc0:	009b      	lsls	r3, r3, #2
 8014bc2:	3301      	adds	r3, #1
 8014bc4:	00db      	lsls	r3, r3, #3
 8014bc6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8014bca:	4618      	mov	r0, r3
 8014bcc:	f000 fac8 	bl	8015160 <WIZCHIP_READ>
 8014bd0:	4603      	mov	r3, r0
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	d1de      	bne.n	8014b94 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8014bd6:	2301      	movs	r3, #1
}
 8014bd8:	4618      	mov	r0, r3
 8014bda:	3708      	adds	r7, #8
 8014bdc:	46bd      	mov	sp, r7
 8014bde:	bd80      	pop	{r7, pc}
 8014be0:	20002378 	.word	0x20002378
 8014be4:	20002376 	.word	0x20002376

08014be8 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8014be8:	b580      	push	{r7, lr}
 8014bea:	b084      	sub	sp, #16
 8014bec:	af00      	add	r7, sp, #0
 8014bee:	4603      	mov	r3, r0
 8014bf0:	6039      	str	r1, [r7, #0]
 8014bf2:	71fb      	strb	r3, [r7, #7]
 8014bf4:	4613      	mov	r3, r2
 8014bf6:	80bb      	strh	r3, [r7, #4]
	sock_is_sending &= ~(1 << sn); ////moinul
 8014bf8:	79fb      	ldrb	r3, [r7, #7]
 8014bfa:	2201      	movs	r2, #1
 8014bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8014c00:	b21b      	sxth	r3, r3
 8014c02:	43db      	mvns	r3, r3
 8014c04:	b21a      	sxth	r2, r3
 8014c06:	4b7a      	ldr	r3, [pc, #488]	@ (8014df0 <send+0x208>)
 8014c08:	881b      	ldrh	r3, [r3, #0]
 8014c0a:	b21b      	sxth	r3, r3
 8014c0c:	4013      	ands	r3, r2
 8014c0e:	b21b      	sxth	r3, r3
 8014c10:	b29a      	uxth	r2, r3
 8014c12:	4b77      	ldr	r3, [pc, #476]	@ (8014df0 <send+0x208>)
 8014c14:	801a      	strh	r2, [r3, #0]
   uint8_t tmp=0;
 8014c16:	2300      	movs	r3, #0
 8014c18:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8014c1a:	2300      	movs	r3, #0
 8014c1c:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8014c1e:	79fb      	ldrb	r3, [r7, #7]
 8014c20:	2b08      	cmp	r3, #8
 8014c22:	d902      	bls.n	8014c2a <send+0x42>
 8014c24:	f04f 33ff 	mov.w	r3, #4294967295
 8014c28:	e0dd      	b.n	8014de6 <send+0x1fe>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8014c2a:	79fb      	ldrb	r3, [r7, #7]
 8014c2c:	009b      	lsls	r3, r3, #2
 8014c2e:	3301      	adds	r3, #1
 8014c30:	00db      	lsls	r3, r3, #3
 8014c32:	4618      	mov	r0, r3
 8014c34:	f000 fa94 	bl	8015160 <WIZCHIP_READ>
 8014c38:	4603      	mov	r3, r0
 8014c3a:	f003 030f 	and.w	r3, r3, #15
 8014c3e:	2b01      	cmp	r3, #1
 8014c40:	d002      	beq.n	8014c48 <send+0x60>
 8014c42:	f06f 0304 	mvn.w	r3, #4
 8014c46:	e0ce      	b.n	8014de6 <send+0x1fe>
   CHECK_SOCKDATA();
 8014c48:	88bb      	ldrh	r3, [r7, #4]
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	d102      	bne.n	8014c54 <send+0x6c>
 8014c4e:	f06f 030d 	mvn.w	r3, #13
 8014c52:	e0c8      	b.n	8014de6 <send+0x1fe>
   tmp = getSn_SR(sn);
 8014c54:	79fb      	ldrb	r3, [r7, #7]
 8014c56:	009b      	lsls	r3, r3, #2
 8014c58:	3301      	adds	r3, #1
 8014c5a:	00db      	lsls	r3, r3, #3
 8014c5c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8014c60:	4618      	mov	r0, r3
 8014c62:	f000 fa7d 	bl	8015160 <WIZCHIP_READ>
 8014c66:	4603      	mov	r3, r0
 8014c68:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8014c6a:	7bfb      	ldrb	r3, [r7, #15]
 8014c6c:	2b17      	cmp	r3, #23
 8014c6e:	d005      	beq.n	8014c7c <send+0x94>
 8014c70:	7bfb      	ldrb	r3, [r7, #15]
 8014c72:	2b1c      	cmp	r3, #28
 8014c74:	d002      	beq.n	8014c7c <send+0x94>
 8014c76:	f06f 0306 	mvn.w	r3, #6
 8014c7a:	e0b4      	b.n	8014de6 <send+0x1fe>
   if( sock_is_sending & (1<<sn) )
 8014c7c:	4b5c      	ldr	r3, [pc, #368]	@ (8014df0 <send+0x208>)
 8014c7e:	881b      	ldrh	r3, [r3, #0]
 8014c80:	461a      	mov	r2, r3
 8014c82:	79fb      	ldrb	r3, [r7, #7]
 8014c84:	fa42 f303 	asr.w	r3, r2, r3
 8014c88:	f003 0301 	and.w	r3, r3, #1
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d039      	beq.n	8014d04 <send+0x11c>
   {
      tmp = getSn_IR(sn);
 8014c90:	79fb      	ldrb	r3, [r7, #7]
 8014c92:	009b      	lsls	r3, r3, #2
 8014c94:	3301      	adds	r3, #1
 8014c96:	00db      	lsls	r3, r3, #3
 8014c98:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8014c9c:	4618      	mov	r0, r3
 8014c9e:	f000 fa5f 	bl	8015160 <WIZCHIP_READ>
 8014ca2:	4603      	mov	r3, r0
 8014ca4:	f003 031f 	and.w	r3, r3, #31
 8014ca8:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8014caa:	7bfb      	ldrb	r3, [r7, #15]
 8014cac:	f003 0310 	and.w	r3, r3, #16
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d019      	beq.n	8014ce8 <send+0x100>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8014cb4:	79fb      	ldrb	r3, [r7, #7]
 8014cb6:	009b      	lsls	r3, r3, #2
 8014cb8:	3301      	adds	r3, #1
 8014cba:	00db      	lsls	r3, r3, #3
 8014cbc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8014cc0:	2110      	movs	r1, #16
 8014cc2:	4618      	mov	r0, r3
 8014cc4:	f000 fa98 	bl	80151f8 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8014cc8:	79fb      	ldrb	r3, [r7, #7]
 8014cca:	2201      	movs	r2, #1
 8014ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8014cd0:	b21b      	sxth	r3, r3
 8014cd2:	43db      	mvns	r3, r3
 8014cd4:	b21a      	sxth	r2, r3
 8014cd6:	4b46      	ldr	r3, [pc, #280]	@ (8014df0 <send+0x208>)
 8014cd8:	881b      	ldrh	r3, [r3, #0]
 8014cda:	b21b      	sxth	r3, r3
 8014cdc:	4013      	ands	r3, r2
 8014cde:	b21b      	sxth	r3, r3
 8014ce0:	b29a      	uxth	r2, r3
 8014ce2:	4b43      	ldr	r3, [pc, #268]	@ (8014df0 <send+0x208>)
 8014ce4:	801a      	strh	r2, [r3, #0]
 8014ce6:	e00d      	b.n	8014d04 <send+0x11c>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8014ce8:	7bfb      	ldrb	r3, [r7, #15]
 8014cea:	f003 0308 	and.w	r3, r3, #8
 8014cee:	2b00      	cmp	r3, #0
 8014cf0:	d006      	beq.n	8014d00 <send+0x118>
      {
         closesock(sn);
 8014cf2:	79fb      	ldrb	r3, [r7, #7]
 8014cf4:	4618      	mov	r0, r3
 8014cf6:	f7ff fd5d 	bl	80147b4 <closesock>
         return SOCKERR_TIMEOUT;
 8014cfa:	f06f 030c 	mvn.w	r3, #12
 8014cfe:	e072      	b.n	8014de6 <send+0x1fe>
      }
      else return SOCK_BUSY;
 8014d00:	2300      	movs	r3, #0
 8014d02:	e070      	b.n	8014de6 <send+0x1fe>
   }
   freesize = getSn_TxMAX(sn);
 8014d04:	79fb      	ldrb	r3, [r7, #7]
 8014d06:	009b      	lsls	r3, r3, #2
 8014d08:	3301      	adds	r3, #1
 8014d0a:	00db      	lsls	r3, r3, #3
 8014d0c:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8014d10:	4618      	mov	r0, r3
 8014d12:	f000 fa25 	bl	8015160 <WIZCHIP_READ>
 8014d16:	4603      	mov	r3, r0
 8014d18:	029b      	lsls	r3, r3, #10
 8014d1a:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8014d1c:	88ba      	ldrh	r2, [r7, #4]
 8014d1e:	89bb      	ldrh	r3, [r7, #12]
 8014d20:	429a      	cmp	r2, r3
 8014d22:	d901      	bls.n	8014d28 <send+0x140>
 8014d24:	89bb      	ldrh	r3, [r7, #12]
 8014d26:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8014d28:	79fb      	ldrb	r3, [r7, #7]
 8014d2a:	4618      	mov	r0, r3
 8014d2c:	f000 fb72 	bl	8015414 <getSn_TX_FSR>
 8014d30:	4603      	mov	r3, r0
 8014d32:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8014d34:	79fb      	ldrb	r3, [r7, #7]
 8014d36:	009b      	lsls	r3, r3, #2
 8014d38:	3301      	adds	r3, #1
 8014d3a:	00db      	lsls	r3, r3, #3
 8014d3c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8014d40:	4618      	mov	r0, r3
 8014d42:	f000 fa0d 	bl	8015160 <WIZCHIP_READ>
 8014d46:	4603      	mov	r3, r0
 8014d48:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8014d4a:	7bfb      	ldrb	r3, [r7, #15]
 8014d4c:	2b17      	cmp	r3, #23
 8014d4e:	d009      	beq.n	8014d64 <send+0x17c>
 8014d50:	7bfb      	ldrb	r3, [r7, #15]
 8014d52:	2b1c      	cmp	r3, #28
 8014d54:	d006      	beq.n	8014d64 <send+0x17c>
      {
         closesock(sn);
 8014d56:	79fb      	ldrb	r3, [r7, #7]
 8014d58:	4618      	mov	r0, r3
 8014d5a:	f7ff fd2b 	bl	80147b4 <closesock>
         return SOCKERR_SOCKSTATUS;
 8014d5e:	f06f 0306 	mvn.w	r3, #6
 8014d62:	e040      	b.n	8014de6 <send+0x1fe>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8014d64:	4b23      	ldr	r3, [pc, #140]	@ (8014df4 <send+0x20c>)
 8014d66:	881b      	ldrh	r3, [r3, #0]
 8014d68:	461a      	mov	r2, r3
 8014d6a:	79fb      	ldrb	r3, [r7, #7]
 8014d6c:	fa42 f303 	asr.w	r3, r2, r3
 8014d70:	f003 0301 	and.w	r3, r3, #1
 8014d74:	2b00      	cmp	r3, #0
 8014d76:	d005      	beq.n	8014d84 <send+0x19c>
 8014d78:	88ba      	ldrh	r2, [r7, #4]
 8014d7a:	89bb      	ldrh	r3, [r7, #12]
 8014d7c:	429a      	cmp	r2, r3
 8014d7e:	d901      	bls.n	8014d84 <send+0x19c>
 8014d80:	2300      	movs	r3, #0
 8014d82:	e030      	b.n	8014de6 <send+0x1fe>
      if(len <= freesize) break;
 8014d84:	88ba      	ldrh	r2, [r7, #4]
 8014d86:	89bb      	ldrh	r3, [r7, #12]
 8014d88:	429a      	cmp	r2, r3
 8014d8a:	d900      	bls.n	8014d8e <send+0x1a6>
      freesize = getSn_TX_FSR(sn);
 8014d8c:	e7cc      	b.n	8014d28 <send+0x140>
      if(len <= freesize) break;
 8014d8e:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8014d90:	88ba      	ldrh	r2, [r7, #4]
 8014d92:	79fb      	ldrb	r3, [r7, #7]
 8014d94:	6839      	ldr	r1, [r7, #0]
 8014d96:	4618      	mov	r0, r3
 8014d98:	f000 fbce 	bl	8015538 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8014d9c:	79fb      	ldrb	r3, [r7, #7]
 8014d9e:	009b      	lsls	r3, r3, #2
 8014da0:	3301      	adds	r3, #1
 8014da2:	00db      	lsls	r3, r3, #3
 8014da4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014da8:	2120      	movs	r1, #32
 8014daa:	4618      	mov	r0, r3
 8014dac:	f000 fa24 	bl	80151f8 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8014db0:	bf00      	nop
 8014db2:	79fb      	ldrb	r3, [r7, #7]
 8014db4:	009b      	lsls	r3, r3, #2
 8014db6:	3301      	adds	r3, #1
 8014db8:	00db      	lsls	r3, r3, #3
 8014dba:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014dbe:	4618      	mov	r0, r3
 8014dc0:	f000 f9ce 	bl	8015160 <WIZCHIP_READ>
 8014dc4:	4603      	mov	r3, r0
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d1f3      	bne.n	8014db2 <send+0x1ca>
   sock_is_sending |= (1 << sn);
 8014dca:	79fb      	ldrb	r3, [r7, #7]
 8014dcc:	2201      	movs	r2, #1
 8014dce:	fa02 f303 	lsl.w	r3, r2, r3
 8014dd2:	b21a      	sxth	r2, r3
 8014dd4:	4b06      	ldr	r3, [pc, #24]	@ (8014df0 <send+0x208>)
 8014dd6:	881b      	ldrh	r3, [r3, #0]
 8014dd8:	b21b      	sxth	r3, r3
 8014dda:	4313      	orrs	r3, r2
 8014ddc:	b21b      	sxth	r3, r3
 8014dde:	b29a      	uxth	r2, r3
 8014de0:	4b03      	ldr	r3, [pc, #12]	@ (8014df0 <send+0x208>)
 8014de2:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8014de4:	88bb      	ldrh	r3, [r7, #4]
}
 8014de6:	4618      	mov	r0, r3
 8014de8:	3710      	adds	r7, #16
 8014dea:	46bd      	mov	sp, r7
 8014dec:	bd80      	pop	{r7, pc}
 8014dee:	bf00      	nop
 8014df0:	20002378 	.word	0x20002378
 8014df4:	20002376 	.word	0x20002376

08014df8 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8014df8:	b590      	push	{r4, r7, lr}
 8014dfa:	b085      	sub	sp, #20
 8014dfc:	af00      	add	r7, sp, #0
 8014dfe:	4603      	mov	r3, r0
 8014e00:	6039      	str	r1, [r7, #0]
 8014e02:	71fb      	strb	r3, [r7, #7]
 8014e04:	4613      	mov	r3, r2
 8014e06:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8014e08:	2300      	movs	r3, #0
 8014e0a:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8014e0c:	2300      	movs	r3, #0
 8014e0e:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8014e10:	79fb      	ldrb	r3, [r7, #7]
 8014e12:	2b08      	cmp	r3, #8
 8014e14:	d902      	bls.n	8014e1c <recv+0x24>
 8014e16:	f04f 33ff 	mov.w	r3, #4294967295
 8014e1a:	e09b      	b.n	8014f54 <recv+0x15c>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8014e1c:	79fb      	ldrb	r3, [r7, #7]
 8014e1e:	009b      	lsls	r3, r3, #2
 8014e20:	3301      	adds	r3, #1
 8014e22:	00db      	lsls	r3, r3, #3
 8014e24:	4618      	mov	r0, r3
 8014e26:	f000 f99b 	bl	8015160 <WIZCHIP_READ>
 8014e2a:	4603      	mov	r3, r0
 8014e2c:	f003 030f 	and.w	r3, r3, #15
 8014e30:	2b01      	cmp	r3, #1
 8014e32:	d002      	beq.n	8014e3a <recv+0x42>
 8014e34:	f06f 0304 	mvn.w	r3, #4
 8014e38:	e08c      	b.n	8014f54 <recv+0x15c>
   CHECK_SOCKDATA();
 8014e3a:	88bb      	ldrh	r3, [r7, #4]
 8014e3c:	2b00      	cmp	r3, #0
 8014e3e:	d102      	bne.n	8014e46 <recv+0x4e>
 8014e40:	f06f 030d 	mvn.w	r3, #13
 8014e44:	e086      	b.n	8014f54 <recv+0x15c>
   
   recvsize = getSn_RxMAX(sn);
 8014e46:	79fb      	ldrb	r3, [r7, #7]
 8014e48:	009b      	lsls	r3, r3, #2
 8014e4a:	3301      	adds	r3, #1
 8014e4c:	00db      	lsls	r3, r3, #3
 8014e4e:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8014e52:	4618      	mov	r0, r3
 8014e54:	f000 f984 	bl	8015160 <WIZCHIP_READ>
 8014e58:	4603      	mov	r3, r0
 8014e5a:	029b      	lsls	r3, r3, #10
 8014e5c:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8014e5e:	89ba      	ldrh	r2, [r7, #12]
 8014e60:	88bb      	ldrh	r3, [r7, #4]
 8014e62:	429a      	cmp	r2, r3
 8014e64:	d201      	bcs.n	8014e6a <recv+0x72>
 8014e66:	89bb      	ldrh	r3, [r7, #12]
 8014e68:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8014e6a:	79fb      	ldrb	r3, [r7, #7]
 8014e6c:	4618      	mov	r0, r3
 8014e6e:	f000 fb1a 	bl	80154a6 <getSn_RX_RSR>
 8014e72:	4603      	mov	r3, r0
 8014e74:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8014e76:	79fb      	ldrb	r3, [r7, #7]
 8014e78:	009b      	lsls	r3, r3, #2
 8014e7a:	3301      	adds	r3, #1
 8014e7c:	00db      	lsls	r3, r3, #3
 8014e7e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8014e82:	4618      	mov	r0, r3
 8014e84:	f000 f96c 	bl	8015160 <WIZCHIP_READ>
 8014e88:	4603      	mov	r3, r0
 8014e8a:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8014e8c:	7bfb      	ldrb	r3, [r7, #15]
 8014e8e:	2b17      	cmp	r3, #23
 8014e90:	d026      	beq.n	8014ee0 <recv+0xe8>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8014e92:	7bfb      	ldrb	r3, [r7, #15]
 8014e94:	2b1c      	cmp	r3, #28
 8014e96:	d11c      	bne.n	8014ed2 <recv+0xda>
            {
               if(recvsize != 0) break;
 8014e98:	89bb      	ldrh	r3, [r7, #12]
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d133      	bne.n	8014f06 <recv+0x10e>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8014e9e:	79fb      	ldrb	r3, [r7, #7]
 8014ea0:	4618      	mov	r0, r3
 8014ea2:	f000 fab7 	bl	8015414 <getSn_TX_FSR>
 8014ea6:	4603      	mov	r3, r0
 8014ea8:	461c      	mov	r4, r3
 8014eaa:	79fb      	ldrb	r3, [r7, #7]
 8014eac:	009b      	lsls	r3, r3, #2
 8014eae:	3301      	adds	r3, #1
 8014eb0:	00db      	lsls	r3, r3, #3
 8014eb2:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8014eb6:	4618      	mov	r0, r3
 8014eb8:	f000 f952 	bl	8015160 <WIZCHIP_READ>
 8014ebc:	4603      	mov	r3, r0
 8014ebe:	029b      	lsls	r3, r3, #10
 8014ec0:	429c      	cmp	r4, r3
 8014ec2:	d10d      	bne.n	8014ee0 <recv+0xe8>
               {
                  closesock(sn);
 8014ec4:	79fb      	ldrb	r3, [r7, #7]
 8014ec6:	4618      	mov	r0, r3
 8014ec8:	f7ff fc74 	bl	80147b4 <closesock>
                  return SOCKERR_SOCKSTATUS;
 8014ecc:	f06f 0306 	mvn.w	r3, #6
 8014ed0:	e040      	b.n	8014f54 <recv+0x15c>
               }
            }
            else
            {
               closesock(sn);
 8014ed2:	79fb      	ldrb	r3, [r7, #7]
 8014ed4:	4618      	mov	r0, r3
 8014ed6:	f7ff fc6d 	bl	80147b4 <closesock>
               return SOCKERR_SOCKSTATUS;
 8014eda:	f06f 0306 	mvn.w	r3, #6
 8014ede:	e039      	b.n	8014f54 <recv+0x15c>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8014ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8014f5c <recv+0x164>)
 8014ee2:	881b      	ldrh	r3, [r3, #0]
 8014ee4:	461a      	mov	r2, r3
 8014ee6:	79fb      	ldrb	r3, [r7, #7]
 8014ee8:	fa42 f303 	asr.w	r3, r2, r3
 8014eec:	f003 0301 	and.w	r3, r3, #1
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d004      	beq.n	8014efe <recv+0x106>
 8014ef4:	89bb      	ldrh	r3, [r7, #12]
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d101      	bne.n	8014efe <recv+0x106>
 8014efa:	2300      	movs	r3, #0
 8014efc:	e02a      	b.n	8014f54 <recv+0x15c>
         if(recvsize != 0) break;
 8014efe:	89bb      	ldrh	r3, [r7, #12]
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	d102      	bne.n	8014f0a <recv+0x112>
         recvsize = getSn_RX_RSR(sn);
 8014f04:	e7b1      	b.n	8014e6a <recv+0x72>
               if(recvsize != 0) break;
 8014f06:	bf00      	nop
 8014f08:	e000      	b.n	8014f0c <recv+0x114>
         if(recvsize != 0) break;
 8014f0a:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8014f0c:	89ba      	ldrh	r2, [r7, #12]
 8014f0e:	88bb      	ldrh	r3, [r7, #4]
 8014f10:	429a      	cmp	r2, r3
 8014f12:	d201      	bcs.n	8014f18 <recv+0x120>
 8014f14:	89bb      	ldrh	r3, [r7, #12]
 8014f16:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8014f18:	88ba      	ldrh	r2, [r7, #4]
 8014f1a:	79fb      	ldrb	r3, [r7, #7]
 8014f1c:	6839      	ldr	r1, [r7, #0]
 8014f1e:	4618      	mov	r0, r3
 8014f20:	f000 fb64 	bl	80155ec <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8014f24:	79fb      	ldrb	r3, [r7, #7]
 8014f26:	009b      	lsls	r3, r3, #2
 8014f28:	3301      	adds	r3, #1
 8014f2a:	00db      	lsls	r3, r3, #3
 8014f2c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014f30:	2140      	movs	r1, #64	@ 0x40
 8014f32:	4618      	mov	r0, r3
 8014f34:	f000 f960 	bl	80151f8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8014f38:	bf00      	nop
 8014f3a:	79fb      	ldrb	r3, [r7, #7]
 8014f3c:	009b      	lsls	r3, r3, #2
 8014f3e:	3301      	adds	r3, #1
 8014f40:	00db      	lsls	r3, r3, #3
 8014f42:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8014f46:	4618      	mov	r0, r3
 8014f48:	f000 f90a 	bl	8015160 <WIZCHIP_READ>
 8014f4c:	4603      	mov	r3, r0
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d1f3      	bne.n	8014f3a <recv+0x142>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8014f52:	88bb      	ldrh	r3, [r7, #4]
}
 8014f54:	4618      	mov	r0, r3
 8014f56:	3714      	adds	r7, #20
 8014f58:	46bd      	mov	sp, r7
 8014f5a:	bd90      	pop	{r4, r7, pc}
 8014f5c:	20002376 	.word	0x20002376

08014f60 <setsockopt>:
   }
   return SOCK_OK;
}

int8_t  setsockopt(uint8_t sn, sockopt_type sotype, void* arg)
{
 8014f60:	b580      	push	{r7, lr}
 8014f62:	b082      	sub	sp, #8
 8014f64:	af00      	add	r7, sp, #0
 8014f66:	4603      	mov	r3, r0
 8014f68:	603a      	str	r2, [r7, #0]
 8014f6a:	71fb      	strb	r3, [r7, #7]
 8014f6c:	460b      	mov	r3, r1
 8014f6e:	71bb      	strb	r3, [r7, #6]
 // M20131220 : Remove warning
 //uint8_t tmp;
   CHECK_SOCKNUM();
 8014f70:	79fb      	ldrb	r3, [r7, #7]
 8014f72:	2b08      	cmp	r3, #8
 8014f74:	d902      	bls.n	8014f7c <setsockopt+0x1c>
 8014f76:	f04f 33ff 	mov.w	r3, #4294967295
 8014f7a:	e0ed      	b.n	8015158 <setsockopt+0x1f8>
   switch(sotype)
 8014f7c:	79bb      	ldrb	r3, [r7, #6]
 8014f7e:	3b01      	subs	r3, #1
 8014f80:	2b06      	cmp	r3, #6
 8014f82:	f200 80e5 	bhi.w	8015150 <setsockopt+0x1f0>
 8014f86:	a201      	add	r2, pc, #4	@ (adr r2, 8014f8c <setsockopt+0x2c>)
 8014f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014f8c:	08014fa9 	.word	0x08014fa9
 8014f90:	08014fc5 	.word	0x08014fc5
 8014f94:	08014fe1 	.word	0x08014fe1
 8014f98:	0801501f 	.word	0x0801501f
 8014f9c:	08015037 	.word	0x08015037
 8014fa0:	08015075 	.word	0x08015075
 8014fa4:	08015117 	.word	0x08015117
   {
      case SO_TTL:
         setSn_TTL(sn,*(uint8_t*)arg);
 8014fa8:	79fb      	ldrb	r3, [r7, #7]
 8014faa:	009b      	lsls	r3, r3, #2
 8014fac:	3301      	adds	r3, #1
 8014fae:	00db      	lsls	r3, r3, #3
 8014fb0:	f503 53b0 	add.w	r3, r3, #5632	@ 0x1600
 8014fb4:	461a      	mov	r2, r3
 8014fb6:	683b      	ldr	r3, [r7, #0]
 8014fb8:	781b      	ldrb	r3, [r3, #0]
 8014fba:	4619      	mov	r1, r3
 8014fbc:	4610      	mov	r0, r2
 8014fbe:	f000 f91b 	bl	80151f8 <WIZCHIP_WRITE>
         break;
 8014fc2:	e0c8      	b.n	8015156 <setsockopt+0x1f6>
      case SO_TOS:
         setSn_TOS(sn,*(uint8_t*)arg);
 8014fc4:	79fb      	ldrb	r3, [r7, #7]
 8014fc6:	009b      	lsls	r3, r3, #2
 8014fc8:	3301      	adds	r3, #1
 8014fca:	00db      	lsls	r3, r3, #3
 8014fcc:	f503 53a8 	add.w	r3, r3, #5376	@ 0x1500
 8014fd0:	461a      	mov	r2, r3
 8014fd2:	683b      	ldr	r3, [r7, #0]
 8014fd4:	781b      	ldrb	r3, [r3, #0]
 8014fd6:	4619      	mov	r1, r3
 8014fd8:	4610      	mov	r0, r2
 8014fda:	f000 f90d 	bl	80151f8 <WIZCHIP_WRITE>
         break;
 8014fde:	e0ba      	b.n	8015156 <setsockopt+0x1f6>
      case SO_MSS:
         setSn_MSSR(sn,*(uint16_t*)arg);
 8014fe0:	79fb      	ldrb	r3, [r7, #7]
 8014fe2:	009b      	lsls	r3, r3, #2
 8014fe4:	3301      	adds	r3, #1
 8014fe6:	00db      	lsls	r3, r3, #3
 8014fe8:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 8014fec:	461a      	mov	r2, r3
 8014fee:	683b      	ldr	r3, [r7, #0]
 8014ff0:	881b      	ldrh	r3, [r3, #0]
 8014ff2:	0a1b      	lsrs	r3, r3, #8
 8014ff4:	b29b      	uxth	r3, r3
 8014ff6:	b2db      	uxtb	r3, r3
 8014ff8:	4619      	mov	r1, r3
 8014ffa:	4610      	mov	r0, r2
 8014ffc:	f000 f8fc 	bl	80151f8 <WIZCHIP_WRITE>
 8015000:	79fb      	ldrb	r3, [r7, #7]
 8015002:	009b      	lsls	r3, r3, #2
 8015004:	3301      	adds	r3, #1
 8015006:	00db      	lsls	r3, r3, #3
 8015008:	f503 5398 	add.w	r3, r3, #4864	@ 0x1300
 801500c:	461a      	mov	r2, r3
 801500e:	683b      	ldr	r3, [r7, #0]
 8015010:	881b      	ldrh	r3, [r3, #0]
 8015012:	b2db      	uxtb	r3, r3
 8015014:	4619      	mov	r1, r3
 8015016:	4610      	mov	r0, r2
 8015018:	f000 f8ee 	bl	80151f8 <WIZCHIP_WRITE>
         break;
 801501c:	e09b      	b.n	8015156 <setsockopt+0x1f6>
      case SO_DESTIP:
         setSn_DIPR(sn, (uint8_t*)arg);
 801501e:	79fb      	ldrb	r3, [r7, #7]
 8015020:	009b      	lsls	r3, r3, #2
 8015022:	3301      	adds	r3, #1
 8015024:	00db      	lsls	r3, r3, #3
 8015026:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 801502a:	2204      	movs	r2, #4
 801502c:	6839      	ldr	r1, [r7, #0]
 801502e:	4618      	mov	r0, r3
 8015030:	f000 f990 	bl	8015354 <WIZCHIP_WRITE_BUF>
         break;
 8015034:	e08f      	b.n	8015156 <setsockopt+0x1f6>
      case SO_DESTPORT:
         setSn_DPORT(sn, *(uint16_t*)arg);
 8015036:	79fb      	ldrb	r3, [r7, #7]
 8015038:	009b      	lsls	r3, r3, #2
 801503a:	3301      	adds	r3, #1
 801503c:	00db      	lsls	r3, r3, #3
 801503e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015042:	461a      	mov	r2, r3
 8015044:	683b      	ldr	r3, [r7, #0]
 8015046:	881b      	ldrh	r3, [r3, #0]
 8015048:	0a1b      	lsrs	r3, r3, #8
 801504a:	b29b      	uxth	r3, r3
 801504c:	b2db      	uxtb	r3, r3
 801504e:	4619      	mov	r1, r3
 8015050:	4610      	mov	r0, r2
 8015052:	f000 f8d1 	bl	80151f8 <WIZCHIP_WRITE>
 8015056:	79fb      	ldrb	r3, [r7, #7]
 8015058:	009b      	lsls	r3, r3, #2
 801505a:	3301      	adds	r3, #1
 801505c:	00db      	lsls	r3, r3, #3
 801505e:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8015062:	461a      	mov	r2, r3
 8015064:	683b      	ldr	r3, [r7, #0]
 8015066:	881b      	ldrh	r3, [r3, #0]
 8015068:	b2db      	uxtb	r3, r3
 801506a:	4619      	mov	r1, r3
 801506c:	4610      	mov	r0, r2
 801506e:	f000 f8c3 	bl	80151f8 <WIZCHIP_WRITE>
         break;
 8015072:	e070      	b.n	8015156 <setsockopt+0x1f6>
#if _WIZCHIP_ != 5100
      case SO_KEEPALIVESEND:
         CHECK_SOCKMODE(Sn_MR_TCP);
 8015074:	79fb      	ldrb	r3, [r7, #7]
 8015076:	009b      	lsls	r3, r3, #2
 8015078:	3301      	adds	r3, #1
 801507a:	00db      	lsls	r3, r3, #3
 801507c:	4618      	mov	r0, r3
 801507e:	f000 f86f 	bl	8015160 <WIZCHIP_READ>
 8015082:	4603      	mov	r3, r0
 8015084:	f003 030f 	and.w	r3, r3, #15
 8015088:	2b01      	cmp	r3, #1
 801508a:	d002      	beq.n	8015092 <setsockopt+0x132>
 801508c:	f06f 0304 	mvn.w	r3, #4
 8015090:	e062      	b.n	8015158 <setsockopt+0x1f8>
         #if _WIZCHIP_ > 5200
            if(getSn_KPALVTR(sn) != 0) return SOCKERR_SOCKOPT;
 8015092:	79fb      	ldrb	r3, [r7, #7]
 8015094:	009b      	lsls	r3, r3, #2
 8015096:	3301      	adds	r3, #1
 8015098:	00db      	lsls	r3, r3, #3
 801509a:	f503 533c 	add.w	r3, r3, #12032	@ 0x2f00
 801509e:	4618      	mov	r0, r3
 80150a0:	f000 f85e 	bl	8015160 <WIZCHIP_READ>
 80150a4:	4603      	mov	r3, r0
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d002      	beq.n	80150b0 <setsockopt+0x150>
 80150aa:	f06f 0301 	mvn.w	r3, #1
 80150ae:	e053      	b.n	8015158 <setsockopt+0x1f8>
         #endif
            setSn_CR(sn,Sn_CR_SEND_KEEP);
 80150b0:	79fb      	ldrb	r3, [r7, #7]
 80150b2:	009b      	lsls	r3, r3, #2
 80150b4:	3301      	adds	r3, #1
 80150b6:	00db      	lsls	r3, r3, #3
 80150b8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80150bc:	2122      	movs	r1, #34	@ 0x22
 80150be:	4618      	mov	r0, r3
 80150c0:	f000 f89a 	bl	80151f8 <WIZCHIP_WRITE>
            while(getSn_CR(sn) != 0)
 80150c4:	e01a      	b.n	80150fc <setsockopt+0x19c>
            {
               // M20131220
         		//if ((tmp = getSn_IR(sn)) & Sn_IR_TIMEOUT)
               if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 80150c6:	79fb      	ldrb	r3, [r7, #7]
 80150c8:	009b      	lsls	r3, r3, #2
 80150ca:	3301      	adds	r3, #1
 80150cc:	00db      	lsls	r3, r3, #3
 80150ce:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80150d2:	4618      	mov	r0, r3
 80150d4:	f000 f844 	bl	8015160 <WIZCHIP_READ>
 80150d8:	4603      	mov	r3, r0
 80150da:	f003 0308 	and.w	r3, r3, #8
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d00c      	beq.n	80150fc <setsockopt+0x19c>
         		{
         			setSn_IR(sn, Sn_IR_TIMEOUT);
 80150e2:	79fb      	ldrb	r3, [r7, #7]
 80150e4:	009b      	lsls	r3, r3, #2
 80150e6:	3301      	adds	r3, #1
 80150e8:	00db      	lsls	r3, r3, #3
 80150ea:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80150ee:	2108      	movs	r1, #8
 80150f0:	4618      	mov	r0, r3
 80150f2:	f000 f881 	bl	80151f8 <WIZCHIP_WRITE>
                  return SOCKERR_TIMEOUT;
 80150f6:	f06f 030c 	mvn.w	r3, #12
 80150fa:	e02d      	b.n	8015158 <setsockopt+0x1f8>
            while(getSn_CR(sn) != 0)
 80150fc:	79fb      	ldrb	r3, [r7, #7]
 80150fe:	009b      	lsls	r3, r3, #2
 8015100:	3301      	adds	r3, #1
 8015102:	00db      	lsls	r3, r3, #3
 8015104:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8015108:	4618      	mov	r0, r3
 801510a:	f000 f829 	bl	8015160 <WIZCHIP_READ>
 801510e:	4603      	mov	r3, r0
 8015110:	2b00      	cmp	r3, #0
 8015112:	d1d8      	bne.n	80150c6 <setsockopt+0x166>
         		}
            }
         break;
 8015114:	e01f      	b.n	8015156 <setsockopt+0x1f6>
   #if !( (_WIZCHIP_ == 5100) || (_WIZCHIP_ == 5200) )
      case SO_KEEPALIVEAUTO:
         CHECK_SOCKMODE(Sn_MR_TCP);
 8015116:	79fb      	ldrb	r3, [r7, #7]
 8015118:	009b      	lsls	r3, r3, #2
 801511a:	3301      	adds	r3, #1
 801511c:	00db      	lsls	r3, r3, #3
 801511e:	4618      	mov	r0, r3
 8015120:	f000 f81e 	bl	8015160 <WIZCHIP_READ>
 8015124:	4603      	mov	r3, r0
 8015126:	f003 030f 	and.w	r3, r3, #15
 801512a:	2b01      	cmp	r3, #1
 801512c:	d002      	beq.n	8015134 <setsockopt+0x1d4>
 801512e:	f06f 0304 	mvn.w	r3, #4
 8015132:	e011      	b.n	8015158 <setsockopt+0x1f8>
         setSn_KPALVTR(sn,*(uint8_t*)arg);
 8015134:	79fb      	ldrb	r3, [r7, #7]
 8015136:	009b      	lsls	r3, r3, #2
 8015138:	3301      	adds	r3, #1
 801513a:	00db      	lsls	r3, r3, #3
 801513c:	f503 533c 	add.w	r3, r3, #12032	@ 0x2f00
 8015140:	461a      	mov	r2, r3
 8015142:	683b      	ldr	r3, [r7, #0]
 8015144:	781b      	ldrb	r3, [r3, #0]
 8015146:	4619      	mov	r1, r3
 8015148:	4610      	mov	r0, r2
 801514a:	f000 f855 	bl	80151f8 <WIZCHIP_WRITE>
         break;
 801514e:	e002      	b.n	8015156 <setsockopt+0x1f6>
   #endif      
#endif   
      default:
         return SOCKERR_ARG;
 8015150:	f06f 0309 	mvn.w	r3, #9
 8015154:	e000      	b.n	8015158 <setsockopt+0x1f8>
   }   
   return SOCK_OK;
 8015156:	2301      	movs	r3, #1
}
 8015158:	4618      	mov	r0, r3
 801515a:	3708      	adds	r7, #8
 801515c:	46bd      	mov	sp, r7
 801515e:	bd80      	pop	{r7, pc}

08015160 <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t WIZCHIP_READ(uint32_t AddrSel) {
 8015160:	b580      	push	{r7, lr}
 8015162:	b084      	sub	sp, #16
 8015164:	af00      	add	r7, sp, #0
 8015166:	6078      	str	r0, [r7, #4]
	uint8_t ret;
	uint8_t spi_data[3];

	WIZCHIP_CRITICAL_ENTER();
 8015168:	4b22      	ldr	r3, [pc, #136]	@ (80151f4 <WIZCHIP_READ+0x94>)
 801516a:	68db      	ldr	r3, [r3, #12]
 801516c:	4798      	blx	r3
	WIZCHIP.CS._select();
 801516e:	4b21      	ldr	r3, [pc, #132]	@ (80151f4 <WIZCHIP_READ+0x94>)
 8015170:	695b      	ldr	r3, [r3, #20]
 8015172:	4798      	blx	r3

	AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

	if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) // byte operation
 8015174:	4b1f      	ldr	r3, [pc, #124]	@ (80151f4 <WIZCHIP_READ+0x94>)
 8015176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015178:	2b00      	cmp	r3, #0
 801517a:	d003      	beq.n	8015184 <WIZCHIP_READ+0x24>
 801517c:	4b1d      	ldr	r3, [pc, #116]	@ (80151f4 <WIZCHIP_READ+0x94>)
 801517e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015180:	2b00      	cmp	r3, #0
 8015182:	d114      	bne.n	80151ae <WIZCHIP_READ+0x4e>
			{
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8015184:	4b1b      	ldr	r3, [pc, #108]	@ (80151f4 <WIZCHIP_READ+0x94>)
 8015186:	6a1b      	ldr	r3, [r3, #32]
 8015188:	687a      	ldr	r2, [r7, #4]
 801518a:	0c12      	lsrs	r2, r2, #16
 801518c:	b2d2      	uxtb	r2, r2
 801518e:	4610      	mov	r0, r2
 8015190:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >> 8);
 8015192:	4b18      	ldr	r3, [pc, #96]	@ (80151f4 <WIZCHIP_READ+0x94>)
 8015194:	6a1b      	ldr	r3, [r3, #32]
 8015196:	687a      	ldr	r2, [r7, #4]
 8015198:	0a12      	lsrs	r2, r2, #8
 801519a:	b2d2      	uxtb	r2, r2
 801519c:	4610      	mov	r0, r2
 801519e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >> 0);
 80151a0:	4b14      	ldr	r3, [pc, #80]	@ (80151f4 <WIZCHIP_READ+0x94>)
 80151a2:	6a1b      	ldr	r3, [r3, #32]
 80151a4:	687a      	ldr	r2, [r7, #4]
 80151a6:	b2d2      	uxtb	r2, r2
 80151a8:	4610      	mov	r0, r2
 80151aa:	4798      	blx	r3
 80151ac:	e011      	b.n	80151d2 <WIZCHIP_READ+0x72>
	} else													// burst operation
	{
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	0c1b      	lsrs	r3, r3, #16
 80151b2:	b2db      	uxtb	r3, r3
 80151b4:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	0a1b      	lsrs	r3, r3, #8
 80151ba:	b2db      	uxtb	r3, r3
 80151bc:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	b2db      	uxtb	r3, r3
 80151c2:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80151c4:	4b0b      	ldr	r3, [pc, #44]	@ (80151f4 <WIZCHIP_READ+0x94>)
 80151c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80151c8:	f107 020c 	add.w	r2, r7, #12
 80151cc:	2103      	movs	r1, #3
 80151ce:	4610      	mov	r0, r2
 80151d0:	4798      	blx	r3
	}
	ret = WIZCHIP.IF.SPI._read_byte();
 80151d2:	4b08      	ldr	r3, [pc, #32]	@ (80151f4 <WIZCHIP_READ+0x94>)
 80151d4:	69db      	ldr	r3, [r3, #28]
 80151d6:	4798      	blx	r3
 80151d8:	4603      	mov	r3, r0
 80151da:	73fb      	strb	r3, [r7, #15]

	WIZCHIP.CS._deselect();
 80151dc:	4b05      	ldr	r3, [pc, #20]	@ (80151f4 <WIZCHIP_READ+0x94>)
 80151de:	699b      	ldr	r3, [r3, #24]
 80151e0:	4798      	blx	r3
	WIZCHIP_CRITICAL_EXIT();
 80151e2:	4b04      	ldr	r3, [pc, #16]	@ (80151f4 <WIZCHIP_READ+0x94>)
 80151e4:	691b      	ldr	r3, [r3, #16]
 80151e6:	4798      	blx	r3
	return ret;
 80151e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80151ea:	4618      	mov	r0, r3
 80151ec:	3710      	adds	r7, #16
 80151ee:	46bd      	mov	sp, r7
 80151f0:	bd80      	pop	{r7, pc}
 80151f2:	bf00      	nop
 80151f4:	20000054 	.word	0x20000054

080151f8 <WIZCHIP_WRITE>:

void WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb) {
 80151f8:	b580      	push	{r7, lr}
 80151fa:	b084      	sub	sp, #16
 80151fc:	af00      	add	r7, sp, #0
 80151fe:	6078      	str	r0, [r7, #4]
 8015200:	460b      	mov	r3, r1
 8015202:	70fb      	strb	r3, [r7, #3]
	uint8_t spi_data[4];

	WIZCHIP_CRITICAL_ENTER();
 8015204:	4b22      	ldr	r3, [pc, #136]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 8015206:	68db      	ldr	r3, [r3, #12]
 8015208:	4798      	blx	r3
	WIZCHIP.CS._select();
 801520a:	4b21      	ldr	r3, [pc, #132]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 801520c:	695b      	ldr	r3, [r3, #20]
 801520e:	4798      	blx	r3

	AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	f043 0304 	orr.w	r3, r3, #4
 8015216:	607b      	str	r3, [r7, #4]

	//if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
	if (!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8015218:	4b1d      	ldr	r3, [pc, #116]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 801521a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801521c:	2b00      	cmp	r3, #0
 801521e:	d119      	bne.n	8015254 <WIZCHIP_WRITE+0x5c>
	{
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8015220:	4b1b      	ldr	r3, [pc, #108]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 8015222:	6a1b      	ldr	r3, [r3, #32]
 8015224:	687a      	ldr	r2, [r7, #4]
 8015226:	0c12      	lsrs	r2, r2, #16
 8015228:	b2d2      	uxtb	r2, r2
 801522a:	4610      	mov	r0, r2
 801522c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >> 8);
 801522e:	4b18      	ldr	r3, [pc, #96]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 8015230:	6a1b      	ldr	r3, [r3, #32]
 8015232:	687a      	ldr	r2, [r7, #4]
 8015234:	0a12      	lsrs	r2, r2, #8
 8015236:	b2d2      	uxtb	r2, r2
 8015238:	4610      	mov	r0, r2
 801523a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >> 0);
 801523c:	4b14      	ldr	r3, [pc, #80]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 801523e:	6a1b      	ldr	r3, [r3, #32]
 8015240:	687a      	ldr	r2, [r7, #4]
 8015242:	b2d2      	uxtb	r2, r2
 8015244:	4610      	mov	r0, r2
 8015246:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8015248:	4b11      	ldr	r3, [pc, #68]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 801524a:	6a1b      	ldr	r3, [r3, #32]
 801524c:	78fa      	ldrb	r2, [r7, #3]
 801524e:	4610      	mov	r0, r2
 8015250:	4798      	blx	r3
 8015252:	e013      	b.n	801527c <WIZCHIP_WRITE+0x84>
	} else									// burst operation
	{
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8015254:	687b      	ldr	r3, [r7, #4]
 8015256:	0c1b      	lsrs	r3, r3, #16
 8015258:	b2db      	uxtb	r3, r3
 801525a:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	0a1b      	lsrs	r3, r3, #8
 8015260:	b2db      	uxtb	r3, r3
 8015262:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	b2db      	uxtb	r3, r3
 8015268:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 801526a:	78fb      	ldrb	r3, [r7, #3]
 801526c:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 801526e:	4b08      	ldr	r3, [pc, #32]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 8015270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015272:	f107 020c 	add.w	r2, r7, #12
 8015276:	2104      	movs	r1, #4
 8015278:	4610      	mov	r0, r2
 801527a:	4798      	blx	r3
	}

	WIZCHIP.CS._deselect();
 801527c:	4b04      	ldr	r3, [pc, #16]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 801527e:	699b      	ldr	r3, [r3, #24]
 8015280:	4798      	blx	r3
	WIZCHIP_CRITICAL_EXIT();
 8015282:	4b03      	ldr	r3, [pc, #12]	@ (8015290 <WIZCHIP_WRITE+0x98>)
 8015284:	691b      	ldr	r3, [r3, #16]
 8015286:	4798      	blx	r3
}
 8015288:	bf00      	nop
 801528a:	3710      	adds	r7, #16
 801528c:	46bd      	mov	sp, r7
 801528e:	bd80      	pop	{r7, pc}
 8015290:	20000054 	.word	0x20000054

08015294 <WIZCHIP_READ_BUF>:

void WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t *pBuf, uint16_t len) {
 8015294:	b590      	push	{r4, r7, lr}
 8015296:	b087      	sub	sp, #28
 8015298:	af00      	add	r7, sp, #0
 801529a:	60f8      	str	r0, [r7, #12]
 801529c:	60b9      	str	r1, [r7, #8]
 801529e:	4613      	mov	r3, r2
 80152a0:	80fb      	strh	r3, [r7, #6]
	uint8_t spi_data[3];
	uint16_t i;

	WIZCHIP_CRITICAL_ENTER();
 80152a2:	4b2b      	ldr	r3, [pc, #172]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 80152a4:	68db      	ldr	r3, [r3, #12]
 80152a6:	4798      	blx	r3
	WIZCHIP.CS._select();
 80152a8:	4b29      	ldr	r3, [pc, #164]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 80152aa:	695b      	ldr	r3, [r3, #20]
 80152ac:	4798      	blx	r3

	AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

	if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) // byte operation
 80152ae:	4b28      	ldr	r3, [pc, #160]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 80152b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80152b2:	2b00      	cmp	r3, #0
 80152b4:	d003      	beq.n	80152be <WIZCHIP_READ_BUF+0x2a>
 80152b6:	4b26      	ldr	r3, [pc, #152]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 80152b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d126      	bne.n	801530c <WIZCHIP_READ_BUF+0x78>
			{
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80152be:	4b24      	ldr	r3, [pc, #144]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 80152c0:	6a1b      	ldr	r3, [r3, #32]
 80152c2:	68fa      	ldr	r2, [r7, #12]
 80152c4:	0c12      	lsrs	r2, r2, #16
 80152c6:	b2d2      	uxtb	r2, r2
 80152c8:	4610      	mov	r0, r2
 80152ca:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >> 8);
 80152cc:	4b20      	ldr	r3, [pc, #128]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 80152ce:	6a1b      	ldr	r3, [r3, #32]
 80152d0:	68fa      	ldr	r2, [r7, #12]
 80152d2:	0a12      	lsrs	r2, r2, #8
 80152d4:	b2d2      	uxtb	r2, r2
 80152d6:	4610      	mov	r0, r2
 80152d8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >> 0);
 80152da:	4b1d      	ldr	r3, [pc, #116]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 80152dc:	6a1b      	ldr	r3, [r3, #32]
 80152de:	68fa      	ldr	r2, [r7, #12]
 80152e0:	b2d2      	uxtb	r2, r2
 80152e2:	4610      	mov	r0, r2
 80152e4:	4798      	blx	r3
		for (i = 0; i < len; i++)
 80152e6:	2300      	movs	r3, #0
 80152e8:	82fb      	strh	r3, [r7, #22]
 80152ea:	e00a      	b.n	8015302 <WIZCHIP_READ_BUF+0x6e>
			pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80152ec:	4b18      	ldr	r3, [pc, #96]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 80152ee:	69db      	ldr	r3, [r3, #28]
 80152f0:	8afa      	ldrh	r2, [r7, #22]
 80152f2:	68b9      	ldr	r1, [r7, #8]
 80152f4:	188c      	adds	r4, r1, r2
 80152f6:	4798      	blx	r3
 80152f8:	4603      	mov	r3, r0
 80152fa:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < len; i++)
 80152fc:	8afb      	ldrh	r3, [r7, #22]
 80152fe:	3301      	adds	r3, #1
 8015300:	82fb      	strh	r3, [r7, #22]
 8015302:	8afa      	ldrh	r2, [r7, #22]
 8015304:	88fb      	ldrh	r3, [r7, #6]
 8015306:	429a      	cmp	r2, r3
 8015308:	d3f0      	bcc.n	80152ec <WIZCHIP_READ_BUF+0x58>
	if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) // byte operation
 801530a:	e017      	b.n	801533c <WIZCHIP_READ_BUF+0xa8>
	} else													// burst operation
	{
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 801530c:	68fb      	ldr	r3, [r7, #12]
 801530e:	0c1b      	lsrs	r3, r3, #16
 8015310:	b2db      	uxtb	r3, r3
 8015312:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8015314:	68fb      	ldr	r3, [r7, #12]
 8015316:	0a1b      	lsrs	r3, r3, #8
 8015318:	b2db      	uxtb	r3, r3
 801531a:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	b2db      	uxtb	r3, r3
 8015320:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8015322:	4b0b      	ldr	r3, [pc, #44]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 8015324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015326:	f107 0210 	add.w	r2, r7, #16
 801532a:	2103      	movs	r1, #3
 801532c:	4610      	mov	r0, r2
 801532e:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8015330:	4b07      	ldr	r3, [pc, #28]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 8015332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015334:	88fa      	ldrh	r2, [r7, #6]
 8015336:	4611      	mov	r1, r2
 8015338:	68b8      	ldr	r0, [r7, #8]
 801533a:	4798      	blx	r3
	}

	WIZCHIP.CS._deselect();
 801533c:	4b04      	ldr	r3, [pc, #16]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 801533e:	699b      	ldr	r3, [r3, #24]
 8015340:	4798      	blx	r3
	WIZCHIP_CRITICAL_EXIT();
 8015342:	4b03      	ldr	r3, [pc, #12]	@ (8015350 <WIZCHIP_READ_BUF+0xbc>)
 8015344:	691b      	ldr	r3, [r3, #16]
 8015346:	4798      	blx	r3
}
 8015348:	bf00      	nop
 801534a:	371c      	adds	r7, #28
 801534c:	46bd      	mov	sp, r7
 801534e:	bd90      	pop	{r4, r7, pc}
 8015350:	20000054 	.word	0x20000054

08015354 <WIZCHIP_WRITE_BUF>:

void WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t *pBuf, uint16_t len) {
 8015354:	b580      	push	{r7, lr}
 8015356:	b086      	sub	sp, #24
 8015358:	af00      	add	r7, sp, #0
 801535a:	60f8      	str	r0, [r7, #12]
 801535c:	60b9      	str	r1, [r7, #8]
 801535e:	4613      	mov	r3, r2
 8015360:	80fb      	strh	r3, [r7, #6]
	uint8_t spi_data[3];
	uint16_t i;

	WIZCHIP_CRITICAL_ENTER();
 8015362:	4b2b      	ldr	r3, [pc, #172]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 8015364:	68db      	ldr	r3, [r3, #12]
 8015366:	4798      	blx	r3
	WIZCHIP.CS._select();
 8015368:	4b29      	ldr	r3, [pc, #164]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 801536a:	695b      	ldr	r3, [r3, #20]
 801536c:	4798      	blx	r3

	AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 801536e:	68fb      	ldr	r3, [r7, #12]
 8015370:	f043 0304 	orr.w	r3, r3, #4
 8015374:	60fb      	str	r3, [r7, #12]

	if (!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8015376:	4b26      	ldr	r3, [pc, #152]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 8015378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801537a:	2b00      	cmp	r3, #0
 801537c:	d126      	bne.n	80153cc <WIZCHIP_WRITE_BUF+0x78>
	{
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 801537e:	4b24      	ldr	r3, [pc, #144]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 8015380:	6a1b      	ldr	r3, [r3, #32]
 8015382:	68fa      	ldr	r2, [r7, #12]
 8015384:	0c12      	lsrs	r2, r2, #16
 8015386:	b2d2      	uxtb	r2, r2
 8015388:	4610      	mov	r0, r2
 801538a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >> 8);
 801538c:	4b20      	ldr	r3, [pc, #128]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 801538e:	6a1b      	ldr	r3, [r3, #32]
 8015390:	68fa      	ldr	r2, [r7, #12]
 8015392:	0a12      	lsrs	r2, r2, #8
 8015394:	b2d2      	uxtb	r2, r2
 8015396:	4610      	mov	r0, r2
 8015398:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >> 0);
 801539a:	4b1d      	ldr	r3, [pc, #116]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 801539c:	6a1b      	ldr	r3, [r3, #32]
 801539e:	68fa      	ldr	r2, [r7, #12]
 80153a0:	b2d2      	uxtb	r2, r2
 80153a2:	4610      	mov	r0, r2
 80153a4:	4798      	blx	r3
		for (i = 0; i < len; i++)
 80153a6:	2300      	movs	r3, #0
 80153a8:	82fb      	strh	r3, [r7, #22]
 80153aa:	e00a      	b.n	80153c2 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80153ac:	4b18      	ldr	r3, [pc, #96]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 80153ae:	6a1b      	ldr	r3, [r3, #32]
 80153b0:	8afa      	ldrh	r2, [r7, #22]
 80153b2:	68b9      	ldr	r1, [r7, #8]
 80153b4:	440a      	add	r2, r1
 80153b6:	7812      	ldrb	r2, [r2, #0]
 80153b8:	4610      	mov	r0, r2
 80153ba:	4798      	blx	r3
		for (i = 0; i < len; i++)
 80153bc:	8afb      	ldrh	r3, [r7, #22]
 80153be:	3301      	adds	r3, #1
 80153c0:	82fb      	strh	r3, [r7, #22]
 80153c2:	8afa      	ldrh	r2, [r7, #22]
 80153c4:	88fb      	ldrh	r3, [r7, #6]
 80153c6:	429a      	cmp	r2, r3
 80153c8:	d3f0      	bcc.n	80153ac <WIZCHIP_WRITE_BUF+0x58>
 80153ca:	e017      	b.n	80153fc <WIZCHIP_WRITE_BUF+0xa8>
	} else									// burst operation
	{
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80153cc:	68fb      	ldr	r3, [r7, #12]
 80153ce:	0c1b      	lsrs	r3, r3, #16
 80153d0:	b2db      	uxtb	r3, r3
 80153d2:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	0a1b      	lsrs	r3, r3, #8
 80153d8:	b2db      	uxtb	r3, r3
 80153da:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80153dc:	68fb      	ldr	r3, [r7, #12]
 80153de:	b2db      	uxtb	r3, r3
 80153e0:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80153e2:	4b0b      	ldr	r3, [pc, #44]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 80153e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80153e6:	f107 0210 	add.w	r2, r7, #16
 80153ea:	2103      	movs	r1, #3
 80153ec:	4610      	mov	r0, r2
 80153ee:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80153f0:	4b07      	ldr	r3, [pc, #28]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 80153f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80153f4:	88fa      	ldrh	r2, [r7, #6]
 80153f6:	4611      	mov	r1, r2
 80153f8:	68b8      	ldr	r0, [r7, #8]
 80153fa:	4798      	blx	r3
	}

	WIZCHIP.CS._deselect();
 80153fc:	4b04      	ldr	r3, [pc, #16]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 80153fe:	699b      	ldr	r3, [r3, #24]
 8015400:	4798      	blx	r3
	WIZCHIP_CRITICAL_EXIT();
 8015402:	4b03      	ldr	r3, [pc, #12]	@ (8015410 <WIZCHIP_WRITE_BUF+0xbc>)
 8015404:	691b      	ldr	r3, [r3, #16]
 8015406:	4798      	blx	r3
}
 8015408:	bf00      	nop
 801540a:	3718      	adds	r7, #24
 801540c:	46bd      	mov	sp, r7
 801540e:	bd80      	pop	{r7, pc}
 8015410:	20000054 	.word	0x20000054

08015414 <getSn_TX_FSR>:

uint16_t getSn_TX_FSR(uint8_t sn) {
 8015414:	b590      	push	{r4, r7, lr}
 8015416:	b085      	sub	sp, #20
 8015418:	af00      	add	r7, sp, #0
 801541a:	4603      	mov	r3, r0
 801541c:	71fb      	strb	r3, [r7, #7]
	uint16_t val = 0, val1 = 0;
 801541e:	2300      	movs	r3, #0
 8015420:	81fb      	strh	r3, [r7, #14]
 8015422:	2300      	movs	r3, #0
 8015424:	81bb      	strh	r3, [r7, #12]

	do {
		val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8015426:	79fb      	ldrb	r3, [r7, #7]
 8015428:	009b      	lsls	r3, r3, #2
 801542a:	3301      	adds	r3, #1
 801542c:	00db      	lsls	r3, r3, #3
 801542e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8015432:	4618      	mov	r0, r3
 8015434:	f7ff fe94 	bl	8015160 <WIZCHIP_READ>
 8015438:	4603      	mov	r3, r0
 801543a:	81bb      	strh	r3, [r7, #12]
		val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 801543c:	89bb      	ldrh	r3, [r7, #12]
 801543e:	021b      	lsls	r3, r3, #8
 8015440:	b29c      	uxth	r4, r3
 8015442:	79fb      	ldrb	r3, [r7, #7]
 8015444:	009b      	lsls	r3, r3, #2
 8015446:	3301      	adds	r3, #1
 8015448:	00db      	lsls	r3, r3, #3
 801544a:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 801544e:	4618      	mov	r0, r3
 8015450:	f7ff fe86 	bl	8015160 <WIZCHIP_READ>
 8015454:	4603      	mov	r3, r0
 8015456:	4423      	add	r3, r4
 8015458:	81bb      	strh	r3, [r7, #12]
		if (val1 != 0) {
 801545a:	89bb      	ldrh	r3, [r7, #12]
 801545c:	2b00      	cmp	r3, #0
 801545e:	d019      	beq.n	8015494 <getSn_TX_FSR+0x80>
			val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8015460:	79fb      	ldrb	r3, [r7, #7]
 8015462:	009b      	lsls	r3, r3, #2
 8015464:	3301      	adds	r3, #1
 8015466:	00db      	lsls	r3, r3, #3
 8015468:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801546c:	4618      	mov	r0, r3
 801546e:	f7ff fe77 	bl	8015160 <WIZCHIP_READ>
 8015472:	4603      	mov	r3, r0
 8015474:	81fb      	strh	r3, [r7, #14]
			val = (val << 8)
 8015476:	89fb      	ldrh	r3, [r7, #14]
 8015478:	021b      	lsls	r3, r3, #8
 801547a:	b29c      	uxth	r4, r3
					+ WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 801547c:	79fb      	ldrb	r3, [r7, #7]
 801547e:	009b      	lsls	r3, r3, #2
 8015480:	3301      	adds	r3, #1
 8015482:	00db      	lsls	r3, r3, #3
 8015484:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8015488:	4618      	mov	r0, r3
 801548a:	f7ff fe69 	bl	8015160 <WIZCHIP_READ>
 801548e:	4603      	mov	r3, r0
			val = (val << 8)
 8015490:	4423      	add	r3, r4
 8015492:	81fb      	strh	r3, [r7, #14]
		}
	} while (val != val1);
 8015494:	89fa      	ldrh	r2, [r7, #14]
 8015496:	89bb      	ldrh	r3, [r7, #12]
 8015498:	429a      	cmp	r2, r3
 801549a:	d1c4      	bne.n	8015426 <getSn_TX_FSR+0x12>
	return val;
 801549c:	89fb      	ldrh	r3, [r7, #14]
}
 801549e:	4618      	mov	r0, r3
 80154a0:	3714      	adds	r7, #20
 80154a2:	46bd      	mov	sp, r7
 80154a4:	bd90      	pop	{r4, r7, pc}

080154a6 <getSn_RX_RSR>:

uint16_t getSn_RX_RSR(uint8_t sn) {
 80154a6:	b590      	push	{r4, r7, lr}
 80154a8:	b085      	sub	sp, #20
 80154aa:	af00      	add	r7, sp, #0
 80154ac:	4603      	mov	r3, r0
 80154ae:	71fb      	strb	r3, [r7, #7]
	uint16_t val = 0, val1 = 0;
 80154b0:	2300      	movs	r3, #0
 80154b2:	81fb      	strh	r3, [r7, #14]
 80154b4:	2300      	movs	r3, #0
 80154b6:	81bb      	strh	r3, [r7, #12]

	do {
		val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80154b8:	79fb      	ldrb	r3, [r7, #7]
 80154ba:	009b      	lsls	r3, r3, #2
 80154bc:	3301      	adds	r3, #1
 80154be:	00db      	lsls	r3, r3, #3
 80154c0:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80154c4:	4618      	mov	r0, r3
 80154c6:	f7ff fe4b 	bl	8015160 <WIZCHIP_READ>
 80154ca:	4603      	mov	r3, r0
 80154cc:	81bb      	strh	r3, [r7, #12]
		val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 80154ce:	89bb      	ldrh	r3, [r7, #12]
 80154d0:	021b      	lsls	r3, r3, #8
 80154d2:	b29c      	uxth	r4, r3
 80154d4:	79fb      	ldrb	r3, [r7, #7]
 80154d6:	009b      	lsls	r3, r3, #2
 80154d8:	3301      	adds	r3, #1
 80154da:	00db      	lsls	r3, r3, #3
 80154dc:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80154e0:	4618      	mov	r0, r3
 80154e2:	f7ff fe3d 	bl	8015160 <WIZCHIP_READ>
 80154e6:	4603      	mov	r3, r0
 80154e8:	4423      	add	r3, r4
 80154ea:	81bb      	strh	r3, [r7, #12]
		if (val1 != 0) {
 80154ec:	89bb      	ldrh	r3, [r7, #12]
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	d019      	beq.n	8015526 <getSn_RX_RSR+0x80>
			val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80154f2:	79fb      	ldrb	r3, [r7, #7]
 80154f4:	009b      	lsls	r3, r3, #2
 80154f6:	3301      	adds	r3, #1
 80154f8:	00db      	lsls	r3, r3, #3
 80154fa:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80154fe:	4618      	mov	r0, r3
 8015500:	f7ff fe2e 	bl	8015160 <WIZCHIP_READ>
 8015504:	4603      	mov	r3, r0
 8015506:	81fb      	strh	r3, [r7, #14]
			val = (val << 8)
 8015508:	89fb      	ldrh	r3, [r7, #14]
 801550a:	021b      	lsls	r3, r3, #8
 801550c:	b29c      	uxth	r4, r3
					+ WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 801550e:	79fb      	ldrb	r3, [r7, #7]
 8015510:	009b      	lsls	r3, r3, #2
 8015512:	3301      	adds	r3, #1
 8015514:	00db      	lsls	r3, r3, #3
 8015516:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 801551a:	4618      	mov	r0, r3
 801551c:	f7ff fe20 	bl	8015160 <WIZCHIP_READ>
 8015520:	4603      	mov	r3, r0
			val = (val << 8)
 8015522:	4423      	add	r3, r4
 8015524:	81fb      	strh	r3, [r7, #14]
		}
	} while (val != val1);
 8015526:	89fa      	ldrh	r2, [r7, #14]
 8015528:	89bb      	ldrh	r3, [r7, #12]
 801552a:	429a      	cmp	r2, r3
 801552c:	d1c4      	bne.n	80154b8 <getSn_RX_RSR+0x12>
	return val;
 801552e:	89fb      	ldrh	r3, [r7, #14]
}
 8015530:	4618      	mov	r0, r3
 8015532:	3714      	adds	r7, #20
 8015534:	46bd      	mov	sp, r7
 8015536:	bd90      	pop	{r4, r7, pc}

08015538 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 8015538:	b590      	push	{r4, r7, lr}
 801553a:	b085      	sub	sp, #20
 801553c:	af00      	add	r7, sp, #0
 801553e:	4603      	mov	r3, r0
 8015540:	6039      	str	r1, [r7, #0]
 8015542:	71fb      	strb	r3, [r7, #7]
 8015544:	4613      	mov	r3, r2
 8015546:	80bb      	strh	r3, [r7, #4]
	uint16_t ptr = 0;
 8015548:	2300      	movs	r3, #0
 801554a:	81fb      	strh	r3, [r7, #14]
	uint32_t addrsel = 0;
 801554c:	2300      	movs	r3, #0
 801554e:	60bb      	str	r3, [r7, #8]

	if (len == 0)
 8015550:	88bb      	ldrh	r3, [r7, #4]
 8015552:	2b00      	cmp	r3, #0
 8015554:	d046      	beq.n	80155e4 <wiz_send_data+0xac>
		return;
	ptr = getSn_TX_WR(sn);
 8015556:	79fb      	ldrb	r3, [r7, #7]
 8015558:	009b      	lsls	r3, r3, #2
 801555a:	3301      	adds	r3, #1
 801555c:	00db      	lsls	r3, r3, #3
 801555e:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8015562:	4618      	mov	r0, r3
 8015564:	f7ff fdfc 	bl	8015160 <WIZCHIP_READ>
 8015568:	4603      	mov	r3, r0
 801556a:	021b      	lsls	r3, r3, #8
 801556c:	b29c      	uxth	r4, r3
 801556e:	79fb      	ldrb	r3, [r7, #7]
 8015570:	009b      	lsls	r3, r3, #2
 8015572:	3301      	adds	r3, #1
 8015574:	00db      	lsls	r3, r3, #3
 8015576:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 801557a:	4618      	mov	r0, r3
 801557c:	f7ff fdf0 	bl	8015160 <WIZCHIP_READ>
 8015580:	4603      	mov	r3, r0
 8015582:	4423      	add	r3, r4
 8015584:	81fb      	strh	r3, [r7, #14]
	//M20140501 : implict type casting -> explict type casting
	//addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
	addrsel = ((uint32_t) ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8015586:	89fb      	ldrh	r3, [r7, #14]
 8015588:	021a      	lsls	r2, r3, #8
 801558a:	79fb      	ldrb	r3, [r7, #7]
 801558c:	009b      	lsls	r3, r3, #2
 801558e:	3302      	adds	r3, #2
 8015590:	00db      	lsls	r3, r3, #3
 8015592:	4413      	add	r3, r2
 8015594:	60bb      	str	r3, [r7, #8]
	//
	WIZCHIP_WRITE_BUF(addrsel, wizdata, len);
 8015596:	88bb      	ldrh	r3, [r7, #4]
 8015598:	461a      	mov	r2, r3
 801559a:	6839      	ldr	r1, [r7, #0]
 801559c:	68b8      	ldr	r0, [r7, #8]
 801559e:	f7ff fed9 	bl	8015354 <WIZCHIP_WRITE_BUF>

	ptr += len;
 80155a2:	89fa      	ldrh	r2, [r7, #14]
 80155a4:	88bb      	ldrh	r3, [r7, #4]
 80155a6:	4413      	add	r3, r2
 80155a8:	81fb      	strh	r3, [r7, #14]
	setSn_TX_WR(sn, ptr);
 80155aa:	79fb      	ldrb	r3, [r7, #7]
 80155ac:	009b      	lsls	r3, r3, #2
 80155ae:	3301      	adds	r3, #1
 80155b0:	00db      	lsls	r3, r3, #3
 80155b2:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80155b6:	461a      	mov	r2, r3
 80155b8:	89fb      	ldrh	r3, [r7, #14]
 80155ba:	0a1b      	lsrs	r3, r3, #8
 80155bc:	b29b      	uxth	r3, r3
 80155be:	b2db      	uxtb	r3, r3
 80155c0:	4619      	mov	r1, r3
 80155c2:	4610      	mov	r0, r2
 80155c4:	f7ff fe18 	bl	80151f8 <WIZCHIP_WRITE>
 80155c8:	79fb      	ldrb	r3, [r7, #7]
 80155ca:	009b      	lsls	r3, r3, #2
 80155cc:	3301      	adds	r3, #1
 80155ce:	00db      	lsls	r3, r3, #3
 80155d0:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80155d4:	461a      	mov	r2, r3
 80155d6:	89fb      	ldrh	r3, [r7, #14]
 80155d8:	b2db      	uxtb	r3, r3
 80155da:	4619      	mov	r1, r3
 80155dc:	4610      	mov	r0, r2
 80155de:	f7ff fe0b 	bl	80151f8 <WIZCHIP_WRITE>
 80155e2:	e000      	b.n	80155e6 <wiz_send_data+0xae>
		return;
 80155e4:	bf00      	nop
}
 80155e6:	3714      	adds	r7, #20
 80155e8:	46bd      	mov	sp, r7
 80155ea:	bd90      	pop	{r4, r7, pc}

080155ec <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 80155ec:	b590      	push	{r4, r7, lr}
 80155ee:	b085      	sub	sp, #20
 80155f0:	af00      	add	r7, sp, #0
 80155f2:	4603      	mov	r3, r0
 80155f4:	6039      	str	r1, [r7, #0]
 80155f6:	71fb      	strb	r3, [r7, #7]
 80155f8:	4613      	mov	r3, r2
 80155fa:	80bb      	strh	r3, [r7, #4]
	uint16_t ptr = 0;
 80155fc:	2300      	movs	r3, #0
 80155fe:	81fb      	strh	r3, [r7, #14]
	uint32_t addrsel = 0;
 8015600:	2300      	movs	r3, #0
 8015602:	60bb      	str	r3, [r7, #8]

	if (len == 0)
 8015604:	88bb      	ldrh	r3, [r7, #4]
 8015606:	2b00      	cmp	r3, #0
 8015608:	d046      	beq.n	8015698 <wiz_recv_data+0xac>
		return;
	ptr = getSn_RX_RD(sn);
 801560a:	79fb      	ldrb	r3, [r7, #7]
 801560c:	009b      	lsls	r3, r3, #2
 801560e:	3301      	adds	r3, #1
 8015610:	00db      	lsls	r3, r3, #3
 8015612:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8015616:	4618      	mov	r0, r3
 8015618:	f7ff fda2 	bl	8015160 <WIZCHIP_READ>
 801561c:	4603      	mov	r3, r0
 801561e:	021b      	lsls	r3, r3, #8
 8015620:	b29c      	uxth	r4, r3
 8015622:	79fb      	ldrb	r3, [r7, #7]
 8015624:	009b      	lsls	r3, r3, #2
 8015626:	3301      	adds	r3, #1
 8015628:	00db      	lsls	r3, r3, #3
 801562a:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 801562e:	4618      	mov	r0, r3
 8015630:	f7ff fd96 	bl	8015160 <WIZCHIP_READ>
 8015634:	4603      	mov	r3, r0
 8015636:	4423      	add	r3, r4
 8015638:	81fb      	strh	r3, [r7, #14]
	//M20140501 : implict type casting -> explict type casting
	//addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
	addrsel = ((uint32_t) ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 801563a:	89fb      	ldrh	r3, [r7, #14]
 801563c:	021a      	lsls	r2, r3, #8
 801563e:	79fb      	ldrb	r3, [r7, #7]
 8015640:	009b      	lsls	r3, r3, #2
 8015642:	3303      	adds	r3, #3
 8015644:	00db      	lsls	r3, r3, #3
 8015646:	4413      	add	r3, r2
 8015648:	60bb      	str	r3, [r7, #8]
	//
	WIZCHIP_READ_BUF(addrsel, wizdata, len);
 801564a:	88bb      	ldrh	r3, [r7, #4]
 801564c:	461a      	mov	r2, r3
 801564e:	6839      	ldr	r1, [r7, #0]
 8015650:	68b8      	ldr	r0, [r7, #8]
 8015652:	f7ff fe1f 	bl	8015294 <WIZCHIP_READ_BUF>
	ptr += len;
 8015656:	89fa      	ldrh	r2, [r7, #14]
 8015658:	88bb      	ldrh	r3, [r7, #4]
 801565a:	4413      	add	r3, r2
 801565c:	81fb      	strh	r3, [r7, #14]

	setSn_RX_RD(sn, ptr);
 801565e:	79fb      	ldrb	r3, [r7, #7]
 8015660:	009b      	lsls	r3, r3, #2
 8015662:	3301      	adds	r3, #1
 8015664:	00db      	lsls	r3, r3, #3
 8015666:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 801566a:	461a      	mov	r2, r3
 801566c:	89fb      	ldrh	r3, [r7, #14]
 801566e:	0a1b      	lsrs	r3, r3, #8
 8015670:	b29b      	uxth	r3, r3
 8015672:	b2db      	uxtb	r3, r3
 8015674:	4619      	mov	r1, r3
 8015676:	4610      	mov	r0, r2
 8015678:	f7ff fdbe 	bl	80151f8 <WIZCHIP_WRITE>
 801567c:	79fb      	ldrb	r3, [r7, #7]
 801567e:	009b      	lsls	r3, r3, #2
 8015680:	3301      	adds	r3, #1
 8015682:	00db      	lsls	r3, r3, #3
 8015684:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8015688:	461a      	mov	r2, r3
 801568a:	89fb      	ldrh	r3, [r7, #14]
 801568c:	b2db      	uxtb	r3, r3
 801568e:	4619      	mov	r1, r3
 8015690:	4610      	mov	r0, r2
 8015692:	f7ff fdb1 	bl	80151f8 <WIZCHIP_WRITE>
 8015696:	e000      	b.n	801569a <wiz_recv_data+0xae>
		return;
 8015698:	bf00      	nop
}
 801569a:	3714      	adds	r7, #20
 801569c:	46bd      	mov	sp, r7
 801569e:	bd90      	pop	{r4, r7, pc}

080156a0 <mcu_cris_enter>:
uint8_t remoteIP[4];
uint16_t remotePort;
char msg[DATA_BUF_SIZE];  // Buffer for messages

// MCU-Specific Critical Section Handling
void mcu_cris_enter(void) {
 80156a0:	b480      	push	{r7}
 80156a2:	b083      	sub	sp, #12
 80156a4:	af00      	add	r7, sp, #0
 80156a6:	2301      	movs	r3, #1
 80156a8:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	f383 8810 	msr	PRIMASK, r3
}
 80156b0:	bf00      	nop
    __set_PRIMASK(1);
}
 80156b2:	bf00      	nop
 80156b4:	370c      	adds	r7, #12
 80156b6:	46bd      	mov	sp, r7
 80156b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156bc:	4770      	bx	lr

080156be <mcu_cris_exit>:

void mcu_cris_exit(void) {
 80156be:	b480      	push	{r7}
 80156c0:	b083      	sub	sp, #12
 80156c2:	af00      	add	r7, sp, #0
 80156c4:	2300      	movs	r3, #0
 80156c6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80156c8:	687b      	ldr	r3, [r7, #4]
 80156ca:	f383 8810 	msr	PRIMASK, r3
}
 80156ce:	bf00      	nop
    __set_PRIMASK(0);
}
 80156d0:	bf00      	nop
 80156d2:	370c      	adds	r7, #12
 80156d4:	46bd      	mov	sp, r7
 80156d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156da:	4770      	bx	lr

080156dc <wizchip_select>:

// W5500 Chip Select and Deselect
void wizchip_select(void) {
 80156dc:	b580      	push	{r7, lr}
 80156de:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(w5500_gpio_config.cs_port, w5500_gpio_config.cs_pin, GPIO_PIN_RESET);
 80156e0:	4b04      	ldr	r3, [pc, #16]	@ (80156f4 <wizchip_select+0x18>)
 80156e2:	681b      	ldr	r3, [r3, #0]
 80156e4:	4a03      	ldr	r2, [pc, #12]	@ (80156f4 <wizchip_select+0x18>)
 80156e6:	8891      	ldrh	r1, [r2, #4]
 80156e8:	2200      	movs	r2, #0
 80156ea:	4618      	mov	r0, r3
 80156ec:	f7f4 fef2 	bl	800a4d4 <HAL_GPIO_WritePin>
}
 80156f0:	bf00      	nop
 80156f2:	bd80      	pop	{r7, pc}
 80156f4:	20002394 	.word	0x20002394

080156f8 <wizchip_deselect>:

void wizchip_deselect(void) {
 80156f8:	b580      	push	{r7, lr}
 80156fa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(w5500_gpio_config.cs_port, w5500_gpio_config.cs_pin, GPIO_PIN_SET);
 80156fc:	4b04      	ldr	r3, [pc, #16]	@ (8015710 <wizchip_deselect+0x18>)
 80156fe:	681b      	ldr	r3, [r3, #0]
 8015700:	4a03      	ldr	r2, [pc, #12]	@ (8015710 <wizchip_deselect+0x18>)
 8015702:	8891      	ldrh	r1, [r2, #4]
 8015704:	2201      	movs	r2, #1
 8015706:	4618      	mov	r0, r3
 8015708:	f7f4 fee4 	bl	800a4d4 <HAL_GPIO_WritePin>
}
 801570c:	bf00      	nop
 801570e:	bd80      	pop	{r7, pc}
 8015710:	20002394 	.word	0x20002394

08015714 <wizchip_read>:

// SPI Communication Functions
uint8_t wizchip_read(void) {
 8015714:	b580      	push	{r7, lr}
 8015716:	b082      	sub	sp, #8
 8015718:	af00      	add	r7, sp, #0
    uint8_t rbuf;
    HAL_SPI_Receive(w5500_gpio_config.spi_handle, &rbuf, 1, 100);
 801571a:	4b06      	ldr	r3, [pc, #24]	@ (8015734 <wizchip_read+0x20>)
 801571c:	6998      	ldr	r0, [r3, #24]
 801571e:	1df9      	adds	r1, r7, #7
 8015720:	2364      	movs	r3, #100	@ 0x64
 8015722:	2201      	movs	r2, #1
 8015724:	f7f5 fdaf 	bl	800b286 <HAL_SPI_Receive>
    return rbuf;
 8015728:	79fb      	ldrb	r3, [r7, #7]
}
 801572a:	4618      	mov	r0, r3
 801572c:	3708      	adds	r7, #8
 801572e:	46bd      	mov	sp, r7
 8015730:	bd80      	pop	{r7, pc}
 8015732:	bf00      	nop
 8015734:	20002394 	.word	0x20002394

08015738 <wizchip_write>:

void wizchip_write(uint8_t wb) {
 8015738:	b580      	push	{r7, lr}
 801573a:	b082      	sub	sp, #8
 801573c:	af00      	add	r7, sp, #0
 801573e:	4603      	mov	r3, r0
 8015740:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(w5500_gpio_config.spi_handle, &wb, 1, 100);
 8015742:	4b05      	ldr	r3, [pc, #20]	@ (8015758 <wizchip_write+0x20>)
 8015744:	6998      	ldr	r0, [r3, #24]
 8015746:	1df9      	adds	r1, r7, #7
 8015748:	2364      	movs	r3, #100	@ 0x64
 801574a:	2201      	movs	r2, #1
 801574c:	f7f5 fc57 	bl	800affe <HAL_SPI_Transmit>
}
 8015750:	bf00      	nop
 8015752:	3708      	adds	r7, #8
 8015754:	46bd      	mov	sp, r7
 8015756:	bd80      	pop	{r7, pc}
 8015758:	20002394 	.word	0x20002394

0801575c <wizchip_readburst>:

void wizchip_readburst(uint8_t *pBuf, uint16_t len) {
 801575c:	b590      	push	{r4, r7, lr}
 801575e:	b085      	sub	sp, #20
 8015760:	af00      	add	r7, sp, #0
 8015762:	6078      	str	r0, [r7, #4]
 8015764:	460b      	mov	r3, r1
 8015766:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8015768:	2300      	movs	r3, #0
 801576a:	81fb      	strh	r3, [r7, #14]
 801576c:	e009      	b.n	8015782 <wizchip_readburst+0x26>
        *pBuf++ = wizchip_read();
 801576e:	687c      	ldr	r4, [r7, #4]
 8015770:	1c63      	adds	r3, r4, #1
 8015772:	607b      	str	r3, [r7, #4]
 8015774:	f7ff ffce 	bl	8015714 <wizchip_read>
 8015778:	4603      	mov	r3, r0
 801577a:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 801577c:	89fb      	ldrh	r3, [r7, #14]
 801577e:	3301      	adds	r3, #1
 8015780:	81fb      	strh	r3, [r7, #14]
 8015782:	89fa      	ldrh	r2, [r7, #14]
 8015784:	887b      	ldrh	r3, [r7, #2]
 8015786:	429a      	cmp	r2, r3
 8015788:	d3f1      	bcc.n	801576e <wizchip_readburst+0x12>
    }
}
 801578a:	bf00      	nop
 801578c:	bf00      	nop
 801578e:	3714      	adds	r7, #20
 8015790:	46bd      	mov	sp, r7
 8015792:	bd90      	pop	{r4, r7, pc}

08015794 <wizchip_writeburst>:

void wizchip_writeburst(uint8_t *pBuf, uint16_t len) {
 8015794:	b580      	push	{r7, lr}
 8015796:	b084      	sub	sp, #16
 8015798:	af00      	add	r7, sp, #0
 801579a:	6078      	str	r0, [r7, #4]
 801579c:	460b      	mov	r3, r1
 801579e:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 80157a0:	2300      	movs	r3, #0
 80157a2:	81fb      	strh	r3, [r7, #14]
 80157a4:	e009      	b.n	80157ba <wizchip_writeburst+0x26>
        wizchip_write(*pBuf++);
 80157a6:	687b      	ldr	r3, [r7, #4]
 80157a8:	1c5a      	adds	r2, r3, #1
 80157aa:	607a      	str	r2, [r7, #4]
 80157ac:	781b      	ldrb	r3, [r3, #0]
 80157ae:	4618      	mov	r0, r3
 80157b0:	f7ff ffc2 	bl	8015738 <wizchip_write>
    for (uint16_t i = 0; i < len; i++) {
 80157b4:	89fb      	ldrh	r3, [r7, #14]
 80157b6:	3301      	adds	r3, #1
 80157b8:	81fb      	strh	r3, [r7, #14]
 80157ba:	89fa      	ldrh	r2, [r7, #14]
 80157bc:	887b      	ldrh	r3, [r7, #2]
 80157be:	429a      	cmp	r2, r3
 80157c0:	d3f1      	bcc.n	80157a6 <wizchip_writeburst+0x12>
    }
}
 80157c2:	bf00      	nop
 80157c4:	bf00      	nop
 80157c6:	3710      	adds	r7, #16
 80157c8:	46bd      	mov	sp, r7
 80157ca:	bd80      	pop	{r7, pc}

080157cc <W5500_Enable_Interrupts>:
    // Connection established message
    sprintf(msg, CONN_ESTABLISHED_MSG, remoteIP[0], remoteIP[1], remoteIP[2], remoteIP[3], remotePort);
//    print_string(msg);
}
// Interrupt Configuration
void W5500_Enable_Interrupts(void) {
 80157cc:	b580      	push	{r7, lr}
 80157ce:	af00      	add	r7, sp, #0
    setIMR(IM_IR7 | IM_IR6 | IM_IR5 | IM_IR4); // Global interrupts
 80157d0:	21f0      	movs	r1, #240	@ 0xf0
 80157d2:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 80157d6:	f7ff fd0f 	bl	80151f8 <WIZCHIP_WRITE>
    setSIMR(0xFF); // Enable socket interrupts for all sockets
 80157da:	21ff      	movs	r1, #255	@ 0xff
 80157dc:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 80157e0:	f7ff fd0a 	bl	80151f8 <WIZCHIP_WRITE>
    setSn_IMR(SOCK_0, Sn_IR_CON | Sn_IR_DISCON | Sn_IR_RECV | Sn_IR_TIMEOUT);
 80157e4:	210f      	movs	r1, #15
 80157e6:	f642 4008 	movw	r0, #11272	@ 0x2c08
 80157ea:	f7ff fd05 	bl	80151f8 <WIZCHIP_WRITE>
}
 80157ee:	bf00      	nop
 80157f0:	bd80      	pop	{r7, pc}
	...

080157f4 <W5500Init>:
//    wizchip_getnetinfo(&netInfo);
////    print_netinfo(&netInfo);
//}

// W5500 Initialization
void W5500Init(W5500_GPIO_Config_t *gpio_config, wiz_NetInfo *net_info) {
 80157f4:	b5b0      	push	{r4, r5, r7, lr}
 80157f6:	b08c      	sub	sp, #48	@ 0x30
 80157f8:	af04      	add	r7, sp, #16
 80157fa:	6078      	str	r0, [r7, #4]
 80157fc:	6039      	str	r1, [r7, #0]
    uint8_t tmp;
    uint8_t memsize[2][8] = {{4, 2, 2, 2, 2, 2, 1, 1}, {4, 2, 2, 2, 2, 2, 1, 1}};
 80157fe:	4b63      	ldr	r3, [pc, #396]	@ (801598c <W5500Init+0x198>)
 8015800:	f107 040c 	add.w	r4, r7, #12
 8015804:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015806:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Save GPIO configuration
    w5500_gpio_config = *gpio_config;
 801580a:	4a61      	ldr	r2, [pc, #388]	@ (8015990 <W5500Init+0x19c>)
 801580c:	687b      	ldr	r3, [r7, #4]
 801580e:	4614      	mov	r4, r2
 8015810:	461d      	mov	r5, r3
 8015812:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015814:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015816:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801581a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    // Set CS pin high and reset W5500
    HAL_GPIO_WritePin(w5500_gpio_config.cs_port, w5500_gpio_config.cs_pin, GPIO_PIN_SET);
 801581e:	4b5c      	ldr	r3, [pc, #368]	@ (8015990 <W5500Init+0x19c>)
 8015820:	681b      	ldr	r3, [r3, #0]
 8015822:	4a5b      	ldr	r2, [pc, #364]	@ (8015990 <W5500Init+0x19c>)
 8015824:	8891      	ldrh	r1, [r2, #4]
 8015826:	2201      	movs	r2, #1
 8015828:	4618      	mov	r0, r3
 801582a:	f7f4 fe53 	bl	800a4d4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(w5500_gpio_config.reset_port, w5500_gpio_config.reset_pin, GPIO_PIN_RESET);
 801582e:	4b58      	ldr	r3, [pc, #352]	@ (8015990 <W5500Init+0x19c>)
 8015830:	689b      	ldr	r3, [r3, #8]
 8015832:	4a57      	ldr	r2, [pc, #348]	@ (8015990 <W5500Init+0x19c>)
 8015834:	8991      	ldrh	r1, [r2, #12]
 8015836:	2200      	movs	r2, #0
 8015838:	4618      	mov	r0, r3
 801583a:	f7f4 fe4b 	bl	800a4d4 <HAL_GPIO_WritePin>
    tmp = 0xFF;
 801583e:	23ff      	movs	r3, #255	@ 0xff
 8015840:	77fb      	strb	r3, [r7, #31]
    while (tmp--);
 8015842:	bf00      	nop
 8015844:	7ffb      	ldrb	r3, [r7, #31]
 8015846:	1e5a      	subs	r2, r3, #1
 8015848:	77fa      	strb	r2, [r7, #31]
 801584a:	2b00      	cmp	r3, #0
 801584c:	d1fa      	bne.n	8015844 <W5500Init+0x50>
    HAL_GPIO_WritePin(w5500_gpio_config.reset_port, w5500_gpio_config.reset_pin, GPIO_PIN_SET);
 801584e:	4b50      	ldr	r3, [pc, #320]	@ (8015990 <W5500Init+0x19c>)
 8015850:	689b      	ldr	r3, [r3, #8]
 8015852:	4a4f      	ldr	r2, [pc, #316]	@ (8015990 <W5500Init+0x19c>)
 8015854:	8991      	ldrh	r1, [r2, #12]
 8015856:	2201      	movs	r2, #1
 8015858:	4618      	mov	r0, r3
 801585a:	f7f4 fe3b 	bl	800a4d4 <HAL_GPIO_WritePin>

    // Register MCU-specific callbacks
    reg_wizchip_cris_cbfunc(mcu_cris_enter, mcu_cris_exit);
 801585e:	494d      	ldr	r1, [pc, #308]	@ (8015994 <W5500Init+0x1a0>)
 8015860:	484d      	ldr	r0, [pc, #308]	@ (8015998 <W5500Init+0x1a4>)
 8015862:	f000 f931 	bl	8015ac8 <reg_wizchip_cris_cbfunc>
    reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8015866:	494d      	ldr	r1, [pc, #308]	@ (801599c <W5500Init+0x1a8>)
 8015868:	484d      	ldr	r0, [pc, #308]	@ (80159a0 <W5500Init+0x1ac>)
 801586a:	f000 f953 	bl	8015b14 <reg_wizchip_cs_cbfunc>
    reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 801586e:	494d      	ldr	r1, [pc, #308]	@ (80159a4 <W5500Init+0x1b0>)
 8015870:	484d      	ldr	r0, [pc, #308]	@ (80159a8 <W5500Init+0x1b4>)
 8015872:	f000 f975 	bl	8015b60 <reg_wizchip_spi_cbfunc>
    reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 8015876:	494d      	ldr	r1, [pc, #308]	@ (80159ac <W5500Init+0x1b8>)
 8015878:	484d      	ldr	r0, [pc, #308]	@ (80159b0 <W5500Init+0x1bc>)
 801587a:	f000 f99d 	bl	8015bb8 <reg_wizchip_spiburst_cbfunc>

    // Initialize W5500
    if (ctlwizchip(CW_INIT_WIZCHIP, (void *)memsize) == -1) {
 801587e:	f107 030c 	add.w	r3, r7, #12
 8015882:	4619      	mov	r1, r3
 8015884:	2001      	movs	r0, #1
 8015886:	f000 f9c3 	bl	8015c10 <ctlwizchip>
 801588a:	4603      	mov	r3, r0
 801588c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015890:	d104      	bne.n	801589c <W5500Init+0xa8>
    	dbg_print("W5500: Failed to initialize.\r\n");
 8015892:	4848      	ldr	r0, [pc, #288]	@ (80159b4 <W5500Init+0x1c0>)
 8015894:	f7ee f9a4 	bl	8003be0 <dbg_print>
        while (1);
 8015898:	bf00      	nop
 801589a:	e7fd      	b.n	8015898 <W5500Init+0xa4>
    }

    W5500_Enable_Interrupts();
 801589c:	f7ff ff96 	bl	80157cc <W5500_Enable_Interrupts>
    dbg_print("W5500: initialized successfully.\r\n");
 80158a0:	4845      	ldr	r0, [pc, #276]	@ (80159b8 <W5500Init+0x1c4>)
 80158a2:	f7ee f99d 	bl	8003be0 <dbg_print>

    // Set the network information
    if (net_info != NULL) {
 80158a6:	683b      	ldr	r3, [r7, #0]
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d006      	beq.n	80158ba <W5500Init+0xc6>
        wizchip_setnetinfo(net_info);
 80158ac:	6838      	ldr	r0, [r7, #0]
 80158ae:	f000 fd4b 	bl	8016348 <wizchip_setnetinfo>
        dbg_print("W5500: Network information set successfully.\r\n");
 80158b2:	4842      	ldr	r0, [pc, #264]	@ (80159bc <W5500Init+0x1c8>)
 80158b4:	f7ee f994 	bl	8003be0 <dbg_print>
 80158b8:	e004      	b.n	80158c4 <W5500Init+0xd0>
    } else {
    	dbg_print("W5500: Network information set failed!\r\n");
 80158ba:	4841      	ldr	r0, [pc, #260]	@ (80159c0 <W5500Init+0x1cc>)
 80158bc:	f7ee f990 	bl	8003be0 <dbg_print>
        while (1);
 80158c0:	bf00      	nop
 80158c2:	e7fd      	b.n	80158c0 <W5500Init+0xcc>
    }

    // Optionally, retrieve and verify the network configuration
    dbg_print("W5500: Network information-\r\n");
 80158c4:	483f      	ldr	r0, [pc, #252]	@ (80159c4 <W5500Init+0x1d0>)
 80158c6:	f7ee f98b 	bl	8003be0 <dbg_print>
    wizchip_getnetinfo(net_info);
 80158ca:	6838      	ldr	r0, [r7, #0]
 80158cc:	f000 fd7c 	bl	80163c8 <wizchip_getnetinfo>
    dbg_print("MAC\t: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
           net_info->mac[0], net_info->mac[1], net_info->mac[2],
 80158d0:	683b      	ldr	r3, [r7, #0]
 80158d2:	781b      	ldrb	r3, [r3, #0]
    dbg_print("MAC\t: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80158d4:	4618      	mov	r0, r3
           net_info->mac[0], net_info->mac[1], net_info->mac[2],
 80158d6:	683b      	ldr	r3, [r7, #0]
 80158d8:	785b      	ldrb	r3, [r3, #1]
    dbg_print("MAC\t: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80158da:	461c      	mov	r4, r3
           net_info->mac[0], net_info->mac[1], net_info->mac[2],
 80158dc:	683b      	ldr	r3, [r7, #0]
 80158de:	789b      	ldrb	r3, [r3, #2]
    dbg_print("MAC\t: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80158e0:	461d      	mov	r5, r3
           net_info->mac[3], net_info->mac[4], net_info->mac[5]);
 80158e2:	683b      	ldr	r3, [r7, #0]
 80158e4:	78db      	ldrb	r3, [r3, #3]
    dbg_print("MAC\t: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80158e6:	461a      	mov	r2, r3
           net_info->mac[3], net_info->mac[4], net_info->mac[5]);
 80158e8:	683b      	ldr	r3, [r7, #0]
 80158ea:	791b      	ldrb	r3, [r3, #4]
    dbg_print("MAC\t: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80158ec:	4619      	mov	r1, r3
           net_info->mac[3], net_info->mac[4], net_info->mac[5]);
 80158ee:	683b      	ldr	r3, [r7, #0]
 80158f0:	795b      	ldrb	r3, [r3, #5]
    dbg_print("MAC\t: %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80158f2:	9302      	str	r3, [sp, #8]
 80158f4:	9101      	str	r1, [sp, #4]
 80158f6:	9200      	str	r2, [sp, #0]
 80158f8:	462b      	mov	r3, r5
 80158fa:	4622      	mov	r2, r4
 80158fc:	4601      	mov	r1, r0
 80158fe:	4832      	ldr	r0, [pc, #200]	@ (80159c8 <W5500Init+0x1d4>)
 8015900:	f7ee f96e 	bl	8003be0 <dbg_print>
    dbg_print("IP\t: %d.%d.%d.%d\r\n",
           net_info->ip[0], net_info->ip[1], net_info->ip[2], net_info->ip[3]);
 8015904:	683b      	ldr	r3, [r7, #0]
 8015906:	799b      	ldrb	r3, [r3, #6]
    dbg_print("IP\t: %d.%d.%d.%d\r\n",
 8015908:	4619      	mov	r1, r3
           net_info->ip[0], net_info->ip[1], net_info->ip[2], net_info->ip[3]);
 801590a:	683b      	ldr	r3, [r7, #0]
 801590c:	79db      	ldrb	r3, [r3, #7]
    dbg_print("IP\t: %d.%d.%d.%d\r\n",
 801590e:	461a      	mov	r2, r3
           net_info->ip[0], net_info->ip[1], net_info->ip[2], net_info->ip[3]);
 8015910:	683b      	ldr	r3, [r7, #0]
 8015912:	7a1b      	ldrb	r3, [r3, #8]
    dbg_print("IP\t: %d.%d.%d.%d\r\n",
 8015914:	4618      	mov	r0, r3
           net_info->ip[0], net_info->ip[1], net_info->ip[2], net_info->ip[3]);
 8015916:	683b      	ldr	r3, [r7, #0]
 8015918:	7a5b      	ldrb	r3, [r3, #9]
    dbg_print("IP\t: %d.%d.%d.%d\r\n",
 801591a:	9300      	str	r3, [sp, #0]
 801591c:	4603      	mov	r3, r0
 801591e:	482b      	ldr	r0, [pc, #172]	@ (80159cc <W5500Init+0x1d8>)
 8015920:	f7ee f95e 	bl	8003be0 <dbg_print>
    dbg_print("SN\t: %d.%d.%d.%d\r\n",
           net_info->sn[0], net_info->sn[1], net_info->sn[2], net_info->sn[3]);
 8015924:	683b      	ldr	r3, [r7, #0]
 8015926:	7a9b      	ldrb	r3, [r3, #10]
    dbg_print("SN\t: %d.%d.%d.%d\r\n",
 8015928:	4619      	mov	r1, r3
           net_info->sn[0], net_info->sn[1], net_info->sn[2], net_info->sn[3]);
 801592a:	683b      	ldr	r3, [r7, #0]
 801592c:	7adb      	ldrb	r3, [r3, #11]
    dbg_print("SN\t: %d.%d.%d.%d\r\n",
 801592e:	461a      	mov	r2, r3
           net_info->sn[0], net_info->sn[1], net_info->sn[2], net_info->sn[3]);
 8015930:	683b      	ldr	r3, [r7, #0]
 8015932:	7b1b      	ldrb	r3, [r3, #12]
    dbg_print("SN\t: %d.%d.%d.%d\r\n",
 8015934:	4618      	mov	r0, r3
           net_info->sn[0], net_info->sn[1], net_info->sn[2], net_info->sn[3]);
 8015936:	683b      	ldr	r3, [r7, #0]
 8015938:	7b5b      	ldrb	r3, [r3, #13]
    dbg_print("SN\t: %d.%d.%d.%d\r\n",
 801593a:	9300      	str	r3, [sp, #0]
 801593c:	4603      	mov	r3, r0
 801593e:	4824      	ldr	r0, [pc, #144]	@ (80159d0 <W5500Init+0x1dc>)
 8015940:	f7ee f94e 	bl	8003be0 <dbg_print>
    dbg_print("GW\t: %d.%d.%d.%d\r\n",
           net_info->gw[0], net_info->gw[1], net_info->gw[2], net_info->gw[3]);
 8015944:	683b      	ldr	r3, [r7, #0]
 8015946:	7b9b      	ldrb	r3, [r3, #14]
    dbg_print("GW\t: %d.%d.%d.%d\r\n",
 8015948:	4619      	mov	r1, r3
           net_info->gw[0], net_info->gw[1], net_info->gw[2], net_info->gw[3]);
 801594a:	683b      	ldr	r3, [r7, #0]
 801594c:	7bdb      	ldrb	r3, [r3, #15]
    dbg_print("GW\t: %d.%d.%d.%d\r\n",
 801594e:	461a      	mov	r2, r3
           net_info->gw[0], net_info->gw[1], net_info->gw[2], net_info->gw[3]);
 8015950:	683b      	ldr	r3, [r7, #0]
 8015952:	7c1b      	ldrb	r3, [r3, #16]
    dbg_print("GW\t: %d.%d.%d.%d\r\n",
 8015954:	4618      	mov	r0, r3
           net_info->gw[0], net_info->gw[1], net_info->gw[2], net_info->gw[3]);
 8015956:	683b      	ldr	r3, [r7, #0]
 8015958:	7c5b      	ldrb	r3, [r3, #17]
    dbg_print("GW\t: %d.%d.%d.%d\r\n",
 801595a:	9300      	str	r3, [sp, #0]
 801595c:	4603      	mov	r3, r0
 801595e:	481d      	ldr	r0, [pc, #116]	@ (80159d4 <W5500Init+0x1e0>)
 8015960:	f7ee f93e 	bl	8003be0 <dbg_print>
    dbg_print("DNS\t: %d.%d.%d.%d\r\n\r\n",
           net_info->dns[0], net_info->dns[1], net_info->dns[2], net_info->dns[3]);
 8015964:	683b      	ldr	r3, [r7, #0]
 8015966:	7c9b      	ldrb	r3, [r3, #18]
    dbg_print("DNS\t: %d.%d.%d.%d\r\n\r\n",
 8015968:	4619      	mov	r1, r3
           net_info->dns[0], net_info->dns[1], net_info->dns[2], net_info->dns[3]);
 801596a:	683b      	ldr	r3, [r7, #0]
 801596c:	7cdb      	ldrb	r3, [r3, #19]
    dbg_print("DNS\t: %d.%d.%d.%d\r\n\r\n",
 801596e:	461a      	mov	r2, r3
           net_info->dns[0], net_info->dns[1], net_info->dns[2], net_info->dns[3]);
 8015970:	683b      	ldr	r3, [r7, #0]
 8015972:	7d1b      	ldrb	r3, [r3, #20]
    dbg_print("DNS\t: %d.%d.%d.%d\r\n\r\n",
 8015974:	4618      	mov	r0, r3
           net_info->dns[0], net_info->dns[1], net_info->dns[2], net_info->dns[3]);
 8015976:	683b      	ldr	r3, [r7, #0]
 8015978:	7d5b      	ldrb	r3, [r3, #21]
    dbg_print("DNS\t: %d.%d.%d.%d\r\n\r\n",
 801597a:	9300      	str	r3, [sp, #0]
 801597c:	4603      	mov	r3, r0
 801597e:	4816      	ldr	r0, [pc, #88]	@ (80159d8 <W5500Init+0x1e4>)
 8015980:	f7ee f92e 	bl	8003be0 <dbg_print>

}
 8015984:	bf00      	nop
 8015986:	3720      	adds	r7, #32
 8015988:	46bd      	mov	sp, r7
 801598a:	bdb0      	pop	{r4, r5, r7, pc}
 801598c:	0801d004 	.word	0x0801d004
 8015990:	20002394 	.word	0x20002394
 8015994:	080156bf 	.word	0x080156bf
 8015998:	080156a1 	.word	0x080156a1
 801599c:	080156f9 	.word	0x080156f9
 80159a0:	080156dd 	.word	0x080156dd
 80159a4:	08015739 	.word	0x08015739
 80159a8:	08015715 	.word	0x08015715
 80159ac:	08015795 	.word	0x08015795
 80159b0:	0801575d 	.word	0x0801575d
 80159b4:	0801cec8 	.word	0x0801cec8
 80159b8:	0801cee8 	.word	0x0801cee8
 80159bc:	0801cf0c 	.word	0x0801cf0c
 80159c0:	0801cf3c 	.word	0x0801cf3c
 80159c4:	0801cf68 	.word	0x0801cf68
 80159c8:	0801cf88 	.word	0x0801cf88
 80159cc:	0801cfb0 	.word	0x0801cfb0
 80159d0:	0801cfc4 	.word	0x0801cfc4
 80159d4:	0801cfd8 	.word	0x0801cfd8
 80159d8:	0801cfec 	.word	0x0801cfec

080159dc <W5500_Update_NetInfo>:
    W5500Init(&w5500_gpio_config, &netInfo);
}

/*@brief : writes new net info to the chip
 * */
void W5500_Update_NetInfo(wiz_NetInfo *net_info){
 80159dc:	b580      	push	{r7, lr}
 80159de:	b082      	sub	sp, #8
 80159e0:	af00      	add	r7, sp, #0
 80159e2:	6078      	str	r0, [r7, #4]
	wizchip_setnetinfo(net_info);
 80159e4:	6878      	ldr	r0, [r7, #4]
 80159e6:	f000 fcaf 	bl	8016348 <wizchip_setnetinfo>
	W5500Init(&w5500_gpio_config, net_info);
 80159ea:	6879      	ldr	r1, [r7, #4]
 80159ec:	4803      	ldr	r0, [pc, #12]	@ (80159fc <W5500_Update_NetInfo+0x20>)
 80159ee:	f7ff ff01 	bl	80157f4 <W5500Init>

}
 80159f2:	bf00      	nop
 80159f4:	3708      	adds	r7, #8
 80159f6:	46bd      	mov	sp, r7
 80159f8:	bd80      	pop	{r7, pc}
 80159fa:	bf00      	nop
 80159fc:	20002394 	.word	0x20002394

08015a00 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8015a00:	b480      	push	{r7}
 8015a02:	af00      	add	r7, sp, #0
 8015a04:	bf00      	nop
 8015a06:	46bd      	mov	sp, r7
 8015a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a0c:	4770      	bx	lr

08015a0e <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8015a0e:	b480      	push	{r7}
 8015a10:	af00      	add	r7, sp, #0
 8015a12:	bf00      	nop
 8015a14:	46bd      	mov	sp, r7
 8015a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a1a:	4770      	bx	lr

08015a1c <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8015a1c:	b480      	push	{r7}
 8015a1e:	af00      	add	r7, sp, #0
 8015a20:	bf00      	nop
 8015a22:	46bd      	mov	sp, r7
 8015a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a28:	4770      	bx	lr

08015a2a <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8015a2a:	b480      	push	{r7}
 8015a2c:	af00      	add	r7, sp, #0
 8015a2e:	bf00      	nop
 8015a30:	46bd      	mov	sp, r7
 8015a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a36:	4770      	bx	lr

08015a38 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8015a38:	b480      	push	{r7}
 8015a3a:	b083      	sub	sp, #12
 8015a3c:	af00      	add	r7, sp, #0
 8015a3e:	6078      	str	r0, [r7, #4]
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	781b      	ldrb	r3, [r3, #0]
 8015a44:	b2db      	uxtb	r3, r3
 8015a46:	4618      	mov	r0, r3
 8015a48:	370c      	adds	r7, #12
 8015a4a:	46bd      	mov	sp, r7
 8015a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a50:	4770      	bx	lr

08015a52 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8015a52:	b480      	push	{r7}
 8015a54:	b083      	sub	sp, #12
 8015a56:	af00      	add	r7, sp, #0
 8015a58:	6078      	str	r0, [r7, #4]
 8015a5a:	460b      	mov	r3, r1
 8015a5c:	70fb      	strb	r3, [r7, #3]
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	78fa      	ldrb	r2, [r7, #3]
 8015a62:	701a      	strb	r2, [r3, #0]
 8015a64:	bf00      	nop
 8015a66:	370c      	adds	r7, #12
 8015a68:	46bd      	mov	sp, r7
 8015a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a6e:	4770      	bx	lr

08015a70 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8015a70:	b480      	push	{r7}
 8015a72:	af00      	add	r7, sp, #0
 8015a74:	2300      	movs	r3, #0
 8015a76:	4618      	mov	r0, r3
 8015a78:	46bd      	mov	sp, r7
 8015a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a7e:	4770      	bx	lr

08015a80 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8015a80:	b480      	push	{r7}
 8015a82:	b083      	sub	sp, #12
 8015a84:	af00      	add	r7, sp, #0
 8015a86:	4603      	mov	r3, r0
 8015a88:	71fb      	strb	r3, [r7, #7]
 8015a8a:	bf00      	nop
 8015a8c:	370c      	adds	r7, #12
 8015a8e:	46bd      	mov	sp, r7
 8015a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a94:	4770      	bx	lr

08015a96 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 8015a96:	b480      	push	{r7}
 8015a98:	b083      	sub	sp, #12
 8015a9a:	af00      	add	r7, sp, #0
 8015a9c:	6078      	str	r0, [r7, #4]
 8015a9e:	460b      	mov	r3, r1
 8015aa0:	807b      	strh	r3, [r7, #2]
 8015aa2:	bf00      	nop
 8015aa4:	370c      	adds	r7, #12
 8015aa6:	46bd      	mov	sp, r7
 8015aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aac:	4770      	bx	lr

08015aae <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8015aae:	b480      	push	{r7}
 8015ab0:	b083      	sub	sp, #12
 8015ab2:	af00      	add	r7, sp, #0
 8015ab4:	6078      	str	r0, [r7, #4]
 8015ab6:	460b      	mov	r3, r1
 8015ab8:	807b      	strh	r3, [r7, #2]
 8015aba:	bf00      	nop
 8015abc:	370c      	adds	r7, #12
 8015abe:	46bd      	mov	sp, r7
 8015ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ac4:	4770      	bx	lr
	...

08015ac8 <reg_wizchip_cris_cbfunc>:

static uint8_t    _DNS_[4];      // DNS server ip address
static dhcp_mode  _DHCP_;        // DHCP mode

void reg_wizchip_cris_cbfunc(void(*cris_en)(void), void(*cris_ex)(void))
{
 8015ac8:	b480      	push	{r7}
 8015aca:	b083      	sub	sp, #12
 8015acc:	af00      	add	r7, sp, #0
 8015ace:	6078      	str	r0, [r7, #4]
 8015ad0:	6039      	str	r1, [r7, #0]
   if(!cris_en || !cris_ex)
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d002      	beq.n	8015ade <reg_wizchip_cris_cbfunc+0x16>
 8015ad8:	683b      	ldr	r3, [r7, #0]
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d106      	bne.n	8015aec <reg_wizchip_cris_cbfunc+0x24>
   {
      WIZCHIP.CRIS._enter = wizchip_cris_enter;
 8015ade:	4b0a      	ldr	r3, [pc, #40]	@ (8015b08 <reg_wizchip_cris_cbfunc+0x40>)
 8015ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8015b0c <reg_wizchip_cris_cbfunc+0x44>)
 8015ae2:	60da      	str	r2, [r3, #12]
      WIZCHIP.CRIS._exit  = wizchip_cris_exit;
 8015ae4:	4b08      	ldr	r3, [pc, #32]	@ (8015b08 <reg_wizchip_cris_cbfunc+0x40>)
 8015ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8015b10 <reg_wizchip_cris_cbfunc+0x48>)
 8015ae8:	611a      	str	r2, [r3, #16]
 8015aea:	e006      	b.n	8015afa <reg_wizchip_cris_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CRIS._enter = cris_en;
 8015aec:	4a06      	ldr	r2, [pc, #24]	@ (8015b08 <reg_wizchip_cris_cbfunc+0x40>)
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	60d3      	str	r3, [r2, #12]
      WIZCHIP.CRIS._exit  = cris_ex;
 8015af2:	4a05      	ldr	r2, [pc, #20]	@ (8015b08 <reg_wizchip_cris_cbfunc+0x40>)
 8015af4:	683b      	ldr	r3, [r7, #0]
 8015af6:	6113      	str	r3, [r2, #16]
   }
}
 8015af8:	bf00      	nop
 8015afa:	bf00      	nop
 8015afc:	370c      	adds	r7, #12
 8015afe:	46bd      	mov	sp, r7
 8015b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b04:	4770      	bx	lr
 8015b06:	bf00      	nop
 8015b08:	20000054 	.word	0x20000054
 8015b0c:	08015a01 	.word	0x08015a01
 8015b10:	08015a0f 	.word	0x08015a0f

08015b14 <reg_wizchip_cs_cbfunc>:

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8015b14:	b480      	push	{r7}
 8015b16:	b083      	sub	sp, #12
 8015b18:	af00      	add	r7, sp, #0
 8015b1a:	6078      	str	r0, [r7, #4]
 8015b1c:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	d002      	beq.n	8015b2a <reg_wizchip_cs_cbfunc+0x16>
 8015b24:	683b      	ldr	r3, [r7, #0]
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	d106      	bne.n	8015b38 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8015b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8015b54 <reg_wizchip_cs_cbfunc+0x40>)
 8015b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8015b58 <reg_wizchip_cs_cbfunc+0x44>)
 8015b2e:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8015b30:	4b08      	ldr	r3, [pc, #32]	@ (8015b54 <reg_wizchip_cs_cbfunc+0x40>)
 8015b32:	4a0a      	ldr	r2, [pc, #40]	@ (8015b5c <reg_wizchip_cs_cbfunc+0x48>)
 8015b34:	619a      	str	r2, [r3, #24]
 8015b36:	e006      	b.n	8015b46 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8015b38:	4a06      	ldr	r2, [pc, #24]	@ (8015b54 <reg_wizchip_cs_cbfunc+0x40>)
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8015b3e:	4a05      	ldr	r2, [pc, #20]	@ (8015b54 <reg_wizchip_cs_cbfunc+0x40>)
 8015b40:	683b      	ldr	r3, [r7, #0]
 8015b42:	6193      	str	r3, [r2, #24]
   }
}
 8015b44:	bf00      	nop
 8015b46:	bf00      	nop
 8015b48:	370c      	adds	r7, #12
 8015b4a:	46bd      	mov	sp, r7
 8015b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b50:	4770      	bx	lr
 8015b52:	bf00      	nop
 8015b54:	20000054 	.word	0x20000054
 8015b58:	08015a1d 	.word	0x08015a1d
 8015b5c:	08015a2b 	.word	0x08015a2b

08015b60 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8015b60:	b480      	push	{r7}
 8015b62:	b083      	sub	sp, #12
 8015b64:	af00      	add	r7, sp, #0
 8015b66:	6078      	str	r0, [r7, #4]
 8015b68:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8015b6a:	bf00      	nop
 8015b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8015bac <reg_wizchip_spi_cbfunc+0x4c>)
 8015b6e:	881b      	ldrh	r3, [r3, #0]
 8015b70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8015b74:	2b00      	cmp	r3, #0
 8015b76:	d0f9      	beq.n	8015b6c <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8015b78:	687b      	ldr	r3, [r7, #4]
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d002      	beq.n	8015b84 <reg_wizchip_spi_cbfunc+0x24>
 8015b7e:	683b      	ldr	r3, [r7, #0]
 8015b80:	2b00      	cmp	r3, #0
 8015b82:	d106      	bne.n	8015b92 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8015b84:	4b09      	ldr	r3, [pc, #36]	@ (8015bac <reg_wizchip_spi_cbfunc+0x4c>)
 8015b86:	4a0a      	ldr	r2, [pc, #40]	@ (8015bb0 <reg_wizchip_spi_cbfunc+0x50>)
 8015b88:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8015b8a:	4b08      	ldr	r3, [pc, #32]	@ (8015bac <reg_wizchip_spi_cbfunc+0x4c>)
 8015b8c:	4a09      	ldr	r2, [pc, #36]	@ (8015bb4 <reg_wizchip_spi_cbfunc+0x54>)
 8015b8e:	621a      	str	r2, [r3, #32]
 8015b90:	e006      	b.n	8015ba0 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8015b92:	4a06      	ldr	r2, [pc, #24]	@ (8015bac <reg_wizchip_spi_cbfunc+0x4c>)
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8015b98:	4a04      	ldr	r2, [pc, #16]	@ (8015bac <reg_wizchip_spi_cbfunc+0x4c>)
 8015b9a:	683b      	ldr	r3, [r7, #0]
 8015b9c:	6213      	str	r3, [r2, #32]
   }
}
 8015b9e:	bf00      	nop
 8015ba0:	bf00      	nop
 8015ba2:	370c      	adds	r7, #12
 8015ba4:	46bd      	mov	sp, r7
 8015ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015baa:	4770      	bx	lr
 8015bac:	20000054 	.word	0x20000054
 8015bb0:	08015a71 	.word	0x08015a71
 8015bb4:	08015a81 	.word	0x08015a81

08015bb8 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8015bb8:	b480      	push	{r7}
 8015bba:	b083      	sub	sp, #12
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	6078      	str	r0, [r7, #4]
 8015bc0:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8015bc2:	bf00      	nop
 8015bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8015c04 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8015bc6:	881b      	ldrh	r3, [r3, #0]
 8015bc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d0f9      	beq.n	8015bc4 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d002      	beq.n	8015bdc <reg_wizchip_spiburst_cbfunc+0x24>
 8015bd6:	683b      	ldr	r3, [r7, #0]
 8015bd8:	2b00      	cmp	r3, #0
 8015bda:	d106      	bne.n	8015bea <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8015bdc:	4b09      	ldr	r3, [pc, #36]	@ (8015c04 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8015bde:	4a0a      	ldr	r2, [pc, #40]	@ (8015c08 <reg_wizchip_spiburst_cbfunc+0x50>)
 8015be0:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8015be2:	4b08      	ldr	r3, [pc, #32]	@ (8015c04 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8015be4:	4a09      	ldr	r2, [pc, #36]	@ (8015c0c <reg_wizchip_spiburst_cbfunc+0x54>)
 8015be6:	629a      	str	r2, [r3, #40]	@ 0x28
 8015be8:	e006      	b.n	8015bf8 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8015bea:	4a06      	ldr	r2, [pc, #24]	@ (8015c04 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8015bf0:	4a04      	ldr	r2, [pc, #16]	@ (8015c04 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8015bf2:	683b      	ldr	r3, [r7, #0]
 8015bf4:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 8015bf6:	bf00      	nop
 8015bf8:	bf00      	nop
 8015bfa:	370c      	adds	r7, #12
 8015bfc:	46bd      	mov	sp, r7
 8015bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c02:	4770      	bx	lr
 8015c04:	20000054 	.word	0x20000054
 8015c08:	08015a97 	.word	0x08015a97
 8015c0c:	08015aaf 	.word	0x08015aaf

08015c10 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8015c10:	b590      	push	{r4, r7, lr}
 8015c12:	b087      	sub	sp, #28
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	4603      	mov	r3, r0
 8015c18:	6039      	str	r1, [r7, #0]
 8015c1a:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8015c1c:	2300      	movs	r3, #0
 8015c1e:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8015c20:	2300      	movs	r3, #0
 8015c22:	60fb      	str	r3, [r7, #12]
 8015c24:	2300      	movs	r3, #0
 8015c26:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8015c28:	79fb      	ldrb	r3, [r7, #7]
 8015c2a:	2b0f      	cmp	r3, #15
 8015c2c:	f200 80c5 	bhi.w	8015dba <ctlwizchip+0x1aa>
 8015c30:	a201      	add	r2, pc, #4	@ (adr r2, 8015c38 <ctlwizchip+0x28>)
 8015c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c36:	bf00      	nop
 8015c38:	08015c79 	.word	0x08015c79
 8015c3c:	08015c7f 	.word	0x08015c7f
 8015c40:	08015cab 	.word	0x08015cab
 8015c44:	08015c9f 	.word	0x08015c9f
 8015c48:	08015cb9 	.word	0x08015cb9
 8015c4c:	08015cc5 	.word	0x08015cc5
 8015c50:	08015cd3 	.word	0x08015cd3
 8015c54:	08015cf9 	.word	0x08015cf9
 8015c58:	08015d1b 	.word	0x08015d1b
 8015c5c:	08015d5f 	.word	0x08015d5f
 8015c60:	08015d65 	.word	0x08015d65
 8015c64:	08015d6d 	.word	0x08015d6d
 8015c68:	08015dc1 	.word	0x08015dc1
 8015c6c:	08015d75 	.word	0x08015d75
 8015c70:	08015d83 	.word	0x08015d83
 8015c74:	08015d9f 	.word	0x08015d9f
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8015c78:	f000 f8aa 	bl	8015dd0 <wizchip_sw_reset>
         break;
 8015c7c:	e0a1      	b.n	8015dc2 <ctlwizchip+0x1b2>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8015c7e:	683b      	ldr	r3, [r7, #0]
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	d004      	beq.n	8015c8e <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8015c84:	683b      	ldr	r3, [r7, #0]
 8015c86:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8015c88:	68fb      	ldr	r3, [r7, #12]
 8015c8a:	3308      	adds	r3, #8
 8015c8c:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8015c8e:	68fb      	ldr	r3, [r7, #12]
 8015c90:	693a      	ldr	r2, [r7, #16]
 8015c92:	4611      	mov	r1, r2
 8015c94:	4618      	mov	r0, r3
 8015c96:	f000 f8e7 	bl	8015e68 <wizchip_init>
 8015c9a:	4603      	mov	r3, r0
 8015c9c:	e092      	b.n	8015dc4 <ctlwizchip+0x1b4>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8015c9e:	683b      	ldr	r3, [r7, #0]
 8015ca0:	881b      	ldrh	r3, [r3, #0]
 8015ca2:	4618      	mov	r0, r3
 8015ca4:	f000 f96c 	bl	8015f80 <wizchip_clrinterrupt>
         break;
 8015ca8:	e08b      	b.n	8015dc2 <ctlwizchip+0x1b2>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8015caa:	f000 f99d 	bl	8015fe8 <wizchip_getinterrupt>
 8015cae:	4603      	mov	r3, r0
 8015cb0:	461a      	mov	r2, r3
 8015cb2:	683b      	ldr	r3, [r7, #0]
 8015cb4:	801a      	strh	r2, [r3, #0]
         break;
 8015cb6:	e084      	b.n	8015dc2 <ctlwizchip+0x1b2>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8015cb8:	683b      	ldr	r3, [r7, #0]
 8015cba:	881b      	ldrh	r3, [r3, #0]
 8015cbc:	4618      	mov	r0, r3
 8015cbe:	f000 f9b8 	bl	8016032 <wizchip_setinterruptmask>
         break;         
 8015cc2:	e07e      	b.n	8015dc2 <ctlwizchip+0x1b2>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8015cc4:	f000 f9d0 	bl	8016068 <wizchip_getinterruptmask>
 8015cc8:	4603      	mov	r3, r0
 8015cca:	461a      	mov	r2, r3
 8015ccc:	683b      	ldr	r3, [r7, #0]
 8015cce:	801a      	strh	r2, [r3, #0]
         break;
 8015cd0:	e077      	b.n	8015dc2 <ctlwizchip+0x1b2>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8015cd2:	683b      	ldr	r3, [r7, #0]
 8015cd4:	881b      	ldrh	r3, [r3, #0]
 8015cd6:	0a1b      	lsrs	r3, r3, #8
 8015cd8:	b29b      	uxth	r3, r3
 8015cda:	b2db      	uxtb	r3, r3
 8015cdc:	4619      	mov	r1, r3
 8015cde:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8015ce2:	f7ff fa89 	bl	80151f8 <WIZCHIP_WRITE>
 8015ce6:	683b      	ldr	r3, [r7, #0]
 8015ce8:	881b      	ldrh	r3, [r3, #0]
 8015cea:	b2db      	uxtb	r3, r3
 8015cec:	4619      	mov	r1, r3
 8015cee:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8015cf2:	f7ff fa81 	bl	80151f8 <WIZCHIP_WRITE>
         break;
 8015cf6:	e064      	b.n	8015dc2 <ctlwizchip+0x1b2>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8015cf8:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8015cfc:	f7ff fa30 	bl	8015160 <WIZCHIP_READ>
 8015d00:	4603      	mov	r3, r0
 8015d02:	021b      	lsls	r3, r3, #8
 8015d04:	b29c      	uxth	r4, r3
 8015d06:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8015d0a:	f7ff fa29 	bl	8015160 <WIZCHIP_READ>
 8015d0e:	4603      	mov	r3, r0
 8015d10:	4423      	add	r3, r4
 8015d12:	b29a      	uxth	r2, r3
 8015d14:	683b      	ldr	r3, [r7, #0]
 8015d16:	801a      	strh	r2, [r3, #0]
         break;
 8015d18:	e053      	b.n	8015dc2 <ctlwizchip+0x1b2>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8015d1a:	4b2c      	ldr	r3, [pc, #176]	@ (8015dcc <ctlwizchip+0x1bc>)
 8015d1c:	789a      	ldrb	r2, [r3, #2]
 8015d1e:	683b      	ldr	r3, [r7, #0]
 8015d20:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8015d22:	683b      	ldr	r3, [r7, #0]
 8015d24:	3301      	adds	r3, #1
 8015d26:	4a29      	ldr	r2, [pc, #164]	@ (8015dcc <ctlwizchip+0x1bc>)
 8015d28:	78d2      	ldrb	r2, [r2, #3]
 8015d2a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8015d2c:	683b      	ldr	r3, [r7, #0]
 8015d2e:	3302      	adds	r3, #2
 8015d30:	4a26      	ldr	r2, [pc, #152]	@ (8015dcc <ctlwizchip+0x1bc>)
 8015d32:	7912      	ldrb	r2, [r2, #4]
 8015d34:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8015d36:	683b      	ldr	r3, [r7, #0]
 8015d38:	3303      	adds	r3, #3
 8015d3a:	4a24      	ldr	r2, [pc, #144]	@ (8015dcc <ctlwizchip+0x1bc>)
 8015d3c:	7952      	ldrb	r2, [r2, #5]
 8015d3e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8015d40:	683b      	ldr	r3, [r7, #0]
 8015d42:	3304      	adds	r3, #4
 8015d44:	4a21      	ldr	r2, [pc, #132]	@ (8015dcc <ctlwizchip+0x1bc>)
 8015d46:	7992      	ldrb	r2, [r2, #6]
 8015d48:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8015d4a:	683b      	ldr	r3, [r7, #0]
 8015d4c:	3305      	adds	r3, #5
 8015d4e:	4a1f      	ldr	r2, [pc, #124]	@ (8015dcc <ctlwizchip+0x1bc>)
 8015d50:	79d2      	ldrb	r2, [r2, #7]
 8015d52:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8015d54:	683b      	ldr	r3, [r7, #0]
 8015d56:	3306      	adds	r3, #6
 8015d58:	2200      	movs	r2, #0
 8015d5a:	701a      	strb	r2, [r3, #0]
         break;
 8015d5c:	e031      	b.n	8015dc2 <ctlwizchip+0x1b2>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8015d5e:	f000 f9d5 	bl	801610c <wizphy_reset>
         break;
 8015d62:	e02e      	b.n	8015dc2 <ctlwizchip+0x1b2>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8015d64:	6838      	ldr	r0, [r7, #0]
 8015d66:	f000 f9f8 	bl	801615a <wizphy_setphyconf>
         break;
 8015d6a:	e02a      	b.n	8015dc2 <ctlwizchip+0x1b2>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8015d6c:	6838      	ldr	r0, [r7, #0]
 8015d6e:	f000 fa37 	bl	80161e0 <wizphy_getphyconf>
         break;
 8015d72:	e026      	b.n	8015dc2 <ctlwizchip+0x1b2>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8015d74:	683b      	ldr	r3, [r7, #0]
 8015d76:	781b      	ldrb	r3, [r3, #0]
 8015d78:	4618      	mov	r0, r3
 8015d7a:	f000 fa9b 	bl	80162b4 <wizphy_setphypmode>
 8015d7e:	4603      	mov	r3, r0
 8015d80:	e020      	b.n	8015dc4 <ctlwizchip+0x1b4>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8015d82:	f000 f9aa 	bl	80160da <wizphy_getphypmode>
 8015d86:	4603      	mov	r3, r0
 8015d88:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8015d8a:	7dfb      	ldrb	r3, [r7, #23]
 8015d8c:	2bff      	cmp	r3, #255	@ 0xff
 8015d8e:	d102      	bne.n	8015d96 <ctlwizchip+0x186>
 8015d90:	f04f 33ff 	mov.w	r3, #4294967295
 8015d94:	e016      	b.n	8015dc4 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 8015d96:	683b      	ldr	r3, [r7, #0]
 8015d98:	7dfa      	ldrb	r2, [r7, #23]
 8015d9a:	701a      	strb	r2, [r3, #0]
         break;
 8015d9c:	e011      	b.n	8015dc2 <ctlwizchip+0x1b2>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8015d9e:	f000 f986 	bl	80160ae <wizphy_getphylink>
 8015da2:	4603      	mov	r3, r0
 8015da4:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8015da6:	7dfb      	ldrb	r3, [r7, #23]
 8015da8:	2bff      	cmp	r3, #255	@ 0xff
 8015daa:	d102      	bne.n	8015db2 <ctlwizchip+0x1a2>
 8015dac:	f04f 33ff 	mov.w	r3, #4294967295
 8015db0:	e008      	b.n	8015dc4 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 8015db2:	683b      	ldr	r3, [r7, #0]
 8015db4:	7dfa      	ldrb	r2, [r7, #23]
 8015db6:	701a      	strb	r2, [r3, #0]
         break;
 8015db8:	e003      	b.n	8015dc2 <ctlwizchip+0x1b2>
   #endif      
      default:
         return -1;
 8015dba:	f04f 33ff 	mov.w	r3, #4294967295
 8015dbe:	e001      	b.n	8015dc4 <ctlwizchip+0x1b4>
         break;
 8015dc0:	bf00      	nop
   }
   return 0;
 8015dc2:	2300      	movs	r3, #0
}
 8015dc4:	4618      	mov	r0, r3
 8015dc6:	371c      	adds	r7, #28
 8015dc8:	46bd      	mov	sp, r7
 8015dca:	bd90      	pop	{r4, r7, pc}
 8015dcc:	20000054 	.word	0x20000054

08015dd0 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8015dd0:	b580      	push	{r7, lr}
 8015dd2:	b086      	sub	sp, #24
 8015dd4:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8015dd6:	1d3b      	adds	r3, r7, #4
 8015dd8:	2206      	movs	r2, #6
 8015dda:	4619      	mov	r1, r3
 8015ddc:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8015de0:	f7ff fa58 	bl	8015294 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8015de4:	f107 0314 	add.w	r3, r7, #20
 8015de8:	2204      	movs	r2, #4
 8015dea:	4619      	mov	r1, r3
 8015dec:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8015df0:	f7ff fa50 	bl	8015294 <WIZCHIP_READ_BUF>
 8015df4:	f107 0310 	add.w	r3, r7, #16
 8015df8:	2204      	movs	r2, #4
 8015dfa:	4619      	mov	r1, r3
 8015dfc:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8015e00:	f7ff fa48 	bl	8015294 <WIZCHIP_READ_BUF>
 8015e04:	f107 030c 	add.w	r3, r7, #12
 8015e08:	2204      	movs	r2, #4
 8015e0a:	4619      	mov	r1, r3
 8015e0c:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8015e10:	f7ff fa40 	bl	8015294 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8015e14:	2180      	movs	r1, #128	@ 0x80
 8015e16:	2000      	movs	r0, #0
 8015e18:	f7ff f9ee 	bl	80151f8 <WIZCHIP_WRITE>
   getMR(); // for delay
 8015e1c:	2000      	movs	r0, #0
 8015e1e:	f7ff f99f 	bl	8015160 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8015e22:	1d3b      	adds	r3, r7, #4
 8015e24:	2206      	movs	r2, #6
 8015e26:	4619      	mov	r1, r3
 8015e28:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8015e2c:	f7ff fa92 	bl	8015354 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8015e30:	f107 0314 	add.w	r3, r7, #20
 8015e34:	2204      	movs	r2, #4
 8015e36:	4619      	mov	r1, r3
 8015e38:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8015e3c:	f7ff fa8a 	bl	8015354 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8015e40:	f107 0310 	add.w	r3, r7, #16
 8015e44:	2204      	movs	r2, #4
 8015e46:	4619      	mov	r1, r3
 8015e48:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8015e4c:	f7ff fa82 	bl	8015354 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8015e50:	f107 030c 	add.w	r3, r7, #12
 8015e54:	2204      	movs	r2, #4
 8015e56:	4619      	mov	r1, r3
 8015e58:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8015e5c:	f7ff fa7a 	bl	8015354 <WIZCHIP_WRITE_BUF>
}
 8015e60:	bf00      	nop
 8015e62:	3718      	adds	r7, #24
 8015e64:	46bd      	mov	sp, r7
 8015e66:	bd80      	pop	{r7, pc}

08015e68 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8015e68:	b580      	push	{r7, lr}
 8015e6a:	b084      	sub	sp, #16
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	6078      	str	r0, [r7, #4]
 8015e70:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8015e72:	2300      	movs	r3, #0
 8015e74:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8015e76:	f7ff ffab 	bl	8015dd0 <wizchip_sw_reset>
   if(txsize)
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	2b00      	cmp	r3, #0
 8015e7e:	d03b      	beq.n	8015ef8 <wizchip_init+0x90>
   {
      tmp = 0;
 8015e80:	2300      	movs	r3, #0
 8015e82:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8015e84:	2300      	movs	r3, #0
 8015e86:	73fb      	strb	r3, [r7, #15]
 8015e88:	e015      	b.n	8015eb6 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8015e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015e8e:	687a      	ldr	r2, [r7, #4]
 8015e90:	4413      	add	r3, r2
 8015e92:	781a      	ldrb	r2, [r3, #0]
 8015e94:	7bbb      	ldrb	r3, [r7, #14]
 8015e96:	4413      	add	r3, r2
 8015e98:	b2db      	uxtb	r3, r3
 8015e9a:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8015e9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015ea0:	2b10      	cmp	r3, #16
 8015ea2:	dd02      	ble.n	8015eaa <wizchip_init+0x42>
 8015ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8015ea8:	e066      	b.n	8015f78 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8015eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015eae:	b2db      	uxtb	r3, r3
 8015eb0:	3301      	adds	r3, #1
 8015eb2:	b2db      	uxtb	r3, r3
 8015eb4:	73fb      	strb	r3, [r7, #15]
 8015eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015eba:	2b07      	cmp	r3, #7
 8015ebc:	dde5      	ble.n	8015e8a <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	73fb      	strb	r3, [r7, #15]
 8015ec2:	e015      	b.n	8015ef0 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8015ec4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ec8:	009b      	lsls	r3, r3, #2
 8015eca:	3301      	adds	r3, #1
 8015ecc:	00db      	lsls	r3, r3, #3
 8015ece:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8015ed2:	4618      	mov	r0, r3
 8015ed4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ed8:	687a      	ldr	r2, [r7, #4]
 8015eda:	4413      	add	r3, r2
 8015edc:	781b      	ldrb	r3, [r3, #0]
 8015ede:	4619      	mov	r1, r3
 8015ee0:	f7ff f98a 	bl	80151f8 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8015ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ee8:	b2db      	uxtb	r3, r3
 8015eea:	3301      	adds	r3, #1
 8015eec:	b2db      	uxtb	r3, r3
 8015eee:	73fb      	strb	r3, [r7, #15]
 8015ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ef4:	2b07      	cmp	r3, #7
 8015ef6:	dde5      	ble.n	8015ec4 <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 8015ef8:	683b      	ldr	r3, [r7, #0]
 8015efa:	2b00      	cmp	r3, #0
 8015efc:	d03b      	beq.n	8015f76 <wizchip_init+0x10e>
   {
      tmp = 0;
 8015efe:	2300      	movs	r3, #0
 8015f00:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8015f02:	2300      	movs	r3, #0
 8015f04:	73fb      	strb	r3, [r7, #15]
 8015f06:	e015      	b.n	8015f34 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8015f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015f0c:	683a      	ldr	r2, [r7, #0]
 8015f0e:	4413      	add	r3, r2
 8015f10:	781a      	ldrb	r2, [r3, #0]
 8015f12:	7bbb      	ldrb	r3, [r7, #14]
 8015f14:	4413      	add	r3, r2
 8015f16:	b2db      	uxtb	r3, r3
 8015f18:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8015f1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015f1e:	2b10      	cmp	r3, #16
 8015f20:	dd02      	ble.n	8015f28 <wizchip_init+0xc0>
 8015f22:	f04f 33ff 	mov.w	r3, #4294967295
 8015f26:	e027      	b.n	8015f78 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8015f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015f2c:	b2db      	uxtb	r3, r3
 8015f2e:	3301      	adds	r3, #1
 8015f30:	b2db      	uxtb	r3, r3
 8015f32:	73fb      	strb	r3, [r7, #15]
 8015f34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015f38:	2b07      	cmp	r3, #7
 8015f3a:	dde5      	ble.n	8015f08 <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8015f3c:	2300      	movs	r3, #0
 8015f3e:	73fb      	strb	r3, [r7, #15]
 8015f40:	e015      	b.n	8015f6e <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8015f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015f46:	009b      	lsls	r3, r3, #2
 8015f48:	3301      	adds	r3, #1
 8015f4a:	00db      	lsls	r3, r3, #3
 8015f4c:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8015f50:	4618      	mov	r0, r3
 8015f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015f56:	683a      	ldr	r2, [r7, #0]
 8015f58:	4413      	add	r3, r2
 8015f5a:	781b      	ldrb	r3, [r3, #0]
 8015f5c:	4619      	mov	r1, r3
 8015f5e:	f7ff f94b 	bl	80151f8 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8015f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015f66:	b2db      	uxtb	r3, r3
 8015f68:	3301      	adds	r3, #1
 8015f6a:	b2db      	uxtb	r3, r3
 8015f6c:	73fb      	strb	r3, [r7, #15]
 8015f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015f72:	2b07      	cmp	r3, #7
 8015f74:	dde5      	ble.n	8015f42 <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 8015f76:	2300      	movs	r3, #0
}
 8015f78:	4618      	mov	r0, r3
 8015f7a:	3710      	adds	r7, #16
 8015f7c:	46bd      	mov	sp, r7
 8015f7e:	bd80      	pop	{r7, pc}

08015f80 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8015f80:	b580      	push	{r7, lr}
 8015f82:	b084      	sub	sp, #16
 8015f84:	af00      	add	r7, sp, #0
 8015f86:	4603      	mov	r3, r0
 8015f88:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8015f8a:	88fb      	ldrh	r3, [r7, #6]
 8015f8c:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8015f8e:	88fb      	ldrh	r3, [r7, #6]
 8015f90:	0a1b      	lsrs	r3, r3, #8
 8015f92:	b29b      	uxth	r3, r3
 8015f94:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8015f96:	7bfb      	ldrb	r3, [r7, #15]
 8015f98:	f023 030f 	bic.w	r3, r3, #15
 8015f9c:	b2db      	uxtb	r3, r3
 8015f9e:	4619      	mov	r1, r3
 8015fa0:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8015fa4:	f7ff f928 	bl	80151f8 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8015fa8:	2300      	movs	r3, #0
 8015faa:	73fb      	strb	r3, [r7, #15]
 8015fac:	e014      	b.n	8015fd8 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 8015fae:	7bba      	ldrb	r2, [r7, #14]
 8015fb0:	7bfb      	ldrb	r3, [r7, #15]
 8015fb2:	fa42 f303 	asr.w	r3, r2, r3
 8015fb6:	f003 0301 	and.w	r3, r3, #1
 8015fba:	2b00      	cmp	r3, #0
 8015fbc:	d009      	beq.n	8015fd2 <wizchip_clrinterrupt+0x52>
 8015fbe:	7bfb      	ldrb	r3, [r7, #15]
 8015fc0:	009b      	lsls	r3, r3, #2
 8015fc2:	3301      	adds	r3, #1
 8015fc4:	00db      	lsls	r3, r3, #3
 8015fc6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8015fca:	211f      	movs	r1, #31
 8015fcc:	4618      	mov	r0, r3
 8015fce:	f7ff f913 	bl	80151f8 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 8015fd2:	7bfb      	ldrb	r3, [r7, #15]
 8015fd4:	3301      	adds	r3, #1
 8015fd6:	73fb      	strb	r3, [r7, #15]
 8015fd8:	7bfb      	ldrb	r3, [r7, #15]
 8015fda:	2b07      	cmp	r3, #7
 8015fdc:	d9e7      	bls.n	8015fae <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 8015fde:	bf00      	nop
 8015fe0:	bf00      	nop
 8015fe2:	3710      	adds	r7, #16
 8015fe4:	46bd      	mov	sp, r7
 8015fe6:	bd80      	pop	{r7, pc}

08015fe8 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8015fe8:	b580      	push	{r7, lr}
 8015fea:	b082      	sub	sp, #8
 8015fec:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8015fee:	2300      	movs	r3, #0
 8015ff0:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8015ff2:	2300      	movs	r3, #0
 8015ff4:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8015ff6:	2300      	movs	r3, #0
 8015ff8:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8015ffa:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8015ffe:	f7ff f8af 	bl	8015160 <WIZCHIP_READ>
 8016002:	4603      	mov	r3, r0
 8016004:	f023 030f 	bic.w	r3, r3, #15
 8016008:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 801600a:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 801600e:	f7ff f8a7 	bl	8015160 <WIZCHIP_READ>
 8016012:	4603      	mov	r3, r0
 8016014:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8016016:	79bb      	ldrb	r3, [r7, #6]
 8016018:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 801601a:	88bb      	ldrh	r3, [r7, #4]
 801601c:	021b      	lsls	r3, r3, #8
 801601e:	b29a      	uxth	r2, r3
 8016020:	79fb      	ldrb	r3, [r7, #7]
 8016022:	b29b      	uxth	r3, r3
 8016024:	4413      	add	r3, r2
 8016026:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8016028:	88bb      	ldrh	r3, [r7, #4]
}
 801602a:	4618      	mov	r0, r3
 801602c:	3708      	adds	r7, #8
 801602e:	46bd      	mov	sp, r7
 8016030:	bd80      	pop	{r7, pc}

08016032 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8016032:	b580      	push	{r7, lr}
 8016034:	b084      	sub	sp, #16
 8016036:	af00      	add	r7, sp, #0
 8016038:	4603      	mov	r3, r0
 801603a:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 801603c:	88fb      	ldrh	r3, [r7, #6]
 801603e:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8016040:	88fb      	ldrh	r3, [r7, #6]
 8016042:	0a1b      	lsrs	r3, r3, #8
 8016044:	b29b      	uxth	r3, r3
 8016046:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8016048:	7bfb      	ldrb	r3, [r7, #15]
 801604a:	4619      	mov	r1, r3
 801604c:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8016050:	f7ff f8d2 	bl	80151f8 <WIZCHIP_WRITE>
   setSIMR(simr);
 8016054:	7bbb      	ldrb	r3, [r7, #14]
 8016056:	4619      	mov	r1, r3
 8016058:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 801605c:	f7ff f8cc 	bl	80151f8 <WIZCHIP_WRITE>
#endif   
}
 8016060:	bf00      	nop
 8016062:	3710      	adds	r7, #16
 8016064:	46bd      	mov	sp, r7
 8016066:	bd80      	pop	{r7, pc}

08016068 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8016068:	b580      	push	{r7, lr}
 801606a:	b082      	sub	sp, #8
 801606c:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 801606e:	2300      	movs	r3, #0
 8016070:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8016072:	2300      	movs	r3, #0
 8016074:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8016076:	2300      	movs	r3, #0
 8016078:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 801607a:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 801607e:	f7ff f86f 	bl	8015160 <WIZCHIP_READ>
 8016082:	4603      	mov	r3, r0
 8016084:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8016086:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 801608a:	f7ff f869 	bl	8015160 <WIZCHIP_READ>
 801608e:	4603      	mov	r3, r0
 8016090:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8016092:	79bb      	ldrb	r3, [r7, #6]
 8016094:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8016096:	88bb      	ldrh	r3, [r7, #4]
 8016098:	021b      	lsls	r3, r3, #8
 801609a:	b29a      	uxth	r2, r3
 801609c:	79fb      	ldrb	r3, [r7, #7]
 801609e:	b29b      	uxth	r3, r3
 80160a0:	4413      	add	r3, r2
 80160a2:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80160a4:	88bb      	ldrh	r3, [r7, #4]
}
 80160a6:	4618      	mov	r0, r3
 80160a8:	3708      	adds	r7, #8
 80160aa:	46bd      	mov	sp, r7
 80160ac:	bd80      	pop	{r7, pc}

080160ae <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 80160ae:	b580      	push	{r7, lr}
 80160b0:	b082      	sub	sp, #8
 80160b2:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 80160b4:	2300      	movs	r3, #0
 80160b6:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 80160b8:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80160bc:	f7ff f850 	bl	8015160 <WIZCHIP_READ>
 80160c0:	4603      	mov	r3, r0
 80160c2:	f003 0301 	and.w	r3, r3, #1
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	d001      	beq.n	80160ce <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80160ca:	2301      	movs	r3, #1
 80160cc:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80160ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80160d2:	4618      	mov	r0, r3
 80160d4:	3708      	adds	r7, #8
 80160d6:	46bd      	mov	sp, r7
 80160d8:	bd80      	pop	{r7, pc}

080160da <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80160da:	b580      	push	{r7, lr}
 80160dc:	b082      	sub	sp, #8
 80160de:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80160e0:	2300      	movs	r3, #0
 80160e2:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80160e4:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80160e8:	f7ff f83a 	bl	8015160 <WIZCHIP_READ>
 80160ec:	4603      	mov	r3, r0
 80160ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80160f2:	2b30      	cmp	r3, #48	@ 0x30
 80160f4:	d102      	bne.n	80160fc <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80160f6:	2301      	movs	r3, #1
 80160f8:	71fb      	strb	r3, [r7, #7]
 80160fa:	e001      	b.n	8016100 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 80160fc:	2300      	movs	r3, #0
 80160fe:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8016100:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8016104:	4618      	mov	r0, r3
 8016106:	3708      	adds	r7, #8
 8016108:	46bd      	mov	sp, r7
 801610a:	bd80      	pop	{r7, pc}

0801610c <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 801610c:	b580      	push	{r7, lr}
 801610e:	b082      	sub	sp, #8
 8016110:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8016112:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8016116:	f7ff f823 	bl	8015160 <WIZCHIP_READ>
 801611a:	4603      	mov	r3, r0
 801611c:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 801611e:	79fb      	ldrb	r3, [r7, #7]
 8016120:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016124:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8016126:	79fb      	ldrb	r3, [r7, #7]
 8016128:	4619      	mov	r1, r3
 801612a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 801612e:	f7ff f863 	bl	80151f8 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8016132:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8016136:	f7ff f813 	bl	8015160 <WIZCHIP_READ>
 801613a:	4603      	mov	r3, r0
 801613c:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 801613e:	79fb      	ldrb	r3, [r7, #7]
 8016140:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016144:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8016146:	79fb      	ldrb	r3, [r7, #7]
 8016148:	4619      	mov	r1, r3
 801614a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 801614e:	f7ff f853 	bl	80151f8 <WIZCHIP_WRITE>
}
 8016152:	bf00      	nop
 8016154:	3708      	adds	r7, #8
 8016156:	46bd      	mov	sp, r7
 8016158:	bd80      	pop	{r7, pc}

0801615a <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 801615a:	b580      	push	{r7, lr}
 801615c:	b084      	sub	sp, #16
 801615e:	af00      	add	r7, sp, #0
 8016160:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8016162:	2300      	movs	r3, #0
 8016164:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	781b      	ldrb	r3, [r3, #0]
 801616a:	2b01      	cmp	r3, #1
 801616c:	d104      	bne.n	8016178 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 801616e:	7bfb      	ldrb	r3, [r7, #15]
 8016170:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016174:	73fb      	strb	r3, [r7, #15]
 8016176:	e003      	b.n	8016180 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8016178:	7bfb      	ldrb	r3, [r7, #15]
 801617a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801617e:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	785b      	ldrb	r3, [r3, #1]
 8016184:	2b01      	cmp	r3, #1
 8016186:	d104      	bne.n	8016192 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8016188:	7bfb      	ldrb	r3, [r7, #15]
 801618a:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 801618e:	73fb      	strb	r3, [r7, #15]
 8016190:	e019      	b.n	80161c6 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	78db      	ldrb	r3, [r3, #3]
 8016196:	2b01      	cmp	r3, #1
 8016198:	d10d      	bne.n	80161b6 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	789b      	ldrb	r3, [r3, #2]
 801619e:	2b01      	cmp	r3, #1
 80161a0:	d104      	bne.n	80161ac <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 80161a2:	7bfb      	ldrb	r3, [r7, #15]
 80161a4:	f043 0318 	orr.w	r3, r3, #24
 80161a8:	73fb      	strb	r3, [r7, #15]
 80161aa:	e00c      	b.n	80161c6 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 80161ac:	7bfb      	ldrb	r3, [r7, #15]
 80161ae:	f043 0308 	orr.w	r3, r3, #8
 80161b2:	73fb      	strb	r3, [r7, #15]
 80161b4:	e007      	b.n	80161c6 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	789b      	ldrb	r3, [r3, #2]
 80161ba:	2b01      	cmp	r3, #1
 80161bc:	d103      	bne.n	80161c6 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80161be:	7bfb      	ldrb	r3, [r7, #15]
 80161c0:	f043 0310 	orr.w	r3, r3, #16
 80161c4:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80161c6:	7bfb      	ldrb	r3, [r7, #15]
 80161c8:	4619      	mov	r1, r3
 80161ca:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80161ce:	f7ff f813 	bl	80151f8 <WIZCHIP_WRITE>
   wizphy_reset();
 80161d2:	f7ff ff9b 	bl	801610c <wizphy_reset>
}
 80161d6:	bf00      	nop
 80161d8:	3710      	adds	r7, #16
 80161da:	46bd      	mov	sp, r7
 80161dc:	bd80      	pop	{r7, pc}
	...

080161e0 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80161e0:	b580      	push	{r7, lr}
 80161e2:	b084      	sub	sp, #16
 80161e4:	af00      	add	r7, sp, #0
 80161e6:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80161e8:	2300      	movs	r3, #0
 80161ea:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80161ec:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80161f0:	f7fe ffb6 	bl	8015160 <WIZCHIP_READ>
 80161f4:	4603      	mov	r3, r0
 80161f6:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80161f8:	7bfb      	ldrb	r3, [r7, #15]
 80161fa:	119b      	asrs	r3, r3, #6
 80161fc:	b2db      	uxtb	r3, r3
 80161fe:	f003 0301 	and.w	r3, r3, #1
 8016202:	b2da      	uxtb	r2, r3
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8016208:	7bfb      	ldrb	r3, [r7, #15]
 801620a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801620e:	2b20      	cmp	r3, #32
 8016210:	d001      	beq.n	8016216 <wizphy_getphyconf+0x36>
 8016212:	2b38      	cmp	r3, #56	@ 0x38
 8016214:	d103      	bne.n	801621e <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8016216:	687b      	ldr	r3, [r7, #4]
 8016218:	2201      	movs	r2, #1
 801621a:	705a      	strb	r2, [r3, #1]
         break;
 801621c:	e003      	b.n	8016226 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	2200      	movs	r2, #0
 8016222:	705a      	strb	r2, [r3, #1]
         break;
 8016224:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8016226:	7bfb      	ldrb	r3, [r7, #15]
 8016228:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801622c:	3b10      	subs	r3, #16
 801622e:	2b10      	cmp	r3, #16
 8016230:	bf8c      	ite	hi
 8016232:	2201      	movhi	r2, #1
 8016234:	2200      	movls	r2, #0
 8016236:	b2d2      	uxtb	r2, r2
 8016238:	2a00      	cmp	r2, #0
 801623a:	d10f      	bne.n	801625c <wizphy_getphyconf+0x7c>
 801623c:	4a1b      	ldr	r2, [pc, #108]	@ (80162ac <wizphy_getphyconf+0xcc>)
 801623e:	fa22 f303 	lsr.w	r3, r2, r3
 8016242:	f003 0301 	and.w	r3, r3, #1
 8016246:	2b00      	cmp	r3, #0
 8016248:	bf14      	ite	ne
 801624a:	2301      	movne	r3, #1
 801624c:	2300      	moveq	r3, #0
 801624e:	b2db      	uxtb	r3, r3
 8016250:	2b00      	cmp	r3, #0
 8016252:	d003      	beq.n	801625c <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	2201      	movs	r2, #1
 8016258:	709a      	strb	r2, [r3, #2]
         break;
 801625a:	e003      	b.n	8016264 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	2200      	movs	r2, #0
 8016260:	709a      	strb	r2, [r3, #2]
         break;
 8016262:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8016264:	7bfb      	ldrb	r3, [r7, #15]
 8016266:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801626a:	3b08      	subs	r3, #8
 801626c:	2b18      	cmp	r3, #24
 801626e:	bf8c      	ite	hi
 8016270:	2201      	movhi	r2, #1
 8016272:	2200      	movls	r2, #0
 8016274:	b2d2      	uxtb	r2, r2
 8016276:	2a00      	cmp	r2, #0
 8016278:	d10f      	bne.n	801629a <wizphy_getphyconf+0xba>
 801627a:	4a0d      	ldr	r2, [pc, #52]	@ (80162b0 <wizphy_getphyconf+0xd0>)
 801627c:	fa22 f303 	lsr.w	r3, r2, r3
 8016280:	f003 0301 	and.w	r3, r3, #1
 8016284:	2b00      	cmp	r3, #0
 8016286:	bf14      	ite	ne
 8016288:	2301      	movne	r3, #1
 801628a:	2300      	moveq	r3, #0
 801628c:	b2db      	uxtb	r3, r3
 801628e:	2b00      	cmp	r3, #0
 8016290:	d003      	beq.n	801629a <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	2201      	movs	r2, #1
 8016296:	70da      	strb	r2, [r3, #3]
         break;
 8016298:	e003      	b.n	80162a2 <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	2200      	movs	r2, #0
 801629e:	70da      	strb	r2, [r3, #3]
         break;
 80162a0:	bf00      	nop
   }
}
 80162a2:	bf00      	nop
 80162a4:	3710      	adds	r7, #16
 80162a6:	46bd      	mov	sp, r7
 80162a8:	bd80      	pop	{r7, pc}
 80162aa:	bf00      	nop
 80162ac:	00010101 	.word	0x00010101
 80162b0:	01010001 	.word	0x01010001

080162b4 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 80162b4:	b580      	push	{r7, lr}
 80162b6:	b084      	sub	sp, #16
 80162b8:	af00      	add	r7, sp, #0
 80162ba:	4603      	mov	r3, r0
 80162bc:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80162be:	2300      	movs	r3, #0
 80162c0:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80162c2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80162c6:	f7fe ff4b 	bl	8015160 <WIZCHIP_READ>
 80162ca:	4603      	mov	r3, r0
 80162cc:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80162ce:	7bfb      	ldrb	r3, [r7, #15]
 80162d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d102      	bne.n	80162de <wizphy_setphypmode+0x2a>
 80162d8:	f04f 33ff 	mov.w	r3, #4294967295
 80162dc:	e030      	b.n	8016340 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80162de:	7bfb      	ldrb	r3, [r7, #15]
 80162e0:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80162e4:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80162e6:	79fb      	ldrb	r3, [r7, #7]
 80162e8:	2b01      	cmp	r3, #1
 80162ea:	d104      	bne.n	80162f6 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 80162ec:	7bfb      	ldrb	r3, [r7, #15]
 80162ee:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80162f2:	73fb      	strb	r3, [r7, #15]
 80162f4:	e003      	b.n	80162fe <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80162f6:	7bfb      	ldrb	r3, [r7, #15]
 80162f8:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80162fc:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 80162fe:	7bfb      	ldrb	r3, [r7, #15]
 8016300:	4619      	mov	r1, r3
 8016302:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8016306:	f7fe ff77 	bl	80151f8 <WIZCHIP_WRITE>
   wizphy_reset();
 801630a:	f7ff feff 	bl	801610c <wizphy_reset>
   tmp = getPHYCFGR();
 801630e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8016312:	f7fe ff25 	bl	8015160 <WIZCHIP_READ>
 8016316:	4603      	mov	r3, r0
 8016318:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 801631a:	79fb      	ldrb	r3, [r7, #7]
 801631c:	2b01      	cmp	r3, #1
 801631e:	d106      	bne.n	801632e <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8016320:	7bfb      	ldrb	r3, [r7, #15]
 8016322:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8016326:	2b00      	cmp	r3, #0
 8016328:	d008      	beq.n	801633c <wizphy_setphypmode+0x88>
 801632a:	2300      	movs	r3, #0
 801632c:	e008      	b.n	8016340 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 801632e:	7bfb      	ldrb	r3, [r7, #15]
 8016330:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8016334:	2b00      	cmp	r3, #0
 8016336:	d001      	beq.n	801633c <wizphy_setphypmode+0x88>
 8016338:	2300      	movs	r3, #0
 801633a:	e001      	b.n	8016340 <wizphy_setphypmode+0x8c>
   }
   return -1;
 801633c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016340:	4618      	mov	r0, r3
 8016342:	3710      	adds	r7, #16
 8016344:	46bd      	mov	sp, r7
 8016346:	bd80      	pop	{r7, pc}

08016348 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8016348:	b580      	push	{r7, lr}
 801634a:	b082      	sub	sp, #8
 801634c:	af00      	add	r7, sp, #0
 801634e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	2206      	movs	r2, #6
 8016354:	4619      	mov	r1, r3
 8016356:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 801635a:	f7fe fffb 	bl	8015354 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	330e      	adds	r3, #14
 8016362:	2204      	movs	r2, #4
 8016364:	4619      	mov	r1, r3
 8016366:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801636a:	f7fe fff3 	bl	8015354 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	330a      	adds	r3, #10
 8016372:	2204      	movs	r2, #4
 8016374:	4619      	mov	r1, r3
 8016376:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 801637a:	f7fe ffeb 	bl	8015354 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 801637e:	687b      	ldr	r3, [r7, #4]
 8016380:	3306      	adds	r3, #6
 8016382:	2204      	movs	r2, #4
 8016384:	4619      	mov	r1, r3
 8016386:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 801638a:	f7fe ffe3 	bl	8015354 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 801638e:	687b      	ldr	r3, [r7, #4]
 8016390:	7c9a      	ldrb	r2, [r3, #18]
 8016392:	4b0b      	ldr	r3, [pc, #44]	@ (80163c0 <wizchip_setnetinfo+0x78>)
 8016394:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	7cda      	ldrb	r2, [r3, #19]
 801639a:	4b09      	ldr	r3, [pc, #36]	@ (80163c0 <wizchip_setnetinfo+0x78>)
 801639c:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	7d1a      	ldrb	r2, [r3, #20]
 80163a2:	4b07      	ldr	r3, [pc, #28]	@ (80163c0 <wizchip_setnetinfo+0x78>)
 80163a4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	7d5a      	ldrb	r2, [r3, #21]
 80163aa:	4b05      	ldr	r3, [pc, #20]	@ (80163c0 <wizchip_setnetinfo+0x78>)
 80163ac:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	7d9a      	ldrb	r2, [r3, #22]
 80163b2:	4b04      	ldr	r3, [pc, #16]	@ (80163c4 <wizchip_setnetinfo+0x7c>)
 80163b4:	701a      	strb	r2, [r3, #0]
}
 80163b6:	bf00      	nop
 80163b8:	3708      	adds	r7, #8
 80163ba:	46bd      	mov	sp, r7
 80163bc:	bd80      	pop	{r7, pc}
 80163be:	bf00      	nop
 80163c0:	200023b0 	.word	0x200023b0
 80163c4:	200023b4 	.word	0x200023b4

080163c8 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80163c8:	b580      	push	{r7, lr}
 80163ca:	b082      	sub	sp, #8
 80163cc:	af00      	add	r7, sp, #0
 80163ce:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	2206      	movs	r2, #6
 80163d4:	4619      	mov	r1, r3
 80163d6:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80163da:	f7fe ff5b 	bl	8015294 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	330e      	adds	r3, #14
 80163e2:	2204      	movs	r2, #4
 80163e4:	4619      	mov	r1, r3
 80163e6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80163ea:	f7fe ff53 	bl	8015294 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	330a      	adds	r3, #10
 80163f2:	2204      	movs	r2, #4
 80163f4:	4619      	mov	r1, r3
 80163f6:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80163fa:	f7fe ff4b 	bl	8015294 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	3306      	adds	r3, #6
 8016402:	2204      	movs	r2, #4
 8016404:	4619      	mov	r1, r3
 8016406:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 801640a:	f7fe ff43 	bl	8015294 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 801640e:	4b0c      	ldr	r3, [pc, #48]	@ (8016440 <wizchip_getnetinfo+0x78>)
 8016410:	781a      	ldrb	r2, [r3, #0]
 8016412:	687b      	ldr	r3, [r7, #4]
 8016414:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8016416:	4b0a      	ldr	r3, [pc, #40]	@ (8016440 <wizchip_getnetinfo+0x78>)
 8016418:	785a      	ldrb	r2, [r3, #1]
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 801641e:	4b08      	ldr	r3, [pc, #32]	@ (8016440 <wizchip_getnetinfo+0x78>)
 8016420:	789a      	ldrb	r2, [r3, #2]
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8016426:	4b06      	ldr	r3, [pc, #24]	@ (8016440 <wizchip_getnetinfo+0x78>)
 8016428:	78da      	ldrb	r2, [r3, #3]
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 801642e:	4b05      	ldr	r3, [pc, #20]	@ (8016444 <wizchip_getnetinfo+0x7c>)
 8016430:	781a      	ldrb	r2, [r3, #0]
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	759a      	strb	r2, [r3, #22]
}
 8016436:	bf00      	nop
 8016438:	3708      	adds	r7, #8
 801643a:	46bd      	mov	sp, r7
 801643c:	bd80      	pop	{r7, pc}
 801643e:	bf00      	nop
 8016440:	200023b0 	.word	0x200023b0
 8016444:	200023b4 	.word	0x200023b4

08016448 <__assert_func>:
 8016448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801644a:	4614      	mov	r4, r2
 801644c:	461a      	mov	r2, r3
 801644e:	4b09      	ldr	r3, [pc, #36]	@ (8016474 <__assert_func+0x2c>)
 8016450:	681b      	ldr	r3, [r3, #0]
 8016452:	4605      	mov	r5, r0
 8016454:	68d8      	ldr	r0, [r3, #12]
 8016456:	b14c      	cbz	r4, 801646c <__assert_func+0x24>
 8016458:	4b07      	ldr	r3, [pc, #28]	@ (8016478 <__assert_func+0x30>)
 801645a:	9100      	str	r1, [sp, #0]
 801645c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016460:	4906      	ldr	r1, [pc, #24]	@ (801647c <__assert_func+0x34>)
 8016462:	462b      	mov	r3, r5
 8016464:	f001 f90e 	bl	8017684 <fiprintf>
 8016468:	f001 fe82 	bl	8018170 <abort>
 801646c:	4b04      	ldr	r3, [pc, #16]	@ (8016480 <__assert_func+0x38>)
 801646e:	461c      	mov	r4, r3
 8016470:	e7f3      	b.n	801645a <__assert_func+0x12>
 8016472:	bf00      	nop
 8016474:	2000008c 	.word	0x2000008c
 8016478:	0801d2e0 	.word	0x0801d2e0
 801647c:	0801d2ed 	.word	0x0801d2ed
 8016480:	0801d31b 	.word	0x0801d31b

08016484 <malloc>:
 8016484:	4b02      	ldr	r3, [pc, #8]	@ (8016490 <malloc+0xc>)
 8016486:	4601      	mov	r1, r0
 8016488:	6818      	ldr	r0, [r3, #0]
 801648a:	f000 b82d 	b.w	80164e8 <_malloc_r>
 801648e:	bf00      	nop
 8016490:	2000008c 	.word	0x2000008c

08016494 <free>:
 8016494:	4b02      	ldr	r3, [pc, #8]	@ (80164a0 <free+0xc>)
 8016496:	4601      	mov	r1, r0
 8016498:	6818      	ldr	r0, [r3, #0]
 801649a:	f002 bcc9 	b.w	8018e30 <_free_r>
 801649e:	bf00      	nop
 80164a0:	2000008c 	.word	0x2000008c

080164a4 <sbrk_aligned>:
 80164a4:	b570      	push	{r4, r5, r6, lr}
 80164a6:	4e0f      	ldr	r6, [pc, #60]	@ (80164e4 <sbrk_aligned+0x40>)
 80164a8:	460c      	mov	r4, r1
 80164aa:	6831      	ldr	r1, [r6, #0]
 80164ac:	4605      	mov	r5, r0
 80164ae:	b911      	cbnz	r1, 80164b6 <sbrk_aligned+0x12>
 80164b0:	f001 fdf8 	bl	80180a4 <_sbrk_r>
 80164b4:	6030      	str	r0, [r6, #0]
 80164b6:	4621      	mov	r1, r4
 80164b8:	4628      	mov	r0, r5
 80164ba:	f001 fdf3 	bl	80180a4 <_sbrk_r>
 80164be:	1c43      	adds	r3, r0, #1
 80164c0:	d103      	bne.n	80164ca <sbrk_aligned+0x26>
 80164c2:	f04f 34ff 	mov.w	r4, #4294967295
 80164c6:	4620      	mov	r0, r4
 80164c8:	bd70      	pop	{r4, r5, r6, pc}
 80164ca:	1cc4      	adds	r4, r0, #3
 80164cc:	f024 0403 	bic.w	r4, r4, #3
 80164d0:	42a0      	cmp	r0, r4
 80164d2:	d0f8      	beq.n	80164c6 <sbrk_aligned+0x22>
 80164d4:	1a21      	subs	r1, r4, r0
 80164d6:	4628      	mov	r0, r5
 80164d8:	f001 fde4 	bl	80180a4 <_sbrk_r>
 80164dc:	3001      	adds	r0, #1
 80164de:	d1f2      	bne.n	80164c6 <sbrk_aligned+0x22>
 80164e0:	e7ef      	b.n	80164c2 <sbrk_aligned+0x1e>
 80164e2:	bf00      	nop
 80164e4:	200023b8 	.word	0x200023b8

080164e8 <_malloc_r>:
 80164e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80164ec:	1ccd      	adds	r5, r1, #3
 80164ee:	f025 0503 	bic.w	r5, r5, #3
 80164f2:	3508      	adds	r5, #8
 80164f4:	2d0c      	cmp	r5, #12
 80164f6:	bf38      	it	cc
 80164f8:	250c      	movcc	r5, #12
 80164fa:	2d00      	cmp	r5, #0
 80164fc:	4606      	mov	r6, r0
 80164fe:	db01      	blt.n	8016504 <_malloc_r+0x1c>
 8016500:	42a9      	cmp	r1, r5
 8016502:	d904      	bls.n	801650e <_malloc_r+0x26>
 8016504:	230c      	movs	r3, #12
 8016506:	6033      	str	r3, [r6, #0]
 8016508:	2000      	movs	r0, #0
 801650a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801650e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80165e4 <_malloc_r+0xfc>
 8016512:	f000 f869 	bl	80165e8 <__malloc_lock>
 8016516:	f8d8 3000 	ldr.w	r3, [r8]
 801651a:	461c      	mov	r4, r3
 801651c:	bb44      	cbnz	r4, 8016570 <_malloc_r+0x88>
 801651e:	4629      	mov	r1, r5
 8016520:	4630      	mov	r0, r6
 8016522:	f7ff ffbf 	bl	80164a4 <sbrk_aligned>
 8016526:	1c43      	adds	r3, r0, #1
 8016528:	4604      	mov	r4, r0
 801652a:	d158      	bne.n	80165de <_malloc_r+0xf6>
 801652c:	f8d8 4000 	ldr.w	r4, [r8]
 8016530:	4627      	mov	r7, r4
 8016532:	2f00      	cmp	r7, #0
 8016534:	d143      	bne.n	80165be <_malloc_r+0xd6>
 8016536:	2c00      	cmp	r4, #0
 8016538:	d04b      	beq.n	80165d2 <_malloc_r+0xea>
 801653a:	6823      	ldr	r3, [r4, #0]
 801653c:	4639      	mov	r1, r7
 801653e:	4630      	mov	r0, r6
 8016540:	eb04 0903 	add.w	r9, r4, r3
 8016544:	f001 fdae 	bl	80180a4 <_sbrk_r>
 8016548:	4581      	cmp	r9, r0
 801654a:	d142      	bne.n	80165d2 <_malloc_r+0xea>
 801654c:	6821      	ldr	r1, [r4, #0]
 801654e:	1a6d      	subs	r5, r5, r1
 8016550:	4629      	mov	r1, r5
 8016552:	4630      	mov	r0, r6
 8016554:	f7ff ffa6 	bl	80164a4 <sbrk_aligned>
 8016558:	3001      	adds	r0, #1
 801655a:	d03a      	beq.n	80165d2 <_malloc_r+0xea>
 801655c:	6823      	ldr	r3, [r4, #0]
 801655e:	442b      	add	r3, r5
 8016560:	6023      	str	r3, [r4, #0]
 8016562:	f8d8 3000 	ldr.w	r3, [r8]
 8016566:	685a      	ldr	r2, [r3, #4]
 8016568:	bb62      	cbnz	r2, 80165c4 <_malloc_r+0xdc>
 801656a:	f8c8 7000 	str.w	r7, [r8]
 801656e:	e00f      	b.n	8016590 <_malloc_r+0xa8>
 8016570:	6822      	ldr	r2, [r4, #0]
 8016572:	1b52      	subs	r2, r2, r5
 8016574:	d420      	bmi.n	80165b8 <_malloc_r+0xd0>
 8016576:	2a0b      	cmp	r2, #11
 8016578:	d917      	bls.n	80165aa <_malloc_r+0xc2>
 801657a:	1961      	adds	r1, r4, r5
 801657c:	42a3      	cmp	r3, r4
 801657e:	6025      	str	r5, [r4, #0]
 8016580:	bf18      	it	ne
 8016582:	6059      	strne	r1, [r3, #4]
 8016584:	6863      	ldr	r3, [r4, #4]
 8016586:	bf08      	it	eq
 8016588:	f8c8 1000 	streq.w	r1, [r8]
 801658c:	5162      	str	r2, [r4, r5]
 801658e:	604b      	str	r3, [r1, #4]
 8016590:	4630      	mov	r0, r6
 8016592:	f000 f82f 	bl	80165f4 <__malloc_unlock>
 8016596:	f104 000b 	add.w	r0, r4, #11
 801659a:	1d23      	adds	r3, r4, #4
 801659c:	f020 0007 	bic.w	r0, r0, #7
 80165a0:	1ac2      	subs	r2, r0, r3
 80165a2:	bf1c      	itt	ne
 80165a4:	1a1b      	subne	r3, r3, r0
 80165a6:	50a3      	strne	r3, [r4, r2]
 80165a8:	e7af      	b.n	801650a <_malloc_r+0x22>
 80165aa:	6862      	ldr	r2, [r4, #4]
 80165ac:	42a3      	cmp	r3, r4
 80165ae:	bf0c      	ite	eq
 80165b0:	f8c8 2000 	streq.w	r2, [r8]
 80165b4:	605a      	strne	r2, [r3, #4]
 80165b6:	e7eb      	b.n	8016590 <_malloc_r+0xa8>
 80165b8:	4623      	mov	r3, r4
 80165ba:	6864      	ldr	r4, [r4, #4]
 80165bc:	e7ae      	b.n	801651c <_malloc_r+0x34>
 80165be:	463c      	mov	r4, r7
 80165c0:	687f      	ldr	r7, [r7, #4]
 80165c2:	e7b6      	b.n	8016532 <_malloc_r+0x4a>
 80165c4:	461a      	mov	r2, r3
 80165c6:	685b      	ldr	r3, [r3, #4]
 80165c8:	42a3      	cmp	r3, r4
 80165ca:	d1fb      	bne.n	80165c4 <_malloc_r+0xdc>
 80165cc:	2300      	movs	r3, #0
 80165ce:	6053      	str	r3, [r2, #4]
 80165d0:	e7de      	b.n	8016590 <_malloc_r+0xa8>
 80165d2:	230c      	movs	r3, #12
 80165d4:	6033      	str	r3, [r6, #0]
 80165d6:	4630      	mov	r0, r6
 80165d8:	f000 f80c 	bl	80165f4 <__malloc_unlock>
 80165dc:	e794      	b.n	8016508 <_malloc_r+0x20>
 80165de:	6005      	str	r5, [r0, #0]
 80165e0:	e7d6      	b.n	8016590 <_malloc_r+0xa8>
 80165e2:	bf00      	nop
 80165e4:	200023bc 	.word	0x200023bc

080165e8 <__malloc_lock>:
 80165e8:	4801      	ldr	r0, [pc, #4]	@ (80165f0 <__malloc_lock+0x8>)
 80165ea:	f001 bda8 	b.w	801813e <__retarget_lock_acquire_recursive>
 80165ee:	bf00      	nop
 80165f0:	20002500 	.word	0x20002500

080165f4 <__malloc_unlock>:
 80165f4:	4801      	ldr	r0, [pc, #4]	@ (80165fc <__malloc_unlock+0x8>)
 80165f6:	f001 bda3 	b.w	8018140 <__retarget_lock_release_recursive>
 80165fa:	bf00      	nop
 80165fc:	20002500 	.word	0x20002500

08016600 <_strtol_l.isra.0>:
 8016600:	2b24      	cmp	r3, #36	@ 0x24
 8016602:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016606:	4686      	mov	lr, r0
 8016608:	4690      	mov	r8, r2
 801660a:	d801      	bhi.n	8016610 <_strtol_l.isra.0+0x10>
 801660c:	2b01      	cmp	r3, #1
 801660e:	d106      	bne.n	801661e <_strtol_l.isra.0+0x1e>
 8016610:	f001 fd6a 	bl	80180e8 <__errno>
 8016614:	2316      	movs	r3, #22
 8016616:	6003      	str	r3, [r0, #0]
 8016618:	2000      	movs	r0, #0
 801661a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801661e:	4834      	ldr	r0, [pc, #208]	@ (80166f0 <_strtol_l.isra.0+0xf0>)
 8016620:	460d      	mov	r5, r1
 8016622:	462a      	mov	r2, r5
 8016624:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016628:	5d06      	ldrb	r6, [r0, r4]
 801662a:	f016 0608 	ands.w	r6, r6, #8
 801662e:	d1f8      	bne.n	8016622 <_strtol_l.isra.0+0x22>
 8016630:	2c2d      	cmp	r4, #45	@ 0x2d
 8016632:	d110      	bne.n	8016656 <_strtol_l.isra.0+0x56>
 8016634:	782c      	ldrb	r4, [r5, #0]
 8016636:	2601      	movs	r6, #1
 8016638:	1c95      	adds	r5, r2, #2
 801663a:	f033 0210 	bics.w	r2, r3, #16
 801663e:	d115      	bne.n	801666c <_strtol_l.isra.0+0x6c>
 8016640:	2c30      	cmp	r4, #48	@ 0x30
 8016642:	d10d      	bne.n	8016660 <_strtol_l.isra.0+0x60>
 8016644:	782a      	ldrb	r2, [r5, #0]
 8016646:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801664a:	2a58      	cmp	r2, #88	@ 0x58
 801664c:	d108      	bne.n	8016660 <_strtol_l.isra.0+0x60>
 801664e:	786c      	ldrb	r4, [r5, #1]
 8016650:	3502      	adds	r5, #2
 8016652:	2310      	movs	r3, #16
 8016654:	e00a      	b.n	801666c <_strtol_l.isra.0+0x6c>
 8016656:	2c2b      	cmp	r4, #43	@ 0x2b
 8016658:	bf04      	itt	eq
 801665a:	782c      	ldrbeq	r4, [r5, #0]
 801665c:	1c95      	addeq	r5, r2, #2
 801665e:	e7ec      	b.n	801663a <_strtol_l.isra.0+0x3a>
 8016660:	2b00      	cmp	r3, #0
 8016662:	d1f6      	bne.n	8016652 <_strtol_l.isra.0+0x52>
 8016664:	2c30      	cmp	r4, #48	@ 0x30
 8016666:	bf14      	ite	ne
 8016668:	230a      	movne	r3, #10
 801666a:	2308      	moveq	r3, #8
 801666c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016670:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016674:	2200      	movs	r2, #0
 8016676:	fbbc f9f3 	udiv	r9, ip, r3
 801667a:	4610      	mov	r0, r2
 801667c:	fb03 ca19 	mls	sl, r3, r9, ip
 8016680:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016684:	2f09      	cmp	r7, #9
 8016686:	d80f      	bhi.n	80166a8 <_strtol_l.isra.0+0xa8>
 8016688:	463c      	mov	r4, r7
 801668a:	42a3      	cmp	r3, r4
 801668c:	dd1b      	ble.n	80166c6 <_strtol_l.isra.0+0xc6>
 801668e:	1c57      	adds	r7, r2, #1
 8016690:	d007      	beq.n	80166a2 <_strtol_l.isra.0+0xa2>
 8016692:	4581      	cmp	r9, r0
 8016694:	d314      	bcc.n	80166c0 <_strtol_l.isra.0+0xc0>
 8016696:	d101      	bne.n	801669c <_strtol_l.isra.0+0x9c>
 8016698:	45a2      	cmp	sl, r4
 801669a:	db11      	blt.n	80166c0 <_strtol_l.isra.0+0xc0>
 801669c:	fb00 4003 	mla	r0, r0, r3, r4
 80166a0:	2201      	movs	r2, #1
 80166a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80166a6:	e7eb      	b.n	8016680 <_strtol_l.isra.0+0x80>
 80166a8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80166ac:	2f19      	cmp	r7, #25
 80166ae:	d801      	bhi.n	80166b4 <_strtol_l.isra.0+0xb4>
 80166b0:	3c37      	subs	r4, #55	@ 0x37
 80166b2:	e7ea      	b.n	801668a <_strtol_l.isra.0+0x8a>
 80166b4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80166b8:	2f19      	cmp	r7, #25
 80166ba:	d804      	bhi.n	80166c6 <_strtol_l.isra.0+0xc6>
 80166bc:	3c57      	subs	r4, #87	@ 0x57
 80166be:	e7e4      	b.n	801668a <_strtol_l.isra.0+0x8a>
 80166c0:	f04f 32ff 	mov.w	r2, #4294967295
 80166c4:	e7ed      	b.n	80166a2 <_strtol_l.isra.0+0xa2>
 80166c6:	1c53      	adds	r3, r2, #1
 80166c8:	d108      	bne.n	80166dc <_strtol_l.isra.0+0xdc>
 80166ca:	2322      	movs	r3, #34	@ 0x22
 80166cc:	f8ce 3000 	str.w	r3, [lr]
 80166d0:	4660      	mov	r0, ip
 80166d2:	f1b8 0f00 	cmp.w	r8, #0
 80166d6:	d0a0      	beq.n	801661a <_strtol_l.isra.0+0x1a>
 80166d8:	1e69      	subs	r1, r5, #1
 80166da:	e006      	b.n	80166ea <_strtol_l.isra.0+0xea>
 80166dc:	b106      	cbz	r6, 80166e0 <_strtol_l.isra.0+0xe0>
 80166de:	4240      	negs	r0, r0
 80166e0:	f1b8 0f00 	cmp.w	r8, #0
 80166e4:	d099      	beq.n	801661a <_strtol_l.isra.0+0x1a>
 80166e6:	2a00      	cmp	r2, #0
 80166e8:	d1f6      	bne.n	80166d8 <_strtol_l.isra.0+0xd8>
 80166ea:	f8c8 1000 	str.w	r1, [r8]
 80166ee:	e794      	b.n	801661a <_strtol_l.isra.0+0x1a>
 80166f0:	0801db01 	.word	0x0801db01

080166f4 <_strtol_r>:
 80166f4:	f7ff bf84 	b.w	8016600 <_strtol_l.isra.0>

080166f8 <swapfunc>:
 80166f8:	2b02      	cmp	r3, #2
 80166fa:	b510      	push	{r4, lr}
 80166fc:	d00a      	beq.n	8016714 <swapfunc+0x1c>
 80166fe:	0892      	lsrs	r2, r2, #2
 8016700:	3a01      	subs	r2, #1
 8016702:	6803      	ldr	r3, [r0, #0]
 8016704:	680c      	ldr	r4, [r1, #0]
 8016706:	f840 4b04 	str.w	r4, [r0], #4
 801670a:	2a00      	cmp	r2, #0
 801670c:	f841 3b04 	str.w	r3, [r1], #4
 8016710:	dcf6      	bgt.n	8016700 <swapfunc+0x8>
 8016712:	bd10      	pop	{r4, pc}
 8016714:	4402      	add	r2, r0
 8016716:	780c      	ldrb	r4, [r1, #0]
 8016718:	7803      	ldrb	r3, [r0, #0]
 801671a:	f800 4b01 	strb.w	r4, [r0], #1
 801671e:	f801 3b01 	strb.w	r3, [r1], #1
 8016722:	1a13      	subs	r3, r2, r0
 8016724:	2b00      	cmp	r3, #0
 8016726:	dcf6      	bgt.n	8016716 <swapfunc+0x1e>
 8016728:	e7f3      	b.n	8016712 <swapfunc+0x1a>

0801672a <med3.constprop.0>:
 801672a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801672c:	460f      	mov	r7, r1
 801672e:	4616      	mov	r6, r2
 8016730:	4604      	mov	r4, r0
 8016732:	461d      	mov	r5, r3
 8016734:	4798      	blx	r3
 8016736:	2800      	cmp	r0, #0
 8016738:	4631      	mov	r1, r6
 801673a:	4638      	mov	r0, r7
 801673c:	da0c      	bge.n	8016758 <med3.constprop.0+0x2e>
 801673e:	47a8      	blx	r5
 8016740:	2800      	cmp	r0, #0
 8016742:	da02      	bge.n	801674a <med3.constprop.0+0x20>
 8016744:	463c      	mov	r4, r7
 8016746:	4620      	mov	r0, r4
 8016748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801674a:	4631      	mov	r1, r6
 801674c:	4620      	mov	r0, r4
 801674e:	47a8      	blx	r5
 8016750:	2800      	cmp	r0, #0
 8016752:	daf8      	bge.n	8016746 <med3.constprop.0+0x1c>
 8016754:	4634      	mov	r4, r6
 8016756:	e7f6      	b.n	8016746 <med3.constprop.0+0x1c>
 8016758:	47a8      	blx	r5
 801675a:	2800      	cmp	r0, #0
 801675c:	dcf2      	bgt.n	8016744 <med3.constprop.0+0x1a>
 801675e:	4631      	mov	r1, r6
 8016760:	4620      	mov	r0, r4
 8016762:	47a8      	blx	r5
 8016764:	2800      	cmp	r0, #0
 8016766:	daf5      	bge.n	8016754 <med3.constprop.0+0x2a>
 8016768:	e7ed      	b.n	8016746 <med3.constprop.0+0x1c>

0801676a <qsort>:
 801676a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801676e:	b095      	sub	sp, #84	@ 0x54
 8016770:	4607      	mov	r7, r0
 8016772:	9300      	str	r3, [sp, #0]
 8016774:	ea40 0302 	orr.w	r3, r0, r2
 8016778:	079b      	lsls	r3, r3, #30
 801677a:	4615      	mov	r5, r2
 801677c:	d118      	bne.n	80167b0 <qsort+0x46>
 801677e:	f1b2 0804 	subs.w	r8, r2, #4
 8016782:	bf18      	it	ne
 8016784:	f04f 0801 	movne.w	r8, #1
 8016788:	2300      	movs	r3, #0
 801678a:	9301      	str	r3, [sp, #4]
 801678c:	fb05 f401 	mul.w	r4, r5, r1
 8016790:	193b      	adds	r3, r7, r4
 8016792:	2906      	cmp	r1, #6
 8016794:	eb07 0b05 	add.w	fp, r7, r5
 8016798:	9302      	str	r3, [sp, #8]
 801679a:	d828      	bhi.n	80167ee <qsort+0x84>
 801679c:	9b02      	ldr	r3, [sp, #8]
 801679e:	459b      	cmp	fp, r3
 80167a0:	d310      	bcc.n	80167c4 <qsort+0x5a>
 80167a2:	9b01      	ldr	r3, [sp, #4]
 80167a4:	2b00      	cmp	r3, #0
 80167a6:	f040 8117 	bne.w	80169d8 <qsort+0x26e>
 80167aa:	b015      	add	sp, #84	@ 0x54
 80167ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80167b0:	f04f 0802 	mov.w	r8, #2
 80167b4:	e7e8      	b.n	8016788 <qsort+0x1e>
 80167b6:	4643      	mov	r3, r8
 80167b8:	462a      	mov	r2, r5
 80167ba:	4631      	mov	r1, r6
 80167bc:	4620      	mov	r0, r4
 80167be:	f7ff ff9b 	bl	80166f8 <swapfunc>
 80167c2:	e00f      	b.n	80167e4 <qsort+0x7a>
 80167c4:	465c      	mov	r4, fp
 80167c6:	e00e      	b.n	80167e6 <qsort+0x7c>
 80167c8:	1b66      	subs	r6, r4, r5
 80167ca:	9b00      	ldr	r3, [sp, #0]
 80167cc:	4621      	mov	r1, r4
 80167ce:	4630      	mov	r0, r6
 80167d0:	4798      	blx	r3
 80167d2:	2800      	cmp	r0, #0
 80167d4:	dd09      	ble.n	80167ea <qsort+0x80>
 80167d6:	f1b8 0f00 	cmp.w	r8, #0
 80167da:	d1ec      	bne.n	80167b6 <qsort+0x4c>
 80167dc:	6823      	ldr	r3, [r4, #0]
 80167de:	6832      	ldr	r2, [r6, #0]
 80167e0:	6022      	str	r2, [r4, #0]
 80167e2:	6033      	str	r3, [r6, #0]
 80167e4:	4634      	mov	r4, r6
 80167e6:	42a7      	cmp	r7, r4
 80167e8:	d3ee      	bcc.n	80167c8 <qsort+0x5e>
 80167ea:	44ab      	add	fp, r5
 80167ec:	e7d6      	b.n	801679c <qsort+0x32>
 80167ee:	ea4f 0951 	mov.w	r9, r1, lsr #1
 80167f2:	1b64      	subs	r4, r4, r5
 80167f4:	2907      	cmp	r1, #7
 80167f6:	fb05 7909 	mla	r9, r5, r9, r7
 80167fa:	443c      	add	r4, r7
 80167fc:	d021      	beq.n	8016842 <qsort+0xd8>
 80167fe:	2928      	cmp	r1, #40	@ 0x28
 8016800:	d944      	bls.n	801688c <qsort+0x122>
 8016802:	08ce      	lsrs	r6, r1, #3
 8016804:	436e      	muls	r6, r5
 8016806:	9b00      	ldr	r3, [sp, #0]
 8016808:	eb07 0246 	add.w	r2, r7, r6, lsl #1
 801680c:	19b9      	adds	r1, r7, r6
 801680e:	4638      	mov	r0, r7
 8016810:	f7ff ff8b 	bl	801672a <med3.constprop.0>
 8016814:	4649      	mov	r1, r9
 8016816:	eb09 0206 	add.w	r2, r9, r6
 801681a:	9b00      	ldr	r3, [sp, #0]
 801681c:	4682      	mov	sl, r0
 801681e:	1b88      	subs	r0, r1, r6
 8016820:	f7ff ff83 	bl	801672a <med3.constprop.0>
 8016824:	4622      	mov	r2, r4
 8016826:	9b00      	ldr	r3, [sp, #0]
 8016828:	4681      	mov	r9, r0
 801682a:	1ba1      	subs	r1, r4, r6
 801682c:	eba4 0046 	sub.w	r0, r4, r6, lsl #1
 8016830:	f7ff ff7b 	bl	801672a <med3.constprop.0>
 8016834:	4602      	mov	r2, r0
 8016836:	4649      	mov	r1, r9
 8016838:	9b00      	ldr	r3, [sp, #0]
 801683a:	4650      	mov	r0, sl
 801683c:	f7ff ff75 	bl	801672a <med3.constprop.0>
 8016840:	4681      	mov	r9, r0
 8016842:	f1b8 0f00 	cmp.w	r8, #0
 8016846:	d124      	bne.n	8016892 <qsort+0x128>
 8016848:	683b      	ldr	r3, [r7, #0]
 801684a:	f8d9 2000 	ldr.w	r2, [r9]
 801684e:	603a      	str	r2, [r7, #0]
 8016850:	f8c9 3000 	str.w	r3, [r9]
 8016854:	46d9      	mov	r9, fp
 8016856:	46a2      	mov	sl, r4
 8016858:	465e      	mov	r6, fp
 801685a:	2300      	movs	r3, #0
 801685c:	45a1      	cmp	r9, r4
 801685e:	d836      	bhi.n	80168ce <qsort+0x164>
 8016860:	9303      	str	r3, [sp, #12]
 8016862:	4639      	mov	r1, r7
 8016864:	9b00      	ldr	r3, [sp, #0]
 8016866:	4648      	mov	r0, r9
 8016868:	4798      	blx	r3
 801686a:	2800      	cmp	r0, #0
 801686c:	9b03      	ldr	r3, [sp, #12]
 801686e:	dc2c      	bgt.n	80168ca <qsort+0x160>
 8016870:	d10a      	bne.n	8016888 <qsort+0x11e>
 8016872:	f1b8 0f00 	cmp.w	r8, #0
 8016876:	d113      	bne.n	80168a0 <qsort+0x136>
 8016878:	6833      	ldr	r3, [r6, #0]
 801687a:	f8d9 2000 	ldr.w	r2, [r9]
 801687e:	6032      	str	r2, [r6, #0]
 8016880:	f8c9 3000 	str.w	r3, [r9]
 8016884:	442e      	add	r6, r5
 8016886:	2301      	movs	r3, #1
 8016888:	44a9      	add	r9, r5
 801688a:	e7e7      	b.n	801685c <qsort+0xf2>
 801688c:	4622      	mov	r2, r4
 801688e:	46ba      	mov	sl, r7
 8016890:	e7d1      	b.n	8016836 <qsort+0xcc>
 8016892:	4643      	mov	r3, r8
 8016894:	462a      	mov	r2, r5
 8016896:	4649      	mov	r1, r9
 8016898:	4638      	mov	r0, r7
 801689a:	f7ff ff2d 	bl	80166f8 <swapfunc>
 801689e:	e7d9      	b.n	8016854 <qsort+0xea>
 80168a0:	4643      	mov	r3, r8
 80168a2:	462a      	mov	r2, r5
 80168a4:	4649      	mov	r1, r9
 80168a6:	4630      	mov	r0, r6
 80168a8:	f7ff ff26 	bl	80166f8 <swapfunc>
 80168ac:	e7ea      	b.n	8016884 <qsort+0x11a>
 80168ae:	d10b      	bne.n	80168c8 <qsort+0x15e>
 80168b0:	f1b8 0f00 	cmp.w	r8, #0
 80168b4:	d113      	bne.n	80168de <qsort+0x174>
 80168b6:	6823      	ldr	r3, [r4, #0]
 80168b8:	f8da 2000 	ldr.w	r2, [sl]
 80168bc:	6022      	str	r2, [r4, #0]
 80168be:	f8ca 3000 	str.w	r3, [sl]
 80168c2:	ebaa 0a05 	sub.w	sl, sl, r5
 80168c6:	2301      	movs	r3, #1
 80168c8:	1b64      	subs	r4, r4, r5
 80168ca:	45a1      	cmp	r9, r4
 80168cc:	d90e      	bls.n	80168ec <qsort+0x182>
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d140      	bne.n	8016954 <qsort+0x1ea>
 80168d2:	9b02      	ldr	r3, [sp, #8]
 80168d4:	459b      	cmp	fp, r3
 80168d6:	f4bf af64 	bcs.w	80167a2 <qsort+0x38>
 80168da:	465c      	mov	r4, fp
 80168dc:	e036      	b.n	801694c <qsort+0x1e2>
 80168de:	4643      	mov	r3, r8
 80168e0:	462a      	mov	r2, r5
 80168e2:	4651      	mov	r1, sl
 80168e4:	4620      	mov	r0, r4
 80168e6:	f7ff ff07 	bl	80166f8 <swapfunc>
 80168ea:	e7ea      	b.n	80168c2 <qsort+0x158>
 80168ec:	9303      	str	r3, [sp, #12]
 80168ee:	4639      	mov	r1, r7
 80168f0:	9b00      	ldr	r3, [sp, #0]
 80168f2:	4620      	mov	r0, r4
 80168f4:	4798      	blx	r3
 80168f6:	2800      	cmp	r0, #0
 80168f8:	9b03      	ldr	r3, [sp, #12]
 80168fa:	dad8      	bge.n	80168ae <qsort+0x144>
 80168fc:	f1b8 0f00 	cmp.w	r8, #0
 8016900:	d107      	bne.n	8016912 <qsort+0x1a8>
 8016902:	f8d9 3000 	ldr.w	r3, [r9]
 8016906:	6822      	ldr	r2, [r4, #0]
 8016908:	f8c9 2000 	str.w	r2, [r9]
 801690c:	6023      	str	r3, [r4, #0]
 801690e:	1b64      	subs	r4, r4, r5
 8016910:	e7b9      	b.n	8016886 <qsort+0x11c>
 8016912:	4643      	mov	r3, r8
 8016914:	462a      	mov	r2, r5
 8016916:	4621      	mov	r1, r4
 8016918:	4648      	mov	r0, r9
 801691a:	f7ff feed 	bl	80166f8 <swapfunc>
 801691e:	e7f6      	b.n	801690e <qsort+0x1a4>
 8016920:	4643      	mov	r3, r8
 8016922:	462a      	mov	r2, r5
 8016924:	4631      	mov	r1, r6
 8016926:	4620      	mov	r0, r4
 8016928:	f7ff fee6 	bl	80166f8 <swapfunc>
 801692c:	e00d      	b.n	801694a <qsort+0x1e0>
 801692e:	1b66      	subs	r6, r4, r5
 8016930:	9b00      	ldr	r3, [sp, #0]
 8016932:	4621      	mov	r1, r4
 8016934:	4630      	mov	r0, r6
 8016936:	4798      	blx	r3
 8016938:	2800      	cmp	r0, #0
 801693a:	dd09      	ble.n	8016950 <qsort+0x1e6>
 801693c:	f1b8 0f00 	cmp.w	r8, #0
 8016940:	d1ee      	bne.n	8016920 <qsort+0x1b6>
 8016942:	6823      	ldr	r3, [r4, #0]
 8016944:	6832      	ldr	r2, [r6, #0]
 8016946:	6022      	str	r2, [r4, #0]
 8016948:	6033      	str	r3, [r6, #0]
 801694a:	4634      	mov	r4, r6
 801694c:	42a7      	cmp	r7, r4
 801694e:	d3ee      	bcc.n	801692e <qsort+0x1c4>
 8016950:	44ab      	add	fp, r5
 8016952:	e7be      	b.n	80168d2 <qsort+0x168>
 8016954:	eba9 0b06 	sub.w	fp, r9, r6
 8016958:	1bf2      	subs	r2, r6, r7
 801695a:	455a      	cmp	r2, fp
 801695c:	bfa8      	it	ge
 801695e:	465a      	movge	r2, fp
 8016960:	b12a      	cbz	r2, 801696e <qsort+0x204>
 8016962:	4643      	mov	r3, r8
 8016964:	eba9 0102 	sub.w	r1, r9, r2
 8016968:	4638      	mov	r0, r7
 801696a:	f7ff fec5 	bl	80166f8 <swapfunc>
 801696e:	9b02      	ldr	r3, [sp, #8]
 8016970:	eba3 020a 	sub.w	r2, r3, sl
 8016974:	ebaa 0404 	sub.w	r4, sl, r4
 8016978:	1b52      	subs	r2, r2, r5
 801697a:	42a2      	cmp	r2, r4
 801697c:	bf28      	it	cs
 801697e:	4622      	movcs	r2, r4
 8016980:	b12a      	cbz	r2, 801698e <qsort+0x224>
 8016982:	9902      	ldr	r1, [sp, #8]
 8016984:	4643      	mov	r3, r8
 8016986:	1a89      	subs	r1, r1, r2
 8016988:	4648      	mov	r0, r9
 801698a:	f7ff feb5 	bl	80166f8 <swapfunc>
 801698e:	9b02      	ldr	r3, [sp, #8]
 8016990:	455c      	cmp	r4, fp
 8016992:	eba3 0604 	sub.w	r6, r3, r4
 8016996:	d805      	bhi.n	80169a4 <qsort+0x23a>
 8016998:	4623      	mov	r3, r4
 801699a:	465c      	mov	r4, fp
 801699c:	469b      	mov	fp, r3
 801699e:	4633      	mov	r3, r6
 80169a0:	463e      	mov	r6, r7
 80169a2:	461f      	mov	r7, r3
 80169a4:	45ab      	cmp	fp, r5
 80169a6:	d920      	bls.n	80169ea <qsort+0x280>
 80169a8:	fbbb f1f5 	udiv	r1, fp, r5
 80169ac:	9b01      	ldr	r3, [sp, #4]
 80169ae:	2b07      	cmp	r3, #7
 80169b0:	d80b      	bhi.n	80169ca <qsort+0x260>
 80169b2:	fbb4 f4f5 	udiv	r4, r4, r5
 80169b6:	aa14      	add	r2, sp, #80	@ 0x50
 80169b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80169bc:	f843 6c40 	str.w	r6, [r3, #-64]
 80169c0:	f843 4c3c 	str.w	r4, [r3, #-60]
 80169c4:	9b01      	ldr	r3, [sp, #4]
 80169c6:	3301      	adds	r3, #1
 80169c8:	e6df      	b.n	801678a <qsort+0x20>
 80169ca:	9b00      	ldr	r3, [sp, #0]
 80169cc:	462a      	mov	r2, r5
 80169ce:	4638      	mov	r0, r7
 80169d0:	f7ff fecb 	bl	801676a <qsort>
 80169d4:	42ac      	cmp	r4, r5
 80169d6:	d80b      	bhi.n	80169f0 <qsort+0x286>
 80169d8:	9b01      	ldr	r3, [sp, #4]
 80169da:	aa14      	add	r2, sp, #80	@ 0x50
 80169dc:	3b01      	subs	r3, #1
 80169de:	9301      	str	r3, [sp, #4]
 80169e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80169e4:	e953 7110 	ldrd	r7, r1, [r3, #-64]	@ 0x40
 80169e8:	e6d0      	b.n	801678c <qsort+0x22>
 80169ea:	42ac      	cmp	r4, r5
 80169ec:	f67f aed9 	bls.w	80167a2 <qsort+0x38>
 80169f0:	fbb4 f1f5 	udiv	r1, r4, r5
 80169f4:	4637      	mov	r7, r6
 80169f6:	e6c9      	b.n	801678c <qsort+0x22>

080169f8 <__cvt>:
 80169f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80169fc:	ec57 6b10 	vmov	r6, r7, d0
 8016a00:	2f00      	cmp	r7, #0
 8016a02:	460c      	mov	r4, r1
 8016a04:	4619      	mov	r1, r3
 8016a06:	463b      	mov	r3, r7
 8016a08:	bfbb      	ittet	lt
 8016a0a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8016a0e:	461f      	movlt	r7, r3
 8016a10:	2300      	movge	r3, #0
 8016a12:	232d      	movlt	r3, #45	@ 0x2d
 8016a14:	700b      	strb	r3, [r1, #0]
 8016a16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016a18:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8016a1c:	4691      	mov	r9, r2
 8016a1e:	f023 0820 	bic.w	r8, r3, #32
 8016a22:	bfbc      	itt	lt
 8016a24:	4632      	movlt	r2, r6
 8016a26:	4616      	movlt	r6, r2
 8016a28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016a2c:	d005      	beq.n	8016a3a <__cvt+0x42>
 8016a2e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8016a32:	d100      	bne.n	8016a36 <__cvt+0x3e>
 8016a34:	3401      	adds	r4, #1
 8016a36:	2102      	movs	r1, #2
 8016a38:	e000      	b.n	8016a3c <__cvt+0x44>
 8016a3a:	2103      	movs	r1, #3
 8016a3c:	ab03      	add	r3, sp, #12
 8016a3e:	9301      	str	r3, [sp, #4]
 8016a40:	ab02      	add	r3, sp, #8
 8016a42:	9300      	str	r3, [sp, #0]
 8016a44:	ec47 6b10 	vmov	d0, r6, r7
 8016a48:	4653      	mov	r3, sl
 8016a4a:	4622      	mov	r2, r4
 8016a4c:	f001 fc20 	bl	8018290 <_dtoa_r>
 8016a50:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8016a54:	4605      	mov	r5, r0
 8016a56:	d119      	bne.n	8016a8c <__cvt+0x94>
 8016a58:	f019 0f01 	tst.w	r9, #1
 8016a5c:	d00e      	beq.n	8016a7c <__cvt+0x84>
 8016a5e:	eb00 0904 	add.w	r9, r0, r4
 8016a62:	2200      	movs	r2, #0
 8016a64:	2300      	movs	r3, #0
 8016a66:	4630      	mov	r0, r6
 8016a68:	4639      	mov	r1, r7
 8016a6a:	f7ea f82d 	bl	8000ac8 <__aeabi_dcmpeq>
 8016a6e:	b108      	cbz	r0, 8016a74 <__cvt+0x7c>
 8016a70:	f8cd 900c 	str.w	r9, [sp, #12]
 8016a74:	2230      	movs	r2, #48	@ 0x30
 8016a76:	9b03      	ldr	r3, [sp, #12]
 8016a78:	454b      	cmp	r3, r9
 8016a7a:	d31e      	bcc.n	8016aba <__cvt+0xc2>
 8016a7c:	9b03      	ldr	r3, [sp, #12]
 8016a7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016a80:	1b5b      	subs	r3, r3, r5
 8016a82:	4628      	mov	r0, r5
 8016a84:	6013      	str	r3, [r2, #0]
 8016a86:	b004      	add	sp, #16
 8016a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016a8c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016a90:	eb00 0904 	add.w	r9, r0, r4
 8016a94:	d1e5      	bne.n	8016a62 <__cvt+0x6a>
 8016a96:	7803      	ldrb	r3, [r0, #0]
 8016a98:	2b30      	cmp	r3, #48	@ 0x30
 8016a9a:	d10a      	bne.n	8016ab2 <__cvt+0xba>
 8016a9c:	2200      	movs	r2, #0
 8016a9e:	2300      	movs	r3, #0
 8016aa0:	4630      	mov	r0, r6
 8016aa2:	4639      	mov	r1, r7
 8016aa4:	f7ea f810 	bl	8000ac8 <__aeabi_dcmpeq>
 8016aa8:	b918      	cbnz	r0, 8016ab2 <__cvt+0xba>
 8016aaa:	f1c4 0401 	rsb	r4, r4, #1
 8016aae:	f8ca 4000 	str.w	r4, [sl]
 8016ab2:	f8da 3000 	ldr.w	r3, [sl]
 8016ab6:	4499      	add	r9, r3
 8016ab8:	e7d3      	b.n	8016a62 <__cvt+0x6a>
 8016aba:	1c59      	adds	r1, r3, #1
 8016abc:	9103      	str	r1, [sp, #12]
 8016abe:	701a      	strb	r2, [r3, #0]
 8016ac0:	e7d9      	b.n	8016a76 <__cvt+0x7e>

08016ac2 <__exponent>:
 8016ac2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016ac4:	2900      	cmp	r1, #0
 8016ac6:	bfba      	itte	lt
 8016ac8:	4249      	neglt	r1, r1
 8016aca:	232d      	movlt	r3, #45	@ 0x2d
 8016acc:	232b      	movge	r3, #43	@ 0x2b
 8016ace:	2909      	cmp	r1, #9
 8016ad0:	7002      	strb	r2, [r0, #0]
 8016ad2:	7043      	strb	r3, [r0, #1]
 8016ad4:	dd29      	ble.n	8016b2a <__exponent+0x68>
 8016ad6:	f10d 0307 	add.w	r3, sp, #7
 8016ada:	461d      	mov	r5, r3
 8016adc:	270a      	movs	r7, #10
 8016ade:	461a      	mov	r2, r3
 8016ae0:	fbb1 f6f7 	udiv	r6, r1, r7
 8016ae4:	fb07 1416 	mls	r4, r7, r6, r1
 8016ae8:	3430      	adds	r4, #48	@ 0x30
 8016aea:	f802 4c01 	strb.w	r4, [r2, #-1]
 8016aee:	460c      	mov	r4, r1
 8016af0:	2c63      	cmp	r4, #99	@ 0x63
 8016af2:	f103 33ff 	add.w	r3, r3, #4294967295
 8016af6:	4631      	mov	r1, r6
 8016af8:	dcf1      	bgt.n	8016ade <__exponent+0x1c>
 8016afa:	3130      	adds	r1, #48	@ 0x30
 8016afc:	1e94      	subs	r4, r2, #2
 8016afe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8016b02:	1c41      	adds	r1, r0, #1
 8016b04:	4623      	mov	r3, r4
 8016b06:	42ab      	cmp	r3, r5
 8016b08:	d30a      	bcc.n	8016b20 <__exponent+0x5e>
 8016b0a:	f10d 0309 	add.w	r3, sp, #9
 8016b0e:	1a9b      	subs	r3, r3, r2
 8016b10:	42ac      	cmp	r4, r5
 8016b12:	bf88      	it	hi
 8016b14:	2300      	movhi	r3, #0
 8016b16:	3302      	adds	r3, #2
 8016b18:	4403      	add	r3, r0
 8016b1a:	1a18      	subs	r0, r3, r0
 8016b1c:	b003      	add	sp, #12
 8016b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016b20:	f813 6b01 	ldrb.w	r6, [r3], #1
 8016b24:	f801 6f01 	strb.w	r6, [r1, #1]!
 8016b28:	e7ed      	b.n	8016b06 <__exponent+0x44>
 8016b2a:	2330      	movs	r3, #48	@ 0x30
 8016b2c:	3130      	adds	r1, #48	@ 0x30
 8016b2e:	7083      	strb	r3, [r0, #2]
 8016b30:	70c1      	strb	r1, [r0, #3]
 8016b32:	1d03      	adds	r3, r0, #4
 8016b34:	e7f1      	b.n	8016b1a <__exponent+0x58>
	...

08016b38 <_printf_float>:
 8016b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b3c:	b08d      	sub	sp, #52	@ 0x34
 8016b3e:	460c      	mov	r4, r1
 8016b40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8016b44:	4616      	mov	r6, r2
 8016b46:	461f      	mov	r7, r3
 8016b48:	4605      	mov	r5, r0
 8016b4a:	f001 fa73 	bl	8018034 <_localeconv_r>
 8016b4e:	6803      	ldr	r3, [r0, #0]
 8016b50:	9304      	str	r3, [sp, #16]
 8016b52:	4618      	mov	r0, r3
 8016b54:	f7e9 fb8c 	bl	8000270 <strlen>
 8016b58:	2300      	movs	r3, #0
 8016b5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8016b5c:	f8d8 3000 	ldr.w	r3, [r8]
 8016b60:	9005      	str	r0, [sp, #20]
 8016b62:	3307      	adds	r3, #7
 8016b64:	f023 0307 	bic.w	r3, r3, #7
 8016b68:	f103 0208 	add.w	r2, r3, #8
 8016b6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8016b70:	f8d4 b000 	ldr.w	fp, [r4]
 8016b74:	f8c8 2000 	str.w	r2, [r8]
 8016b78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016b7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8016b80:	9307      	str	r3, [sp, #28]
 8016b82:	f8cd 8018 	str.w	r8, [sp, #24]
 8016b86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8016b8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016b8e:	4b9c      	ldr	r3, [pc, #624]	@ (8016e00 <_printf_float+0x2c8>)
 8016b90:	f04f 32ff 	mov.w	r2, #4294967295
 8016b94:	f7e9 ffca 	bl	8000b2c <__aeabi_dcmpun>
 8016b98:	bb70      	cbnz	r0, 8016bf8 <_printf_float+0xc0>
 8016b9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016b9e:	4b98      	ldr	r3, [pc, #608]	@ (8016e00 <_printf_float+0x2c8>)
 8016ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8016ba4:	f7e9 ffa4 	bl	8000af0 <__aeabi_dcmple>
 8016ba8:	bb30      	cbnz	r0, 8016bf8 <_printf_float+0xc0>
 8016baa:	2200      	movs	r2, #0
 8016bac:	2300      	movs	r3, #0
 8016bae:	4640      	mov	r0, r8
 8016bb0:	4649      	mov	r1, r9
 8016bb2:	f7e9 ff93 	bl	8000adc <__aeabi_dcmplt>
 8016bb6:	b110      	cbz	r0, 8016bbe <_printf_float+0x86>
 8016bb8:	232d      	movs	r3, #45	@ 0x2d
 8016bba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016bbe:	4a91      	ldr	r2, [pc, #580]	@ (8016e04 <_printf_float+0x2cc>)
 8016bc0:	4b91      	ldr	r3, [pc, #580]	@ (8016e08 <_printf_float+0x2d0>)
 8016bc2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8016bc6:	bf8c      	ite	hi
 8016bc8:	4690      	movhi	r8, r2
 8016bca:	4698      	movls	r8, r3
 8016bcc:	2303      	movs	r3, #3
 8016bce:	6123      	str	r3, [r4, #16]
 8016bd0:	f02b 0304 	bic.w	r3, fp, #4
 8016bd4:	6023      	str	r3, [r4, #0]
 8016bd6:	f04f 0900 	mov.w	r9, #0
 8016bda:	9700      	str	r7, [sp, #0]
 8016bdc:	4633      	mov	r3, r6
 8016bde:	aa0b      	add	r2, sp, #44	@ 0x2c
 8016be0:	4621      	mov	r1, r4
 8016be2:	4628      	mov	r0, r5
 8016be4:	f000 fb1e 	bl	8017224 <_printf_common>
 8016be8:	3001      	adds	r0, #1
 8016bea:	f040 808d 	bne.w	8016d08 <_printf_float+0x1d0>
 8016bee:	f04f 30ff 	mov.w	r0, #4294967295
 8016bf2:	b00d      	add	sp, #52	@ 0x34
 8016bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016bf8:	4642      	mov	r2, r8
 8016bfa:	464b      	mov	r3, r9
 8016bfc:	4640      	mov	r0, r8
 8016bfe:	4649      	mov	r1, r9
 8016c00:	f7e9 ff94 	bl	8000b2c <__aeabi_dcmpun>
 8016c04:	b140      	cbz	r0, 8016c18 <_printf_float+0xe0>
 8016c06:	464b      	mov	r3, r9
 8016c08:	2b00      	cmp	r3, #0
 8016c0a:	bfbc      	itt	lt
 8016c0c:	232d      	movlt	r3, #45	@ 0x2d
 8016c0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8016c12:	4a7e      	ldr	r2, [pc, #504]	@ (8016e0c <_printf_float+0x2d4>)
 8016c14:	4b7e      	ldr	r3, [pc, #504]	@ (8016e10 <_printf_float+0x2d8>)
 8016c16:	e7d4      	b.n	8016bc2 <_printf_float+0x8a>
 8016c18:	6863      	ldr	r3, [r4, #4]
 8016c1a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8016c1e:	9206      	str	r2, [sp, #24]
 8016c20:	1c5a      	adds	r2, r3, #1
 8016c22:	d13b      	bne.n	8016c9c <_printf_float+0x164>
 8016c24:	2306      	movs	r3, #6
 8016c26:	6063      	str	r3, [r4, #4]
 8016c28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8016c2c:	2300      	movs	r3, #0
 8016c2e:	6022      	str	r2, [r4, #0]
 8016c30:	9303      	str	r3, [sp, #12]
 8016c32:	ab0a      	add	r3, sp, #40	@ 0x28
 8016c34:	e9cd a301 	strd	sl, r3, [sp, #4]
 8016c38:	ab09      	add	r3, sp, #36	@ 0x24
 8016c3a:	9300      	str	r3, [sp, #0]
 8016c3c:	6861      	ldr	r1, [r4, #4]
 8016c3e:	ec49 8b10 	vmov	d0, r8, r9
 8016c42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8016c46:	4628      	mov	r0, r5
 8016c48:	f7ff fed6 	bl	80169f8 <__cvt>
 8016c4c:	9b06      	ldr	r3, [sp, #24]
 8016c4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016c50:	2b47      	cmp	r3, #71	@ 0x47
 8016c52:	4680      	mov	r8, r0
 8016c54:	d129      	bne.n	8016caa <_printf_float+0x172>
 8016c56:	1cc8      	adds	r0, r1, #3
 8016c58:	db02      	blt.n	8016c60 <_printf_float+0x128>
 8016c5a:	6863      	ldr	r3, [r4, #4]
 8016c5c:	4299      	cmp	r1, r3
 8016c5e:	dd41      	ble.n	8016ce4 <_printf_float+0x1ac>
 8016c60:	f1aa 0a02 	sub.w	sl, sl, #2
 8016c64:	fa5f fa8a 	uxtb.w	sl, sl
 8016c68:	3901      	subs	r1, #1
 8016c6a:	4652      	mov	r2, sl
 8016c6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8016c70:	9109      	str	r1, [sp, #36]	@ 0x24
 8016c72:	f7ff ff26 	bl	8016ac2 <__exponent>
 8016c76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016c78:	1813      	adds	r3, r2, r0
 8016c7a:	2a01      	cmp	r2, #1
 8016c7c:	4681      	mov	r9, r0
 8016c7e:	6123      	str	r3, [r4, #16]
 8016c80:	dc02      	bgt.n	8016c88 <_printf_float+0x150>
 8016c82:	6822      	ldr	r2, [r4, #0]
 8016c84:	07d2      	lsls	r2, r2, #31
 8016c86:	d501      	bpl.n	8016c8c <_printf_float+0x154>
 8016c88:	3301      	adds	r3, #1
 8016c8a:	6123      	str	r3, [r4, #16]
 8016c8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	d0a2      	beq.n	8016bda <_printf_float+0xa2>
 8016c94:	232d      	movs	r3, #45	@ 0x2d
 8016c96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016c9a:	e79e      	b.n	8016bda <_printf_float+0xa2>
 8016c9c:	9a06      	ldr	r2, [sp, #24]
 8016c9e:	2a47      	cmp	r2, #71	@ 0x47
 8016ca0:	d1c2      	bne.n	8016c28 <_printf_float+0xf0>
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d1c0      	bne.n	8016c28 <_printf_float+0xf0>
 8016ca6:	2301      	movs	r3, #1
 8016ca8:	e7bd      	b.n	8016c26 <_printf_float+0xee>
 8016caa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016cae:	d9db      	bls.n	8016c68 <_printf_float+0x130>
 8016cb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8016cb4:	d118      	bne.n	8016ce8 <_printf_float+0x1b0>
 8016cb6:	2900      	cmp	r1, #0
 8016cb8:	6863      	ldr	r3, [r4, #4]
 8016cba:	dd0b      	ble.n	8016cd4 <_printf_float+0x19c>
 8016cbc:	6121      	str	r1, [r4, #16]
 8016cbe:	b913      	cbnz	r3, 8016cc6 <_printf_float+0x18e>
 8016cc0:	6822      	ldr	r2, [r4, #0]
 8016cc2:	07d0      	lsls	r0, r2, #31
 8016cc4:	d502      	bpl.n	8016ccc <_printf_float+0x194>
 8016cc6:	3301      	adds	r3, #1
 8016cc8:	440b      	add	r3, r1
 8016cca:	6123      	str	r3, [r4, #16]
 8016ccc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8016cce:	f04f 0900 	mov.w	r9, #0
 8016cd2:	e7db      	b.n	8016c8c <_printf_float+0x154>
 8016cd4:	b913      	cbnz	r3, 8016cdc <_printf_float+0x1a4>
 8016cd6:	6822      	ldr	r2, [r4, #0]
 8016cd8:	07d2      	lsls	r2, r2, #31
 8016cda:	d501      	bpl.n	8016ce0 <_printf_float+0x1a8>
 8016cdc:	3302      	adds	r3, #2
 8016cde:	e7f4      	b.n	8016cca <_printf_float+0x192>
 8016ce0:	2301      	movs	r3, #1
 8016ce2:	e7f2      	b.n	8016cca <_printf_float+0x192>
 8016ce4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8016ce8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016cea:	4299      	cmp	r1, r3
 8016cec:	db05      	blt.n	8016cfa <_printf_float+0x1c2>
 8016cee:	6823      	ldr	r3, [r4, #0]
 8016cf0:	6121      	str	r1, [r4, #16]
 8016cf2:	07d8      	lsls	r0, r3, #31
 8016cf4:	d5ea      	bpl.n	8016ccc <_printf_float+0x194>
 8016cf6:	1c4b      	adds	r3, r1, #1
 8016cf8:	e7e7      	b.n	8016cca <_printf_float+0x192>
 8016cfa:	2900      	cmp	r1, #0
 8016cfc:	bfd4      	ite	le
 8016cfe:	f1c1 0202 	rsble	r2, r1, #2
 8016d02:	2201      	movgt	r2, #1
 8016d04:	4413      	add	r3, r2
 8016d06:	e7e0      	b.n	8016cca <_printf_float+0x192>
 8016d08:	6823      	ldr	r3, [r4, #0]
 8016d0a:	055a      	lsls	r2, r3, #21
 8016d0c:	d407      	bmi.n	8016d1e <_printf_float+0x1e6>
 8016d0e:	6923      	ldr	r3, [r4, #16]
 8016d10:	4642      	mov	r2, r8
 8016d12:	4631      	mov	r1, r6
 8016d14:	4628      	mov	r0, r5
 8016d16:	47b8      	blx	r7
 8016d18:	3001      	adds	r0, #1
 8016d1a:	d12b      	bne.n	8016d74 <_printf_float+0x23c>
 8016d1c:	e767      	b.n	8016bee <_printf_float+0xb6>
 8016d1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016d22:	f240 80dd 	bls.w	8016ee0 <_printf_float+0x3a8>
 8016d26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016d2a:	2200      	movs	r2, #0
 8016d2c:	2300      	movs	r3, #0
 8016d2e:	f7e9 fecb 	bl	8000ac8 <__aeabi_dcmpeq>
 8016d32:	2800      	cmp	r0, #0
 8016d34:	d033      	beq.n	8016d9e <_printf_float+0x266>
 8016d36:	4a37      	ldr	r2, [pc, #220]	@ (8016e14 <_printf_float+0x2dc>)
 8016d38:	2301      	movs	r3, #1
 8016d3a:	4631      	mov	r1, r6
 8016d3c:	4628      	mov	r0, r5
 8016d3e:	47b8      	blx	r7
 8016d40:	3001      	adds	r0, #1
 8016d42:	f43f af54 	beq.w	8016bee <_printf_float+0xb6>
 8016d46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8016d4a:	4543      	cmp	r3, r8
 8016d4c:	db02      	blt.n	8016d54 <_printf_float+0x21c>
 8016d4e:	6823      	ldr	r3, [r4, #0]
 8016d50:	07d8      	lsls	r0, r3, #31
 8016d52:	d50f      	bpl.n	8016d74 <_printf_float+0x23c>
 8016d54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016d58:	4631      	mov	r1, r6
 8016d5a:	4628      	mov	r0, r5
 8016d5c:	47b8      	blx	r7
 8016d5e:	3001      	adds	r0, #1
 8016d60:	f43f af45 	beq.w	8016bee <_printf_float+0xb6>
 8016d64:	f04f 0900 	mov.w	r9, #0
 8016d68:	f108 38ff 	add.w	r8, r8, #4294967295
 8016d6c:	f104 0a1a 	add.w	sl, r4, #26
 8016d70:	45c8      	cmp	r8, r9
 8016d72:	dc09      	bgt.n	8016d88 <_printf_float+0x250>
 8016d74:	6823      	ldr	r3, [r4, #0]
 8016d76:	079b      	lsls	r3, r3, #30
 8016d78:	f100 8103 	bmi.w	8016f82 <_printf_float+0x44a>
 8016d7c:	68e0      	ldr	r0, [r4, #12]
 8016d7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016d80:	4298      	cmp	r0, r3
 8016d82:	bfb8      	it	lt
 8016d84:	4618      	movlt	r0, r3
 8016d86:	e734      	b.n	8016bf2 <_printf_float+0xba>
 8016d88:	2301      	movs	r3, #1
 8016d8a:	4652      	mov	r2, sl
 8016d8c:	4631      	mov	r1, r6
 8016d8e:	4628      	mov	r0, r5
 8016d90:	47b8      	blx	r7
 8016d92:	3001      	adds	r0, #1
 8016d94:	f43f af2b 	beq.w	8016bee <_printf_float+0xb6>
 8016d98:	f109 0901 	add.w	r9, r9, #1
 8016d9c:	e7e8      	b.n	8016d70 <_printf_float+0x238>
 8016d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	dc39      	bgt.n	8016e18 <_printf_float+0x2e0>
 8016da4:	4a1b      	ldr	r2, [pc, #108]	@ (8016e14 <_printf_float+0x2dc>)
 8016da6:	2301      	movs	r3, #1
 8016da8:	4631      	mov	r1, r6
 8016daa:	4628      	mov	r0, r5
 8016dac:	47b8      	blx	r7
 8016dae:	3001      	adds	r0, #1
 8016db0:	f43f af1d 	beq.w	8016bee <_printf_float+0xb6>
 8016db4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8016db8:	ea59 0303 	orrs.w	r3, r9, r3
 8016dbc:	d102      	bne.n	8016dc4 <_printf_float+0x28c>
 8016dbe:	6823      	ldr	r3, [r4, #0]
 8016dc0:	07d9      	lsls	r1, r3, #31
 8016dc2:	d5d7      	bpl.n	8016d74 <_printf_float+0x23c>
 8016dc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016dc8:	4631      	mov	r1, r6
 8016dca:	4628      	mov	r0, r5
 8016dcc:	47b8      	blx	r7
 8016dce:	3001      	adds	r0, #1
 8016dd0:	f43f af0d 	beq.w	8016bee <_printf_float+0xb6>
 8016dd4:	f04f 0a00 	mov.w	sl, #0
 8016dd8:	f104 0b1a 	add.w	fp, r4, #26
 8016ddc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016dde:	425b      	negs	r3, r3
 8016de0:	4553      	cmp	r3, sl
 8016de2:	dc01      	bgt.n	8016de8 <_printf_float+0x2b0>
 8016de4:	464b      	mov	r3, r9
 8016de6:	e793      	b.n	8016d10 <_printf_float+0x1d8>
 8016de8:	2301      	movs	r3, #1
 8016dea:	465a      	mov	r2, fp
 8016dec:	4631      	mov	r1, r6
 8016dee:	4628      	mov	r0, r5
 8016df0:	47b8      	blx	r7
 8016df2:	3001      	adds	r0, #1
 8016df4:	f43f aefb 	beq.w	8016bee <_printf_float+0xb6>
 8016df8:	f10a 0a01 	add.w	sl, sl, #1
 8016dfc:	e7ee      	b.n	8016ddc <_printf_float+0x2a4>
 8016dfe:	bf00      	nop
 8016e00:	7fefffff 	.word	0x7fefffff
 8016e04:	0801d320 	.word	0x0801d320
 8016e08:	0801d31c 	.word	0x0801d31c
 8016e0c:	0801d328 	.word	0x0801d328
 8016e10:	0801d324 	.word	0x0801d324
 8016e14:	0801daf1 	.word	0x0801daf1
 8016e18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016e1a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016e1e:	4553      	cmp	r3, sl
 8016e20:	bfa8      	it	ge
 8016e22:	4653      	movge	r3, sl
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	4699      	mov	r9, r3
 8016e28:	dc36      	bgt.n	8016e98 <_printf_float+0x360>
 8016e2a:	f04f 0b00 	mov.w	fp, #0
 8016e2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016e32:	f104 021a 	add.w	r2, r4, #26
 8016e36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016e38:	9306      	str	r3, [sp, #24]
 8016e3a:	eba3 0309 	sub.w	r3, r3, r9
 8016e3e:	455b      	cmp	r3, fp
 8016e40:	dc31      	bgt.n	8016ea6 <_printf_float+0x36e>
 8016e42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e44:	459a      	cmp	sl, r3
 8016e46:	dc3a      	bgt.n	8016ebe <_printf_float+0x386>
 8016e48:	6823      	ldr	r3, [r4, #0]
 8016e4a:	07da      	lsls	r2, r3, #31
 8016e4c:	d437      	bmi.n	8016ebe <_printf_float+0x386>
 8016e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e50:	ebaa 0903 	sub.w	r9, sl, r3
 8016e54:	9b06      	ldr	r3, [sp, #24]
 8016e56:	ebaa 0303 	sub.w	r3, sl, r3
 8016e5a:	4599      	cmp	r9, r3
 8016e5c:	bfa8      	it	ge
 8016e5e:	4699      	movge	r9, r3
 8016e60:	f1b9 0f00 	cmp.w	r9, #0
 8016e64:	dc33      	bgt.n	8016ece <_printf_float+0x396>
 8016e66:	f04f 0800 	mov.w	r8, #0
 8016e6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016e6e:	f104 0b1a 	add.w	fp, r4, #26
 8016e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e74:	ebaa 0303 	sub.w	r3, sl, r3
 8016e78:	eba3 0309 	sub.w	r3, r3, r9
 8016e7c:	4543      	cmp	r3, r8
 8016e7e:	f77f af79 	ble.w	8016d74 <_printf_float+0x23c>
 8016e82:	2301      	movs	r3, #1
 8016e84:	465a      	mov	r2, fp
 8016e86:	4631      	mov	r1, r6
 8016e88:	4628      	mov	r0, r5
 8016e8a:	47b8      	blx	r7
 8016e8c:	3001      	adds	r0, #1
 8016e8e:	f43f aeae 	beq.w	8016bee <_printf_float+0xb6>
 8016e92:	f108 0801 	add.w	r8, r8, #1
 8016e96:	e7ec      	b.n	8016e72 <_printf_float+0x33a>
 8016e98:	4642      	mov	r2, r8
 8016e9a:	4631      	mov	r1, r6
 8016e9c:	4628      	mov	r0, r5
 8016e9e:	47b8      	blx	r7
 8016ea0:	3001      	adds	r0, #1
 8016ea2:	d1c2      	bne.n	8016e2a <_printf_float+0x2f2>
 8016ea4:	e6a3      	b.n	8016bee <_printf_float+0xb6>
 8016ea6:	2301      	movs	r3, #1
 8016ea8:	4631      	mov	r1, r6
 8016eaa:	4628      	mov	r0, r5
 8016eac:	9206      	str	r2, [sp, #24]
 8016eae:	47b8      	blx	r7
 8016eb0:	3001      	adds	r0, #1
 8016eb2:	f43f ae9c 	beq.w	8016bee <_printf_float+0xb6>
 8016eb6:	9a06      	ldr	r2, [sp, #24]
 8016eb8:	f10b 0b01 	add.w	fp, fp, #1
 8016ebc:	e7bb      	b.n	8016e36 <_printf_float+0x2fe>
 8016ebe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016ec2:	4631      	mov	r1, r6
 8016ec4:	4628      	mov	r0, r5
 8016ec6:	47b8      	blx	r7
 8016ec8:	3001      	adds	r0, #1
 8016eca:	d1c0      	bne.n	8016e4e <_printf_float+0x316>
 8016ecc:	e68f      	b.n	8016bee <_printf_float+0xb6>
 8016ece:	9a06      	ldr	r2, [sp, #24]
 8016ed0:	464b      	mov	r3, r9
 8016ed2:	4442      	add	r2, r8
 8016ed4:	4631      	mov	r1, r6
 8016ed6:	4628      	mov	r0, r5
 8016ed8:	47b8      	blx	r7
 8016eda:	3001      	adds	r0, #1
 8016edc:	d1c3      	bne.n	8016e66 <_printf_float+0x32e>
 8016ede:	e686      	b.n	8016bee <_printf_float+0xb6>
 8016ee0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016ee4:	f1ba 0f01 	cmp.w	sl, #1
 8016ee8:	dc01      	bgt.n	8016eee <_printf_float+0x3b6>
 8016eea:	07db      	lsls	r3, r3, #31
 8016eec:	d536      	bpl.n	8016f5c <_printf_float+0x424>
 8016eee:	2301      	movs	r3, #1
 8016ef0:	4642      	mov	r2, r8
 8016ef2:	4631      	mov	r1, r6
 8016ef4:	4628      	mov	r0, r5
 8016ef6:	47b8      	blx	r7
 8016ef8:	3001      	adds	r0, #1
 8016efa:	f43f ae78 	beq.w	8016bee <_printf_float+0xb6>
 8016efe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016f02:	4631      	mov	r1, r6
 8016f04:	4628      	mov	r0, r5
 8016f06:	47b8      	blx	r7
 8016f08:	3001      	adds	r0, #1
 8016f0a:	f43f ae70 	beq.w	8016bee <_printf_float+0xb6>
 8016f0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016f12:	2200      	movs	r2, #0
 8016f14:	2300      	movs	r3, #0
 8016f16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016f1a:	f7e9 fdd5 	bl	8000ac8 <__aeabi_dcmpeq>
 8016f1e:	b9c0      	cbnz	r0, 8016f52 <_printf_float+0x41a>
 8016f20:	4653      	mov	r3, sl
 8016f22:	f108 0201 	add.w	r2, r8, #1
 8016f26:	4631      	mov	r1, r6
 8016f28:	4628      	mov	r0, r5
 8016f2a:	47b8      	blx	r7
 8016f2c:	3001      	adds	r0, #1
 8016f2e:	d10c      	bne.n	8016f4a <_printf_float+0x412>
 8016f30:	e65d      	b.n	8016bee <_printf_float+0xb6>
 8016f32:	2301      	movs	r3, #1
 8016f34:	465a      	mov	r2, fp
 8016f36:	4631      	mov	r1, r6
 8016f38:	4628      	mov	r0, r5
 8016f3a:	47b8      	blx	r7
 8016f3c:	3001      	adds	r0, #1
 8016f3e:	f43f ae56 	beq.w	8016bee <_printf_float+0xb6>
 8016f42:	f108 0801 	add.w	r8, r8, #1
 8016f46:	45d0      	cmp	r8, sl
 8016f48:	dbf3      	blt.n	8016f32 <_printf_float+0x3fa>
 8016f4a:	464b      	mov	r3, r9
 8016f4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8016f50:	e6df      	b.n	8016d12 <_printf_float+0x1da>
 8016f52:	f04f 0800 	mov.w	r8, #0
 8016f56:	f104 0b1a 	add.w	fp, r4, #26
 8016f5a:	e7f4      	b.n	8016f46 <_printf_float+0x40e>
 8016f5c:	2301      	movs	r3, #1
 8016f5e:	4642      	mov	r2, r8
 8016f60:	e7e1      	b.n	8016f26 <_printf_float+0x3ee>
 8016f62:	2301      	movs	r3, #1
 8016f64:	464a      	mov	r2, r9
 8016f66:	4631      	mov	r1, r6
 8016f68:	4628      	mov	r0, r5
 8016f6a:	47b8      	blx	r7
 8016f6c:	3001      	adds	r0, #1
 8016f6e:	f43f ae3e 	beq.w	8016bee <_printf_float+0xb6>
 8016f72:	f108 0801 	add.w	r8, r8, #1
 8016f76:	68e3      	ldr	r3, [r4, #12]
 8016f78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016f7a:	1a5b      	subs	r3, r3, r1
 8016f7c:	4543      	cmp	r3, r8
 8016f7e:	dcf0      	bgt.n	8016f62 <_printf_float+0x42a>
 8016f80:	e6fc      	b.n	8016d7c <_printf_float+0x244>
 8016f82:	f04f 0800 	mov.w	r8, #0
 8016f86:	f104 0919 	add.w	r9, r4, #25
 8016f8a:	e7f4      	b.n	8016f76 <_printf_float+0x43e>

08016f8c <__sfputc_r>:
 8016f8c:	6893      	ldr	r3, [r2, #8]
 8016f8e:	3b01      	subs	r3, #1
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	b410      	push	{r4}
 8016f94:	6093      	str	r3, [r2, #8]
 8016f96:	da08      	bge.n	8016faa <__sfputc_r+0x1e>
 8016f98:	6994      	ldr	r4, [r2, #24]
 8016f9a:	42a3      	cmp	r3, r4
 8016f9c:	db01      	blt.n	8016fa2 <__sfputc_r+0x16>
 8016f9e:	290a      	cmp	r1, #10
 8016fa0:	d103      	bne.n	8016faa <__sfputc_r+0x1e>
 8016fa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016fa6:	f000 bd9d 	b.w	8017ae4 <__swbuf_r>
 8016faa:	6813      	ldr	r3, [r2, #0]
 8016fac:	1c58      	adds	r0, r3, #1
 8016fae:	6010      	str	r0, [r2, #0]
 8016fb0:	7019      	strb	r1, [r3, #0]
 8016fb2:	4608      	mov	r0, r1
 8016fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016fb8:	4770      	bx	lr

08016fba <__sfputs_r>:
 8016fba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016fbc:	4606      	mov	r6, r0
 8016fbe:	460f      	mov	r7, r1
 8016fc0:	4614      	mov	r4, r2
 8016fc2:	18d5      	adds	r5, r2, r3
 8016fc4:	42ac      	cmp	r4, r5
 8016fc6:	d101      	bne.n	8016fcc <__sfputs_r+0x12>
 8016fc8:	2000      	movs	r0, #0
 8016fca:	e007      	b.n	8016fdc <__sfputs_r+0x22>
 8016fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016fd0:	463a      	mov	r2, r7
 8016fd2:	4630      	mov	r0, r6
 8016fd4:	f7ff ffda 	bl	8016f8c <__sfputc_r>
 8016fd8:	1c43      	adds	r3, r0, #1
 8016fda:	d1f3      	bne.n	8016fc4 <__sfputs_r+0xa>
 8016fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016fe0 <_vfiprintf_r>:
 8016fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fe4:	460d      	mov	r5, r1
 8016fe6:	b09d      	sub	sp, #116	@ 0x74
 8016fe8:	4614      	mov	r4, r2
 8016fea:	4698      	mov	r8, r3
 8016fec:	4606      	mov	r6, r0
 8016fee:	b118      	cbz	r0, 8016ff8 <_vfiprintf_r+0x18>
 8016ff0:	6a03      	ldr	r3, [r0, #32]
 8016ff2:	b90b      	cbnz	r3, 8016ff8 <_vfiprintf_r+0x18>
 8016ff4:	f000 fb2e 	bl	8017654 <__sinit>
 8016ff8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016ffa:	07d9      	lsls	r1, r3, #31
 8016ffc:	d405      	bmi.n	801700a <_vfiprintf_r+0x2a>
 8016ffe:	89ab      	ldrh	r3, [r5, #12]
 8017000:	059a      	lsls	r2, r3, #22
 8017002:	d402      	bmi.n	801700a <_vfiprintf_r+0x2a>
 8017004:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017006:	f001 f89a 	bl	801813e <__retarget_lock_acquire_recursive>
 801700a:	89ab      	ldrh	r3, [r5, #12]
 801700c:	071b      	lsls	r3, r3, #28
 801700e:	d501      	bpl.n	8017014 <_vfiprintf_r+0x34>
 8017010:	692b      	ldr	r3, [r5, #16]
 8017012:	b99b      	cbnz	r3, 801703c <_vfiprintf_r+0x5c>
 8017014:	4629      	mov	r1, r5
 8017016:	4630      	mov	r0, r6
 8017018:	f000 fda2 	bl	8017b60 <__swsetup_r>
 801701c:	b170      	cbz	r0, 801703c <_vfiprintf_r+0x5c>
 801701e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017020:	07dc      	lsls	r4, r3, #31
 8017022:	d504      	bpl.n	801702e <_vfiprintf_r+0x4e>
 8017024:	f04f 30ff 	mov.w	r0, #4294967295
 8017028:	b01d      	add	sp, #116	@ 0x74
 801702a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801702e:	89ab      	ldrh	r3, [r5, #12]
 8017030:	0598      	lsls	r0, r3, #22
 8017032:	d4f7      	bmi.n	8017024 <_vfiprintf_r+0x44>
 8017034:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017036:	f001 f883 	bl	8018140 <__retarget_lock_release_recursive>
 801703a:	e7f3      	b.n	8017024 <_vfiprintf_r+0x44>
 801703c:	2300      	movs	r3, #0
 801703e:	9309      	str	r3, [sp, #36]	@ 0x24
 8017040:	2320      	movs	r3, #32
 8017042:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017046:	f8cd 800c 	str.w	r8, [sp, #12]
 801704a:	2330      	movs	r3, #48	@ 0x30
 801704c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80171fc <_vfiprintf_r+0x21c>
 8017050:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017054:	f04f 0901 	mov.w	r9, #1
 8017058:	4623      	mov	r3, r4
 801705a:	469a      	mov	sl, r3
 801705c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017060:	b10a      	cbz	r2, 8017066 <_vfiprintf_r+0x86>
 8017062:	2a25      	cmp	r2, #37	@ 0x25
 8017064:	d1f9      	bne.n	801705a <_vfiprintf_r+0x7a>
 8017066:	ebba 0b04 	subs.w	fp, sl, r4
 801706a:	d00b      	beq.n	8017084 <_vfiprintf_r+0xa4>
 801706c:	465b      	mov	r3, fp
 801706e:	4622      	mov	r2, r4
 8017070:	4629      	mov	r1, r5
 8017072:	4630      	mov	r0, r6
 8017074:	f7ff ffa1 	bl	8016fba <__sfputs_r>
 8017078:	3001      	adds	r0, #1
 801707a:	f000 80a7 	beq.w	80171cc <_vfiprintf_r+0x1ec>
 801707e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017080:	445a      	add	r2, fp
 8017082:	9209      	str	r2, [sp, #36]	@ 0x24
 8017084:	f89a 3000 	ldrb.w	r3, [sl]
 8017088:	2b00      	cmp	r3, #0
 801708a:	f000 809f 	beq.w	80171cc <_vfiprintf_r+0x1ec>
 801708e:	2300      	movs	r3, #0
 8017090:	f04f 32ff 	mov.w	r2, #4294967295
 8017094:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017098:	f10a 0a01 	add.w	sl, sl, #1
 801709c:	9304      	str	r3, [sp, #16]
 801709e:	9307      	str	r3, [sp, #28]
 80170a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80170a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80170a6:	4654      	mov	r4, sl
 80170a8:	2205      	movs	r2, #5
 80170aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80170ae:	4853      	ldr	r0, [pc, #332]	@ (80171fc <_vfiprintf_r+0x21c>)
 80170b0:	f7e9 f88e 	bl	80001d0 <memchr>
 80170b4:	9a04      	ldr	r2, [sp, #16]
 80170b6:	b9d8      	cbnz	r0, 80170f0 <_vfiprintf_r+0x110>
 80170b8:	06d1      	lsls	r1, r2, #27
 80170ba:	bf44      	itt	mi
 80170bc:	2320      	movmi	r3, #32
 80170be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80170c2:	0713      	lsls	r3, r2, #28
 80170c4:	bf44      	itt	mi
 80170c6:	232b      	movmi	r3, #43	@ 0x2b
 80170c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80170cc:	f89a 3000 	ldrb.w	r3, [sl]
 80170d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80170d2:	d015      	beq.n	8017100 <_vfiprintf_r+0x120>
 80170d4:	9a07      	ldr	r2, [sp, #28]
 80170d6:	4654      	mov	r4, sl
 80170d8:	2000      	movs	r0, #0
 80170da:	f04f 0c0a 	mov.w	ip, #10
 80170de:	4621      	mov	r1, r4
 80170e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80170e4:	3b30      	subs	r3, #48	@ 0x30
 80170e6:	2b09      	cmp	r3, #9
 80170e8:	d94b      	bls.n	8017182 <_vfiprintf_r+0x1a2>
 80170ea:	b1b0      	cbz	r0, 801711a <_vfiprintf_r+0x13a>
 80170ec:	9207      	str	r2, [sp, #28]
 80170ee:	e014      	b.n	801711a <_vfiprintf_r+0x13a>
 80170f0:	eba0 0308 	sub.w	r3, r0, r8
 80170f4:	fa09 f303 	lsl.w	r3, r9, r3
 80170f8:	4313      	orrs	r3, r2
 80170fa:	9304      	str	r3, [sp, #16]
 80170fc:	46a2      	mov	sl, r4
 80170fe:	e7d2      	b.n	80170a6 <_vfiprintf_r+0xc6>
 8017100:	9b03      	ldr	r3, [sp, #12]
 8017102:	1d19      	adds	r1, r3, #4
 8017104:	681b      	ldr	r3, [r3, #0]
 8017106:	9103      	str	r1, [sp, #12]
 8017108:	2b00      	cmp	r3, #0
 801710a:	bfbb      	ittet	lt
 801710c:	425b      	neglt	r3, r3
 801710e:	f042 0202 	orrlt.w	r2, r2, #2
 8017112:	9307      	strge	r3, [sp, #28]
 8017114:	9307      	strlt	r3, [sp, #28]
 8017116:	bfb8      	it	lt
 8017118:	9204      	strlt	r2, [sp, #16]
 801711a:	7823      	ldrb	r3, [r4, #0]
 801711c:	2b2e      	cmp	r3, #46	@ 0x2e
 801711e:	d10a      	bne.n	8017136 <_vfiprintf_r+0x156>
 8017120:	7863      	ldrb	r3, [r4, #1]
 8017122:	2b2a      	cmp	r3, #42	@ 0x2a
 8017124:	d132      	bne.n	801718c <_vfiprintf_r+0x1ac>
 8017126:	9b03      	ldr	r3, [sp, #12]
 8017128:	1d1a      	adds	r2, r3, #4
 801712a:	681b      	ldr	r3, [r3, #0]
 801712c:	9203      	str	r2, [sp, #12]
 801712e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017132:	3402      	adds	r4, #2
 8017134:	9305      	str	r3, [sp, #20]
 8017136:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801720c <_vfiprintf_r+0x22c>
 801713a:	7821      	ldrb	r1, [r4, #0]
 801713c:	2203      	movs	r2, #3
 801713e:	4650      	mov	r0, sl
 8017140:	f7e9 f846 	bl	80001d0 <memchr>
 8017144:	b138      	cbz	r0, 8017156 <_vfiprintf_r+0x176>
 8017146:	9b04      	ldr	r3, [sp, #16]
 8017148:	eba0 000a 	sub.w	r0, r0, sl
 801714c:	2240      	movs	r2, #64	@ 0x40
 801714e:	4082      	lsls	r2, r0
 8017150:	4313      	orrs	r3, r2
 8017152:	3401      	adds	r4, #1
 8017154:	9304      	str	r3, [sp, #16]
 8017156:	f814 1b01 	ldrb.w	r1, [r4], #1
 801715a:	4829      	ldr	r0, [pc, #164]	@ (8017200 <_vfiprintf_r+0x220>)
 801715c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017160:	2206      	movs	r2, #6
 8017162:	f7e9 f835 	bl	80001d0 <memchr>
 8017166:	2800      	cmp	r0, #0
 8017168:	d03f      	beq.n	80171ea <_vfiprintf_r+0x20a>
 801716a:	4b26      	ldr	r3, [pc, #152]	@ (8017204 <_vfiprintf_r+0x224>)
 801716c:	bb1b      	cbnz	r3, 80171b6 <_vfiprintf_r+0x1d6>
 801716e:	9b03      	ldr	r3, [sp, #12]
 8017170:	3307      	adds	r3, #7
 8017172:	f023 0307 	bic.w	r3, r3, #7
 8017176:	3308      	adds	r3, #8
 8017178:	9303      	str	r3, [sp, #12]
 801717a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801717c:	443b      	add	r3, r7
 801717e:	9309      	str	r3, [sp, #36]	@ 0x24
 8017180:	e76a      	b.n	8017058 <_vfiprintf_r+0x78>
 8017182:	fb0c 3202 	mla	r2, ip, r2, r3
 8017186:	460c      	mov	r4, r1
 8017188:	2001      	movs	r0, #1
 801718a:	e7a8      	b.n	80170de <_vfiprintf_r+0xfe>
 801718c:	2300      	movs	r3, #0
 801718e:	3401      	adds	r4, #1
 8017190:	9305      	str	r3, [sp, #20]
 8017192:	4619      	mov	r1, r3
 8017194:	f04f 0c0a 	mov.w	ip, #10
 8017198:	4620      	mov	r0, r4
 801719a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801719e:	3a30      	subs	r2, #48	@ 0x30
 80171a0:	2a09      	cmp	r2, #9
 80171a2:	d903      	bls.n	80171ac <_vfiprintf_r+0x1cc>
 80171a4:	2b00      	cmp	r3, #0
 80171a6:	d0c6      	beq.n	8017136 <_vfiprintf_r+0x156>
 80171a8:	9105      	str	r1, [sp, #20]
 80171aa:	e7c4      	b.n	8017136 <_vfiprintf_r+0x156>
 80171ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80171b0:	4604      	mov	r4, r0
 80171b2:	2301      	movs	r3, #1
 80171b4:	e7f0      	b.n	8017198 <_vfiprintf_r+0x1b8>
 80171b6:	ab03      	add	r3, sp, #12
 80171b8:	9300      	str	r3, [sp, #0]
 80171ba:	462a      	mov	r2, r5
 80171bc:	4b12      	ldr	r3, [pc, #72]	@ (8017208 <_vfiprintf_r+0x228>)
 80171be:	a904      	add	r1, sp, #16
 80171c0:	4630      	mov	r0, r6
 80171c2:	f7ff fcb9 	bl	8016b38 <_printf_float>
 80171c6:	4607      	mov	r7, r0
 80171c8:	1c78      	adds	r0, r7, #1
 80171ca:	d1d6      	bne.n	801717a <_vfiprintf_r+0x19a>
 80171cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80171ce:	07d9      	lsls	r1, r3, #31
 80171d0:	d405      	bmi.n	80171de <_vfiprintf_r+0x1fe>
 80171d2:	89ab      	ldrh	r3, [r5, #12]
 80171d4:	059a      	lsls	r2, r3, #22
 80171d6:	d402      	bmi.n	80171de <_vfiprintf_r+0x1fe>
 80171d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80171da:	f000 ffb1 	bl	8018140 <__retarget_lock_release_recursive>
 80171de:	89ab      	ldrh	r3, [r5, #12]
 80171e0:	065b      	lsls	r3, r3, #25
 80171e2:	f53f af1f 	bmi.w	8017024 <_vfiprintf_r+0x44>
 80171e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80171e8:	e71e      	b.n	8017028 <_vfiprintf_r+0x48>
 80171ea:	ab03      	add	r3, sp, #12
 80171ec:	9300      	str	r3, [sp, #0]
 80171ee:	462a      	mov	r2, r5
 80171f0:	4b05      	ldr	r3, [pc, #20]	@ (8017208 <_vfiprintf_r+0x228>)
 80171f2:	a904      	add	r1, sp, #16
 80171f4:	4630      	mov	r0, r6
 80171f6:	f000 f883 	bl	8017300 <_printf_i>
 80171fa:	e7e4      	b.n	80171c6 <_vfiprintf_r+0x1e6>
 80171fc:	0801d32c 	.word	0x0801d32c
 8017200:	0801d336 	.word	0x0801d336
 8017204:	08016b39 	.word	0x08016b39
 8017208:	08016fbb 	.word	0x08016fbb
 801720c:	0801d332 	.word	0x0801d332

08017210 <vfiprintf>:
 8017210:	4613      	mov	r3, r2
 8017212:	460a      	mov	r2, r1
 8017214:	4601      	mov	r1, r0
 8017216:	4802      	ldr	r0, [pc, #8]	@ (8017220 <vfiprintf+0x10>)
 8017218:	6800      	ldr	r0, [r0, #0]
 801721a:	f7ff bee1 	b.w	8016fe0 <_vfiprintf_r>
 801721e:	bf00      	nop
 8017220:	2000008c 	.word	0x2000008c

08017224 <_printf_common>:
 8017224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017228:	4616      	mov	r6, r2
 801722a:	4698      	mov	r8, r3
 801722c:	688a      	ldr	r2, [r1, #8]
 801722e:	690b      	ldr	r3, [r1, #16]
 8017230:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017234:	4293      	cmp	r3, r2
 8017236:	bfb8      	it	lt
 8017238:	4613      	movlt	r3, r2
 801723a:	6033      	str	r3, [r6, #0]
 801723c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017240:	4607      	mov	r7, r0
 8017242:	460c      	mov	r4, r1
 8017244:	b10a      	cbz	r2, 801724a <_printf_common+0x26>
 8017246:	3301      	adds	r3, #1
 8017248:	6033      	str	r3, [r6, #0]
 801724a:	6823      	ldr	r3, [r4, #0]
 801724c:	0699      	lsls	r1, r3, #26
 801724e:	bf42      	ittt	mi
 8017250:	6833      	ldrmi	r3, [r6, #0]
 8017252:	3302      	addmi	r3, #2
 8017254:	6033      	strmi	r3, [r6, #0]
 8017256:	6825      	ldr	r5, [r4, #0]
 8017258:	f015 0506 	ands.w	r5, r5, #6
 801725c:	d106      	bne.n	801726c <_printf_common+0x48>
 801725e:	f104 0a19 	add.w	sl, r4, #25
 8017262:	68e3      	ldr	r3, [r4, #12]
 8017264:	6832      	ldr	r2, [r6, #0]
 8017266:	1a9b      	subs	r3, r3, r2
 8017268:	42ab      	cmp	r3, r5
 801726a:	dc26      	bgt.n	80172ba <_printf_common+0x96>
 801726c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017270:	6822      	ldr	r2, [r4, #0]
 8017272:	3b00      	subs	r3, #0
 8017274:	bf18      	it	ne
 8017276:	2301      	movne	r3, #1
 8017278:	0692      	lsls	r2, r2, #26
 801727a:	d42b      	bmi.n	80172d4 <_printf_common+0xb0>
 801727c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017280:	4641      	mov	r1, r8
 8017282:	4638      	mov	r0, r7
 8017284:	47c8      	blx	r9
 8017286:	3001      	adds	r0, #1
 8017288:	d01e      	beq.n	80172c8 <_printf_common+0xa4>
 801728a:	6823      	ldr	r3, [r4, #0]
 801728c:	6922      	ldr	r2, [r4, #16]
 801728e:	f003 0306 	and.w	r3, r3, #6
 8017292:	2b04      	cmp	r3, #4
 8017294:	bf02      	ittt	eq
 8017296:	68e5      	ldreq	r5, [r4, #12]
 8017298:	6833      	ldreq	r3, [r6, #0]
 801729a:	1aed      	subeq	r5, r5, r3
 801729c:	68a3      	ldr	r3, [r4, #8]
 801729e:	bf0c      	ite	eq
 80172a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80172a4:	2500      	movne	r5, #0
 80172a6:	4293      	cmp	r3, r2
 80172a8:	bfc4      	itt	gt
 80172aa:	1a9b      	subgt	r3, r3, r2
 80172ac:	18ed      	addgt	r5, r5, r3
 80172ae:	2600      	movs	r6, #0
 80172b0:	341a      	adds	r4, #26
 80172b2:	42b5      	cmp	r5, r6
 80172b4:	d11a      	bne.n	80172ec <_printf_common+0xc8>
 80172b6:	2000      	movs	r0, #0
 80172b8:	e008      	b.n	80172cc <_printf_common+0xa8>
 80172ba:	2301      	movs	r3, #1
 80172bc:	4652      	mov	r2, sl
 80172be:	4641      	mov	r1, r8
 80172c0:	4638      	mov	r0, r7
 80172c2:	47c8      	blx	r9
 80172c4:	3001      	adds	r0, #1
 80172c6:	d103      	bne.n	80172d0 <_printf_common+0xac>
 80172c8:	f04f 30ff 	mov.w	r0, #4294967295
 80172cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80172d0:	3501      	adds	r5, #1
 80172d2:	e7c6      	b.n	8017262 <_printf_common+0x3e>
 80172d4:	18e1      	adds	r1, r4, r3
 80172d6:	1c5a      	adds	r2, r3, #1
 80172d8:	2030      	movs	r0, #48	@ 0x30
 80172da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80172de:	4422      	add	r2, r4
 80172e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80172e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80172e8:	3302      	adds	r3, #2
 80172ea:	e7c7      	b.n	801727c <_printf_common+0x58>
 80172ec:	2301      	movs	r3, #1
 80172ee:	4622      	mov	r2, r4
 80172f0:	4641      	mov	r1, r8
 80172f2:	4638      	mov	r0, r7
 80172f4:	47c8      	blx	r9
 80172f6:	3001      	adds	r0, #1
 80172f8:	d0e6      	beq.n	80172c8 <_printf_common+0xa4>
 80172fa:	3601      	adds	r6, #1
 80172fc:	e7d9      	b.n	80172b2 <_printf_common+0x8e>
	...

08017300 <_printf_i>:
 8017300:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017304:	7e0f      	ldrb	r7, [r1, #24]
 8017306:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017308:	2f78      	cmp	r7, #120	@ 0x78
 801730a:	4691      	mov	r9, r2
 801730c:	4680      	mov	r8, r0
 801730e:	460c      	mov	r4, r1
 8017310:	469a      	mov	sl, r3
 8017312:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017316:	d807      	bhi.n	8017328 <_printf_i+0x28>
 8017318:	2f62      	cmp	r7, #98	@ 0x62
 801731a:	d80a      	bhi.n	8017332 <_printf_i+0x32>
 801731c:	2f00      	cmp	r7, #0
 801731e:	f000 80d1 	beq.w	80174c4 <_printf_i+0x1c4>
 8017322:	2f58      	cmp	r7, #88	@ 0x58
 8017324:	f000 80b8 	beq.w	8017498 <_printf_i+0x198>
 8017328:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801732c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017330:	e03a      	b.n	80173a8 <_printf_i+0xa8>
 8017332:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017336:	2b15      	cmp	r3, #21
 8017338:	d8f6      	bhi.n	8017328 <_printf_i+0x28>
 801733a:	a101      	add	r1, pc, #4	@ (adr r1, 8017340 <_printf_i+0x40>)
 801733c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017340:	08017399 	.word	0x08017399
 8017344:	080173ad 	.word	0x080173ad
 8017348:	08017329 	.word	0x08017329
 801734c:	08017329 	.word	0x08017329
 8017350:	08017329 	.word	0x08017329
 8017354:	08017329 	.word	0x08017329
 8017358:	080173ad 	.word	0x080173ad
 801735c:	08017329 	.word	0x08017329
 8017360:	08017329 	.word	0x08017329
 8017364:	08017329 	.word	0x08017329
 8017368:	08017329 	.word	0x08017329
 801736c:	080174ab 	.word	0x080174ab
 8017370:	080173d7 	.word	0x080173d7
 8017374:	08017465 	.word	0x08017465
 8017378:	08017329 	.word	0x08017329
 801737c:	08017329 	.word	0x08017329
 8017380:	080174cd 	.word	0x080174cd
 8017384:	08017329 	.word	0x08017329
 8017388:	080173d7 	.word	0x080173d7
 801738c:	08017329 	.word	0x08017329
 8017390:	08017329 	.word	0x08017329
 8017394:	0801746d 	.word	0x0801746d
 8017398:	6833      	ldr	r3, [r6, #0]
 801739a:	1d1a      	adds	r2, r3, #4
 801739c:	681b      	ldr	r3, [r3, #0]
 801739e:	6032      	str	r2, [r6, #0]
 80173a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80173a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80173a8:	2301      	movs	r3, #1
 80173aa:	e09c      	b.n	80174e6 <_printf_i+0x1e6>
 80173ac:	6833      	ldr	r3, [r6, #0]
 80173ae:	6820      	ldr	r0, [r4, #0]
 80173b0:	1d19      	adds	r1, r3, #4
 80173b2:	6031      	str	r1, [r6, #0]
 80173b4:	0606      	lsls	r6, r0, #24
 80173b6:	d501      	bpl.n	80173bc <_printf_i+0xbc>
 80173b8:	681d      	ldr	r5, [r3, #0]
 80173ba:	e003      	b.n	80173c4 <_printf_i+0xc4>
 80173bc:	0645      	lsls	r5, r0, #25
 80173be:	d5fb      	bpl.n	80173b8 <_printf_i+0xb8>
 80173c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80173c4:	2d00      	cmp	r5, #0
 80173c6:	da03      	bge.n	80173d0 <_printf_i+0xd0>
 80173c8:	232d      	movs	r3, #45	@ 0x2d
 80173ca:	426d      	negs	r5, r5
 80173cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80173d0:	4858      	ldr	r0, [pc, #352]	@ (8017534 <_printf_i+0x234>)
 80173d2:	230a      	movs	r3, #10
 80173d4:	e011      	b.n	80173fa <_printf_i+0xfa>
 80173d6:	6821      	ldr	r1, [r4, #0]
 80173d8:	6833      	ldr	r3, [r6, #0]
 80173da:	0608      	lsls	r0, r1, #24
 80173dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80173e0:	d402      	bmi.n	80173e8 <_printf_i+0xe8>
 80173e2:	0649      	lsls	r1, r1, #25
 80173e4:	bf48      	it	mi
 80173e6:	b2ad      	uxthmi	r5, r5
 80173e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80173ea:	4852      	ldr	r0, [pc, #328]	@ (8017534 <_printf_i+0x234>)
 80173ec:	6033      	str	r3, [r6, #0]
 80173ee:	bf14      	ite	ne
 80173f0:	230a      	movne	r3, #10
 80173f2:	2308      	moveq	r3, #8
 80173f4:	2100      	movs	r1, #0
 80173f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80173fa:	6866      	ldr	r6, [r4, #4]
 80173fc:	60a6      	str	r6, [r4, #8]
 80173fe:	2e00      	cmp	r6, #0
 8017400:	db05      	blt.n	801740e <_printf_i+0x10e>
 8017402:	6821      	ldr	r1, [r4, #0]
 8017404:	432e      	orrs	r6, r5
 8017406:	f021 0104 	bic.w	r1, r1, #4
 801740a:	6021      	str	r1, [r4, #0]
 801740c:	d04b      	beq.n	80174a6 <_printf_i+0x1a6>
 801740e:	4616      	mov	r6, r2
 8017410:	fbb5 f1f3 	udiv	r1, r5, r3
 8017414:	fb03 5711 	mls	r7, r3, r1, r5
 8017418:	5dc7      	ldrb	r7, [r0, r7]
 801741a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801741e:	462f      	mov	r7, r5
 8017420:	42bb      	cmp	r3, r7
 8017422:	460d      	mov	r5, r1
 8017424:	d9f4      	bls.n	8017410 <_printf_i+0x110>
 8017426:	2b08      	cmp	r3, #8
 8017428:	d10b      	bne.n	8017442 <_printf_i+0x142>
 801742a:	6823      	ldr	r3, [r4, #0]
 801742c:	07df      	lsls	r7, r3, #31
 801742e:	d508      	bpl.n	8017442 <_printf_i+0x142>
 8017430:	6923      	ldr	r3, [r4, #16]
 8017432:	6861      	ldr	r1, [r4, #4]
 8017434:	4299      	cmp	r1, r3
 8017436:	bfde      	ittt	le
 8017438:	2330      	movle	r3, #48	@ 0x30
 801743a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801743e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017442:	1b92      	subs	r2, r2, r6
 8017444:	6122      	str	r2, [r4, #16]
 8017446:	f8cd a000 	str.w	sl, [sp]
 801744a:	464b      	mov	r3, r9
 801744c:	aa03      	add	r2, sp, #12
 801744e:	4621      	mov	r1, r4
 8017450:	4640      	mov	r0, r8
 8017452:	f7ff fee7 	bl	8017224 <_printf_common>
 8017456:	3001      	adds	r0, #1
 8017458:	d14a      	bne.n	80174f0 <_printf_i+0x1f0>
 801745a:	f04f 30ff 	mov.w	r0, #4294967295
 801745e:	b004      	add	sp, #16
 8017460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017464:	6823      	ldr	r3, [r4, #0]
 8017466:	f043 0320 	orr.w	r3, r3, #32
 801746a:	6023      	str	r3, [r4, #0]
 801746c:	4832      	ldr	r0, [pc, #200]	@ (8017538 <_printf_i+0x238>)
 801746e:	2778      	movs	r7, #120	@ 0x78
 8017470:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017474:	6823      	ldr	r3, [r4, #0]
 8017476:	6831      	ldr	r1, [r6, #0]
 8017478:	061f      	lsls	r7, r3, #24
 801747a:	f851 5b04 	ldr.w	r5, [r1], #4
 801747e:	d402      	bmi.n	8017486 <_printf_i+0x186>
 8017480:	065f      	lsls	r7, r3, #25
 8017482:	bf48      	it	mi
 8017484:	b2ad      	uxthmi	r5, r5
 8017486:	6031      	str	r1, [r6, #0]
 8017488:	07d9      	lsls	r1, r3, #31
 801748a:	bf44      	itt	mi
 801748c:	f043 0320 	orrmi.w	r3, r3, #32
 8017490:	6023      	strmi	r3, [r4, #0]
 8017492:	b11d      	cbz	r5, 801749c <_printf_i+0x19c>
 8017494:	2310      	movs	r3, #16
 8017496:	e7ad      	b.n	80173f4 <_printf_i+0xf4>
 8017498:	4826      	ldr	r0, [pc, #152]	@ (8017534 <_printf_i+0x234>)
 801749a:	e7e9      	b.n	8017470 <_printf_i+0x170>
 801749c:	6823      	ldr	r3, [r4, #0]
 801749e:	f023 0320 	bic.w	r3, r3, #32
 80174a2:	6023      	str	r3, [r4, #0]
 80174a4:	e7f6      	b.n	8017494 <_printf_i+0x194>
 80174a6:	4616      	mov	r6, r2
 80174a8:	e7bd      	b.n	8017426 <_printf_i+0x126>
 80174aa:	6833      	ldr	r3, [r6, #0]
 80174ac:	6825      	ldr	r5, [r4, #0]
 80174ae:	6961      	ldr	r1, [r4, #20]
 80174b0:	1d18      	adds	r0, r3, #4
 80174b2:	6030      	str	r0, [r6, #0]
 80174b4:	062e      	lsls	r6, r5, #24
 80174b6:	681b      	ldr	r3, [r3, #0]
 80174b8:	d501      	bpl.n	80174be <_printf_i+0x1be>
 80174ba:	6019      	str	r1, [r3, #0]
 80174bc:	e002      	b.n	80174c4 <_printf_i+0x1c4>
 80174be:	0668      	lsls	r0, r5, #25
 80174c0:	d5fb      	bpl.n	80174ba <_printf_i+0x1ba>
 80174c2:	8019      	strh	r1, [r3, #0]
 80174c4:	2300      	movs	r3, #0
 80174c6:	6123      	str	r3, [r4, #16]
 80174c8:	4616      	mov	r6, r2
 80174ca:	e7bc      	b.n	8017446 <_printf_i+0x146>
 80174cc:	6833      	ldr	r3, [r6, #0]
 80174ce:	1d1a      	adds	r2, r3, #4
 80174d0:	6032      	str	r2, [r6, #0]
 80174d2:	681e      	ldr	r6, [r3, #0]
 80174d4:	6862      	ldr	r2, [r4, #4]
 80174d6:	2100      	movs	r1, #0
 80174d8:	4630      	mov	r0, r6
 80174da:	f7e8 fe79 	bl	80001d0 <memchr>
 80174de:	b108      	cbz	r0, 80174e4 <_printf_i+0x1e4>
 80174e0:	1b80      	subs	r0, r0, r6
 80174e2:	6060      	str	r0, [r4, #4]
 80174e4:	6863      	ldr	r3, [r4, #4]
 80174e6:	6123      	str	r3, [r4, #16]
 80174e8:	2300      	movs	r3, #0
 80174ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80174ee:	e7aa      	b.n	8017446 <_printf_i+0x146>
 80174f0:	6923      	ldr	r3, [r4, #16]
 80174f2:	4632      	mov	r2, r6
 80174f4:	4649      	mov	r1, r9
 80174f6:	4640      	mov	r0, r8
 80174f8:	47d0      	blx	sl
 80174fa:	3001      	adds	r0, #1
 80174fc:	d0ad      	beq.n	801745a <_printf_i+0x15a>
 80174fe:	6823      	ldr	r3, [r4, #0]
 8017500:	079b      	lsls	r3, r3, #30
 8017502:	d413      	bmi.n	801752c <_printf_i+0x22c>
 8017504:	68e0      	ldr	r0, [r4, #12]
 8017506:	9b03      	ldr	r3, [sp, #12]
 8017508:	4298      	cmp	r0, r3
 801750a:	bfb8      	it	lt
 801750c:	4618      	movlt	r0, r3
 801750e:	e7a6      	b.n	801745e <_printf_i+0x15e>
 8017510:	2301      	movs	r3, #1
 8017512:	4632      	mov	r2, r6
 8017514:	4649      	mov	r1, r9
 8017516:	4640      	mov	r0, r8
 8017518:	47d0      	blx	sl
 801751a:	3001      	adds	r0, #1
 801751c:	d09d      	beq.n	801745a <_printf_i+0x15a>
 801751e:	3501      	adds	r5, #1
 8017520:	68e3      	ldr	r3, [r4, #12]
 8017522:	9903      	ldr	r1, [sp, #12]
 8017524:	1a5b      	subs	r3, r3, r1
 8017526:	42ab      	cmp	r3, r5
 8017528:	dcf2      	bgt.n	8017510 <_printf_i+0x210>
 801752a:	e7eb      	b.n	8017504 <_printf_i+0x204>
 801752c:	2500      	movs	r5, #0
 801752e:	f104 0619 	add.w	r6, r4, #25
 8017532:	e7f5      	b.n	8017520 <_printf_i+0x220>
 8017534:	0801d33d 	.word	0x0801d33d
 8017538:	0801d34e 	.word	0x0801d34e

0801753c <std>:
 801753c:	2300      	movs	r3, #0
 801753e:	b510      	push	{r4, lr}
 8017540:	4604      	mov	r4, r0
 8017542:	e9c0 3300 	strd	r3, r3, [r0]
 8017546:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801754a:	6083      	str	r3, [r0, #8]
 801754c:	8181      	strh	r1, [r0, #12]
 801754e:	6643      	str	r3, [r0, #100]	@ 0x64
 8017550:	81c2      	strh	r2, [r0, #14]
 8017552:	6183      	str	r3, [r0, #24]
 8017554:	4619      	mov	r1, r3
 8017556:	2208      	movs	r2, #8
 8017558:	305c      	adds	r0, #92	@ 0x5c
 801755a:	f000 fb71 	bl	8017c40 <memset>
 801755e:	4b0d      	ldr	r3, [pc, #52]	@ (8017594 <std+0x58>)
 8017560:	6263      	str	r3, [r4, #36]	@ 0x24
 8017562:	4b0d      	ldr	r3, [pc, #52]	@ (8017598 <std+0x5c>)
 8017564:	62a3      	str	r3, [r4, #40]	@ 0x28
 8017566:	4b0d      	ldr	r3, [pc, #52]	@ (801759c <std+0x60>)
 8017568:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801756a:	4b0d      	ldr	r3, [pc, #52]	@ (80175a0 <std+0x64>)
 801756c:	6323      	str	r3, [r4, #48]	@ 0x30
 801756e:	4b0d      	ldr	r3, [pc, #52]	@ (80175a4 <std+0x68>)
 8017570:	6224      	str	r4, [r4, #32]
 8017572:	429c      	cmp	r4, r3
 8017574:	d006      	beq.n	8017584 <std+0x48>
 8017576:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801757a:	4294      	cmp	r4, r2
 801757c:	d002      	beq.n	8017584 <std+0x48>
 801757e:	33d0      	adds	r3, #208	@ 0xd0
 8017580:	429c      	cmp	r4, r3
 8017582:	d105      	bne.n	8017590 <std+0x54>
 8017584:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8017588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801758c:	f000 bdd6 	b.w	801813c <__retarget_lock_init_recursive>
 8017590:	bd10      	pop	{r4, pc}
 8017592:	bf00      	nop
 8017594:	080179a1 	.word	0x080179a1
 8017598:	080179c7 	.word	0x080179c7
 801759c:	080179ff 	.word	0x080179ff
 80175a0:	08017a23 	.word	0x08017a23
 80175a4:	200023c0 	.word	0x200023c0

080175a8 <stdio_exit_handler>:
 80175a8:	4a02      	ldr	r2, [pc, #8]	@ (80175b4 <stdio_exit_handler+0xc>)
 80175aa:	4903      	ldr	r1, [pc, #12]	@ (80175b8 <stdio_exit_handler+0x10>)
 80175ac:	4803      	ldr	r0, [pc, #12]	@ (80175bc <stdio_exit_handler+0x14>)
 80175ae:	f000 b8a7 	b.w	8017700 <_fwalk_sglue>
 80175b2:	bf00      	nop
 80175b4:	20000080 	.word	0x20000080
 80175b8:	0801a009 	.word	0x0801a009
 80175bc:	20000090 	.word	0x20000090

080175c0 <cleanup_stdio>:
 80175c0:	6841      	ldr	r1, [r0, #4]
 80175c2:	4b0c      	ldr	r3, [pc, #48]	@ (80175f4 <cleanup_stdio+0x34>)
 80175c4:	4299      	cmp	r1, r3
 80175c6:	b510      	push	{r4, lr}
 80175c8:	4604      	mov	r4, r0
 80175ca:	d001      	beq.n	80175d0 <cleanup_stdio+0x10>
 80175cc:	f002 fd1c 	bl	801a008 <_fflush_r>
 80175d0:	68a1      	ldr	r1, [r4, #8]
 80175d2:	4b09      	ldr	r3, [pc, #36]	@ (80175f8 <cleanup_stdio+0x38>)
 80175d4:	4299      	cmp	r1, r3
 80175d6:	d002      	beq.n	80175de <cleanup_stdio+0x1e>
 80175d8:	4620      	mov	r0, r4
 80175da:	f002 fd15 	bl	801a008 <_fflush_r>
 80175de:	68e1      	ldr	r1, [r4, #12]
 80175e0:	4b06      	ldr	r3, [pc, #24]	@ (80175fc <cleanup_stdio+0x3c>)
 80175e2:	4299      	cmp	r1, r3
 80175e4:	d004      	beq.n	80175f0 <cleanup_stdio+0x30>
 80175e6:	4620      	mov	r0, r4
 80175e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80175ec:	f002 bd0c 	b.w	801a008 <_fflush_r>
 80175f0:	bd10      	pop	{r4, pc}
 80175f2:	bf00      	nop
 80175f4:	200023c0 	.word	0x200023c0
 80175f8:	20002428 	.word	0x20002428
 80175fc:	20002490 	.word	0x20002490

08017600 <global_stdio_init.part.0>:
 8017600:	b510      	push	{r4, lr}
 8017602:	4b0b      	ldr	r3, [pc, #44]	@ (8017630 <global_stdio_init.part.0+0x30>)
 8017604:	4c0b      	ldr	r4, [pc, #44]	@ (8017634 <global_stdio_init.part.0+0x34>)
 8017606:	4a0c      	ldr	r2, [pc, #48]	@ (8017638 <global_stdio_init.part.0+0x38>)
 8017608:	601a      	str	r2, [r3, #0]
 801760a:	4620      	mov	r0, r4
 801760c:	2200      	movs	r2, #0
 801760e:	2104      	movs	r1, #4
 8017610:	f7ff ff94 	bl	801753c <std>
 8017614:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8017618:	2201      	movs	r2, #1
 801761a:	2109      	movs	r1, #9
 801761c:	f7ff ff8e 	bl	801753c <std>
 8017620:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017624:	2202      	movs	r2, #2
 8017626:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801762a:	2112      	movs	r1, #18
 801762c:	f7ff bf86 	b.w	801753c <std>
 8017630:	200024f8 	.word	0x200024f8
 8017634:	200023c0 	.word	0x200023c0
 8017638:	080175a9 	.word	0x080175a9

0801763c <__sfp_lock_acquire>:
 801763c:	4801      	ldr	r0, [pc, #4]	@ (8017644 <__sfp_lock_acquire+0x8>)
 801763e:	f000 bd7e 	b.w	801813e <__retarget_lock_acquire_recursive>
 8017642:	bf00      	nop
 8017644:	20002501 	.word	0x20002501

08017648 <__sfp_lock_release>:
 8017648:	4801      	ldr	r0, [pc, #4]	@ (8017650 <__sfp_lock_release+0x8>)
 801764a:	f000 bd79 	b.w	8018140 <__retarget_lock_release_recursive>
 801764e:	bf00      	nop
 8017650:	20002501 	.word	0x20002501

08017654 <__sinit>:
 8017654:	b510      	push	{r4, lr}
 8017656:	4604      	mov	r4, r0
 8017658:	f7ff fff0 	bl	801763c <__sfp_lock_acquire>
 801765c:	6a23      	ldr	r3, [r4, #32]
 801765e:	b11b      	cbz	r3, 8017668 <__sinit+0x14>
 8017660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017664:	f7ff bff0 	b.w	8017648 <__sfp_lock_release>
 8017668:	4b04      	ldr	r3, [pc, #16]	@ (801767c <__sinit+0x28>)
 801766a:	6223      	str	r3, [r4, #32]
 801766c:	4b04      	ldr	r3, [pc, #16]	@ (8017680 <__sinit+0x2c>)
 801766e:	681b      	ldr	r3, [r3, #0]
 8017670:	2b00      	cmp	r3, #0
 8017672:	d1f5      	bne.n	8017660 <__sinit+0xc>
 8017674:	f7ff ffc4 	bl	8017600 <global_stdio_init.part.0>
 8017678:	e7f2      	b.n	8017660 <__sinit+0xc>
 801767a:	bf00      	nop
 801767c:	080175c1 	.word	0x080175c1
 8017680:	200024f8 	.word	0x200024f8

08017684 <fiprintf>:
 8017684:	b40e      	push	{r1, r2, r3}
 8017686:	b503      	push	{r0, r1, lr}
 8017688:	4601      	mov	r1, r0
 801768a:	ab03      	add	r3, sp, #12
 801768c:	4805      	ldr	r0, [pc, #20]	@ (80176a4 <fiprintf+0x20>)
 801768e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017692:	6800      	ldr	r0, [r0, #0]
 8017694:	9301      	str	r3, [sp, #4]
 8017696:	f7ff fca3 	bl	8016fe0 <_vfiprintf_r>
 801769a:	b002      	add	sp, #8
 801769c:	f85d eb04 	ldr.w	lr, [sp], #4
 80176a0:	b003      	add	sp, #12
 80176a2:	4770      	bx	lr
 80176a4:	2000008c 	.word	0x2000008c

080176a8 <_fputc_r>:
 80176a8:	b570      	push	{r4, r5, r6, lr}
 80176aa:	460e      	mov	r6, r1
 80176ac:	4614      	mov	r4, r2
 80176ae:	4605      	mov	r5, r0
 80176b0:	b118      	cbz	r0, 80176ba <_fputc_r+0x12>
 80176b2:	6a03      	ldr	r3, [r0, #32]
 80176b4:	b90b      	cbnz	r3, 80176ba <_fputc_r+0x12>
 80176b6:	f7ff ffcd 	bl	8017654 <__sinit>
 80176ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80176bc:	07d8      	lsls	r0, r3, #31
 80176be:	d405      	bmi.n	80176cc <_fputc_r+0x24>
 80176c0:	89a3      	ldrh	r3, [r4, #12]
 80176c2:	0599      	lsls	r1, r3, #22
 80176c4:	d402      	bmi.n	80176cc <_fputc_r+0x24>
 80176c6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80176c8:	f000 fd39 	bl	801813e <__retarget_lock_acquire_recursive>
 80176cc:	4622      	mov	r2, r4
 80176ce:	4628      	mov	r0, r5
 80176d0:	4631      	mov	r1, r6
 80176d2:	f000 f89f 	bl	8017814 <_putc_r>
 80176d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80176d8:	07da      	lsls	r2, r3, #31
 80176da:	4605      	mov	r5, r0
 80176dc:	d405      	bmi.n	80176ea <_fputc_r+0x42>
 80176de:	89a3      	ldrh	r3, [r4, #12]
 80176e0:	059b      	lsls	r3, r3, #22
 80176e2:	d402      	bmi.n	80176ea <_fputc_r+0x42>
 80176e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80176e6:	f000 fd2b 	bl	8018140 <__retarget_lock_release_recursive>
 80176ea:	4628      	mov	r0, r5
 80176ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080176f0 <fputc>:
 80176f0:	4b02      	ldr	r3, [pc, #8]	@ (80176fc <fputc+0xc>)
 80176f2:	460a      	mov	r2, r1
 80176f4:	4601      	mov	r1, r0
 80176f6:	6818      	ldr	r0, [r3, #0]
 80176f8:	f7ff bfd6 	b.w	80176a8 <_fputc_r>
 80176fc:	2000008c 	.word	0x2000008c

08017700 <_fwalk_sglue>:
 8017700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017704:	4607      	mov	r7, r0
 8017706:	4688      	mov	r8, r1
 8017708:	4614      	mov	r4, r2
 801770a:	2600      	movs	r6, #0
 801770c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017710:	f1b9 0901 	subs.w	r9, r9, #1
 8017714:	d505      	bpl.n	8017722 <_fwalk_sglue+0x22>
 8017716:	6824      	ldr	r4, [r4, #0]
 8017718:	2c00      	cmp	r4, #0
 801771a:	d1f7      	bne.n	801770c <_fwalk_sglue+0xc>
 801771c:	4630      	mov	r0, r6
 801771e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017722:	89ab      	ldrh	r3, [r5, #12]
 8017724:	2b01      	cmp	r3, #1
 8017726:	d907      	bls.n	8017738 <_fwalk_sglue+0x38>
 8017728:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801772c:	3301      	adds	r3, #1
 801772e:	d003      	beq.n	8017738 <_fwalk_sglue+0x38>
 8017730:	4629      	mov	r1, r5
 8017732:	4638      	mov	r0, r7
 8017734:	47c0      	blx	r8
 8017736:	4306      	orrs	r6, r0
 8017738:	3568      	adds	r5, #104	@ 0x68
 801773a:	e7e9      	b.n	8017710 <_fwalk_sglue+0x10>

0801773c <_fwrite_r>:
 801773c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017740:	9c08      	ldr	r4, [sp, #32]
 8017742:	468a      	mov	sl, r1
 8017744:	4690      	mov	r8, r2
 8017746:	fb02 f903 	mul.w	r9, r2, r3
 801774a:	4606      	mov	r6, r0
 801774c:	b118      	cbz	r0, 8017756 <_fwrite_r+0x1a>
 801774e:	6a03      	ldr	r3, [r0, #32]
 8017750:	b90b      	cbnz	r3, 8017756 <_fwrite_r+0x1a>
 8017752:	f7ff ff7f 	bl	8017654 <__sinit>
 8017756:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017758:	07dd      	lsls	r5, r3, #31
 801775a:	d405      	bmi.n	8017768 <_fwrite_r+0x2c>
 801775c:	89a3      	ldrh	r3, [r4, #12]
 801775e:	0598      	lsls	r0, r3, #22
 8017760:	d402      	bmi.n	8017768 <_fwrite_r+0x2c>
 8017762:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017764:	f000 fceb 	bl	801813e <__retarget_lock_acquire_recursive>
 8017768:	89a3      	ldrh	r3, [r4, #12]
 801776a:	0719      	lsls	r1, r3, #28
 801776c:	d516      	bpl.n	801779c <_fwrite_r+0x60>
 801776e:	6923      	ldr	r3, [r4, #16]
 8017770:	b1a3      	cbz	r3, 801779c <_fwrite_r+0x60>
 8017772:	2500      	movs	r5, #0
 8017774:	454d      	cmp	r5, r9
 8017776:	d01f      	beq.n	80177b8 <_fwrite_r+0x7c>
 8017778:	68a7      	ldr	r7, [r4, #8]
 801777a:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801777e:	3f01      	subs	r7, #1
 8017780:	2f00      	cmp	r7, #0
 8017782:	60a7      	str	r7, [r4, #8]
 8017784:	da04      	bge.n	8017790 <_fwrite_r+0x54>
 8017786:	69a3      	ldr	r3, [r4, #24]
 8017788:	429f      	cmp	r7, r3
 801778a:	db0f      	blt.n	80177ac <_fwrite_r+0x70>
 801778c:	290a      	cmp	r1, #10
 801778e:	d00d      	beq.n	80177ac <_fwrite_r+0x70>
 8017790:	6823      	ldr	r3, [r4, #0]
 8017792:	1c5a      	adds	r2, r3, #1
 8017794:	6022      	str	r2, [r4, #0]
 8017796:	7019      	strb	r1, [r3, #0]
 8017798:	3501      	adds	r5, #1
 801779a:	e7eb      	b.n	8017774 <_fwrite_r+0x38>
 801779c:	4621      	mov	r1, r4
 801779e:	4630      	mov	r0, r6
 80177a0:	f000 f9de 	bl	8017b60 <__swsetup_r>
 80177a4:	2800      	cmp	r0, #0
 80177a6:	d0e4      	beq.n	8017772 <_fwrite_r+0x36>
 80177a8:	2500      	movs	r5, #0
 80177aa:	e005      	b.n	80177b8 <_fwrite_r+0x7c>
 80177ac:	4622      	mov	r2, r4
 80177ae:	4630      	mov	r0, r6
 80177b0:	f000 f998 	bl	8017ae4 <__swbuf_r>
 80177b4:	3001      	adds	r0, #1
 80177b6:	d1ef      	bne.n	8017798 <_fwrite_r+0x5c>
 80177b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80177ba:	07da      	lsls	r2, r3, #31
 80177bc:	d405      	bmi.n	80177ca <_fwrite_r+0x8e>
 80177be:	89a3      	ldrh	r3, [r4, #12]
 80177c0:	059b      	lsls	r3, r3, #22
 80177c2:	d402      	bmi.n	80177ca <_fwrite_r+0x8e>
 80177c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80177c6:	f000 fcbb 	bl	8018140 <__retarget_lock_release_recursive>
 80177ca:	fbb5 f0f8 	udiv	r0, r5, r8
 80177ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080177d4 <fwrite>:
 80177d4:	b507      	push	{r0, r1, r2, lr}
 80177d6:	9300      	str	r3, [sp, #0]
 80177d8:	4613      	mov	r3, r2
 80177da:	460a      	mov	r2, r1
 80177dc:	4601      	mov	r1, r0
 80177de:	4803      	ldr	r0, [pc, #12]	@ (80177ec <fwrite+0x18>)
 80177e0:	6800      	ldr	r0, [r0, #0]
 80177e2:	f7ff ffab 	bl	801773c <_fwrite_r>
 80177e6:	b003      	add	sp, #12
 80177e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80177ec:	2000008c 	.word	0x2000008c

080177f0 <iprintf>:
 80177f0:	b40f      	push	{r0, r1, r2, r3}
 80177f2:	b507      	push	{r0, r1, r2, lr}
 80177f4:	4906      	ldr	r1, [pc, #24]	@ (8017810 <iprintf+0x20>)
 80177f6:	ab04      	add	r3, sp, #16
 80177f8:	6808      	ldr	r0, [r1, #0]
 80177fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80177fe:	6881      	ldr	r1, [r0, #8]
 8017800:	9301      	str	r3, [sp, #4]
 8017802:	f7ff fbed 	bl	8016fe0 <_vfiprintf_r>
 8017806:	b003      	add	sp, #12
 8017808:	f85d eb04 	ldr.w	lr, [sp], #4
 801780c:	b004      	add	sp, #16
 801780e:	4770      	bx	lr
 8017810:	2000008c 	.word	0x2000008c

08017814 <_putc_r>:
 8017814:	b570      	push	{r4, r5, r6, lr}
 8017816:	460d      	mov	r5, r1
 8017818:	4614      	mov	r4, r2
 801781a:	4606      	mov	r6, r0
 801781c:	b118      	cbz	r0, 8017826 <_putc_r+0x12>
 801781e:	6a03      	ldr	r3, [r0, #32]
 8017820:	b90b      	cbnz	r3, 8017826 <_putc_r+0x12>
 8017822:	f7ff ff17 	bl	8017654 <__sinit>
 8017826:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017828:	07d8      	lsls	r0, r3, #31
 801782a:	d405      	bmi.n	8017838 <_putc_r+0x24>
 801782c:	89a3      	ldrh	r3, [r4, #12]
 801782e:	0599      	lsls	r1, r3, #22
 8017830:	d402      	bmi.n	8017838 <_putc_r+0x24>
 8017832:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017834:	f000 fc83 	bl	801813e <__retarget_lock_acquire_recursive>
 8017838:	68a3      	ldr	r3, [r4, #8]
 801783a:	3b01      	subs	r3, #1
 801783c:	2b00      	cmp	r3, #0
 801783e:	60a3      	str	r3, [r4, #8]
 8017840:	da05      	bge.n	801784e <_putc_r+0x3a>
 8017842:	69a2      	ldr	r2, [r4, #24]
 8017844:	4293      	cmp	r3, r2
 8017846:	db12      	blt.n	801786e <_putc_r+0x5a>
 8017848:	b2eb      	uxtb	r3, r5
 801784a:	2b0a      	cmp	r3, #10
 801784c:	d00f      	beq.n	801786e <_putc_r+0x5a>
 801784e:	6823      	ldr	r3, [r4, #0]
 8017850:	1c5a      	adds	r2, r3, #1
 8017852:	6022      	str	r2, [r4, #0]
 8017854:	701d      	strb	r5, [r3, #0]
 8017856:	b2ed      	uxtb	r5, r5
 8017858:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801785a:	07da      	lsls	r2, r3, #31
 801785c:	d405      	bmi.n	801786a <_putc_r+0x56>
 801785e:	89a3      	ldrh	r3, [r4, #12]
 8017860:	059b      	lsls	r3, r3, #22
 8017862:	d402      	bmi.n	801786a <_putc_r+0x56>
 8017864:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017866:	f000 fc6b 	bl	8018140 <__retarget_lock_release_recursive>
 801786a:	4628      	mov	r0, r5
 801786c:	bd70      	pop	{r4, r5, r6, pc}
 801786e:	4629      	mov	r1, r5
 8017870:	4622      	mov	r2, r4
 8017872:	4630      	mov	r0, r6
 8017874:	f000 f936 	bl	8017ae4 <__swbuf_r>
 8017878:	4605      	mov	r5, r0
 801787a:	e7ed      	b.n	8017858 <_putc_r+0x44>

0801787c <putchar>:
 801787c:	4b02      	ldr	r3, [pc, #8]	@ (8017888 <putchar+0xc>)
 801787e:	4601      	mov	r1, r0
 8017880:	6818      	ldr	r0, [r3, #0]
 8017882:	6882      	ldr	r2, [r0, #8]
 8017884:	f7ff bfc6 	b.w	8017814 <_putc_r>
 8017888:	2000008c 	.word	0x2000008c

0801788c <_puts_r>:
 801788c:	6a03      	ldr	r3, [r0, #32]
 801788e:	b570      	push	{r4, r5, r6, lr}
 8017890:	6884      	ldr	r4, [r0, #8]
 8017892:	4605      	mov	r5, r0
 8017894:	460e      	mov	r6, r1
 8017896:	b90b      	cbnz	r3, 801789c <_puts_r+0x10>
 8017898:	f7ff fedc 	bl	8017654 <__sinit>
 801789c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801789e:	07db      	lsls	r3, r3, #31
 80178a0:	d405      	bmi.n	80178ae <_puts_r+0x22>
 80178a2:	89a3      	ldrh	r3, [r4, #12]
 80178a4:	0598      	lsls	r0, r3, #22
 80178a6:	d402      	bmi.n	80178ae <_puts_r+0x22>
 80178a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80178aa:	f000 fc48 	bl	801813e <__retarget_lock_acquire_recursive>
 80178ae:	89a3      	ldrh	r3, [r4, #12]
 80178b0:	0719      	lsls	r1, r3, #28
 80178b2:	d502      	bpl.n	80178ba <_puts_r+0x2e>
 80178b4:	6923      	ldr	r3, [r4, #16]
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	d135      	bne.n	8017926 <_puts_r+0x9a>
 80178ba:	4621      	mov	r1, r4
 80178bc:	4628      	mov	r0, r5
 80178be:	f000 f94f 	bl	8017b60 <__swsetup_r>
 80178c2:	b380      	cbz	r0, 8017926 <_puts_r+0x9a>
 80178c4:	f04f 35ff 	mov.w	r5, #4294967295
 80178c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80178ca:	07da      	lsls	r2, r3, #31
 80178cc:	d405      	bmi.n	80178da <_puts_r+0x4e>
 80178ce:	89a3      	ldrh	r3, [r4, #12]
 80178d0:	059b      	lsls	r3, r3, #22
 80178d2:	d402      	bmi.n	80178da <_puts_r+0x4e>
 80178d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80178d6:	f000 fc33 	bl	8018140 <__retarget_lock_release_recursive>
 80178da:	4628      	mov	r0, r5
 80178dc:	bd70      	pop	{r4, r5, r6, pc}
 80178de:	2b00      	cmp	r3, #0
 80178e0:	da04      	bge.n	80178ec <_puts_r+0x60>
 80178e2:	69a2      	ldr	r2, [r4, #24]
 80178e4:	429a      	cmp	r2, r3
 80178e6:	dc17      	bgt.n	8017918 <_puts_r+0x8c>
 80178e8:	290a      	cmp	r1, #10
 80178ea:	d015      	beq.n	8017918 <_puts_r+0x8c>
 80178ec:	6823      	ldr	r3, [r4, #0]
 80178ee:	1c5a      	adds	r2, r3, #1
 80178f0:	6022      	str	r2, [r4, #0]
 80178f2:	7019      	strb	r1, [r3, #0]
 80178f4:	68a3      	ldr	r3, [r4, #8]
 80178f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80178fa:	3b01      	subs	r3, #1
 80178fc:	60a3      	str	r3, [r4, #8]
 80178fe:	2900      	cmp	r1, #0
 8017900:	d1ed      	bne.n	80178de <_puts_r+0x52>
 8017902:	2b00      	cmp	r3, #0
 8017904:	da11      	bge.n	801792a <_puts_r+0x9e>
 8017906:	4622      	mov	r2, r4
 8017908:	210a      	movs	r1, #10
 801790a:	4628      	mov	r0, r5
 801790c:	f000 f8ea 	bl	8017ae4 <__swbuf_r>
 8017910:	3001      	adds	r0, #1
 8017912:	d0d7      	beq.n	80178c4 <_puts_r+0x38>
 8017914:	250a      	movs	r5, #10
 8017916:	e7d7      	b.n	80178c8 <_puts_r+0x3c>
 8017918:	4622      	mov	r2, r4
 801791a:	4628      	mov	r0, r5
 801791c:	f000 f8e2 	bl	8017ae4 <__swbuf_r>
 8017920:	3001      	adds	r0, #1
 8017922:	d1e7      	bne.n	80178f4 <_puts_r+0x68>
 8017924:	e7ce      	b.n	80178c4 <_puts_r+0x38>
 8017926:	3e01      	subs	r6, #1
 8017928:	e7e4      	b.n	80178f4 <_puts_r+0x68>
 801792a:	6823      	ldr	r3, [r4, #0]
 801792c:	1c5a      	adds	r2, r3, #1
 801792e:	6022      	str	r2, [r4, #0]
 8017930:	220a      	movs	r2, #10
 8017932:	701a      	strb	r2, [r3, #0]
 8017934:	e7ee      	b.n	8017914 <_puts_r+0x88>
	...

08017938 <puts>:
 8017938:	4b02      	ldr	r3, [pc, #8]	@ (8017944 <puts+0xc>)
 801793a:	4601      	mov	r1, r0
 801793c:	6818      	ldr	r0, [r3, #0]
 801793e:	f7ff bfa5 	b.w	801788c <_puts_r>
 8017942:	bf00      	nop
 8017944:	2000008c 	.word	0x2000008c

08017948 <siscanf>:
 8017948:	b40e      	push	{r1, r2, r3}
 801794a:	b570      	push	{r4, r5, r6, lr}
 801794c:	b09d      	sub	sp, #116	@ 0x74
 801794e:	ac21      	add	r4, sp, #132	@ 0x84
 8017950:	2500      	movs	r5, #0
 8017952:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8017956:	f854 6b04 	ldr.w	r6, [r4], #4
 801795a:	f8ad 2014 	strh.w	r2, [sp, #20]
 801795e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8017960:	9002      	str	r0, [sp, #8]
 8017962:	9006      	str	r0, [sp, #24]
 8017964:	f7e8 fc84 	bl	8000270 <strlen>
 8017968:	4b0b      	ldr	r3, [pc, #44]	@ (8017998 <siscanf+0x50>)
 801796a:	9003      	str	r0, [sp, #12]
 801796c:	9007      	str	r0, [sp, #28]
 801796e:	480b      	ldr	r0, [pc, #44]	@ (801799c <siscanf+0x54>)
 8017970:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017972:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017976:	f8ad 3016 	strh.w	r3, [sp, #22]
 801797a:	4632      	mov	r2, r6
 801797c:	4623      	mov	r3, r4
 801797e:	a902      	add	r1, sp, #8
 8017980:	6800      	ldr	r0, [r0, #0]
 8017982:	950f      	str	r5, [sp, #60]	@ 0x3c
 8017984:	9514      	str	r5, [sp, #80]	@ 0x50
 8017986:	9401      	str	r4, [sp, #4]
 8017988:	f001 fff6 	bl	8019978 <__ssvfiscanf_r>
 801798c:	b01d      	add	sp, #116	@ 0x74
 801798e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017992:	b003      	add	sp, #12
 8017994:	4770      	bx	lr
 8017996:	bf00      	nop
 8017998:	080179c3 	.word	0x080179c3
 801799c:	2000008c 	.word	0x2000008c

080179a0 <__sread>:
 80179a0:	b510      	push	{r4, lr}
 80179a2:	460c      	mov	r4, r1
 80179a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80179a8:	f000 fb6a 	bl	8018080 <_read_r>
 80179ac:	2800      	cmp	r0, #0
 80179ae:	bfab      	itete	ge
 80179b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80179b2:	89a3      	ldrhlt	r3, [r4, #12]
 80179b4:	181b      	addge	r3, r3, r0
 80179b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80179ba:	bfac      	ite	ge
 80179bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80179be:	81a3      	strhlt	r3, [r4, #12]
 80179c0:	bd10      	pop	{r4, pc}

080179c2 <__seofread>:
 80179c2:	2000      	movs	r0, #0
 80179c4:	4770      	bx	lr

080179c6 <__swrite>:
 80179c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80179ca:	461f      	mov	r7, r3
 80179cc:	898b      	ldrh	r3, [r1, #12]
 80179ce:	05db      	lsls	r3, r3, #23
 80179d0:	4605      	mov	r5, r0
 80179d2:	460c      	mov	r4, r1
 80179d4:	4616      	mov	r6, r2
 80179d6:	d505      	bpl.n	80179e4 <__swrite+0x1e>
 80179d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80179dc:	2302      	movs	r3, #2
 80179de:	2200      	movs	r2, #0
 80179e0:	f000 fb3c 	bl	801805c <_lseek_r>
 80179e4:	89a3      	ldrh	r3, [r4, #12]
 80179e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80179ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80179ee:	81a3      	strh	r3, [r4, #12]
 80179f0:	4632      	mov	r2, r6
 80179f2:	463b      	mov	r3, r7
 80179f4:	4628      	mov	r0, r5
 80179f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80179fa:	f000 bb63 	b.w	80180c4 <_write_r>

080179fe <__sseek>:
 80179fe:	b510      	push	{r4, lr}
 8017a00:	460c      	mov	r4, r1
 8017a02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017a06:	f000 fb29 	bl	801805c <_lseek_r>
 8017a0a:	1c43      	adds	r3, r0, #1
 8017a0c:	89a3      	ldrh	r3, [r4, #12]
 8017a0e:	bf15      	itete	ne
 8017a10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8017a12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8017a16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8017a1a:	81a3      	strheq	r3, [r4, #12]
 8017a1c:	bf18      	it	ne
 8017a1e:	81a3      	strhne	r3, [r4, #12]
 8017a20:	bd10      	pop	{r4, pc}

08017a22 <__sclose>:
 8017a22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017a26:	f000 bb09 	b.w	801803c <_close_r>

08017a2a <_vsniprintf_r>:
 8017a2a:	b530      	push	{r4, r5, lr}
 8017a2c:	4614      	mov	r4, r2
 8017a2e:	2c00      	cmp	r4, #0
 8017a30:	b09b      	sub	sp, #108	@ 0x6c
 8017a32:	4605      	mov	r5, r0
 8017a34:	461a      	mov	r2, r3
 8017a36:	da05      	bge.n	8017a44 <_vsniprintf_r+0x1a>
 8017a38:	238b      	movs	r3, #139	@ 0x8b
 8017a3a:	6003      	str	r3, [r0, #0]
 8017a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8017a40:	b01b      	add	sp, #108	@ 0x6c
 8017a42:	bd30      	pop	{r4, r5, pc}
 8017a44:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017a48:	f8ad 300c 	strh.w	r3, [sp, #12]
 8017a4c:	f04f 0300 	mov.w	r3, #0
 8017a50:	9319      	str	r3, [sp, #100]	@ 0x64
 8017a52:	bf14      	ite	ne
 8017a54:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017a58:	4623      	moveq	r3, r4
 8017a5a:	9302      	str	r3, [sp, #8]
 8017a5c:	9305      	str	r3, [sp, #20]
 8017a5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017a62:	9100      	str	r1, [sp, #0]
 8017a64:	9104      	str	r1, [sp, #16]
 8017a66:	f8ad 300e 	strh.w	r3, [sp, #14]
 8017a6a:	4669      	mov	r1, sp
 8017a6c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8017a6e:	f001 fe2d 	bl	80196cc <_svfiprintf_r>
 8017a72:	1c43      	adds	r3, r0, #1
 8017a74:	bfbc      	itt	lt
 8017a76:	238b      	movlt	r3, #139	@ 0x8b
 8017a78:	602b      	strlt	r3, [r5, #0]
 8017a7a:	2c00      	cmp	r4, #0
 8017a7c:	d0e0      	beq.n	8017a40 <_vsniprintf_r+0x16>
 8017a7e:	9b00      	ldr	r3, [sp, #0]
 8017a80:	2200      	movs	r2, #0
 8017a82:	701a      	strb	r2, [r3, #0]
 8017a84:	e7dc      	b.n	8017a40 <_vsniprintf_r+0x16>
	...

08017a88 <vsniprintf>:
 8017a88:	b507      	push	{r0, r1, r2, lr}
 8017a8a:	9300      	str	r3, [sp, #0]
 8017a8c:	4613      	mov	r3, r2
 8017a8e:	460a      	mov	r2, r1
 8017a90:	4601      	mov	r1, r0
 8017a92:	4803      	ldr	r0, [pc, #12]	@ (8017aa0 <vsniprintf+0x18>)
 8017a94:	6800      	ldr	r0, [r0, #0]
 8017a96:	f7ff ffc8 	bl	8017a2a <_vsniprintf_r>
 8017a9a:	b003      	add	sp, #12
 8017a9c:	f85d fb04 	ldr.w	pc, [sp], #4
 8017aa0:	2000008c 	.word	0x2000008c

08017aa4 <_vsiprintf_r>:
 8017aa4:	b510      	push	{r4, lr}
 8017aa6:	b09a      	sub	sp, #104	@ 0x68
 8017aa8:	2400      	movs	r4, #0
 8017aaa:	9100      	str	r1, [sp, #0]
 8017aac:	9104      	str	r1, [sp, #16]
 8017aae:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017ab2:	9105      	str	r1, [sp, #20]
 8017ab4:	9102      	str	r1, [sp, #8]
 8017ab6:	4905      	ldr	r1, [pc, #20]	@ (8017acc <_vsiprintf_r+0x28>)
 8017ab8:	9103      	str	r1, [sp, #12]
 8017aba:	4669      	mov	r1, sp
 8017abc:	9419      	str	r4, [sp, #100]	@ 0x64
 8017abe:	f001 fe05 	bl	80196cc <_svfiprintf_r>
 8017ac2:	9b00      	ldr	r3, [sp, #0]
 8017ac4:	701c      	strb	r4, [r3, #0]
 8017ac6:	b01a      	add	sp, #104	@ 0x68
 8017ac8:	bd10      	pop	{r4, pc}
 8017aca:	bf00      	nop
 8017acc:	ffff0208 	.word	0xffff0208

08017ad0 <vsiprintf>:
 8017ad0:	4613      	mov	r3, r2
 8017ad2:	460a      	mov	r2, r1
 8017ad4:	4601      	mov	r1, r0
 8017ad6:	4802      	ldr	r0, [pc, #8]	@ (8017ae0 <vsiprintf+0x10>)
 8017ad8:	6800      	ldr	r0, [r0, #0]
 8017ada:	f7ff bfe3 	b.w	8017aa4 <_vsiprintf_r>
 8017ade:	bf00      	nop
 8017ae0:	2000008c 	.word	0x2000008c

08017ae4 <__swbuf_r>:
 8017ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ae6:	460e      	mov	r6, r1
 8017ae8:	4614      	mov	r4, r2
 8017aea:	4605      	mov	r5, r0
 8017aec:	b118      	cbz	r0, 8017af6 <__swbuf_r+0x12>
 8017aee:	6a03      	ldr	r3, [r0, #32]
 8017af0:	b90b      	cbnz	r3, 8017af6 <__swbuf_r+0x12>
 8017af2:	f7ff fdaf 	bl	8017654 <__sinit>
 8017af6:	69a3      	ldr	r3, [r4, #24]
 8017af8:	60a3      	str	r3, [r4, #8]
 8017afa:	89a3      	ldrh	r3, [r4, #12]
 8017afc:	071a      	lsls	r2, r3, #28
 8017afe:	d501      	bpl.n	8017b04 <__swbuf_r+0x20>
 8017b00:	6923      	ldr	r3, [r4, #16]
 8017b02:	b943      	cbnz	r3, 8017b16 <__swbuf_r+0x32>
 8017b04:	4621      	mov	r1, r4
 8017b06:	4628      	mov	r0, r5
 8017b08:	f000 f82a 	bl	8017b60 <__swsetup_r>
 8017b0c:	b118      	cbz	r0, 8017b16 <__swbuf_r+0x32>
 8017b0e:	f04f 37ff 	mov.w	r7, #4294967295
 8017b12:	4638      	mov	r0, r7
 8017b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017b16:	6823      	ldr	r3, [r4, #0]
 8017b18:	6922      	ldr	r2, [r4, #16]
 8017b1a:	1a98      	subs	r0, r3, r2
 8017b1c:	6963      	ldr	r3, [r4, #20]
 8017b1e:	b2f6      	uxtb	r6, r6
 8017b20:	4283      	cmp	r3, r0
 8017b22:	4637      	mov	r7, r6
 8017b24:	dc05      	bgt.n	8017b32 <__swbuf_r+0x4e>
 8017b26:	4621      	mov	r1, r4
 8017b28:	4628      	mov	r0, r5
 8017b2a:	f002 fa6d 	bl	801a008 <_fflush_r>
 8017b2e:	2800      	cmp	r0, #0
 8017b30:	d1ed      	bne.n	8017b0e <__swbuf_r+0x2a>
 8017b32:	68a3      	ldr	r3, [r4, #8]
 8017b34:	3b01      	subs	r3, #1
 8017b36:	60a3      	str	r3, [r4, #8]
 8017b38:	6823      	ldr	r3, [r4, #0]
 8017b3a:	1c5a      	adds	r2, r3, #1
 8017b3c:	6022      	str	r2, [r4, #0]
 8017b3e:	701e      	strb	r6, [r3, #0]
 8017b40:	6962      	ldr	r2, [r4, #20]
 8017b42:	1c43      	adds	r3, r0, #1
 8017b44:	429a      	cmp	r2, r3
 8017b46:	d004      	beq.n	8017b52 <__swbuf_r+0x6e>
 8017b48:	89a3      	ldrh	r3, [r4, #12]
 8017b4a:	07db      	lsls	r3, r3, #31
 8017b4c:	d5e1      	bpl.n	8017b12 <__swbuf_r+0x2e>
 8017b4e:	2e0a      	cmp	r6, #10
 8017b50:	d1df      	bne.n	8017b12 <__swbuf_r+0x2e>
 8017b52:	4621      	mov	r1, r4
 8017b54:	4628      	mov	r0, r5
 8017b56:	f002 fa57 	bl	801a008 <_fflush_r>
 8017b5a:	2800      	cmp	r0, #0
 8017b5c:	d0d9      	beq.n	8017b12 <__swbuf_r+0x2e>
 8017b5e:	e7d6      	b.n	8017b0e <__swbuf_r+0x2a>

08017b60 <__swsetup_r>:
 8017b60:	b538      	push	{r3, r4, r5, lr}
 8017b62:	4b29      	ldr	r3, [pc, #164]	@ (8017c08 <__swsetup_r+0xa8>)
 8017b64:	4605      	mov	r5, r0
 8017b66:	6818      	ldr	r0, [r3, #0]
 8017b68:	460c      	mov	r4, r1
 8017b6a:	b118      	cbz	r0, 8017b74 <__swsetup_r+0x14>
 8017b6c:	6a03      	ldr	r3, [r0, #32]
 8017b6e:	b90b      	cbnz	r3, 8017b74 <__swsetup_r+0x14>
 8017b70:	f7ff fd70 	bl	8017654 <__sinit>
 8017b74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017b78:	0719      	lsls	r1, r3, #28
 8017b7a:	d422      	bmi.n	8017bc2 <__swsetup_r+0x62>
 8017b7c:	06da      	lsls	r2, r3, #27
 8017b7e:	d407      	bmi.n	8017b90 <__swsetup_r+0x30>
 8017b80:	2209      	movs	r2, #9
 8017b82:	602a      	str	r2, [r5, #0]
 8017b84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017b88:	81a3      	strh	r3, [r4, #12]
 8017b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8017b8e:	e033      	b.n	8017bf8 <__swsetup_r+0x98>
 8017b90:	0758      	lsls	r0, r3, #29
 8017b92:	d512      	bpl.n	8017bba <__swsetup_r+0x5a>
 8017b94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017b96:	b141      	cbz	r1, 8017baa <__swsetup_r+0x4a>
 8017b98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017b9c:	4299      	cmp	r1, r3
 8017b9e:	d002      	beq.n	8017ba6 <__swsetup_r+0x46>
 8017ba0:	4628      	mov	r0, r5
 8017ba2:	f001 f945 	bl	8018e30 <_free_r>
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	6363      	str	r3, [r4, #52]	@ 0x34
 8017baa:	89a3      	ldrh	r3, [r4, #12]
 8017bac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017bb0:	81a3      	strh	r3, [r4, #12]
 8017bb2:	2300      	movs	r3, #0
 8017bb4:	6063      	str	r3, [r4, #4]
 8017bb6:	6923      	ldr	r3, [r4, #16]
 8017bb8:	6023      	str	r3, [r4, #0]
 8017bba:	89a3      	ldrh	r3, [r4, #12]
 8017bbc:	f043 0308 	orr.w	r3, r3, #8
 8017bc0:	81a3      	strh	r3, [r4, #12]
 8017bc2:	6923      	ldr	r3, [r4, #16]
 8017bc4:	b94b      	cbnz	r3, 8017bda <__swsetup_r+0x7a>
 8017bc6:	89a3      	ldrh	r3, [r4, #12]
 8017bc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017bcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017bd0:	d003      	beq.n	8017bda <__swsetup_r+0x7a>
 8017bd2:	4621      	mov	r1, r4
 8017bd4:	4628      	mov	r0, r5
 8017bd6:	f002 fa65 	bl	801a0a4 <__smakebuf_r>
 8017bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017bde:	f013 0201 	ands.w	r2, r3, #1
 8017be2:	d00a      	beq.n	8017bfa <__swsetup_r+0x9a>
 8017be4:	2200      	movs	r2, #0
 8017be6:	60a2      	str	r2, [r4, #8]
 8017be8:	6962      	ldr	r2, [r4, #20]
 8017bea:	4252      	negs	r2, r2
 8017bec:	61a2      	str	r2, [r4, #24]
 8017bee:	6922      	ldr	r2, [r4, #16]
 8017bf0:	b942      	cbnz	r2, 8017c04 <__swsetup_r+0xa4>
 8017bf2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017bf6:	d1c5      	bne.n	8017b84 <__swsetup_r+0x24>
 8017bf8:	bd38      	pop	{r3, r4, r5, pc}
 8017bfa:	0799      	lsls	r1, r3, #30
 8017bfc:	bf58      	it	pl
 8017bfe:	6962      	ldrpl	r2, [r4, #20]
 8017c00:	60a2      	str	r2, [r4, #8]
 8017c02:	e7f4      	b.n	8017bee <__swsetup_r+0x8e>
 8017c04:	2000      	movs	r0, #0
 8017c06:	e7f7      	b.n	8017bf8 <__swsetup_r+0x98>
 8017c08:	2000008c 	.word	0x2000008c

08017c0c <memmove>:
 8017c0c:	4288      	cmp	r0, r1
 8017c0e:	b510      	push	{r4, lr}
 8017c10:	eb01 0402 	add.w	r4, r1, r2
 8017c14:	d902      	bls.n	8017c1c <memmove+0x10>
 8017c16:	4284      	cmp	r4, r0
 8017c18:	4623      	mov	r3, r4
 8017c1a:	d807      	bhi.n	8017c2c <memmove+0x20>
 8017c1c:	1e43      	subs	r3, r0, #1
 8017c1e:	42a1      	cmp	r1, r4
 8017c20:	d008      	beq.n	8017c34 <memmove+0x28>
 8017c22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017c26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017c2a:	e7f8      	b.n	8017c1e <memmove+0x12>
 8017c2c:	4402      	add	r2, r0
 8017c2e:	4601      	mov	r1, r0
 8017c30:	428a      	cmp	r2, r1
 8017c32:	d100      	bne.n	8017c36 <memmove+0x2a>
 8017c34:	bd10      	pop	{r4, pc}
 8017c36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017c3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017c3e:	e7f7      	b.n	8017c30 <memmove+0x24>

08017c40 <memset>:
 8017c40:	4402      	add	r2, r0
 8017c42:	4603      	mov	r3, r0
 8017c44:	4293      	cmp	r3, r2
 8017c46:	d100      	bne.n	8017c4a <memset+0xa>
 8017c48:	4770      	bx	lr
 8017c4a:	f803 1b01 	strb.w	r1, [r3], #1
 8017c4e:	e7f9      	b.n	8017c44 <memset+0x4>

08017c50 <_strerror_r>:
 8017c50:	b510      	push	{r4, lr}
 8017c52:	4604      	mov	r4, r0
 8017c54:	4608      	mov	r0, r1
 8017c56:	4611      	mov	r1, r2
 8017c58:	461a      	mov	r2, r3
 8017c5a:	288e      	cmp	r0, #142	@ 0x8e
 8017c5c:	f200 8130 	bhi.w	8017ec0 <_strerror_r+0x270>
 8017c60:	e8df f010 	tbh	[pc, r0, lsl #1]
 8017c64:	0138008f 	.word	0x0138008f
 8017c68:	00940092 	.word	0x00940092
 8017c6c:	00980096 	.word	0x00980096
 8017c70:	009c009a 	.word	0x009c009a
 8017c74:	00a2009e 	.word	0x00a2009e
 8017c78:	00a800a4 	.word	0x00a800a4
 8017c7c:	00ac00aa 	.word	0x00ac00aa
 8017c80:	012e00ae 	.word	0x012e00ae
 8017c84:	00b200b0 	.word	0x00b200b0
 8017c88:	00b600b4 	.word	0x00b600b4
 8017c8c:	00be00b8 	.word	0x00be00b8
 8017c90:	00c600c0 	.word	0x00c600c0
 8017c94:	00ca00c8 	.word	0x00ca00c8
 8017c98:	00ce00cc 	.word	0x00ce00cc
 8017c9c:	00d600d2 	.word	0x00d600d2
 8017ca0:	00da00d8 	.word	0x00da00d8
 8017ca4:	00de00dc 	.word	0x00de00dc
 8017ca8:	00e200e0 	.word	0x00e200e0
 8017cac:	012e00e4 	.word	0x012e00e4
 8017cb0:	012e012e 	.word	0x012e012e
 8017cb4:	012e012e 	.word	0x012e012e
 8017cb8:	012e012e 	.word	0x012e012e
 8017cbc:	00e8012e 	.word	0x00e8012e
 8017cc0:	012e00ec 	.word	0x012e00ec
 8017cc4:	012e012e 	.word	0x012e012e
 8017cc8:	012e012e 	.word	0x012e012e
 8017ccc:	012e012e 	.word	0x012e012e
 8017cd0:	012e012e 	.word	0x012e012e
 8017cd4:	012e012e 	.word	0x012e012e
 8017cd8:	012e012e 	.word	0x012e012e
 8017cdc:	010800ee 	.word	0x010800ee
 8017ce0:	00f200f0 	.word	0x00f200f0
 8017ce4:	012e012e 	.word	0x012e012e
 8017ce8:	00f4012e 	.word	0x00f4012e
 8017cec:	012e012e 	.word	0x012e012e
 8017cf0:	00f6012e 	.word	0x00f6012e
 8017cf4:	012e012e 	.word	0x012e012e
 8017cf8:	012e00fa 	.word	0x012e00fa
 8017cfc:	00fc012e 	.word	0x00fc012e
 8017d00:	012e012e 	.word	0x012e012e
 8017d04:	012e012e 	.word	0x012e012e
 8017d08:	012e012e 	.word	0x012e012e
 8017d0c:	012e012e 	.word	0x012e012e
 8017d10:	012e012e 	.word	0x012e012e
 8017d14:	012e00fe 	.word	0x012e00fe
 8017d18:	01020100 	.word	0x01020100
 8017d1c:	012e0104 	.word	0x012e0104
 8017d20:	0126012e 	.word	0x0126012e
 8017d24:	012e012e 	.word	0x012e012e
 8017d28:	012e012e 	.word	0x012e012e
 8017d2c:	012e012e 	.word	0x012e012e
 8017d30:	012e012e 	.word	0x012e012e
 8017d34:	01060114 	.word	0x01060114
 8017d38:	010c010a 	.word	0x010c010a
 8017d3c:	0110010e 	.word	0x0110010e
 8017d40:	0112012e 	.word	0x0112012e
 8017d44:	011a0116 	.word	0x011a0116
 8017d48:	00c200ea 	.word	0x00c200ea
 8017d4c:	00ba012c 	.word	0x00ba012c
 8017d50:	00bc00d0 	.word	0x00bc00d0
 8017d54:	00a600a0 	.word	0x00a600a0
 8017d58:	00f8012a 	.word	0x00f8012a
 8017d5c:	0118012e 	.word	0x0118012e
 8017d60:	011e00c4 	.word	0x011e00c4
 8017d64:	012e011c 	.word	0x012e011c
 8017d68:	012e012e 	.word	0x012e012e
 8017d6c:	012e012e 	.word	0x012e012e
 8017d70:	012e00d4 	.word	0x012e00d4
 8017d74:	012e012e 	.word	0x012e012e
 8017d78:	012800e6 	.word	0x012800e6
 8017d7c:	01220120 	.word	0x01220120
 8017d80:	0124      	.short	0x0124
 8017d82:	4b55      	ldr	r3, [pc, #340]	@ (8017ed8 <_strerror_r+0x288>)
 8017d84:	4618      	mov	r0, r3
 8017d86:	bd10      	pop	{r4, pc}
 8017d88:	4b54      	ldr	r3, [pc, #336]	@ (8017edc <_strerror_r+0x28c>)
 8017d8a:	e7fb      	b.n	8017d84 <_strerror_r+0x134>
 8017d8c:	4b54      	ldr	r3, [pc, #336]	@ (8017ee0 <_strerror_r+0x290>)
 8017d8e:	e7f9      	b.n	8017d84 <_strerror_r+0x134>
 8017d90:	4b54      	ldr	r3, [pc, #336]	@ (8017ee4 <_strerror_r+0x294>)
 8017d92:	e7f7      	b.n	8017d84 <_strerror_r+0x134>
 8017d94:	4b54      	ldr	r3, [pc, #336]	@ (8017ee8 <_strerror_r+0x298>)
 8017d96:	e7f5      	b.n	8017d84 <_strerror_r+0x134>
 8017d98:	4b54      	ldr	r3, [pc, #336]	@ (8017eec <_strerror_r+0x29c>)
 8017d9a:	e7f3      	b.n	8017d84 <_strerror_r+0x134>
 8017d9c:	4b54      	ldr	r3, [pc, #336]	@ (8017ef0 <_strerror_r+0x2a0>)
 8017d9e:	e7f1      	b.n	8017d84 <_strerror_r+0x134>
 8017da0:	4b54      	ldr	r3, [pc, #336]	@ (8017ef4 <_strerror_r+0x2a4>)
 8017da2:	e7ef      	b.n	8017d84 <_strerror_r+0x134>
 8017da4:	4b54      	ldr	r3, [pc, #336]	@ (8017ef8 <_strerror_r+0x2a8>)
 8017da6:	e7ed      	b.n	8017d84 <_strerror_r+0x134>
 8017da8:	4b54      	ldr	r3, [pc, #336]	@ (8017efc <_strerror_r+0x2ac>)
 8017daa:	e7eb      	b.n	8017d84 <_strerror_r+0x134>
 8017dac:	4b54      	ldr	r3, [pc, #336]	@ (8017f00 <_strerror_r+0x2b0>)
 8017dae:	e7e9      	b.n	8017d84 <_strerror_r+0x134>
 8017db0:	4b54      	ldr	r3, [pc, #336]	@ (8017f04 <_strerror_r+0x2b4>)
 8017db2:	e7e7      	b.n	8017d84 <_strerror_r+0x134>
 8017db4:	4b54      	ldr	r3, [pc, #336]	@ (8017f08 <_strerror_r+0x2b8>)
 8017db6:	e7e5      	b.n	8017d84 <_strerror_r+0x134>
 8017db8:	4b54      	ldr	r3, [pc, #336]	@ (8017f0c <_strerror_r+0x2bc>)
 8017dba:	e7e3      	b.n	8017d84 <_strerror_r+0x134>
 8017dbc:	4b54      	ldr	r3, [pc, #336]	@ (8017f10 <_strerror_r+0x2c0>)
 8017dbe:	e7e1      	b.n	8017d84 <_strerror_r+0x134>
 8017dc0:	4b54      	ldr	r3, [pc, #336]	@ (8017f14 <_strerror_r+0x2c4>)
 8017dc2:	e7df      	b.n	8017d84 <_strerror_r+0x134>
 8017dc4:	4b54      	ldr	r3, [pc, #336]	@ (8017f18 <_strerror_r+0x2c8>)
 8017dc6:	e7dd      	b.n	8017d84 <_strerror_r+0x134>
 8017dc8:	4b54      	ldr	r3, [pc, #336]	@ (8017f1c <_strerror_r+0x2cc>)
 8017dca:	e7db      	b.n	8017d84 <_strerror_r+0x134>
 8017dcc:	4b54      	ldr	r3, [pc, #336]	@ (8017f20 <_strerror_r+0x2d0>)
 8017dce:	e7d9      	b.n	8017d84 <_strerror_r+0x134>
 8017dd0:	4b54      	ldr	r3, [pc, #336]	@ (8017f24 <_strerror_r+0x2d4>)
 8017dd2:	e7d7      	b.n	8017d84 <_strerror_r+0x134>
 8017dd4:	4b54      	ldr	r3, [pc, #336]	@ (8017f28 <_strerror_r+0x2d8>)
 8017dd6:	e7d5      	b.n	8017d84 <_strerror_r+0x134>
 8017dd8:	4b54      	ldr	r3, [pc, #336]	@ (8017f2c <_strerror_r+0x2dc>)
 8017dda:	e7d3      	b.n	8017d84 <_strerror_r+0x134>
 8017ddc:	4b54      	ldr	r3, [pc, #336]	@ (8017f30 <_strerror_r+0x2e0>)
 8017dde:	e7d1      	b.n	8017d84 <_strerror_r+0x134>
 8017de0:	4b54      	ldr	r3, [pc, #336]	@ (8017f34 <_strerror_r+0x2e4>)
 8017de2:	e7cf      	b.n	8017d84 <_strerror_r+0x134>
 8017de4:	4b54      	ldr	r3, [pc, #336]	@ (8017f38 <_strerror_r+0x2e8>)
 8017de6:	e7cd      	b.n	8017d84 <_strerror_r+0x134>
 8017de8:	4b54      	ldr	r3, [pc, #336]	@ (8017f3c <_strerror_r+0x2ec>)
 8017dea:	e7cb      	b.n	8017d84 <_strerror_r+0x134>
 8017dec:	4b54      	ldr	r3, [pc, #336]	@ (8017f40 <_strerror_r+0x2f0>)
 8017dee:	e7c9      	b.n	8017d84 <_strerror_r+0x134>
 8017df0:	4b54      	ldr	r3, [pc, #336]	@ (8017f44 <_strerror_r+0x2f4>)
 8017df2:	e7c7      	b.n	8017d84 <_strerror_r+0x134>
 8017df4:	4b54      	ldr	r3, [pc, #336]	@ (8017f48 <_strerror_r+0x2f8>)
 8017df6:	e7c5      	b.n	8017d84 <_strerror_r+0x134>
 8017df8:	4b54      	ldr	r3, [pc, #336]	@ (8017f4c <_strerror_r+0x2fc>)
 8017dfa:	e7c3      	b.n	8017d84 <_strerror_r+0x134>
 8017dfc:	4b54      	ldr	r3, [pc, #336]	@ (8017f50 <_strerror_r+0x300>)
 8017dfe:	e7c1      	b.n	8017d84 <_strerror_r+0x134>
 8017e00:	4b54      	ldr	r3, [pc, #336]	@ (8017f54 <_strerror_r+0x304>)
 8017e02:	e7bf      	b.n	8017d84 <_strerror_r+0x134>
 8017e04:	4b54      	ldr	r3, [pc, #336]	@ (8017f58 <_strerror_r+0x308>)
 8017e06:	e7bd      	b.n	8017d84 <_strerror_r+0x134>
 8017e08:	4b54      	ldr	r3, [pc, #336]	@ (8017f5c <_strerror_r+0x30c>)
 8017e0a:	e7bb      	b.n	8017d84 <_strerror_r+0x134>
 8017e0c:	4b54      	ldr	r3, [pc, #336]	@ (8017f60 <_strerror_r+0x310>)
 8017e0e:	e7b9      	b.n	8017d84 <_strerror_r+0x134>
 8017e10:	4b54      	ldr	r3, [pc, #336]	@ (8017f64 <_strerror_r+0x314>)
 8017e12:	e7b7      	b.n	8017d84 <_strerror_r+0x134>
 8017e14:	4b54      	ldr	r3, [pc, #336]	@ (8017f68 <_strerror_r+0x318>)
 8017e16:	e7b5      	b.n	8017d84 <_strerror_r+0x134>
 8017e18:	4b54      	ldr	r3, [pc, #336]	@ (8017f6c <_strerror_r+0x31c>)
 8017e1a:	e7b3      	b.n	8017d84 <_strerror_r+0x134>
 8017e1c:	4b54      	ldr	r3, [pc, #336]	@ (8017f70 <_strerror_r+0x320>)
 8017e1e:	e7b1      	b.n	8017d84 <_strerror_r+0x134>
 8017e20:	4b54      	ldr	r3, [pc, #336]	@ (8017f74 <_strerror_r+0x324>)
 8017e22:	e7af      	b.n	8017d84 <_strerror_r+0x134>
 8017e24:	4b54      	ldr	r3, [pc, #336]	@ (8017f78 <_strerror_r+0x328>)
 8017e26:	e7ad      	b.n	8017d84 <_strerror_r+0x134>
 8017e28:	4b54      	ldr	r3, [pc, #336]	@ (8017f7c <_strerror_r+0x32c>)
 8017e2a:	e7ab      	b.n	8017d84 <_strerror_r+0x134>
 8017e2c:	4b54      	ldr	r3, [pc, #336]	@ (8017f80 <_strerror_r+0x330>)
 8017e2e:	e7a9      	b.n	8017d84 <_strerror_r+0x134>
 8017e30:	4b54      	ldr	r3, [pc, #336]	@ (8017f84 <_strerror_r+0x334>)
 8017e32:	e7a7      	b.n	8017d84 <_strerror_r+0x134>
 8017e34:	4b54      	ldr	r3, [pc, #336]	@ (8017f88 <_strerror_r+0x338>)
 8017e36:	e7a5      	b.n	8017d84 <_strerror_r+0x134>
 8017e38:	4b54      	ldr	r3, [pc, #336]	@ (8017f8c <_strerror_r+0x33c>)
 8017e3a:	e7a3      	b.n	8017d84 <_strerror_r+0x134>
 8017e3c:	4b54      	ldr	r3, [pc, #336]	@ (8017f90 <_strerror_r+0x340>)
 8017e3e:	e7a1      	b.n	8017d84 <_strerror_r+0x134>
 8017e40:	4b54      	ldr	r3, [pc, #336]	@ (8017f94 <_strerror_r+0x344>)
 8017e42:	e79f      	b.n	8017d84 <_strerror_r+0x134>
 8017e44:	4b54      	ldr	r3, [pc, #336]	@ (8017f98 <_strerror_r+0x348>)
 8017e46:	e79d      	b.n	8017d84 <_strerror_r+0x134>
 8017e48:	4b54      	ldr	r3, [pc, #336]	@ (8017f9c <_strerror_r+0x34c>)
 8017e4a:	e79b      	b.n	8017d84 <_strerror_r+0x134>
 8017e4c:	4b54      	ldr	r3, [pc, #336]	@ (8017fa0 <_strerror_r+0x350>)
 8017e4e:	e799      	b.n	8017d84 <_strerror_r+0x134>
 8017e50:	4b54      	ldr	r3, [pc, #336]	@ (8017fa4 <_strerror_r+0x354>)
 8017e52:	e797      	b.n	8017d84 <_strerror_r+0x134>
 8017e54:	4b54      	ldr	r3, [pc, #336]	@ (8017fa8 <_strerror_r+0x358>)
 8017e56:	e795      	b.n	8017d84 <_strerror_r+0x134>
 8017e58:	4b54      	ldr	r3, [pc, #336]	@ (8017fac <_strerror_r+0x35c>)
 8017e5a:	e793      	b.n	8017d84 <_strerror_r+0x134>
 8017e5c:	4b54      	ldr	r3, [pc, #336]	@ (8017fb0 <_strerror_r+0x360>)
 8017e5e:	e791      	b.n	8017d84 <_strerror_r+0x134>
 8017e60:	4b54      	ldr	r3, [pc, #336]	@ (8017fb4 <_strerror_r+0x364>)
 8017e62:	e78f      	b.n	8017d84 <_strerror_r+0x134>
 8017e64:	4b54      	ldr	r3, [pc, #336]	@ (8017fb8 <_strerror_r+0x368>)
 8017e66:	e78d      	b.n	8017d84 <_strerror_r+0x134>
 8017e68:	4b54      	ldr	r3, [pc, #336]	@ (8017fbc <_strerror_r+0x36c>)
 8017e6a:	e78b      	b.n	8017d84 <_strerror_r+0x134>
 8017e6c:	4b54      	ldr	r3, [pc, #336]	@ (8017fc0 <_strerror_r+0x370>)
 8017e6e:	e789      	b.n	8017d84 <_strerror_r+0x134>
 8017e70:	4b54      	ldr	r3, [pc, #336]	@ (8017fc4 <_strerror_r+0x374>)
 8017e72:	e787      	b.n	8017d84 <_strerror_r+0x134>
 8017e74:	4b54      	ldr	r3, [pc, #336]	@ (8017fc8 <_strerror_r+0x378>)
 8017e76:	e785      	b.n	8017d84 <_strerror_r+0x134>
 8017e78:	4b54      	ldr	r3, [pc, #336]	@ (8017fcc <_strerror_r+0x37c>)
 8017e7a:	e783      	b.n	8017d84 <_strerror_r+0x134>
 8017e7c:	4b54      	ldr	r3, [pc, #336]	@ (8017fd0 <_strerror_r+0x380>)
 8017e7e:	e781      	b.n	8017d84 <_strerror_r+0x134>
 8017e80:	4b54      	ldr	r3, [pc, #336]	@ (8017fd4 <_strerror_r+0x384>)
 8017e82:	e77f      	b.n	8017d84 <_strerror_r+0x134>
 8017e84:	4b54      	ldr	r3, [pc, #336]	@ (8017fd8 <_strerror_r+0x388>)
 8017e86:	e77d      	b.n	8017d84 <_strerror_r+0x134>
 8017e88:	4b54      	ldr	r3, [pc, #336]	@ (8017fdc <_strerror_r+0x38c>)
 8017e8a:	e77b      	b.n	8017d84 <_strerror_r+0x134>
 8017e8c:	4b54      	ldr	r3, [pc, #336]	@ (8017fe0 <_strerror_r+0x390>)
 8017e8e:	e779      	b.n	8017d84 <_strerror_r+0x134>
 8017e90:	4b54      	ldr	r3, [pc, #336]	@ (8017fe4 <_strerror_r+0x394>)
 8017e92:	e777      	b.n	8017d84 <_strerror_r+0x134>
 8017e94:	4b54      	ldr	r3, [pc, #336]	@ (8017fe8 <_strerror_r+0x398>)
 8017e96:	e775      	b.n	8017d84 <_strerror_r+0x134>
 8017e98:	4b54      	ldr	r3, [pc, #336]	@ (8017fec <_strerror_r+0x39c>)
 8017e9a:	e773      	b.n	8017d84 <_strerror_r+0x134>
 8017e9c:	4b54      	ldr	r3, [pc, #336]	@ (8017ff0 <_strerror_r+0x3a0>)
 8017e9e:	e771      	b.n	8017d84 <_strerror_r+0x134>
 8017ea0:	4b54      	ldr	r3, [pc, #336]	@ (8017ff4 <_strerror_r+0x3a4>)
 8017ea2:	e76f      	b.n	8017d84 <_strerror_r+0x134>
 8017ea4:	4b54      	ldr	r3, [pc, #336]	@ (8017ff8 <_strerror_r+0x3a8>)
 8017ea6:	e76d      	b.n	8017d84 <_strerror_r+0x134>
 8017ea8:	4b54      	ldr	r3, [pc, #336]	@ (8017ffc <_strerror_r+0x3ac>)
 8017eaa:	e76b      	b.n	8017d84 <_strerror_r+0x134>
 8017eac:	4b54      	ldr	r3, [pc, #336]	@ (8018000 <_strerror_r+0x3b0>)
 8017eae:	e769      	b.n	8017d84 <_strerror_r+0x134>
 8017eb0:	4b54      	ldr	r3, [pc, #336]	@ (8018004 <_strerror_r+0x3b4>)
 8017eb2:	e767      	b.n	8017d84 <_strerror_r+0x134>
 8017eb4:	4b54      	ldr	r3, [pc, #336]	@ (8018008 <_strerror_r+0x3b8>)
 8017eb6:	e765      	b.n	8017d84 <_strerror_r+0x134>
 8017eb8:	4b54      	ldr	r3, [pc, #336]	@ (801800c <_strerror_r+0x3bc>)
 8017eba:	e763      	b.n	8017d84 <_strerror_r+0x134>
 8017ebc:	4b54      	ldr	r3, [pc, #336]	@ (8018010 <_strerror_r+0x3c0>)
 8017ebe:	e761      	b.n	8017d84 <_strerror_r+0x134>
 8017ec0:	2a00      	cmp	r2, #0
 8017ec2:	bf08      	it	eq
 8017ec4:	4622      	moveq	r2, r4
 8017ec6:	f000 f8b3 	bl	8018030 <_user_strerror>
 8017eca:	4b52      	ldr	r3, [pc, #328]	@ (8018014 <_strerror_r+0x3c4>)
 8017ecc:	2800      	cmp	r0, #0
 8017ece:	bf18      	it	ne
 8017ed0:	4603      	movne	r3, r0
 8017ed2:	e757      	b.n	8017d84 <_strerror_r+0x134>
 8017ed4:	4b50      	ldr	r3, [pc, #320]	@ (8018018 <_strerror_r+0x3c8>)
 8017ed6:	e755      	b.n	8017d84 <_strerror_r+0x134>
 8017ed8:	0801d35f 	.word	0x0801d35f
 8017edc:	0801d371 	.word	0x0801d371
 8017ee0:	0801d38b 	.word	0x0801d38b
 8017ee4:	0801d39b 	.word	0x0801d39b
 8017ee8:	0801d3b3 	.word	0x0801d3b3
 8017eec:	0801d3bd 	.word	0x0801d3bd
 8017ef0:	0801d3d7 	.word	0x0801d3d7
 8017ef4:	0801d3e9 	.word	0x0801d3e9
 8017ef8:	0801d3fb 	.word	0x0801d3fb
 8017efc:	0801d414 	.word	0x0801d414
 8017f00:	0801d424 	.word	0x0801d424
 8017f04:	0801d430 	.word	0x0801d430
 8017f08:	0801d44d 	.word	0x0801d44d
 8017f0c:	0801d45f 	.word	0x0801d45f
 8017f10:	0801d470 	.word	0x0801d470
 8017f14:	0801d482 	.word	0x0801d482
 8017f18:	0801d48e 	.word	0x0801d48e
 8017f1c:	0801d4a6 	.word	0x0801d4a6
 8017f20:	0801d4b2 	.word	0x0801d4b2
 8017f24:	0801d4c4 	.word	0x0801d4c4
 8017f28:	0801d4d3 	.word	0x0801d4d3
 8017f2c:	0801d4e3 	.word	0x0801d4e3
 8017f30:	0801d4f0 	.word	0x0801d4f0
 8017f34:	0801d50f 	.word	0x0801d50f
 8017f38:	0801d51e 	.word	0x0801d51e
 8017f3c:	0801d52f 	.word	0x0801d52f
 8017f40:	0801d553 	.word	0x0801d553
 8017f44:	0801d571 	.word	0x0801d571
 8017f48:	0801d58f 	.word	0x0801d58f
 8017f4c:	0801d5af 	.word	0x0801d5af
 8017f50:	0801d5c6 	.word	0x0801d5c6
 8017f54:	0801d5d5 	.word	0x0801d5d5
 8017f58:	0801d5e4 	.word	0x0801d5e4
 8017f5c:	0801d5f8 	.word	0x0801d5f8
 8017f60:	0801d610 	.word	0x0801d610
 8017f64:	0801d61e 	.word	0x0801d61e
 8017f68:	0801d62b 	.word	0x0801d62b
 8017f6c:	0801d641 	.word	0x0801d641
 8017f70:	0801d650 	.word	0x0801d650
 8017f74:	0801d65c 	.word	0x0801d65c
 8017f78:	0801d68b 	.word	0x0801d68b
 8017f7c:	0801d69c 	.word	0x0801d69c
 8017f80:	0801d6b7 	.word	0x0801d6b7
 8017f84:	0801d6ca 	.word	0x0801d6ca
 8017f88:	0801d6e0 	.word	0x0801d6e0
 8017f8c:	0801d6e9 	.word	0x0801d6e9
 8017f90:	0801d700 	.word	0x0801d700
 8017f94:	0801d708 	.word	0x0801d708
 8017f98:	0801d715 	.word	0x0801d715
 8017f9c:	0801d72a 	.word	0x0801d72a
 8017fa0:	0801d73e 	.word	0x0801d73e
 8017fa4:	0801d756 	.word	0x0801d756
 8017fa8:	0801d765 	.word	0x0801d765
 8017fac:	0801d776 	.word	0x0801d776
 8017fb0:	0801d789 	.word	0x0801d789
 8017fb4:	0801d795 	.word	0x0801d795
 8017fb8:	0801d7ae 	.word	0x0801d7ae
 8017fbc:	0801d7c2 	.word	0x0801d7c2
 8017fc0:	0801d7dd 	.word	0x0801d7dd
 8017fc4:	0801d7f5 	.word	0x0801d7f5
 8017fc8:	0801d80f 	.word	0x0801d80f
 8017fcc:	0801d817 	.word	0x0801d817
 8017fd0:	0801d847 	.word	0x0801d847
 8017fd4:	0801d866 	.word	0x0801d866
 8017fd8:	0801d885 	.word	0x0801d885
 8017fdc:	0801d89c 	.word	0x0801d89c
 8017fe0:	0801d8af 	.word	0x0801d8af
 8017fe4:	0801d8c8 	.word	0x0801d8c8
 8017fe8:	0801d8df 	.word	0x0801d8df
 8017fec:	0801d8f5 	.word	0x0801d8f5
 8017ff0:	0801d916 	.word	0x0801d916
 8017ff4:	0801d92e 	.word	0x0801d92e
 8017ff8:	0801d94a 	.word	0x0801d94a
 8017ffc:	0801d95d 	.word	0x0801d95d
 8018000:	0801d973 	.word	0x0801d973
 8018004:	0801d987 	.word	0x0801d987
 8018008:	0801d9a9 	.word	0x0801d9a9
 801800c:	0801d9cf 	.word	0x0801d9cf
 8018010:	0801d9e0 	.word	0x0801d9e0
 8018014:	0801d31b 	.word	0x0801d31b
 8018018:	0801d367 	.word	0x0801d367

0801801c <strerror>:
 801801c:	4601      	mov	r1, r0
 801801e:	4803      	ldr	r0, [pc, #12]	@ (801802c <strerror+0x10>)
 8018020:	2300      	movs	r3, #0
 8018022:	6800      	ldr	r0, [r0, #0]
 8018024:	461a      	mov	r2, r3
 8018026:	f7ff be13 	b.w	8017c50 <_strerror_r>
 801802a:	bf00      	nop
 801802c:	2000008c 	.word	0x2000008c

08018030 <_user_strerror>:
 8018030:	2000      	movs	r0, #0
 8018032:	4770      	bx	lr

08018034 <_localeconv_r>:
 8018034:	4800      	ldr	r0, [pc, #0]	@ (8018038 <_localeconv_r+0x4>)
 8018036:	4770      	bx	lr
 8018038:	200001cc 	.word	0x200001cc

0801803c <_close_r>:
 801803c:	b538      	push	{r3, r4, r5, lr}
 801803e:	4d06      	ldr	r5, [pc, #24]	@ (8018058 <_close_r+0x1c>)
 8018040:	2300      	movs	r3, #0
 8018042:	4604      	mov	r4, r0
 8018044:	4608      	mov	r0, r1
 8018046:	602b      	str	r3, [r5, #0]
 8018048:	f7ed f864 	bl	8005114 <_close>
 801804c:	1c43      	adds	r3, r0, #1
 801804e:	d102      	bne.n	8018056 <_close_r+0x1a>
 8018050:	682b      	ldr	r3, [r5, #0]
 8018052:	b103      	cbz	r3, 8018056 <_close_r+0x1a>
 8018054:	6023      	str	r3, [r4, #0]
 8018056:	bd38      	pop	{r3, r4, r5, pc}
 8018058:	200024fc 	.word	0x200024fc

0801805c <_lseek_r>:
 801805c:	b538      	push	{r3, r4, r5, lr}
 801805e:	4d07      	ldr	r5, [pc, #28]	@ (801807c <_lseek_r+0x20>)
 8018060:	4604      	mov	r4, r0
 8018062:	4608      	mov	r0, r1
 8018064:	4611      	mov	r1, r2
 8018066:	2200      	movs	r2, #0
 8018068:	602a      	str	r2, [r5, #0]
 801806a:	461a      	mov	r2, r3
 801806c:	f7ed f879 	bl	8005162 <_lseek>
 8018070:	1c43      	adds	r3, r0, #1
 8018072:	d102      	bne.n	801807a <_lseek_r+0x1e>
 8018074:	682b      	ldr	r3, [r5, #0]
 8018076:	b103      	cbz	r3, 801807a <_lseek_r+0x1e>
 8018078:	6023      	str	r3, [r4, #0]
 801807a:	bd38      	pop	{r3, r4, r5, pc}
 801807c:	200024fc 	.word	0x200024fc

08018080 <_read_r>:
 8018080:	b538      	push	{r3, r4, r5, lr}
 8018082:	4d07      	ldr	r5, [pc, #28]	@ (80180a0 <_read_r+0x20>)
 8018084:	4604      	mov	r4, r0
 8018086:	4608      	mov	r0, r1
 8018088:	4611      	mov	r1, r2
 801808a:	2200      	movs	r2, #0
 801808c:	602a      	str	r2, [r5, #0]
 801808e:	461a      	mov	r2, r3
 8018090:	f7ed f807 	bl	80050a2 <_read>
 8018094:	1c43      	adds	r3, r0, #1
 8018096:	d102      	bne.n	801809e <_read_r+0x1e>
 8018098:	682b      	ldr	r3, [r5, #0]
 801809a:	b103      	cbz	r3, 801809e <_read_r+0x1e>
 801809c:	6023      	str	r3, [r4, #0]
 801809e:	bd38      	pop	{r3, r4, r5, pc}
 80180a0:	200024fc 	.word	0x200024fc

080180a4 <_sbrk_r>:
 80180a4:	b538      	push	{r3, r4, r5, lr}
 80180a6:	4d06      	ldr	r5, [pc, #24]	@ (80180c0 <_sbrk_r+0x1c>)
 80180a8:	2300      	movs	r3, #0
 80180aa:	4604      	mov	r4, r0
 80180ac:	4608      	mov	r0, r1
 80180ae:	602b      	str	r3, [r5, #0]
 80180b0:	f7ed f864 	bl	800517c <_sbrk>
 80180b4:	1c43      	adds	r3, r0, #1
 80180b6:	d102      	bne.n	80180be <_sbrk_r+0x1a>
 80180b8:	682b      	ldr	r3, [r5, #0]
 80180ba:	b103      	cbz	r3, 80180be <_sbrk_r+0x1a>
 80180bc:	6023      	str	r3, [r4, #0]
 80180be:	bd38      	pop	{r3, r4, r5, pc}
 80180c0:	200024fc 	.word	0x200024fc

080180c4 <_write_r>:
 80180c4:	b538      	push	{r3, r4, r5, lr}
 80180c6:	4d07      	ldr	r5, [pc, #28]	@ (80180e4 <_write_r+0x20>)
 80180c8:	4604      	mov	r4, r0
 80180ca:	4608      	mov	r0, r1
 80180cc:	4611      	mov	r1, r2
 80180ce:	2200      	movs	r2, #0
 80180d0:	602a      	str	r2, [r5, #0]
 80180d2:	461a      	mov	r2, r3
 80180d4:	f7ed f802 	bl	80050dc <_write>
 80180d8:	1c43      	adds	r3, r0, #1
 80180da:	d102      	bne.n	80180e2 <_write_r+0x1e>
 80180dc:	682b      	ldr	r3, [r5, #0]
 80180de:	b103      	cbz	r3, 80180e2 <_write_r+0x1e>
 80180e0:	6023      	str	r3, [r4, #0]
 80180e2:	bd38      	pop	{r3, r4, r5, pc}
 80180e4:	200024fc 	.word	0x200024fc

080180e8 <__errno>:
 80180e8:	4b01      	ldr	r3, [pc, #4]	@ (80180f0 <__errno+0x8>)
 80180ea:	6818      	ldr	r0, [r3, #0]
 80180ec:	4770      	bx	lr
 80180ee:	bf00      	nop
 80180f0:	2000008c 	.word	0x2000008c

080180f4 <__libc_init_array>:
 80180f4:	b570      	push	{r4, r5, r6, lr}
 80180f6:	4d0d      	ldr	r5, [pc, #52]	@ (801812c <__libc_init_array+0x38>)
 80180f8:	4c0d      	ldr	r4, [pc, #52]	@ (8018130 <__libc_init_array+0x3c>)
 80180fa:	1b64      	subs	r4, r4, r5
 80180fc:	10a4      	asrs	r4, r4, #2
 80180fe:	2600      	movs	r6, #0
 8018100:	42a6      	cmp	r6, r4
 8018102:	d109      	bne.n	8018118 <__libc_init_array+0x24>
 8018104:	4d0b      	ldr	r5, [pc, #44]	@ (8018134 <__libc_init_array+0x40>)
 8018106:	4c0c      	ldr	r4, [pc, #48]	@ (8018138 <__libc_init_array+0x44>)
 8018108:	f002 f98e 	bl	801a428 <_init>
 801810c:	1b64      	subs	r4, r4, r5
 801810e:	10a4      	asrs	r4, r4, #2
 8018110:	2600      	movs	r6, #0
 8018112:	42a6      	cmp	r6, r4
 8018114:	d105      	bne.n	8018122 <__libc_init_array+0x2e>
 8018116:	bd70      	pop	{r4, r5, r6, pc}
 8018118:	f855 3b04 	ldr.w	r3, [r5], #4
 801811c:	4798      	blx	r3
 801811e:	3601      	adds	r6, #1
 8018120:	e7ee      	b.n	8018100 <__libc_init_array+0xc>
 8018122:	f855 3b04 	ldr.w	r3, [r5], #4
 8018126:	4798      	blx	r3
 8018128:	3601      	adds	r6, #1
 801812a:	e7f2      	b.n	8018112 <__libc_init_array+0x1e>
 801812c:	0801dd08 	.word	0x0801dd08
 8018130:	0801dd08 	.word	0x0801dd08
 8018134:	0801dd08 	.word	0x0801dd08
 8018138:	0801dd0c 	.word	0x0801dd0c

0801813c <__retarget_lock_init_recursive>:
 801813c:	4770      	bx	lr

0801813e <__retarget_lock_acquire_recursive>:
 801813e:	4770      	bx	lr

08018140 <__retarget_lock_release_recursive>:
 8018140:	4770      	bx	lr
	...

08018144 <close>:
 8018144:	4b02      	ldr	r3, [pc, #8]	@ (8018150 <close+0xc>)
 8018146:	4601      	mov	r1, r0
 8018148:	6818      	ldr	r0, [r3, #0]
 801814a:	f7ff bf77 	b.w	801803c <_close_r>
 801814e:	bf00      	nop
 8018150:	2000008c 	.word	0x2000008c

08018154 <memcpy>:
 8018154:	440a      	add	r2, r1
 8018156:	4291      	cmp	r1, r2
 8018158:	f100 33ff 	add.w	r3, r0, #4294967295
 801815c:	d100      	bne.n	8018160 <memcpy+0xc>
 801815e:	4770      	bx	lr
 8018160:	b510      	push	{r4, lr}
 8018162:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018166:	f803 4f01 	strb.w	r4, [r3, #1]!
 801816a:	4291      	cmp	r1, r2
 801816c:	d1f9      	bne.n	8018162 <memcpy+0xe>
 801816e:	bd10      	pop	{r4, pc}

08018170 <abort>:
 8018170:	b508      	push	{r3, lr}
 8018172:	2006      	movs	r0, #6
 8018174:	f002 f86e 	bl	801a254 <raise>
 8018178:	2001      	movs	r0, #1
 801817a:	f7ec ff87 	bl	800508c <_exit>

0801817e <quorem>:
 801817e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018182:	6903      	ldr	r3, [r0, #16]
 8018184:	690c      	ldr	r4, [r1, #16]
 8018186:	42a3      	cmp	r3, r4
 8018188:	4607      	mov	r7, r0
 801818a:	db7e      	blt.n	801828a <quorem+0x10c>
 801818c:	3c01      	subs	r4, #1
 801818e:	f101 0814 	add.w	r8, r1, #20
 8018192:	00a3      	lsls	r3, r4, #2
 8018194:	f100 0514 	add.w	r5, r0, #20
 8018198:	9300      	str	r3, [sp, #0]
 801819a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801819e:	9301      	str	r3, [sp, #4]
 80181a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80181a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80181a8:	3301      	adds	r3, #1
 80181aa:	429a      	cmp	r2, r3
 80181ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80181b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80181b4:	d32e      	bcc.n	8018214 <quorem+0x96>
 80181b6:	f04f 0a00 	mov.w	sl, #0
 80181ba:	46c4      	mov	ip, r8
 80181bc:	46ae      	mov	lr, r5
 80181be:	46d3      	mov	fp, sl
 80181c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80181c4:	b298      	uxth	r0, r3
 80181c6:	fb06 a000 	mla	r0, r6, r0, sl
 80181ca:	0c02      	lsrs	r2, r0, #16
 80181cc:	0c1b      	lsrs	r3, r3, #16
 80181ce:	fb06 2303 	mla	r3, r6, r3, r2
 80181d2:	f8de 2000 	ldr.w	r2, [lr]
 80181d6:	b280      	uxth	r0, r0
 80181d8:	b292      	uxth	r2, r2
 80181da:	1a12      	subs	r2, r2, r0
 80181dc:	445a      	add	r2, fp
 80181de:	f8de 0000 	ldr.w	r0, [lr]
 80181e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80181e6:	b29b      	uxth	r3, r3
 80181e8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80181ec:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80181f0:	b292      	uxth	r2, r2
 80181f2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80181f6:	45e1      	cmp	r9, ip
 80181f8:	f84e 2b04 	str.w	r2, [lr], #4
 80181fc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8018200:	d2de      	bcs.n	80181c0 <quorem+0x42>
 8018202:	9b00      	ldr	r3, [sp, #0]
 8018204:	58eb      	ldr	r3, [r5, r3]
 8018206:	b92b      	cbnz	r3, 8018214 <quorem+0x96>
 8018208:	9b01      	ldr	r3, [sp, #4]
 801820a:	3b04      	subs	r3, #4
 801820c:	429d      	cmp	r5, r3
 801820e:	461a      	mov	r2, r3
 8018210:	d32f      	bcc.n	8018272 <quorem+0xf4>
 8018212:	613c      	str	r4, [r7, #16]
 8018214:	4638      	mov	r0, r7
 8018216:	f001 f8c7 	bl	80193a8 <__mcmp>
 801821a:	2800      	cmp	r0, #0
 801821c:	db25      	blt.n	801826a <quorem+0xec>
 801821e:	4629      	mov	r1, r5
 8018220:	2000      	movs	r0, #0
 8018222:	f858 2b04 	ldr.w	r2, [r8], #4
 8018226:	f8d1 c000 	ldr.w	ip, [r1]
 801822a:	fa1f fe82 	uxth.w	lr, r2
 801822e:	fa1f f38c 	uxth.w	r3, ip
 8018232:	eba3 030e 	sub.w	r3, r3, lr
 8018236:	4403      	add	r3, r0
 8018238:	0c12      	lsrs	r2, r2, #16
 801823a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801823e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8018242:	b29b      	uxth	r3, r3
 8018244:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018248:	45c1      	cmp	r9, r8
 801824a:	f841 3b04 	str.w	r3, [r1], #4
 801824e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8018252:	d2e6      	bcs.n	8018222 <quorem+0xa4>
 8018254:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018258:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801825c:	b922      	cbnz	r2, 8018268 <quorem+0xea>
 801825e:	3b04      	subs	r3, #4
 8018260:	429d      	cmp	r5, r3
 8018262:	461a      	mov	r2, r3
 8018264:	d30b      	bcc.n	801827e <quorem+0x100>
 8018266:	613c      	str	r4, [r7, #16]
 8018268:	3601      	adds	r6, #1
 801826a:	4630      	mov	r0, r6
 801826c:	b003      	add	sp, #12
 801826e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018272:	6812      	ldr	r2, [r2, #0]
 8018274:	3b04      	subs	r3, #4
 8018276:	2a00      	cmp	r2, #0
 8018278:	d1cb      	bne.n	8018212 <quorem+0x94>
 801827a:	3c01      	subs	r4, #1
 801827c:	e7c6      	b.n	801820c <quorem+0x8e>
 801827e:	6812      	ldr	r2, [r2, #0]
 8018280:	3b04      	subs	r3, #4
 8018282:	2a00      	cmp	r2, #0
 8018284:	d1ef      	bne.n	8018266 <quorem+0xe8>
 8018286:	3c01      	subs	r4, #1
 8018288:	e7ea      	b.n	8018260 <quorem+0xe2>
 801828a:	2000      	movs	r0, #0
 801828c:	e7ee      	b.n	801826c <quorem+0xee>
	...

08018290 <_dtoa_r>:
 8018290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018294:	69c7      	ldr	r7, [r0, #28]
 8018296:	b097      	sub	sp, #92	@ 0x5c
 8018298:	ed8d 0b04 	vstr	d0, [sp, #16]
 801829c:	ec55 4b10 	vmov	r4, r5, d0
 80182a0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80182a2:	9107      	str	r1, [sp, #28]
 80182a4:	4681      	mov	r9, r0
 80182a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80182a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80182aa:	b97f      	cbnz	r7, 80182cc <_dtoa_r+0x3c>
 80182ac:	2010      	movs	r0, #16
 80182ae:	f7fe f8e9 	bl	8016484 <malloc>
 80182b2:	4602      	mov	r2, r0
 80182b4:	f8c9 001c 	str.w	r0, [r9, #28]
 80182b8:	b920      	cbnz	r0, 80182c4 <_dtoa_r+0x34>
 80182ba:	4ba9      	ldr	r3, [pc, #676]	@ (8018560 <_dtoa_r+0x2d0>)
 80182bc:	21ef      	movs	r1, #239	@ 0xef
 80182be:	48a9      	ldr	r0, [pc, #676]	@ (8018564 <_dtoa_r+0x2d4>)
 80182c0:	f7fe f8c2 	bl	8016448 <__assert_func>
 80182c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80182c8:	6007      	str	r7, [r0, #0]
 80182ca:	60c7      	str	r7, [r0, #12]
 80182cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80182d0:	6819      	ldr	r1, [r3, #0]
 80182d2:	b159      	cbz	r1, 80182ec <_dtoa_r+0x5c>
 80182d4:	685a      	ldr	r2, [r3, #4]
 80182d6:	604a      	str	r2, [r1, #4]
 80182d8:	2301      	movs	r3, #1
 80182da:	4093      	lsls	r3, r2
 80182dc:	608b      	str	r3, [r1, #8]
 80182de:	4648      	mov	r0, r9
 80182e0:	f000 fe30 	bl	8018f44 <_Bfree>
 80182e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80182e8:	2200      	movs	r2, #0
 80182ea:	601a      	str	r2, [r3, #0]
 80182ec:	1e2b      	subs	r3, r5, #0
 80182ee:	bfb9      	ittee	lt
 80182f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80182f4:	9305      	strlt	r3, [sp, #20]
 80182f6:	2300      	movge	r3, #0
 80182f8:	6033      	strge	r3, [r6, #0]
 80182fa:	9f05      	ldr	r7, [sp, #20]
 80182fc:	4b9a      	ldr	r3, [pc, #616]	@ (8018568 <_dtoa_r+0x2d8>)
 80182fe:	bfbc      	itt	lt
 8018300:	2201      	movlt	r2, #1
 8018302:	6032      	strlt	r2, [r6, #0]
 8018304:	43bb      	bics	r3, r7
 8018306:	d112      	bne.n	801832e <_dtoa_r+0x9e>
 8018308:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801830a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801830e:	6013      	str	r3, [r2, #0]
 8018310:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8018314:	4323      	orrs	r3, r4
 8018316:	f000 855a 	beq.w	8018dce <_dtoa_r+0xb3e>
 801831a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801831c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801857c <_dtoa_r+0x2ec>
 8018320:	2b00      	cmp	r3, #0
 8018322:	f000 855c 	beq.w	8018dde <_dtoa_r+0xb4e>
 8018326:	f10a 0303 	add.w	r3, sl, #3
 801832a:	f000 bd56 	b.w	8018dda <_dtoa_r+0xb4a>
 801832e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8018332:	2200      	movs	r2, #0
 8018334:	ec51 0b17 	vmov	r0, r1, d7
 8018338:	2300      	movs	r3, #0
 801833a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801833e:	f7e8 fbc3 	bl	8000ac8 <__aeabi_dcmpeq>
 8018342:	4680      	mov	r8, r0
 8018344:	b158      	cbz	r0, 801835e <_dtoa_r+0xce>
 8018346:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018348:	2301      	movs	r3, #1
 801834a:	6013      	str	r3, [r2, #0]
 801834c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801834e:	b113      	cbz	r3, 8018356 <_dtoa_r+0xc6>
 8018350:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8018352:	4b86      	ldr	r3, [pc, #536]	@ (801856c <_dtoa_r+0x2dc>)
 8018354:	6013      	str	r3, [r2, #0]
 8018356:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8018580 <_dtoa_r+0x2f0>
 801835a:	f000 bd40 	b.w	8018dde <_dtoa_r+0xb4e>
 801835e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8018362:	aa14      	add	r2, sp, #80	@ 0x50
 8018364:	a915      	add	r1, sp, #84	@ 0x54
 8018366:	4648      	mov	r0, r9
 8018368:	f001 f8ce 	bl	8019508 <__d2b>
 801836c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8018370:	9002      	str	r0, [sp, #8]
 8018372:	2e00      	cmp	r6, #0
 8018374:	d078      	beq.n	8018468 <_dtoa_r+0x1d8>
 8018376:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018378:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801837c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018380:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018384:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8018388:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801838c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8018390:	4619      	mov	r1, r3
 8018392:	2200      	movs	r2, #0
 8018394:	4b76      	ldr	r3, [pc, #472]	@ (8018570 <_dtoa_r+0x2e0>)
 8018396:	f7e7 ff77 	bl	8000288 <__aeabi_dsub>
 801839a:	a36b      	add	r3, pc, #428	@ (adr r3, 8018548 <_dtoa_r+0x2b8>)
 801839c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183a0:	f7e8 f92a 	bl	80005f8 <__aeabi_dmul>
 80183a4:	a36a      	add	r3, pc, #424	@ (adr r3, 8018550 <_dtoa_r+0x2c0>)
 80183a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183aa:	f7e7 ff6f 	bl	800028c <__adddf3>
 80183ae:	4604      	mov	r4, r0
 80183b0:	4630      	mov	r0, r6
 80183b2:	460d      	mov	r5, r1
 80183b4:	f7e8 f8b6 	bl	8000524 <__aeabi_i2d>
 80183b8:	a367      	add	r3, pc, #412	@ (adr r3, 8018558 <_dtoa_r+0x2c8>)
 80183ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183be:	f7e8 f91b 	bl	80005f8 <__aeabi_dmul>
 80183c2:	4602      	mov	r2, r0
 80183c4:	460b      	mov	r3, r1
 80183c6:	4620      	mov	r0, r4
 80183c8:	4629      	mov	r1, r5
 80183ca:	f7e7 ff5f 	bl	800028c <__adddf3>
 80183ce:	4604      	mov	r4, r0
 80183d0:	460d      	mov	r5, r1
 80183d2:	f7e8 fbc1 	bl	8000b58 <__aeabi_d2iz>
 80183d6:	2200      	movs	r2, #0
 80183d8:	4607      	mov	r7, r0
 80183da:	2300      	movs	r3, #0
 80183dc:	4620      	mov	r0, r4
 80183de:	4629      	mov	r1, r5
 80183e0:	f7e8 fb7c 	bl	8000adc <__aeabi_dcmplt>
 80183e4:	b140      	cbz	r0, 80183f8 <_dtoa_r+0x168>
 80183e6:	4638      	mov	r0, r7
 80183e8:	f7e8 f89c 	bl	8000524 <__aeabi_i2d>
 80183ec:	4622      	mov	r2, r4
 80183ee:	462b      	mov	r3, r5
 80183f0:	f7e8 fb6a 	bl	8000ac8 <__aeabi_dcmpeq>
 80183f4:	b900      	cbnz	r0, 80183f8 <_dtoa_r+0x168>
 80183f6:	3f01      	subs	r7, #1
 80183f8:	2f16      	cmp	r7, #22
 80183fa:	d852      	bhi.n	80184a2 <_dtoa_r+0x212>
 80183fc:	4b5d      	ldr	r3, [pc, #372]	@ (8018574 <_dtoa_r+0x2e4>)
 80183fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018406:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801840a:	f7e8 fb67 	bl	8000adc <__aeabi_dcmplt>
 801840e:	2800      	cmp	r0, #0
 8018410:	d049      	beq.n	80184a6 <_dtoa_r+0x216>
 8018412:	3f01      	subs	r7, #1
 8018414:	2300      	movs	r3, #0
 8018416:	9310      	str	r3, [sp, #64]	@ 0x40
 8018418:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801841a:	1b9b      	subs	r3, r3, r6
 801841c:	1e5a      	subs	r2, r3, #1
 801841e:	bf45      	ittet	mi
 8018420:	f1c3 0301 	rsbmi	r3, r3, #1
 8018424:	9300      	strmi	r3, [sp, #0]
 8018426:	2300      	movpl	r3, #0
 8018428:	2300      	movmi	r3, #0
 801842a:	9206      	str	r2, [sp, #24]
 801842c:	bf54      	ite	pl
 801842e:	9300      	strpl	r3, [sp, #0]
 8018430:	9306      	strmi	r3, [sp, #24]
 8018432:	2f00      	cmp	r7, #0
 8018434:	db39      	blt.n	80184aa <_dtoa_r+0x21a>
 8018436:	9b06      	ldr	r3, [sp, #24]
 8018438:	970d      	str	r7, [sp, #52]	@ 0x34
 801843a:	443b      	add	r3, r7
 801843c:	9306      	str	r3, [sp, #24]
 801843e:	2300      	movs	r3, #0
 8018440:	9308      	str	r3, [sp, #32]
 8018442:	9b07      	ldr	r3, [sp, #28]
 8018444:	2b09      	cmp	r3, #9
 8018446:	d863      	bhi.n	8018510 <_dtoa_r+0x280>
 8018448:	2b05      	cmp	r3, #5
 801844a:	bfc4      	itt	gt
 801844c:	3b04      	subgt	r3, #4
 801844e:	9307      	strgt	r3, [sp, #28]
 8018450:	9b07      	ldr	r3, [sp, #28]
 8018452:	f1a3 0302 	sub.w	r3, r3, #2
 8018456:	bfcc      	ite	gt
 8018458:	2400      	movgt	r4, #0
 801845a:	2401      	movle	r4, #1
 801845c:	2b03      	cmp	r3, #3
 801845e:	d863      	bhi.n	8018528 <_dtoa_r+0x298>
 8018460:	e8df f003 	tbb	[pc, r3]
 8018464:	2b375452 	.word	0x2b375452
 8018468:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801846c:	441e      	add	r6, r3
 801846e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8018472:	2b20      	cmp	r3, #32
 8018474:	bfc1      	itttt	gt
 8018476:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801847a:	409f      	lslgt	r7, r3
 801847c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8018480:	fa24 f303 	lsrgt.w	r3, r4, r3
 8018484:	bfd6      	itet	le
 8018486:	f1c3 0320 	rsble	r3, r3, #32
 801848a:	ea47 0003 	orrgt.w	r0, r7, r3
 801848e:	fa04 f003 	lslle.w	r0, r4, r3
 8018492:	f7e8 f837 	bl	8000504 <__aeabi_ui2d>
 8018496:	2201      	movs	r2, #1
 8018498:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801849c:	3e01      	subs	r6, #1
 801849e:	9212      	str	r2, [sp, #72]	@ 0x48
 80184a0:	e776      	b.n	8018390 <_dtoa_r+0x100>
 80184a2:	2301      	movs	r3, #1
 80184a4:	e7b7      	b.n	8018416 <_dtoa_r+0x186>
 80184a6:	9010      	str	r0, [sp, #64]	@ 0x40
 80184a8:	e7b6      	b.n	8018418 <_dtoa_r+0x188>
 80184aa:	9b00      	ldr	r3, [sp, #0]
 80184ac:	1bdb      	subs	r3, r3, r7
 80184ae:	9300      	str	r3, [sp, #0]
 80184b0:	427b      	negs	r3, r7
 80184b2:	9308      	str	r3, [sp, #32]
 80184b4:	2300      	movs	r3, #0
 80184b6:	930d      	str	r3, [sp, #52]	@ 0x34
 80184b8:	e7c3      	b.n	8018442 <_dtoa_r+0x1b2>
 80184ba:	2301      	movs	r3, #1
 80184bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80184be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80184c0:	eb07 0b03 	add.w	fp, r7, r3
 80184c4:	f10b 0301 	add.w	r3, fp, #1
 80184c8:	2b01      	cmp	r3, #1
 80184ca:	9303      	str	r3, [sp, #12]
 80184cc:	bfb8      	it	lt
 80184ce:	2301      	movlt	r3, #1
 80184d0:	e006      	b.n	80184e0 <_dtoa_r+0x250>
 80184d2:	2301      	movs	r3, #1
 80184d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80184d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80184d8:	2b00      	cmp	r3, #0
 80184da:	dd28      	ble.n	801852e <_dtoa_r+0x29e>
 80184dc:	469b      	mov	fp, r3
 80184de:	9303      	str	r3, [sp, #12]
 80184e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80184e4:	2100      	movs	r1, #0
 80184e6:	2204      	movs	r2, #4
 80184e8:	f102 0514 	add.w	r5, r2, #20
 80184ec:	429d      	cmp	r5, r3
 80184ee:	d926      	bls.n	801853e <_dtoa_r+0x2ae>
 80184f0:	6041      	str	r1, [r0, #4]
 80184f2:	4648      	mov	r0, r9
 80184f4:	f000 fce6 	bl	8018ec4 <_Balloc>
 80184f8:	4682      	mov	sl, r0
 80184fa:	2800      	cmp	r0, #0
 80184fc:	d142      	bne.n	8018584 <_dtoa_r+0x2f4>
 80184fe:	4b1e      	ldr	r3, [pc, #120]	@ (8018578 <_dtoa_r+0x2e8>)
 8018500:	4602      	mov	r2, r0
 8018502:	f240 11af 	movw	r1, #431	@ 0x1af
 8018506:	e6da      	b.n	80182be <_dtoa_r+0x2e>
 8018508:	2300      	movs	r3, #0
 801850a:	e7e3      	b.n	80184d4 <_dtoa_r+0x244>
 801850c:	2300      	movs	r3, #0
 801850e:	e7d5      	b.n	80184bc <_dtoa_r+0x22c>
 8018510:	2401      	movs	r4, #1
 8018512:	2300      	movs	r3, #0
 8018514:	9307      	str	r3, [sp, #28]
 8018516:	9409      	str	r4, [sp, #36]	@ 0x24
 8018518:	f04f 3bff 	mov.w	fp, #4294967295
 801851c:	2200      	movs	r2, #0
 801851e:	f8cd b00c 	str.w	fp, [sp, #12]
 8018522:	2312      	movs	r3, #18
 8018524:	920c      	str	r2, [sp, #48]	@ 0x30
 8018526:	e7db      	b.n	80184e0 <_dtoa_r+0x250>
 8018528:	2301      	movs	r3, #1
 801852a:	9309      	str	r3, [sp, #36]	@ 0x24
 801852c:	e7f4      	b.n	8018518 <_dtoa_r+0x288>
 801852e:	f04f 0b01 	mov.w	fp, #1
 8018532:	f8cd b00c 	str.w	fp, [sp, #12]
 8018536:	465b      	mov	r3, fp
 8018538:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801853c:	e7d0      	b.n	80184e0 <_dtoa_r+0x250>
 801853e:	3101      	adds	r1, #1
 8018540:	0052      	lsls	r2, r2, #1
 8018542:	e7d1      	b.n	80184e8 <_dtoa_r+0x258>
 8018544:	f3af 8000 	nop.w
 8018548:	636f4361 	.word	0x636f4361
 801854c:	3fd287a7 	.word	0x3fd287a7
 8018550:	8b60c8b3 	.word	0x8b60c8b3
 8018554:	3fc68a28 	.word	0x3fc68a28
 8018558:	509f79fb 	.word	0x509f79fb
 801855c:	3fd34413 	.word	0x3fd34413
 8018560:	0801da02 	.word	0x0801da02
 8018564:	0801da19 	.word	0x0801da19
 8018568:	7ff00000 	.word	0x7ff00000
 801856c:	0801daf2 	.word	0x0801daf2
 8018570:	3ff80000 	.word	0x3ff80000
 8018574:	0801dc38 	.word	0x0801dc38
 8018578:	0801da71 	.word	0x0801da71
 801857c:	0801d9fe 	.word	0x0801d9fe
 8018580:	0801daf1 	.word	0x0801daf1
 8018584:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018588:	6018      	str	r0, [r3, #0]
 801858a:	9b03      	ldr	r3, [sp, #12]
 801858c:	2b0e      	cmp	r3, #14
 801858e:	f200 80a1 	bhi.w	80186d4 <_dtoa_r+0x444>
 8018592:	2c00      	cmp	r4, #0
 8018594:	f000 809e 	beq.w	80186d4 <_dtoa_r+0x444>
 8018598:	2f00      	cmp	r7, #0
 801859a:	dd33      	ble.n	8018604 <_dtoa_r+0x374>
 801859c:	4b9c      	ldr	r3, [pc, #624]	@ (8018810 <_dtoa_r+0x580>)
 801859e:	f007 020f 	and.w	r2, r7, #15
 80185a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80185a6:	ed93 7b00 	vldr	d7, [r3]
 80185aa:	05f8      	lsls	r0, r7, #23
 80185ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80185b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80185b4:	d516      	bpl.n	80185e4 <_dtoa_r+0x354>
 80185b6:	4b97      	ldr	r3, [pc, #604]	@ (8018814 <_dtoa_r+0x584>)
 80185b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80185bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80185c0:	f7e8 f944 	bl	800084c <__aeabi_ddiv>
 80185c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80185c8:	f004 040f 	and.w	r4, r4, #15
 80185cc:	2603      	movs	r6, #3
 80185ce:	4d91      	ldr	r5, [pc, #580]	@ (8018814 <_dtoa_r+0x584>)
 80185d0:	b954      	cbnz	r4, 80185e8 <_dtoa_r+0x358>
 80185d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80185d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80185da:	f7e8 f937 	bl	800084c <__aeabi_ddiv>
 80185de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80185e2:	e028      	b.n	8018636 <_dtoa_r+0x3a6>
 80185e4:	2602      	movs	r6, #2
 80185e6:	e7f2      	b.n	80185ce <_dtoa_r+0x33e>
 80185e8:	07e1      	lsls	r1, r4, #31
 80185ea:	d508      	bpl.n	80185fe <_dtoa_r+0x36e>
 80185ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80185f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80185f4:	f7e8 f800 	bl	80005f8 <__aeabi_dmul>
 80185f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80185fc:	3601      	adds	r6, #1
 80185fe:	1064      	asrs	r4, r4, #1
 8018600:	3508      	adds	r5, #8
 8018602:	e7e5      	b.n	80185d0 <_dtoa_r+0x340>
 8018604:	f000 80af 	beq.w	8018766 <_dtoa_r+0x4d6>
 8018608:	427c      	negs	r4, r7
 801860a:	4b81      	ldr	r3, [pc, #516]	@ (8018810 <_dtoa_r+0x580>)
 801860c:	4d81      	ldr	r5, [pc, #516]	@ (8018814 <_dtoa_r+0x584>)
 801860e:	f004 020f 	and.w	r2, r4, #15
 8018612:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018616:	e9d3 2300 	ldrd	r2, r3, [r3]
 801861a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801861e:	f7e7 ffeb 	bl	80005f8 <__aeabi_dmul>
 8018622:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018626:	1124      	asrs	r4, r4, #4
 8018628:	2300      	movs	r3, #0
 801862a:	2602      	movs	r6, #2
 801862c:	2c00      	cmp	r4, #0
 801862e:	f040 808f 	bne.w	8018750 <_dtoa_r+0x4c0>
 8018632:	2b00      	cmp	r3, #0
 8018634:	d1d3      	bne.n	80185de <_dtoa_r+0x34e>
 8018636:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018638:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801863c:	2b00      	cmp	r3, #0
 801863e:	f000 8094 	beq.w	801876a <_dtoa_r+0x4da>
 8018642:	4b75      	ldr	r3, [pc, #468]	@ (8018818 <_dtoa_r+0x588>)
 8018644:	2200      	movs	r2, #0
 8018646:	4620      	mov	r0, r4
 8018648:	4629      	mov	r1, r5
 801864a:	f7e8 fa47 	bl	8000adc <__aeabi_dcmplt>
 801864e:	2800      	cmp	r0, #0
 8018650:	f000 808b 	beq.w	801876a <_dtoa_r+0x4da>
 8018654:	9b03      	ldr	r3, [sp, #12]
 8018656:	2b00      	cmp	r3, #0
 8018658:	f000 8087 	beq.w	801876a <_dtoa_r+0x4da>
 801865c:	f1bb 0f00 	cmp.w	fp, #0
 8018660:	dd34      	ble.n	80186cc <_dtoa_r+0x43c>
 8018662:	4620      	mov	r0, r4
 8018664:	4b6d      	ldr	r3, [pc, #436]	@ (801881c <_dtoa_r+0x58c>)
 8018666:	2200      	movs	r2, #0
 8018668:	4629      	mov	r1, r5
 801866a:	f7e7 ffc5 	bl	80005f8 <__aeabi_dmul>
 801866e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018672:	f107 38ff 	add.w	r8, r7, #4294967295
 8018676:	3601      	adds	r6, #1
 8018678:	465c      	mov	r4, fp
 801867a:	4630      	mov	r0, r6
 801867c:	f7e7 ff52 	bl	8000524 <__aeabi_i2d>
 8018680:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018684:	f7e7 ffb8 	bl	80005f8 <__aeabi_dmul>
 8018688:	4b65      	ldr	r3, [pc, #404]	@ (8018820 <_dtoa_r+0x590>)
 801868a:	2200      	movs	r2, #0
 801868c:	f7e7 fdfe 	bl	800028c <__adddf3>
 8018690:	4605      	mov	r5, r0
 8018692:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8018696:	2c00      	cmp	r4, #0
 8018698:	d16a      	bne.n	8018770 <_dtoa_r+0x4e0>
 801869a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801869e:	4b61      	ldr	r3, [pc, #388]	@ (8018824 <_dtoa_r+0x594>)
 80186a0:	2200      	movs	r2, #0
 80186a2:	f7e7 fdf1 	bl	8000288 <__aeabi_dsub>
 80186a6:	4602      	mov	r2, r0
 80186a8:	460b      	mov	r3, r1
 80186aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80186ae:	462a      	mov	r2, r5
 80186b0:	4633      	mov	r3, r6
 80186b2:	f7e8 fa31 	bl	8000b18 <__aeabi_dcmpgt>
 80186b6:	2800      	cmp	r0, #0
 80186b8:	f040 8298 	bne.w	8018bec <_dtoa_r+0x95c>
 80186bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80186c0:	462a      	mov	r2, r5
 80186c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80186c6:	f7e8 fa09 	bl	8000adc <__aeabi_dcmplt>
 80186ca:	bb38      	cbnz	r0, 801871c <_dtoa_r+0x48c>
 80186cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80186d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80186d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80186d6:	2b00      	cmp	r3, #0
 80186d8:	f2c0 8157 	blt.w	801898a <_dtoa_r+0x6fa>
 80186dc:	2f0e      	cmp	r7, #14
 80186de:	f300 8154 	bgt.w	801898a <_dtoa_r+0x6fa>
 80186e2:	4b4b      	ldr	r3, [pc, #300]	@ (8018810 <_dtoa_r+0x580>)
 80186e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80186e8:	ed93 7b00 	vldr	d7, [r3]
 80186ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80186ee:	2b00      	cmp	r3, #0
 80186f0:	ed8d 7b00 	vstr	d7, [sp]
 80186f4:	f280 80e5 	bge.w	80188c2 <_dtoa_r+0x632>
 80186f8:	9b03      	ldr	r3, [sp, #12]
 80186fa:	2b00      	cmp	r3, #0
 80186fc:	f300 80e1 	bgt.w	80188c2 <_dtoa_r+0x632>
 8018700:	d10c      	bne.n	801871c <_dtoa_r+0x48c>
 8018702:	4b48      	ldr	r3, [pc, #288]	@ (8018824 <_dtoa_r+0x594>)
 8018704:	2200      	movs	r2, #0
 8018706:	ec51 0b17 	vmov	r0, r1, d7
 801870a:	f7e7 ff75 	bl	80005f8 <__aeabi_dmul>
 801870e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018712:	f7e8 f9f7 	bl	8000b04 <__aeabi_dcmpge>
 8018716:	2800      	cmp	r0, #0
 8018718:	f000 8266 	beq.w	8018be8 <_dtoa_r+0x958>
 801871c:	2400      	movs	r4, #0
 801871e:	4625      	mov	r5, r4
 8018720:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018722:	4656      	mov	r6, sl
 8018724:	ea6f 0803 	mvn.w	r8, r3
 8018728:	2700      	movs	r7, #0
 801872a:	4621      	mov	r1, r4
 801872c:	4648      	mov	r0, r9
 801872e:	f000 fc09 	bl	8018f44 <_Bfree>
 8018732:	2d00      	cmp	r5, #0
 8018734:	f000 80bd 	beq.w	80188b2 <_dtoa_r+0x622>
 8018738:	b12f      	cbz	r7, 8018746 <_dtoa_r+0x4b6>
 801873a:	42af      	cmp	r7, r5
 801873c:	d003      	beq.n	8018746 <_dtoa_r+0x4b6>
 801873e:	4639      	mov	r1, r7
 8018740:	4648      	mov	r0, r9
 8018742:	f000 fbff 	bl	8018f44 <_Bfree>
 8018746:	4629      	mov	r1, r5
 8018748:	4648      	mov	r0, r9
 801874a:	f000 fbfb 	bl	8018f44 <_Bfree>
 801874e:	e0b0      	b.n	80188b2 <_dtoa_r+0x622>
 8018750:	07e2      	lsls	r2, r4, #31
 8018752:	d505      	bpl.n	8018760 <_dtoa_r+0x4d0>
 8018754:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018758:	f7e7 ff4e 	bl	80005f8 <__aeabi_dmul>
 801875c:	3601      	adds	r6, #1
 801875e:	2301      	movs	r3, #1
 8018760:	1064      	asrs	r4, r4, #1
 8018762:	3508      	adds	r5, #8
 8018764:	e762      	b.n	801862c <_dtoa_r+0x39c>
 8018766:	2602      	movs	r6, #2
 8018768:	e765      	b.n	8018636 <_dtoa_r+0x3a6>
 801876a:	9c03      	ldr	r4, [sp, #12]
 801876c:	46b8      	mov	r8, r7
 801876e:	e784      	b.n	801867a <_dtoa_r+0x3ea>
 8018770:	4b27      	ldr	r3, [pc, #156]	@ (8018810 <_dtoa_r+0x580>)
 8018772:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018774:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018778:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801877c:	4454      	add	r4, sl
 801877e:	2900      	cmp	r1, #0
 8018780:	d054      	beq.n	801882c <_dtoa_r+0x59c>
 8018782:	4929      	ldr	r1, [pc, #164]	@ (8018828 <_dtoa_r+0x598>)
 8018784:	2000      	movs	r0, #0
 8018786:	f7e8 f861 	bl	800084c <__aeabi_ddiv>
 801878a:	4633      	mov	r3, r6
 801878c:	462a      	mov	r2, r5
 801878e:	f7e7 fd7b 	bl	8000288 <__aeabi_dsub>
 8018792:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018796:	4656      	mov	r6, sl
 8018798:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801879c:	f7e8 f9dc 	bl	8000b58 <__aeabi_d2iz>
 80187a0:	4605      	mov	r5, r0
 80187a2:	f7e7 febf 	bl	8000524 <__aeabi_i2d>
 80187a6:	4602      	mov	r2, r0
 80187a8:	460b      	mov	r3, r1
 80187aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80187ae:	f7e7 fd6b 	bl	8000288 <__aeabi_dsub>
 80187b2:	3530      	adds	r5, #48	@ 0x30
 80187b4:	4602      	mov	r2, r0
 80187b6:	460b      	mov	r3, r1
 80187b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80187bc:	f806 5b01 	strb.w	r5, [r6], #1
 80187c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80187c4:	f7e8 f98a 	bl	8000adc <__aeabi_dcmplt>
 80187c8:	2800      	cmp	r0, #0
 80187ca:	d172      	bne.n	80188b2 <_dtoa_r+0x622>
 80187cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80187d0:	4911      	ldr	r1, [pc, #68]	@ (8018818 <_dtoa_r+0x588>)
 80187d2:	2000      	movs	r0, #0
 80187d4:	f7e7 fd58 	bl	8000288 <__aeabi_dsub>
 80187d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80187dc:	f7e8 f97e 	bl	8000adc <__aeabi_dcmplt>
 80187e0:	2800      	cmp	r0, #0
 80187e2:	f040 80b4 	bne.w	801894e <_dtoa_r+0x6be>
 80187e6:	42a6      	cmp	r6, r4
 80187e8:	f43f af70 	beq.w	80186cc <_dtoa_r+0x43c>
 80187ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80187f0:	4b0a      	ldr	r3, [pc, #40]	@ (801881c <_dtoa_r+0x58c>)
 80187f2:	2200      	movs	r2, #0
 80187f4:	f7e7 ff00 	bl	80005f8 <__aeabi_dmul>
 80187f8:	4b08      	ldr	r3, [pc, #32]	@ (801881c <_dtoa_r+0x58c>)
 80187fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80187fe:	2200      	movs	r2, #0
 8018800:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018804:	f7e7 fef8 	bl	80005f8 <__aeabi_dmul>
 8018808:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801880c:	e7c4      	b.n	8018798 <_dtoa_r+0x508>
 801880e:	bf00      	nop
 8018810:	0801dc38 	.word	0x0801dc38
 8018814:	0801dc10 	.word	0x0801dc10
 8018818:	3ff00000 	.word	0x3ff00000
 801881c:	40240000 	.word	0x40240000
 8018820:	401c0000 	.word	0x401c0000
 8018824:	40140000 	.word	0x40140000
 8018828:	3fe00000 	.word	0x3fe00000
 801882c:	4631      	mov	r1, r6
 801882e:	4628      	mov	r0, r5
 8018830:	f7e7 fee2 	bl	80005f8 <__aeabi_dmul>
 8018834:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018838:	9413      	str	r4, [sp, #76]	@ 0x4c
 801883a:	4656      	mov	r6, sl
 801883c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018840:	f7e8 f98a 	bl	8000b58 <__aeabi_d2iz>
 8018844:	4605      	mov	r5, r0
 8018846:	f7e7 fe6d 	bl	8000524 <__aeabi_i2d>
 801884a:	4602      	mov	r2, r0
 801884c:	460b      	mov	r3, r1
 801884e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018852:	f7e7 fd19 	bl	8000288 <__aeabi_dsub>
 8018856:	3530      	adds	r5, #48	@ 0x30
 8018858:	f806 5b01 	strb.w	r5, [r6], #1
 801885c:	4602      	mov	r2, r0
 801885e:	460b      	mov	r3, r1
 8018860:	42a6      	cmp	r6, r4
 8018862:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018866:	f04f 0200 	mov.w	r2, #0
 801886a:	d124      	bne.n	80188b6 <_dtoa_r+0x626>
 801886c:	4baf      	ldr	r3, [pc, #700]	@ (8018b2c <_dtoa_r+0x89c>)
 801886e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018872:	f7e7 fd0b 	bl	800028c <__adddf3>
 8018876:	4602      	mov	r2, r0
 8018878:	460b      	mov	r3, r1
 801887a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801887e:	f7e8 f94b 	bl	8000b18 <__aeabi_dcmpgt>
 8018882:	2800      	cmp	r0, #0
 8018884:	d163      	bne.n	801894e <_dtoa_r+0x6be>
 8018886:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801888a:	49a8      	ldr	r1, [pc, #672]	@ (8018b2c <_dtoa_r+0x89c>)
 801888c:	2000      	movs	r0, #0
 801888e:	f7e7 fcfb 	bl	8000288 <__aeabi_dsub>
 8018892:	4602      	mov	r2, r0
 8018894:	460b      	mov	r3, r1
 8018896:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801889a:	f7e8 f91f 	bl	8000adc <__aeabi_dcmplt>
 801889e:	2800      	cmp	r0, #0
 80188a0:	f43f af14 	beq.w	80186cc <_dtoa_r+0x43c>
 80188a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80188a6:	1e73      	subs	r3, r6, #1
 80188a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80188aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80188ae:	2b30      	cmp	r3, #48	@ 0x30
 80188b0:	d0f8      	beq.n	80188a4 <_dtoa_r+0x614>
 80188b2:	4647      	mov	r7, r8
 80188b4:	e03b      	b.n	801892e <_dtoa_r+0x69e>
 80188b6:	4b9e      	ldr	r3, [pc, #632]	@ (8018b30 <_dtoa_r+0x8a0>)
 80188b8:	f7e7 fe9e 	bl	80005f8 <__aeabi_dmul>
 80188bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80188c0:	e7bc      	b.n	801883c <_dtoa_r+0x5ac>
 80188c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80188c6:	4656      	mov	r6, sl
 80188c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80188cc:	4620      	mov	r0, r4
 80188ce:	4629      	mov	r1, r5
 80188d0:	f7e7 ffbc 	bl	800084c <__aeabi_ddiv>
 80188d4:	f7e8 f940 	bl	8000b58 <__aeabi_d2iz>
 80188d8:	4680      	mov	r8, r0
 80188da:	f7e7 fe23 	bl	8000524 <__aeabi_i2d>
 80188de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80188e2:	f7e7 fe89 	bl	80005f8 <__aeabi_dmul>
 80188e6:	4602      	mov	r2, r0
 80188e8:	460b      	mov	r3, r1
 80188ea:	4620      	mov	r0, r4
 80188ec:	4629      	mov	r1, r5
 80188ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80188f2:	f7e7 fcc9 	bl	8000288 <__aeabi_dsub>
 80188f6:	f806 4b01 	strb.w	r4, [r6], #1
 80188fa:	9d03      	ldr	r5, [sp, #12]
 80188fc:	eba6 040a 	sub.w	r4, r6, sl
 8018900:	42a5      	cmp	r5, r4
 8018902:	4602      	mov	r2, r0
 8018904:	460b      	mov	r3, r1
 8018906:	d133      	bne.n	8018970 <_dtoa_r+0x6e0>
 8018908:	f7e7 fcc0 	bl	800028c <__adddf3>
 801890c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018910:	4604      	mov	r4, r0
 8018912:	460d      	mov	r5, r1
 8018914:	f7e8 f900 	bl	8000b18 <__aeabi_dcmpgt>
 8018918:	b9c0      	cbnz	r0, 801894c <_dtoa_r+0x6bc>
 801891a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801891e:	4620      	mov	r0, r4
 8018920:	4629      	mov	r1, r5
 8018922:	f7e8 f8d1 	bl	8000ac8 <__aeabi_dcmpeq>
 8018926:	b110      	cbz	r0, 801892e <_dtoa_r+0x69e>
 8018928:	f018 0f01 	tst.w	r8, #1
 801892c:	d10e      	bne.n	801894c <_dtoa_r+0x6bc>
 801892e:	9902      	ldr	r1, [sp, #8]
 8018930:	4648      	mov	r0, r9
 8018932:	f000 fb07 	bl	8018f44 <_Bfree>
 8018936:	2300      	movs	r3, #0
 8018938:	7033      	strb	r3, [r6, #0]
 801893a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801893c:	3701      	adds	r7, #1
 801893e:	601f      	str	r7, [r3, #0]
 8018940:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018942:	2b00      	cmp	r3, #0
 8018944:	f000 824b 	beq.w	8018dde <_dtoa_r+0xb4e>
 8018948:	601e      	str	r6, [r3, #0]
 801894a:	e248      	b.n	8018dde <_dtoa_r+0xb4e>
 801894c:	46b8      	mov	r8, r7
 801894e:	4633      	mov	r3, r6
 8018950:	461e      	mov	r6, r3
 8018952:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018956:	2a39      	cmp	r2, #57	@ 0x39
 8018958:	d106      	bne.n	8018968 <_dtoa_r+0x6d8>
 801895a:	459a      	cmp	sl, r3
 801895c:	d1f8      	bne.n	8018950 <_dtoa_r+0x6c0>
 801895e:	2230      	movs	r2, #48	@ 0x30
 8018960:	f108 0801 	add.w	r8, r8, #1
 8018964:	f88a 2000 	strb.w	r2, [sl]
 8018968:	781a      	ldrb	r2, [r3, #0]
 801896a:	3201      	adds	r2, #1
 801896c:	701a      	strb	r2, [r3, #0]
 801896e:	e7a0      	b.n	80188b2 <_dtoa_r+0x622>
 8018970:	4b6f      	ldr	r3, [pc, #444]	@ (8018b30 <_dtoa_r+0x8a0>)
 8018972:	2200      	movs	r2, #0
 8018974:	f7e7 fe40 	bl	80005f8 <__aeabi_dmul>
 8018978:	2200      	movs	r2, #0
 801897a:	2300      	movs	r3, #0
 801897c:	4604      	mov	r4, r0
 801897e:	460d      	mov	r5, r1
 8018980:	f7e8 f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 8018984:	2800      	cmp	r0, #0
 8018986:	d09f      	beq.n	80188c8 <_dtoa_r+0x638>
 8018988:	e7d1      	b.n	801892e <_dtoa_r+0x69e>
 801898a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801898c:	2a00      	cmp	r2, #0
 801898e:	f000 80ea 	beq.w	8018b66 <_dtoa_r+0x8d6>
 8018992:	9a07      	ldr	r2, [sp, #28]
 8018994:	2a01      	cmp	r2, #1
 8018996:	f300 80cd 	bgt.w	8018b34 <_dtoa_r+0x8a4>
 801899a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801899c:	2a00      	cmp	r2, #0
 801899e:	f000 80c1 	beq.w	8018b24 <_dtoa_r+0x894>
 80189a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80189a6:	9c08      	ldr	r4, [sp, #32]
 80189a8:	9e00      	ldr	r6, [sp, #0]
 80189aa:	9a00      	ldr	r2, [sp, #0]
 80189ac:	441a      	add	r2, r3
 80189ae:	9200      	str	r2, [sp, #0]
 80189b0:	9a06      	ldr	r2, [sp, #24]
 80189b2:	2101      	movs	r1, #1
 80189b4:	441a      	add	r2, r3
 80189b6:	4648      	mov	r0, r9
 80189b8:	9206      	str	r2, [sp, #24]
 80189ba:	f000 fb77 	bl	80190ac <__i2b>
 80189be:	4605      	mov	r5, r0
 80189c0:	b166      	cbz	r6, 80189dc <_dtoa_r+0x74c>
 80189c2:	9b06      	ldr	r3, [sp, #24]
 80189c4:	2b00      	cmp	r3, #0
 80189c6:	dd09      	ble.n	80189dc <_dtoa_r+0x74c>
 80189c8:	42b3      	cmp	r3, r6
 80189ca:	9a00      	ldr	r2, [sp, #0]
 80189cc:	bfa8      	it	ge
 80189ce:	4633      	movge	r3, r6
 80189d0:	1ad2      	subs	r2, r2, r3
 80189d2:	9200      	str	r2, [sp, #0]
 80189d4:	9a06      	ldr	r2, [sp, #24]
 80189d6:	1af6      	subs	r6, r6, r3
 80189d8:	1ad3      	subs	r3, r2, r3
 80189da:	9306      	str	r3, [sp, #24]
 80189dc:	9b08      	ldr	r3, [sp, #32]
 80189de:	b30b      	cbz	r3, 8018a24 <_dtoa_r+0x794>
 80189e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80189e2:	2b00      	cmp	r3, #0
 80189e4:	f000 80c6 	beq.w	8018b74 <_dtoa_r+0x8e4>
 80189e8:	2c00      	cmp	r4, #0
 80189ea:	f000 80c0 	beq.w	8018b6e <_dtoa_r+0x8de>
 80189ee:	4629      	mov	r1, r5
 80189f0:	4622      	mov	r2, r4
 80189f2:	4648      	mov	r0, r9
 80189f4:	f000 fc12 	bl	801921c <__pow5mult>
 80189f8:	9a02      	ldr	r2, [sp, #8]
 80189fa:	4601      	mov	r1, r0
 80189fc:	4605      	mov	r5, r0
 80189fe:	4648      	mov	r0, r9
 8018a00:	f000 fb6a 	bl	80190d8 <__multiply>
 8018a04:	9902      	ldr	r1, [sp, #8]
 8018a06:	4680      	mov	r8, r0
 8018a08:	4648      	mov	r0, r9
 8018a0a:	f000 fa9b 	bl	8018f44 <_Bfree>
 8018a0e:	9b08      	ldr	r3, [sp, #32]
 8018a10:	1b1b      	subs	r3, r3, r4
 8018a12:	9308      	str	r3, [sp, #32]
 8018a14:	f000 80b1 	beq.w	8018b7a <_dtoa_r+0x8ea>
 8018a18:	9a08      	ldr	r2, [sp, #32]
 8018a1a:	4641      	mov	r1, r8
 8018a1c:	4648      	mov	r0, r9
 8018a1e:	f000 fbfd 	bl	801921c <__pow5mult>
 8018a22:	9002      	str	r0, [sp, #8]
 8018a24:	2101      	movs	r1, #1
 8018a26:	4648      	mov	r0, r9
 8018a28:	f000 fb40 	bl	80190ac <__i2b>
 8018a2c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018a2e:	4604      	mov	r4, r0
 8018a30:	2b00      	cmp	r3, #0
 8018a32:	f000 81d8 	beq.w	8018de6 <_dtoa_r+0xb56>
 8018a36:	461a      	mov	r2, r3
 8018a38:	4601      	mov	r1, r0
 8018a3a:	4648      	mov	r0, r9
 8018a3c:	f000 fbee 	bl	801921c <__pow5mult>
 8018a40:	9b07      	ldr	r3, [sp, #28]
 8018a42:	2b01      	cmp	r3, #1
 8018a44:	4604      	mov	r4, r0
 8018a46:	f300 809f 	bgt.w	8018b88 <_dtoa_r+0x8f8>
 8018a4a:	9b04      	ldr	r3, [sp, #16]
 8018a4c:	2b00      	cmp	r3, #0
 8018a4e:	f040 8097 	bne.w	8018b80 <_dtoa_r+0x8f0>
 8018a52:	9b05      	ldr	r3, [sp, #20]
 8018a54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018a58:	2b00      	cmp	r3, #0
 8018a5a:	f040 8093 	bne.w	8018b84 <_dtoa_r+0x8f4>
 8018a5e:	9b05      	ldr	r3, [sp, #20]
 8018a60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018a64:	0d1b      	lsrs	r3, r3, #20
 8018a66:	051b      	lsls	r3, r3, #20
 8018a68:	b133      	cbz	r3, 8018a78 <_dtoa_r+0x7e8>
 8018a6a:	9b00      	ldr	r3, [sp, #0]
 8018a6c:	3301      	adds	r3, #1
 8018a6e:	9300      	str	r3, [sp, #0]
 8018a70:	9b06      	ldr	r3, [sp, #24]
 8018a72:	3301      	adds	r3, #1
 8018a74:	9306      	str	r3, [sp, #24]
 8018a76:	2301      	movs	r3, #1
 8018a78:	9308      	str	r3, [sp, #32]
 8018a7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018a7c:	2b00      	cmp	r3, #0
 8018a7e:	f000 81b8 	beq.w	8018df2 <_dtoa_r+0xb62>
 8018a82:	6923      	ldr	r3, [r4, #16]
 8018a84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018a88:	6918      	ldr	r0, [r3, #16]
 8018a8a:	f000 fac3 	bl	8019014 <__hi0bits>
 8018a8e:	f1c0 0020 	rsb	r0, r0, #32
 8018a92:	9b06      	ldr	r3, [sp, #24]
 8018a94:	4418      	add	r0, r3
 8018a96:	f010 001f 	ands.w	r0, r0, #31
 8018a9a:	f000 8082 	beq.w	8018ba2 <_dtoa_r+0x912>
 8018a9e:	f1c0 0320 	rsb	r3, r0, #32
 8018aa2:	2b04      	cmp	r3, #4
 8018aa4:	dd73      	ble.n	8018b8e <_dtoa_r+0x8fe>
 8018aa6:	9b00      	ldr	r3, [sp, #0]
 8018aa8:	f1c0 001c 	rsb	r0, r0, #28
 8018aac:	4403      	add	r3, r0
 8018aae:	9300      	str	r3, [sp, #0]
 8018ab0:	9b06      	ldr	r3, [sp, #24]
 8018ab2:	4403      	add	r3, r0
 8018ab4:	4406      	add	r6, r0
 8018ab6:	9306      	str	r3, [sp, #24]
 8018ab8:	9b00      	ldr	r3, [sp, #0]
 8018aba:	2b00      	cmp	r3, #0
 8018abc:	dd05      	ble.n	8018aca <_dtoa_r+0x83a>
 8018abe:	9902      	ldr	r1, [sp, #8]
 8018ac0:	461a      	mov	r2, r3
 8018ac2:	4648      	mov	r0, r9
 8018ac4:	f000 fc04 	bl	80192d0 <__lshift>
 8018ac8:	9002      	str	r0, [sp, #8]
 8018aca:	9b06      	ldr	r3, [sp, #24]
 8018acc:	2b00      	cmp	r3, #0
 8018ace:	dd05      	ble.n	8018adc <_dtoa_r+0x84c>
 8018ad0:	4621      	mov	r1, r4
 8018ad2:	461a      	mov	r2, r3
 8018ad4:	4648      	mov	r0, r9
 8018ad6:	f000 fbfb 	bl	80192d0 <__lshift>
 8018ada:	4604      	mov	r4, r0
 8018adc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018ade:	2b00      	cmp	r3, #0
 8018ae0:	d061      	beq.n	8018ba6 <_dtoa_r+0x916>
 8018ae2:	9802      	ldr	r0, [sp, #8]
 8018ae4:	4621      	mov	r1, r4
 8018ae6:	f000 fc5f 	bl	80193a8 <__mcmp>
 8018aea:	2800      	cmp	r0, #0
 8018aec:	da5b      	bge.n	8018ba6 <_dtoa_r+0x916>
 8018aee:	2300      	movs	r3, #0
 8018af0:	9902      	ldr	r1, [sp, #8]
 8018af2:	220a      	movs	r2, #10
 8018af4:	4648      	mov	r0, r9
 8018af6:	f000 fa47 	bl	8018f88 <__multadd>
 8018afa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018afc:	9002      	str	r0, [sp, #8]
 8018afe:	f107 38ff 	add.w	r8, r7, #4294967295
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	f000 8177 	beq.w	8018df6 <_dtoa_r+0xb66>
 8018b08:	4629      	mov	r1, r5
 8018b0a:	2300      	movs	r3, #0
 8018b0c:	220a      	movs	r2, #10
 8018b0e:	4648      	mov	r0, r9
 8018b10:	f000 fa3a 	bl	8018f88 <__multadd>
 8018b14:	f1bb 0f00 	cmp.w	fp, #0
 8018b18:	4605      	mov	r5, r0
 8018b1a:	dc6f      	bgt.n	8018bfc <_dtoa_r+0x96c>
 8018b1c:	9b07      	ldr	r3, [sp, #28]
 8018b1e:	2b02      	cmp	r3, #2
 8018b20:	dc49      	bgt.n	8018bb6 <_dtoa_r+0x926>
 8018b22:	e06b      	b.n	8018bfc <_dtoa_r+0x96c>
 8018b24:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018b26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8018b2a:	e73c      	b.n	80189a6 <_dtoa_r+0x716>
 8018b2c:	3fe00000 	.word	0x3fe00000
 8018b30:	40240000 	.word	0x40240000
 8018b34:	9b03      	ldr	r3, [sp, #12]
 8018b36:	1e5c      	subs	r4, r3, #1
 8018b38:	9b08      	ldr	r3, [sp, #32]
 8018b3a:	42a3      	cmp	r3, r4
 8018b3c:	db09      	blt.n	8018b52 <_dtoa_r+0x8c2>
 8018b3e:	1b1c      	subs	r4, r3, r4
 8018b40:	9b03      	ldr	r3, [sp, #12]
 8018b42:	2b00      	cmp	r3, #0
 8018b44:	f6bf af30 	bge.w	80189a8 <_dtoa_r+0x718>
 8018b48:	9b00      	ldr	r3, [sp, #0]
 8018b4a:	9a03      	ldr	r2, [sp, #12]
 8018b4c:	1a9e      	subs	r6, r3, r2
 8018b4e:	2300      	movs	r3, #0
 8018b50:	e72b      	b.n	80189aa <_dtoa_r+0x71a>
 8018b52:	9b08      	ldr	r3, [sp, #32]
 8018b54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018b56:	9408      	str	r4, [sp, #32]
 8018b58:	1ae3      	subs	r3, r4, r3
 8018b5a:	441a      	add	r2, r3
 8018b5c:	9e00      	ldr	r6, [sp, #0]
 8018b5e:	9b03      	ldr	r3, [sp, #12]
 8018b60:	920d      	str	r2, [sp, #52]	@ 0x34
 8018b62:	2400      	movs	r4, #0
 8018b64:	e721      	b.n	80189aa <_dtoa_r+0x71a>
 8018b66:	9c08      	ldr	r4, [sp, #32]
 8018b68:	9e00      	ldr	r6, [sp, #0]
 8018b6a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8018b6c:	e728      	b.n	80189c0 <_dtoa_r+0x730>
 8018b6e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8018b72:	e751      	b.n	8018a18 <_dtoa_r+0x788>
 8018b74:	9a08      	ldr	r2, [sp, #32]
 8018b76:	9902      	ldr	r1, [sp, #8]
 8018b78:	e750      	b.n	8018a1c <_dtoa_r+0x78c>
 8018b7a:	f8cd 8008 	str.w	r8, [sp, #8]
 8018b7e:	e751      	b.n	8018a24 <_dtoa_r+0x794>
 8018b80:	2300      	movs	r3, #0
 8018b82:	e779      	b.n	8018a78 <_dtoa_r+0x7e8>
 8018b84:	9b04      	ldr	r3, [sp, #16]
 8018b86:	e777      	b.n	8018a78 <_dtoa_r+0x7e8>
 8018b88:	2300      	movs	r3, #0
 8018b8a:	9308      	str	r3, [sp, #32]
 8018b8c:	e779      	b.n	8018a82 <_dtoa_r+0x7f2>
 8018b8e:	d093      	beq.n	8018ab8 <_dtoa_r+0x828>
 8018b90:	9a00      	ldr	r2, [sp, #0]
 8018b92:	331c      	adds	r3, #28
 8018b94:	441a      	add	r2, r3
 8018b96:	9200      	str	r2, [sp, #0]
 8018b98:	9a06      	ldr	r2, [sp, #24]
 8018b9a:	441a      	add	r2, r3
 8018b9c:	441e      	add	r6, r3
 8018b9e:	9206      	str	r2, [sp, #24]
 8018ba0:	e78a      	b.n	8018ab8 <_dtoa_r+0x828>
 8018ba2:	4603      	mov	r3, r0
 8018ba4:	e7f4      	b.n	8018b90 <_dtoa_r+0x900>
 8018ba6:	9b03      	ldr	r3, [sp, #12]
 8018ba8:	2b00      	cmp	r3, #0
 8018baa:	46b8      	mov	r8, r7
 8018bac:	dc20      	bgt.n	8018bf0 <_dtoa_r+0x960>
 8018bae:	469b      	mov	fp, r3
 8018bb0:	9b07      	ldr	r3, [sp, #28]
 8018bb2:	2b02      	cmp	r3, #2
 8018bb4:	dd1e      	ble.n	8018bf4 <_dtoa_r+0x964>
 8018bb6:	f1bb 0f00 	cmp.w	fp, #0
 8018bba:	f47f adb1 	bne.w	8018720 <_dtoa_r+0x490>
 8018bbe:	4621      	mov	r1, r4
 8018bc0:	465b      	mov	r3, fp
 8018bc2:	2205      	movs	r2, #5
 8018bc4:	4648      	mov	r0, r9
 8018bc6:	f000 f9df 	bl	8018f88 <__multadd>
 8018bca:	4601      	mov	r1, r0
 8018bcc:	4604      	mov	r4, r0
 8018bce:	9802      	ldr	r0, [sp, #8]
 8018bd0:	f000 fbea 	bl	80193a8 <__mcmp>
 8018bd4:	2800      	cmp	r0, #0
 8018bd6:	f77f ada3 	ble.w	8018720 <_dtoa_r+0x490>
 8018bda:	4656      	mov	r6, sl
 8018bdc:	2331      	movs	r3, #49	@ 0x31
 8018bde:	f806 3b01 	strb.w	r3, [r6], #1
 8018be2:	f108 0801 	add.w	r8, r8, #1
 8018be6:	e59f      	b.n	8018728 <_dtoa_r+0x498>
 8018be8:	9c03      	ldr	r4, [sp, #12]
 8018bea:	46b8      	mov	r8, r7
 8018bec:	4625      	mov	r5, r4
 8018bee:	e7f4      	b.n	8018bda <_dtoa_r+0x94a>
 8018bf0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8018bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018bf6:	2b00      	cmp	r3, #0
 8018bf8:	f000 8101 	beq.w	8018dfe <_dtoa_r+0xb6e>
 8018bfc:	2e00      	cmp	r6, #0
 8018bfe:	dd05      	ble.n	8018c0c <_dtoa_r+0x97c>
 8018c00:	4629      	mov	r1, r5
 8018c02:	4632      	mov	r2, r6
 8018c04:	4648      	mov	r0, r9
 8018c06:	f000 fb63 	bl	80192d0 <__lshift>
 8018c0a:	4605      	mov	r5, r0
 8018c0c:	9b08      	ldr	r3, [sp, #32]
 8018c0e:	2b00      	cmp	r3, #0
 8018c10:	d05c      	beq.n	8018ccc <_dtoa_r+0xa3c>
 8018c12:	6869      	ldr	r1, [r5, #4]
 8018c14:	4648      	mov	r0, r9
 8018c16:	f000 f955 	bl	8018ec4 <_Balloc>
 8018c1a:	4606      	mov	r6, r0
 8018c1c:	b928      	cbnz	r0, 8018c2a <_dtoa_r+0x99a>
 8018c1e:	4b82      	ldr	r3, [pc, #520]	@ (8018e28 <_dtoa_r+0xb98>)
 8018c20:	4602      	mov	r2, r0
 8018c22:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8018c26:	f7ff bb4a 	b.w	80182be <_dtoa_r+0x2e>
 8018c2a:	692a      	ldr	r2, [r5, #16]
 8018c2c:	3202      	adds	r2, #2
 8018c2e:	0092      	lsls	r2, r2, #2
 8018c30:	f105 010c 	add.w	r1, r5, #12
 8018c34:	300c      	adds	r0, #12
 8018c36:	f7ff fa8d 	bl	8018154 <memcpy>
 8018c3a:	2201      	movs	r2, #1
 8018c3c:	4631      	mov	r1, r6
 8018c3e:	4648      	mov	r0, r9
 8018c40:	f000 fb46 	bl	80192d0 <__lshift>
 8018c44:	f10a 0301 	add.w	r3, sl, #1
 8018c48:	9300      	str	r3, [sp, #0]
 8018c4a:	eb0a 030b 	add.w	r3, sl, fp
 8018c4e:	9308      	str	r3, [sp, #32]
 8018c50:	9b04      	ldr	r3, [sp, #16]
 8018c52:	f003 0301 	and.w	r3, r3, #1
 8018c56:	462f      	mov	r7, r5
 8018c58:	9306      	str	r3, [sp, #24]
 8018c5a:	4605      	mov	r5, r0
 8018c5c:	9b00      	ldr	r3, [sp, #0]
 8018c5e:	9802      	ldr	r0, [sp, #8]
 8018c60:	4621      	mov	r1, r4
 8018c62:	f103 3bff 	add.w	fp, r3, #4294967295
 8018c66:	f7ff fa8a 	bl	801817e <quorem>
 8018c6a:	4603      	mov	r3, r0
 8018c6c:	3330      	adds	r3, #48	@ 0x30
 8018c6e:	9003      	str	r0, [sp, #12]
 8018c70:	4639      	mov	r1, r7
 8018c72:	9802      	ldr	r0, [sp, #8]
 8018c74:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c76:	f000 fb97 	bl	80193a8 <__mcmp>
 8018c7a:	462a      	mov	r2, r5
 8018c7c:	9004      	str	r0, [sp, #16]
 8018c7e:	4621      	mov	r1, r4
 8018c80:	4648      	mov	r0, r9
 8018c82:	f000 fbad 	bl	80193e0 <__mdiff>
 8018c86:	68c2      	ldr	r2, [r0, #12]
 8018c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c8a:	4606      	mov	r6, r0
 8018c8c:	bb02      	cbnz	r2, 8018cd0 <_dtoa_r+0xa40>
 8018c8e:	4601      	mov	r1, r0
 8018c90:	9802      	ldr	r0, [sp, #8]
 8018c92:	f000 fb89 	bl	80193a8 <__mcmp>
 8018c96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c98:	4602      	mov	r2, r0
 8018c9a:	4631      	mov	r1, r6
 8018c9c:	4648      	mov	r0, r9
 8018c9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8018ca0:	9309      	str	r3, [sp, #36]	@ 0x24
 8018ca2:	f000 f94f 	bl	8018f44 <_Bfree>
 8018ca6:	9b07      	ldr	r3, [sp, #28]
 8018ca8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8018caa:	9e00      	ldr	r6, [sp, #0]
 8018cac:	ea42 0103 	orr.w	r1, r2, r3
 8018cb0:	9b06      	ldr	r3, [sp, #24]
 8018cb2:	4319      	orrs	r1, r3
 8018cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018cb6:	d10d      	bne.n	8018cd4 <_dtoa_r+0xa44>
 8018cb8:	2b39      	cmp	r3, #57	@ 0x39
 8018cba:	d027      	beq.n	8018d0c <_dtoa_r+0xa7c>
 8018cbc:	9a04      	ldr	r2, [sp, #16]
 8018cbe:	2a00      	cmp	r2, #0
 8018cc0:	dd01      	ble.n	8018cc6 <_dtoa_r+0xa36>
 8018cc2:	9b03      	ldr	r3, [sp, #12]
 8018cc4:	3331      	adds	r3, #49	@ 0x31
 8018cc6:	f88b 3000 	strb.w	r3, [fp]
 8018cca:	e52e      	b.n	801872a <_dtoa_r+0x49a>
 8018ccc:	4628      	mov	r0, r5
 8018cce:	e7b9      	b.n	8018c44 <_dtoa_r+0x9b4>
 8018cd0:	2201      	movs	r2, #1
 8018cd2:	e7e2      	b.n	8018c9a <_dtoa_r+0xa0a>
 8018cd4:	9904      	ldr	r1, [sp, #16]
 8018cd6:	2900      	cmp	r1, #0
 8018cd8:	db04      	blt.n	8018ce4 <_dtoa_r+0xa54>
 8018cda:	9807      	ldr	r0, [sp, #28]
 8018cdc:	4301      	orrs	r1, r0
 8018cde:	9806      	ldr	r0, [sp, #24]
 8018ce0:	4301      	orrs	r1, r0
 8018ce2:	d120      	bne.n	8018d26 <_dtoa_r+0xa96>
 8018ce4:	2a00      	cmp	r2, #0
 8018ce6:	ddee      	ble.n	8018cc6 <_dtoa_r+0xa36>
 8018ce8:	9902      	ldr	r1, [sp, #8]
 8018cea:	9300      	str	r3, [sp, #0]
 8018cec:	2201      	movs	r2, #1
 8018cee:	4648      	mov	r0, r9
 8018cf0:	f000 faee 	bl	80192d0 <__lshift>
 8018cf4:	4621      	mov	r1, r4
 8018cf6:	9002      	str	r0, [sp, #8]
 8018cf8:	f000 fb56 	bl	80193a8 <__mcmp>
 8018cfc:	2800      	cmp	r0, #0
 8018cfe:	9b00      	ldr	r3, [sp, #0]
 8018d00:	dc02      	bgt.n	8018d08 <_dtoa_r+0xa78>
 8018d02:	d1e0      	bne.n	8018cc6 <_dtoa_r+0xa36>
 8018d04:	07da      	lsls	r2, r3, #31
 8018d06:	d5de      	bpl.n	8018cc6 <_dtoa_r+0xa36>
 8018d08:	2b39      	cmp	r3, #57	@ 0x39
 8018d0a:	d1da      	bne.n	8018cc2 <_dtoa_r+0xa32>
 8018d0c:	2339      	movs	r3, #57	@ 0x39
 8018d0e:	f88b 3000 	strb.w	r3, [fp]
 8018d12:	4633      	mov	r3, r6
 8018d14:	461e      	mov	r6, r3
 8018d16:	3b01      	subs	r3, #1
 8018d18:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8018d1c:	2a39      	cmp	r2, #57	@ 0x39
 8018d1e:	d04e      	beq.n	8018dbe <_dtoa_r+0xb2e>
 8018d20:	3201      	adds	r2, #1
 8018d22:	701a      	strb	r2, [r3, #0]
 8018d24:	e501      	b.n	801872a <_dtoa_r+0x49a>
 8018d26:	2a00      	cmp	r2, #0
 8018d28:	dd03      	ble.n	8018d32 <_dtoa_r+0xaa2>
 8018d2a:	2b39      	cmp	r3, #57	@ 0x39
 8018d2c:	d0ee      	beq.n	8018d0c <_dtoa_r+0xa7c>
 8018d2e:	3301      	adds	r3, #1
 8018d30:	e7c9      	b.n	8018cc6 <_dtoa_r+0xa36>
 8018d32:	9a00      	ldr	r2, [sp, #0]
 8018d34:	9908      	ldr	r1, [sp, #32]
 8018d36:	f802 3c01 	strb.w	r3, [r2, #-1]
 8018d3a:	428a      	cmp	r2, r1
 8018d3c:	d028      	beq.n	8018d90 <_dtoa_r+0xb00>
 8018d3e:	9902      	ldr	r1, [sp, #8]
 8018d40:	2300      	movs	r3, #0
 8018d42:	220a      	movs	r2, #10
 8018d44:	4648      	mov	r0, r9
 8018d46:	f000 f91f 	bl	8018f88 <__multadd>
 8018d4a:	42af      	cmp	r7, r5
 8018d4c:	9002      	str	r0, [sp, #8]
 8018d4e:	f04f 0300 	mov.w	r3, #0
 8018d52:	f04f 020a 	mov.w	r2, #10
 8018d56:	4639      	mov	r1, r7
 8018d58:	4648      	mov	r0, r9
 8018d5a:	d107      	bne.n	8018d6c <_dtoa_r+0xadc>
 8018d5c:	f000 f914 	bl	8018f88 <__multadd>
 8018d60:	4607      	mov	r7, r0
 8018d62:	4605      	mov	r5, r0
 8018d64:	9b00      	ldr	r3, [sp, #0]
 8018d66:	3301      	adds	r3, #1
 8018d68:	9300      	str	r3, [sp, #0]
 8018d6a:	e777      	b.n	8018c5c <_dtoa_r+0x9cc>
 8018d6c:	f000 f90c 	bl	8018f88 <__multadd>
 8018d70:	4629      	mov	r1, r5
 8018d72:	4607      	mov	r7, r0
 8018d74:	2300      	movs	r3, #0
 8018d76:	220a      	movs	r2, #10
 8018d78:	4648      	mov	r0, r9
 8018d7a:	f000 f905 	bl	8018f88 <__multadd>
 8018d7e:	4605      	mov	r5, r0
 8018d80:	e7f0      	b.n	8018d64 <_dtoa_r+0xad4>
 8018d82:	f1bb 0f00 	cmp.w	fp, #0
 8018d86:	bfcc      	ite	gt
 8018d88:	465e      	movgt	r6, fp
 8018d8a:	2601      	movle	r6, #1
 8018d8c:	4456      	add	r6, sl
 8018d8e:	2700      	movs	r7, #0
 8018d90:	9902      	ldr	r1, [sp, #8]
 8018d92:	9300      	str	r3, [sp, #0]
 8018d94:	2201      	movs	r2, #1
 8018d96:	4648      	mov	r0, r9
 8018d98:	f000 fa9a 	bl	80192d0 <__lshift>
 8018d9c:	4621      	mov	r1, r4
 8018d9e:	9002      	str	r0, [sp, #8]
 8018da0:	f000 fb02 	bl	80193a8 <__mcmp>
 8018da4:	2800      	cmp	r0, #0
 8018da6:	dcb4      	bgt.n	8018d12 <_dtoa_r+0xa82>
 8018da8:	d102      	bne.n	8018db0 <_dtoa_r+0xb20>
 8018daa:	9b00      	ldr	r3, [sp, #0]
 8018dac:	07db      	lsls	r3, r3, #31
 8018dae:	d4b0      	bmi.n	8018d12 <_dtoa_r+0xa82>
 8018db0:	4633      	mov	r3, r6
 8018db2:	461e      	mov	r6, r3
 8018db4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018db8:	2a30      	cmp	r2, #48	@ 0x30
 8018dba:	d0fa      	beq.n	8018db2 <_dtoa_r+0xb22>
 8018dbc:	e4b5      	b.n	801872a <_dtoa_r+0x49a>
 8018dbe:	459a      	cmp	sl, r3
 8018dc0:	d1a8      	bne.n	8018d14 <_dtoa_r+0xa84>
 8018dc2:	2331      	movs	r3, #49	@ 0x31
 8018dc4:	f108 0801 	add.w	r8, r8, #1
 8018dc8:	f88a 3000 	strb.w	r3, [sl]
 8018dcc:	e4ad      	b.n	801872a <_dtoa_r+0x49a>
 8018dce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018dd0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8018e2c <_dtoa_r+0xb9c>
 8018dd4:	b11b      	cbz	r3, 8018dde <_dtoa_r+0xb4e>
 8018dd6:	f10a 0308 	add.w	r3, sl, #8
 8018dda:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8018ddc:	6013      	str	r3, [r2, #0]
 8018dde:	4650      	mov	r0, sl
 8018de0:	b017      	add	sp, #92	@ 0x5c
 8018de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018de6:	9b07      	ldr	r3, [sp, #28]
 8018de8:	2b01      	cmp	r3, #1
 8018dea:	f77f ae2e 	ble.w	8018a4a <_dtoa_r+0x7ba>
 8018dee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018df0:	9308      	str	r3, [sp, #32]
 8018df2:	2001      	movs	r0, #1
 8018df4:	e64d      	b.n	8018a92 <_dtoa_r+0x802>
 8018df6:	f1bb 0f00 	cmp.w	fp, #0
 8018dfa:	f77f aed9 	ble.w	8018bb0 <_dtoa_r+0x920>
 8018dfe:	4656      	mov	r6, sl
 8018e00:	9802      	ldr	r0, [sp, #8]
 8018e02:	4621      	mov	r1, r4
 8018e04:	f7ff f9bb 	bl	801817e <quorem>
 8018e08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8018e0c:	f806 3b01 	strb.w	r3, [r6], #1
 8018e10:	eba6 020a 	sub.w	r2, r6, sl
 8018e14:	4593      	cmp	fp, r2
 8018e16:	ddb4      	ble.n	8018d82 <_dtoa_r+0xaf2>
 8018e18:	9902      	ldr	r1, [sp, #8]
 8018e1a:	2300      	movs	r3, #0
 8018e1c:	220a      	movs	r2, #10
 8018e1e:	4648      	mov	r0, r9
 8018e20:	f000 f8b2 	bl	8018f88 <__multadd>
 8018e24:	9002      	str	r0, [sp, #8]
 8018e26:	e7eb      	b.n	8018e00 <_dtoa_r+0xb70>
 8018e28:	0801da71 	.word	0x0801da71
 8018e2c:	0801d9f5 	.word	0x0801d9f5

08018e30 <_free_r>:
 8018e30:	b538      	push	{r3, r4, r5, lr}
 8018e32:	4605      	mov	r5, r0
 8018e34:	2900      	cmp	r1, #0
 8018e36:	d041      	beq.n	8018ebc <_free_r+0x8c>
 8018e38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018e3c:	1f0c      	subs	r4, r1, #4
 8018e3e:	2b00      	cmp	r3, #0
 8018e40:	bfb8      	it	lt
 8018e42:	18e4      	addlt	r4, r4, r3
 8018e44:	f7fd fbd0 	bl	80165e8 <__malloc_lock>
 8018e48:	4a1d      	ldr	r2, [pc, #116]	@ (8018ec0 <_free_r+0x90>)
 8018e4a:	6813      	ldr	r3, [r2, #0]
 8018e4c:	b933      	cbnz	r3, 8018e5c <_free_r+0x2c>
 8018e4e:	6063      	str	r3, [r4, #4]
 8018e50:	6014      	str	r4, [r2, #0]
 8018e52:	4628      	mov	r0, r5
 8018e54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018e58:	f7fd bbcc 	b.w	80165f4 <__malloc_unlock>
 8018e5c:	42a3      	cmp	r3, r4
 8018e5e:	d908      	bls.n	8018e72 <_free_r+0x42>
 8018e60:	6820      	ldr	r0, [r4, #0]
 8018e62:	1821      	adds	r1, r4, r0
 8018e64:	428b      	cmp	r3, r1
 8018e66:	bf01      	itttt	eq
 8018e68:	6819      	ldreq	r1, [r3, #0]
 8018e6a:	685b      	ldreq	r3, [r3, #4]
 8018e6c:	1809      	addeq	r1, r1, r0
 8018e6e:	6021      	streq	r1, [r4, #0]
 8018e70:	e7ed      	b.n	8018e4e <_free_r+0x1e>
 8018e72:	461a      	mov	r2, r3
 8018e74:	685b      	ldr	r3, [r3, #4]
 8018e76:	b10b      	cbz	r3, 8018e7c <_free_r+0x4c>
 8018e78:	42a3      	cmp	r3, r4
 8018e7a:	d9fa      	bls.n	8018e72 <_free_r+0x42>
 8018e7c:	6811      	ldr	r1, [r2, #0]
 8018e7e:	1850      	adds	r0, r2, r1
 8018e80:	42a0      	cmp	r0, r4
 8018e82:	d10b      	bne.n	8018e9c <_free_r+0x6c>
 8018e84:	6820      	ldr	r0, [r4, #0]
 8018e86:	4401      	add	r1, r0
 8018e88:	1850      	adds	r0, r2, r1
 8018e8a:	4283      	cmp	r3, r0
 8018e8c:	6011      	str	r1, [r2, #0]
 8018e8e:	d1e0      	bne.n	8018e52 <_free_r+0x22>
 8018e90:	6818      	ldr	r0, [r3, #0]
 8018e92:	685b      	ldr	r3, [r3, #4]
 8018e94:	6053      	str	r3, [r2, #4]
 8018e96:	4408      	add	r0, r1
 8018e98:	6010      	str	r0, [r2, #0]
 8018e9a:	e7da      	b.n	8018e52 <_free_r+0x22>
 8018e9c:	d902      	bls.n	8018ea4 <_free_r+0x74>
 8018e9e:	230c      	movs	r3, #12
 8018ea0:	602b      	str	r3, [r5, #0]
 8018ea2:	e7d6      	b.n	8018e52 <_free_r+0x22>
 8018ea4:	6820      	ldr	r0, [r4, #0]
 8018ea6:	1821      	adds	r1, r4, r0
 8018ea8:	428b      	cmp	r3, r1
 8018eaa:	bf04      	itt	eq
 8018eac:	6819      	ldreq	r1, [r3, #0]
 8018eae:	685b      	ldreq	r3, [r3, #4]
 8018eb0:	6063      	str	r3, [r4, #4]
 8018eb2:	bf04      	itt	eq
 8018eb4:	1809      	addeq	r1, r1, r0
 8018eb6:	6021      	streq	r1, [r4, #0]
 8018eb8:	6054      	str	r4, [r2, #4]
 8018eba:	e7ca      	b.n	8018e52 <_free_r+0x22>
 8018ebc:	bd38      	pop	{r3, r4, r5, pc}
 8018ebe:	bf00      	nop
 8018ec0:	200023bc 	.word	0x200023bc

08018ec4 <_Balloc>:
 8018ec4:	b570      	push	{r4, r5, r6, lr}
 8018ec6:	69c6      	ldr	r6, [r0, #28]
 8018ec8:	4604      	mov	r4, r0
 8018eca:	460d      	mov	r5, r1
 8018ecc:	b976      	cbnz	r6, 8018eec <_Balloc+0x28>
 8018ece:	2010      	movs	r0, #16
 8018ed0:	f7fd fad8 	bl	8016484 <malloc>
 8018ed4:	4602      	mov	r2, r0
 8018ed6:	61e0      	str	r0, [r4, #28]
 8018ed8:	b920      	cbnz	r0, 8018ee4 <_Balloc+0x20>
 8018eda:	4b18      	ldr	r3, [pc, #96]	@ (8018f3c <_Balloc+0x78>)
 8018edc:	4818      	ldr	r0, [pc, #96]	@ (8018f40 <_Balloc+0x7c>)
 8018ede:	216b      	movs	r1, #107	@ 0x6b
 8018ee0:	f7fd fab2 	bl	8016448 <__assert_func>
 8018ee4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018ee8:	6006      	str	r6, [r0, #0]
 8018eea:	60c6      	str	r6, [r0, #12]
 8018eec:	69e6      	ldr	r6, [r4, #28]
 8018eee:	68f3      	ldr	r3, [r6, #12]
 8018ef0:	b183      	cbz	r3, 8018f14 <_Balloc+0x50>
 8018ef2:	69e3      	ldr	r3, [r4, #28]
 8018ef4:	68db      	ldr	r3, [r3, #12]
 8018ef6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8018efa:	b9b8      	cbnz	r0, 8018f2c <_Balloc+0x68>
 8018efc:	2101      	movs	r1, #1
 8018efe:	fa01 f605 	lsl.w	r6, r1, r5
 8018f02:	1d72      	adds	r2, r6, #5
 8018f04:	0092      	lsls	r2, r2, #2
 8018f06:	4620      	mov	r0, r4
 8018f08:	f001 f9e2 	bl	801a2d0 <_calloc_r>
 8018f0c:	b160      	cbz	r0, 8018f28 <_Balloc+0x64>
 8018f0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018f12:	e00e      	b.n	8018f32 <_Balloc+0x6e>
 8018f14:	2221      	movs	r2, #33	@ 0x21
 8018f16:	2104      	movs	r1, #4
 8018f18:	4620      	mov	r0, r4
 8018f1a:	f001 f9d9 	bl	801a2d0 <_calloc_r>
 8018f1e:	69e3      	ldr	r3, [r4, #28]
 8018f20:	60f0      	str	r0, [r6, #12]
 8018f22:	68db      	ldr	r3, [r3, #12]
 8018f24:	2b00      	cmp	r3, #0
 8018f26:	d1e4      	bne.n	8018ef2 <_Balloc+0x2e>
 8018f28:	2000      	movs	r0, #0
 8018f2a:	bd70      	pop	{r4, r5, r6, pc}
 8018f2c:	6802      	ldr	r2, [r0, #0]
 8018f2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018f32:	2300      	movs	r3, #0
 8018f34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018f38:	e7f7      	b.n	8018f2a <_Balloc+0x66>
 8018f3a:	bf00      	nop
 8018f3c:	0801da02 	.word	0x0801da02
 8018f40:	0801da82 	.word	0x0801da82

08018f44 <_Bfree>:
 8018f44:	b570      	push	{r4, r5, r6, lr}
 8018f46:	69c6      	ldr	r6, [r0, #28]
 8018f48:	4605      	mov	r5, r0
 8018f4a:	460c      	mov	r4, r1
 8018f4c:	b976      	cbnz	r6, 8018f6c <_Bfree+0x28>
 8018f4e:	2010      	movs	r0, #16
 8018f50:	f7fd fa98 	bl	8016484 <malloc>
 8018f54:	4602      	mov	r2, r0
 8018f56:	61e8      	str	r0, [r5, #28]
 8018f58:	b920      	cbnz	r0, 8018f64 <_Bfree+0x20>
 8018f5a:	4b09      	ldr	r3, [pc, #36]	@ (8018f80 <_Bfree+0x3c>)
 8018f5c:	4809      	ldr	r0, [pc, #36]	@ (8018f84 <_Bfree+0x40>)
 8018f5e:	218f      	movs	r1, #143	@ 0x8f
 8018f60:	f7fd fa72 	bl	8016448 <__assert_func>
 8018f64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018f68:	6006      	str	r6, [r0, #0]
 8018f6a:	60c6      	str	r6, [r0, #12]
 8018f6c:	b13c      	cbz	r4, 8018f7e <_Bfree+0x3a>
 8018f6e:	69eb      	ldr	r3, [r5, #28]
 8018f70:	6862      	ldr	r2, [r4, #4]
 8018f72:	68db      	ldr	r3, [r3, #12]
 8018f74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018f78:	6021      	str	r1, [r4, #0]
 8018f7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8018f7e:	bd70      	pop	{r4, r5, r6, pc}
 8018f80:	0801da02 	.word	0x0801da02
 8018f84:	0801da82 	.word	0x0801da82

08018f88 <__multadd>:
 8018f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018f8c:	690d      	ldr	r5, [r1, #16]
 8018f8e:	4607      	mov	r7, r0
 8018f90:	460c      	mov	r4, r1
 8018f92:	461e      	mov	r6, r3
 8018f94:	f101 0c14 	add.w	ip, r1, #20
 8018f98:	2000      	movs	r0, #0
 8018f9a:	f8dc 3000 	ldr.w	r3, [ip]
 8018f9e:	b299      	uxth	r1, r3
 8018fa0:	fb02 6101 	mla	r1, r2, r1, r6
 8018fa4:	0c1e      	lsrs	r6, r3, #16
 8018fa6:	0c0b      	lsrs	r3, r1, #16
 8018fa8:	fb02 3306 	mla	r3, r2, r6, r3
 8018fac:	b289      	uxth	r1, r1
 8018fae:	3001      	adds	r0, #1
 8018fb0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8018fb4:	4285      	cmp	r5, r0
 8018fb6:	f84c 1b04 	str.w	r1, [ip], #4
 8018fba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8018fbe:	dcec      	bgt.n	8018f9a <__multadd+0x12>
 8018fc0:	b30e      	cbz	r6, 8019006 <__multadd+0x7e>
 8018fc2:	68a3      	ldr	r3, [r4, #8]
 8018fc4:	42ab      	cmp	r3, r5
 8018fc6:	dc19      	bgt.n	8018ffc <__multadd+0x74>
 8018fc8:	6861      	ldr	r1, [r4, #4]
 8018fca:	4638      	mov	r0, r7
 8018fcc:	3101      	adds	r1, #1
 8018fce:	f7ff ff79 	bl	8018ec4 <_Balloc>
 8018fd2:	4680      	mov	r8, r0
 8018fd4:	b928      	cbnz	r0, 8018fe2 <__multadd+0x5a>
 8018fd6:	4602      	mov	r2, r0
 8018fd8:	4b0c      	ldr	r3, [pc, #48]	@ (801900c <__multadd+0x84>)
 8018fda:	480d      	ldr	r0, [pc, #52]	@ (8019010 <__multadd+0x88>)
 8018fdc:	21ba      	movs	r1, #186	@ 0xba
 8018fde:	f7fd fa33 	bl	8016448 <__assert_func>
 8018fe2:	6922      	ldr	r2, [r4, #16]
 8018fe4:	3202      	adds	r2, #2
 8018fe6:	f104 010c 	add.w	r1, r4, #12
 8018fea:	0092      	lsls	r2, r2, #2
 8018fec:	300c      	adds	r0, #12
 8018fee:	f7ff f8b1 	bl	8018154 <memcpy>
 8018ff2:	4621      	mov	r1, r4
 8018ff4:	4638      	mov	r0, r7
 8018ff6:	f7ff ffa5 	bl	8018f44 <_Bfree>
 8018ffa:	4644      	mov	r4, r8
 8018ffc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8019000:	3501      	adds	r5, #1
 8019002:	615e      	str	r6, [r3, #20]
 8019004:	6125      	str	r5, [r4, #16]
 8019006:	4620      	mov	r0, r4
 8019008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801900c:	0801da71 	.word	0x0801da71
 8019010:	0801da82 	.word	0x0801da82

08019014 <__hi0bits>:
 8019014:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8019018:	4603      	mov	r3, r0
 801901a:	bf36      	itet	cc
 801901c:	0403      	lslcc	r3, r0, #16
 801901e:	2000      	movcs	r0, #0
 8019020:	2010      	movcc	r0, #16
 8019022:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019026:	bf3c      	itt	cc
 8019028:	021b      	lslcc	r3, r3, #8
 801902a:	3008      	addcc	r0, #8
 801902c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8019030:	bf3c      	itt	cc
 8019032:	011b      	lslcc	r3, r3, #4
 8019034:	3004      	addcc	r0, #4
 8019036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801903a:	bf3c      	itt	cc
 801903c:	009b      	lslcc	r3, r3, #2
 801903e:	3002      	addcc	r0, #2
 8019040:	2b00      	cmp	r3, #0
 8019042:	db05      	blt.n	8019050 <__hi0bits+0x3c>
 8019044:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8019048:	f100 0001 	add.w	r0, r0, #1
 801904c:	bf08      	it	eq
 801904e:	2020      	moveq	r0, #32
 8019050:	4770      	bx	lr

08019052 <__lo0bits>:
 8019052:	6803      	ldr	r3, [r0, #0]
 8019054:	4602      	mov	r2, r0
 8019056:	f013 0007 	ands.w	r0, r3, #7
 801905a:	d00b      	beq.n	8019074 <__lo0bits+0x22>
 801905c:	07d9      	lsls	r1, r3, #31
 801905e:	d421      	bmi.n	80190a4 <__lo0bits+0x52>
 8019060:	0798      	lsls	r0, r3, #30
 8019062:	bf49      	itett	mi
 8019064:	085b      	lsrmi	r3, r3, #1
 8019066:	089b      	lsrpl	r3, r3, #2
 8019068:	2001      	movmi	r0, #1
 801906a:	6013      	strmi	r3, [r2, #0]
 801906c:	bf5c      	itt	pl
 801906e:	6013      	strpl	r3, [r2, #0]
 8019070:	2002      	movpl	r0, #2
 8019072:	4770      	bx	lr
 8019074:	b299      	uxth	r1, r3
 8019076:	b909      	cbnz	r1, 801907c <__lo0bits+0x2a>
 8019078:	0c1b      	lsrs	r3, r3, #16
 801907a:	2010      	movs	r0, #16
 801907c:	b2d9      	uxtb	r1, r3
 801907e:	b909      	cbnz	r1, 8019084 <__lo0bits+0x32>
 8019080:	3008      	adds	r0, #8
 8019082:	0a1b      	lsrs	r3, r3, #8
 8019084:	0719      	lsls	r1, r3, #28
 8019086:	bf04      	itt	eq
 8019088:	091b      	lsreq	r3, r3, #4
 801908a:	3004      	addeq	r0, #4
 801908c:	0799      	lsls	r1, r3, #30
 801908e:	bf04      	itt	eq
 8019090:	089b      	lsreq	r3, r3, #2
 8019092:	3002      	addeq	r0, #2
 8019094:	07d9      	lsls	r1, r3, #31
 8019096:	d403      	bmi.n	80190a0 <__lo0bits+0x4e>
 8019098:	085b      	lsrs	r3, r3, #1
 801909a:	f100 0001 	add.w	r0, r0, #1
 801909e:	d003      	beq.n	80190a8 <__lo0bits+0x56>
 80190a0:	6013      	str	r3, [r2, #0]
 80190a2:	4770      	bx	lr
 80190a4:	2000      	movs	r0, #0
 80190a6:	4770      	bx	lr
 80190a8:	2020      	movs	r0, #32
 80190aa:	4770      	bx	lr

080190ac <__i2b>:
 80190ac:	b510      	push	{r4, lr}
 80190ae:	460c      	mov	r4, r1
 80190b0:	2101      	movs	r1, #1
 80190b2:	f7ff ff07 	bl	8018ec4 <_Balloc>
 80190b6:	4602      	mov	r2, r0
 80190b8:	b928      	cbnz	r0, 80190c6 <__i2b+0x1a>
 80190ba:	4b05      	ldr	r3, [pc, #20]	@ (80190d0 <__i2b+0x24>)
 80190bc:	4805      	ldr	r0, [pc, #20]	@ (80190d4 <__i2b+0x28>)
 80190be:	f240 1145 	movw	r1, #325	@ 0x145
 80190c2:	f7fd f9c1 	bl	8016448 <__assert_func>
 80190c6:	2301      	movs	r3, #1
 80190c8:	6144      	str	r4, [r0, #20]
 80190ca:	6103      	str	r3, [r0, #16]
 80190cc:	bd10      	pop	{r4, pc}
 80190ce:	bf00      	nop
 80190d0:	0801da71 	.word	0x0801da71
 80190d4:	0801da82 	.word	0x0801da82

080190d8 <__multiply>:
 80190d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80190dc:	4617      	mov	r7, r2
 80190de:	690a      	ldr	r2, [r1, #16]
 80190e0:	693b      	ldr	r3, [r7, #16]
 80190e2:	429a      	cmp	r2, r3
 80190e4:	bfa8      	it	ge
 80190e6:	463b      	movge	r3, r7
 80190e8:	4689      	mov	r9, r1
 80190ea:	bfa4      	itt	ge
 80190ec:	460f      	movge	r7, r1
 80190ee:	4699      	movge	r9, r3
 80190f0:	693d      	ldr	r5, [r7, #16]
 80190f2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80190f6:	68bb      	ldr	r3, [r7, #8]
 80190f8:	6879      	ldr	r1, [r7, #4]
 80190fa:	eb05 060a 	add.w	r6, r5, sl
 80190fe:	42b3      	cmp	r3, r6
 8019100:	b085      	sub	sp, #20
 8019102:	bfb8      	it	lt
 8019104:	3101      	addlt	r1, #1
 8019106:	f7ff fedd 	bl	8018ec4 <_Balloc>
 801910a:	b930      	cbnz	r0, 801911a <__multiply+0x42>
 801910c:	4602      	mov	r2, r0
 801910e:	4b41      	ldr	r3, [pc, #260]	@ (8019214 <__multiply+0x13c>)
 8019110:	4841      	ldr	r0, [pc, #260]	@ (8019218 <__multiply+0x140>)
 8019112:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8019116:	f7fd f997 	bl	8016448 <__assert_func>
 801911a:	f100 0414 	add.w	r4, r0, #20
 801911e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8019122:	4623      	mov	r3, r4
 8019124:	2200      	movs	r2, #0
 8019126:	4573      	cmp	r3, lr
 8019128:	d320      	bcc.n	801916c <__multiply+0x94>
 801912a:	f107 0814 	add.w	r8, r7, #20
 801912e:	f109 0114 	add.w	r1, r9, #20
 8019132:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8019136:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801913a:	9302      	str	r3, [sp, #8]
 801913c:	1beb      	subs	r3, r5, r7
 801913e:	3b15      	subs	r3, #21
 8019140:	f023 0303 	bic.w	r3, r3, #3
 8019144:	3304      	adds	r3, #4
 8019146:	3715      	adds	r7, #21
 8019148:	42bd      	cmp	r5, r7
 801914a:	bf38      	it	cc
 801914c:	2304      	movcc	r3, #4
 801914e:	9301      	str	r3, [sp, #4]
 8019150:	9b02      	ldr	r3, [sp, #8]
 8019152:	9103      	str	r1, [sp, #12]
 8019154:	428b      	cmp	r3, r1
 8019156:	d80c      	bhi.n	8019172 <__multiply+0x9a>
 8019158:	2e00      	cmp	r6, #0
 801915a:	dd03      	ble.n	8019164 <__multiply+0x8c>
 801915c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8019160:	2b00      	cmp	r3, #0
 8019162:	d055      	beq.n	8019210 <__multiply+0x138>
 8019164:	6106      	str	r6, [r0, #16]
 8019166:	b005      	add	sp, #20
 8019168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801916c:	f843 2b04 	str.w	r2, [r3], #4
 8019170:	e7d9      	b.n	8019126 <__multiply+0x4e>
 8019172:	f8b1 a000 	ldrh.w	sl, [r1]
 8019176:	f1ba 0f00 	cmp.w	sl, #0
 801917a:	d01f      	beq.n	80191bc <__multiply+0xe4>
 801917c:	46c4      	mov	ip, r8
 801917e:	46a1      	mov	r9, r4
 8019180:	2700      	movs	r7, #0
 8019182:	f85c 2b04 	ldr.w	r2, [ip], #4
 8019186:	f8d9 3000 	ldr.w	r3, [r9]
 801918a:	fa1f fb82 	uxth.w	fp, r2
 801918e:	b29b      	uxth	r3, r3
 8019190:	fb0a 330b 	mla	r3, sl, fp, r3
 8019194:	443b      	add	r3, r7
 8019196:	f8d9 7000 	ldr.w	r7, [r9]
 801919a:	0c12      	lsrs	r2, r2, #16
 801919c:	0c3f      	lsrs	r7, r7, #16
 801919e:	fb0a 7202 	mla	r2, sl, r2, r7
 80191a2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80191a6:	b29b      	uxth	r3, r3
 80191a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80191ac:	4565      	cmp	r5, ip
 80191ae:	f849 3b04 	str.w	r3, [r9], #4
 80191b2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80191b6:	d8e4      	bhi.n	8019182 <__multiply+0xaa>
 80191b8:	9b01      	ldr	r3, [sp, #4]
 80191ba:	50e7      	str	r7, [r4, r3]
 80191bc:	9b03      	ldr	r3, [sp, #12]
 80191be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80191c2:	3104      	adds	r1, #4
 80191c4:	f1b9 0f00 	cmp.w	r9, #0
 80191c8:	d020      	beq.n	801920c <__multiply+0x134>
 80191ca:	6823      	ldr	r3, [r4, #0]
 80191cc:	4647      	mov	r7, r8
 80191ce:	46a4      	mov	ip, r4
 80191d0:	f04f 0a00 	mov.w	sl, #0
 80191d4:	f8b7 b000 	ldrh.w	fp, [r7]
 80191d8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80191dc:	fb09 220b 	mla	r2, r9, fp, r2
 80191e0:	4452      	add	r2, sl
 80191e2:	b29b      	uxth	r3, r3
 80191e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80191e8:	f84c 3b04 	str.w	r3, [ip], #4
 80191ec:	f857 3b04 	ldr.w	r3, [r7], #4
 80191f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80191f4:	f8bc 3000 	ldrh.w	r3, [ip]
 80191f8:	fb09 330a 	mla	r3, r9, sl, r3
 80191fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8019200:	42bd      	cmp	r5, r7
 8019202:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019206:	d8e5      	bhi.n	80191d4 <__multiply+0xfc>
 8019208:	9a01      	ldr	r2, [sp, #4]
 801920a:	50a3      	str	r3, [r4, r2]
 801920c:	3404      	adds	r4, #4
 801920e:	e79f      	b.n	8019150 <__multiply+0x78>
 8019210:	3e01      	subs	r6, #1
 8019212:	e7a1      	b.n	8019158 <__multiply+0x80>
 8019214:	0801da71 	.word	0x0801da71
 8019218:	0801da82 	.word	0x0801da82

0801921c <__pow5mult>:
 801921c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019220:	4615      	mov	r5, r2
 8019222:	f012 0203 	ands.w	r2, r2, #3
 8019226:	4607      	mov	r7, r0
 8019228:	460e      	mov	r6, r1
 801922a:	d007      	beq.n	801923c <__pow5mult+0x20>
 801922c:	4c25      	ldr	r4, [pc, #148]	@ (80192c4 <__pow5mult+0xa8>)
 801922e:	3a01      	subs	r2, #1
 8019230:	2300      	movs	r3, #0
 8019232:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8019236:	f7ff fea7 	bl	8018f88 <__multadd>
 801923a:	4606      	mov	r6, r0
 801923c:	10ad      	asrs	r5, r5, #2
 801923e:	d03d      	beq.n	80192bc <__pow5mult+0xa0>
 8019240:	69fc      	ldr	r4, [r7, #28]
 8019242:	b97c      	cbnz	r4, 8019264 <__pow5mult+0x48>
 8019244:	2010      	movs	r0, #16
 8019246:	f7fd f91d 	bl	8016484 <malloc>
 801924a:	4602      	mov	r2, r0
 801924c:	61f8      	str	r0, [r7, #28]
 801924e:	b928      	cbnz	r0, 801925c <__pow5mult+0x40>
 8019250:	4b1d      	ldr	r3, [pc, #116]	@ (80192c8 <__pow5mult+0xac>)
 8019252:	481e      	ldr	r0, [pc, #120]	@ (80192cc <__pow5mult+0xb0>)
 8019254:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8019258:	f7fd f8f6 	bl	8016448 <__assert_func>
 801925c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019260:	6004      	str	r4, [r0, #0]
 8019262:	60c4      	str	r4, [r0, #12]
 8019264:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8019268:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801926c:	b94c      	cbnz	r4, 8019282 <__pow5mult+0x66>
 801926e:	f240 2171 	movw	r1, #625	@ 0x271
 8019272:	4638      	mov	r0, r7
 8019274:	f7ff ff1a 	bl	80190ac <__i2b>
 8019278:	2300      	movs	r3, #0
 801927a:	f8c8 0008 	str.w	r0, [r8, #8]
 801927e:	4604      	mov	r4, r0
 8019280:	6003      	str	r3, [r0, #0]
 8019282:	f04f 0900 	mov.w	r9, #0
 8019286:	07eb      	lsls	r3, r5, #31
 8019288:	d50a      	bpl.n	80192a0 <__pow5mult+0x84>
 801928a:	4631      	mov	r1, r6
 801928c:	4622      	mov	r2, r4
 801928e:	4638      	mov	r0, r7
 8019290:	f7ff ff22 	bl	80190d8 <__multiply>
 8019294:	4631      	mov	r1, r6
 8019296:	4680      	mov	r8, r0
 8019298:	4638      	mov	r0, r7
 801929a:	f7ff fe53 	bl	8018f44 <_Bfree>
 801929e:	4646      	mov	r6, r8
 80192a0:	106d      	asrs	r5, r5, #1
 80192a2:	d00b      	beq.n	80192bc <__pow5mult+0xa0>
 80192a4:	6820      	ldr	r0, [r4, #0]
 80192a6:	b938      	cbnz	r0, 80192b8 <__pow5mult+0x9c>
 80192a8:	4622      	mov	r2, r4
 80192aa:	4621      	mov	r1, r4
 80192ac:	4638      	mov	r0, r7
 80192ae:	f7ff ff13 	bl	80190d8 <__multiply>
 80192b2:	6020      	str	r0, [r4, #0]
 80192b4:	f8c0 9000 	str.w	r9, [r0]
 80192b8:	4604      	mov	r4, r0
 80192ba:	e7e4      	b.n	8019286 <__pow5mult+0x6a>
 80192bc:	4630      	mov	r0, r6
 80192be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80192c2:	bf00      	nop
 80192c4:	0801dc04 	.word	0x0801dc04
 80192c8:	0801da02 	.word	0x0801da02
 80192cc:	0801da82 	.word	0x0801da82

080192d0 <__lshift>:
 80192d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80192d4:	460c      	mov	r4, r1
 80192d6:	6849      	ldr	r1, [r1, #4]
 80192d8:	6923      	ldr	r3, [r4, #16]
 80192da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80192de:	68a3      	ldr	r3, [r4, #8]
 80192e0:	4607      	mov	r7, r0
 80192e2:	4691      	mov	r9, r2
 80192e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80192e8:	f108 0601 	add.w	r6, r8, #1
 80192ec:	42b3      	cmp	r3, r6
 80192ee:	db0b      	blt.n	8019308 <__lshift+0x38>
 80192f0:	4638      	mov	r0, r7
 80192f2:	f7ff fde7 	bl	8018ec4 <_Balloc>
 80192f6:	4605      	mov	r5, r0
 80192f8:	b948      	cbnz	r0, 801930e <__lshift+0x3e>
 80192fa:	4602      	mov	r2, r0
 80192fc:	4b28      	ldr	r3, [pc, #160]	@ (80193a0 <__lshift+0xd0>)
 80192fe:	4829      	ldr	r0, [pc, #164]	@ (80193a4 <__lshift+0xd4>)
 8019300:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8019304:	f7fd f8a0 	bl	8016448 <__assert_func>
 8019308:	3101      	adds	r1, #1
 801930a:	005b      	lsls	r3, r3, #1
 801930c:	e7ee      	b.n	80192ec <__lshift+0x1c>
 801930e:	2300      	movs	r3, #0
 8019310:	f100 0114 	add.w	r1, r0, #20
 8019314:	f100 0210 	add.w	r2, r0, #16
 8019318:	4618      	mov	r0, r3
 801931a:	4553      	cmp	r3, sl
 801931c:	db33      	blt.n	8019386 <__lshift+0xb6>
 801931e:	6920      	ldr	r0, [r4, #16]
 8019320:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019324:	f104 0314 	add.w	r3, r4, #20
 8019328:	f019 091f 	ands.w	r9, r9, #31
 801932c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019330:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019334:	d02b      	beq.n	801938e <__lshift+0xbe>
 8019336:	f1c9 0e20 	rsb	lr, r9, #32
 801933a:	468a      	mov	sl, r1
 801933c:	2200      	movs	r2, #0
 801933e:	6818      	ldr	r0, [r3, #0]
 8019340:	fa00 f009 	lsl.w	r0, r0, r9
 8019344:	4310      	orrs	r0, r2
 8019346:	f84a 0b04 	str.w	r0, [sl], #4
 801934a:	f853 2b04 	ldr.w	r2, [r3], #4
 801934e:	459c      	cmp	ip, r3
 8019350:	fa22 f20e 	lsr.w	r2, r2, lr
 8019354:	d8f3      	bhi.n	801933e <__lshift+0x6e>
 8019356:	ebac 0304 	sub.w	r3, ip, r4
 801935a:	3b15      	subs	r3, #21
 801935c:	f023 0303 	bic.w	r3, r3, #3
 8019360:	3304      	adds	r3, #4
 8019362:	f104 0015 	add.w	r0, r4, #21
 8019366:	4560      	cmp	r0, ip
 8019368:	bf88      	it	hi
 801936a:	2304      	movhi	r3, #4
 801936c:	50ca      	str	r2, [r1, r3]
 801936e:	b10a      	cbz	r2, 8019374 <__lshift+0xa4>
 8019370:	f108 0602 	add.w	r6, r8, #2
 8019374:	3e01      	subs	r6, #1
 8019376:	4638      	mov	r0, r7
 8019378:	612e      	str	r6, [r5, #16]
 801937a:	4621      	mov	r1, r4
 801937c:	f7ff fde2 	bl	8018f44 <_Bfree>
 8019380:	4628      	mov	r0, r5
 8019382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019386:	f842 0f04 	str.w	r0, [r2, #4]!
 801938a:	3301      	adds	r3, #1
 801938c:	e7c5      	b.n	801931a <__lshift+0x4a>
 801938e:	3904      	subs	r1, #4
 8019390:	f853 2b04 	ldr.w	r2, [r3], #4
 8019394:	f841 2f04 	str.w	r2, [r1, #4]!
 8019398:	459c      	cmp	ip, r3
 801939a:	d8f9      	bhi.n	8019390 <__lshift+0xc0>
 801939c:	e7ea      	b.n	8019374 <__lshift+0xa4>
 801939e:	bf00      	nop
 80193a0:	0801da71 	.word	0x0801da71
 80193a4:	0801da82 	.word	0x0801da82

080193a8 <__mcmp>:
 80193a8:	690a      	ldr	r2, [r1, #16]
 80193aa:	4603      	mov	r3, r0
 80193ac:	6900      	ldr	r0, [r0, #16]
 80193ae:	1a80      	subs	r0, r0, r2
 80193b0:	b530      	push	{r4, r5, lr}
 80193b2:	d10e      	bne.n	80193d2 <__mcmp+0x2a>
 80193b4:	3314      	adds	r3, #20
 80193b6:	3114      	adds	r1, #20
 80193b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80193bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80193c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80193c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80193c8:	4295      	cmp	r5, r2
 80193ca:	d003      	beq.n	80193d4 <__mcmp+0x2c>
 80193cc:	d205      	bcs.n	80193da <__mcmp+0x32>
 80193ce:	f04f 30ff 	mov.w	r0, #4294967295
 80193d2:	bd30      	pop	{r4, r5, pc}
 80193d4:	42a3      	cmp	r3, r4
 80193d6:	d3f3      	bcc.n	80193c0 <__mcmp+0x18>
 80193d8:	e7fb      	b.n	80193d2 <__mcmp+0x2a>
 80193da:	2001      	movs	r0, #1
 80193dc:	e7f9      	b.n	80193d2 <__mcmp+0x2a>
	...

080193e0 <__mdiff>:
 80193e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80193e4:	4689      	mov	r9, r1
 80193e6:	4606      	mov	r6, r0
 80193e8:	4611      	mov	r1, r2
 80193ea:	4648      	mov	r0, r9
 80193ec:	4614      	mov	r4, r2
 80193ee:	f7ff ffdb 	bl	80193a8 <__mcmp>
 80193f2:	1e05      	subs	r5, r0, #0
 80193f4:	d112      	bne.n	801941c <__mdiff+0x3c>
 80193f6:	4629      	mov	r1, r5
 80193f8:	4630      	mov	r0, r6
 80193fa:	f7ff fd63 	bl	8018ec4 <_Balloc>
 80193fe:	4602      	mov	r2, r0
 8019400:	b928      	cbnz	r0, 801940e <__mdiff+0x2e>
 8019402:	4b3f      	ldr	r3, [pc, #252]	@ (8019500 <__mdiff+0x120>)
 8019404:	f240 2137 	movw	r1, #567	@ 0x237
 8019408:	483e      	ldr	r0, [pc, #248]	@ (8019504 <__mdiff+0x124>)
 801940a:	f7fd f81d 	bl	8016448 <__assert_func>
 801940e:	2301      	movs	r3, #1
 8019410:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019414:	4610      	mov	r0, r2
 8019416:	b003      	add	sp, #12
 8019418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801941c:	bfbc      	itt	lt
 801941e:	464b      	movlt	r3, r9
 8019420:	46a1      	movlt	r9, r4
 8019422:	4630      	mov	r0, r6
 8019424:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8019428:	bfba      	itte	lt
 801942a:	461c      	movlt	r4, r3
 801942c:	2501      	movlt	r5, #1
 801942e:	2500      	movge	r5, #0
 8019430:	f7ff fd48 	bl	8018ec4 <_Balloc>
 8019434:	4602      	mov	r2, r0
 8019436:	b918      	cbnz	r0, 8019440 <__mdiff+0x60>
 8019438:	4b31      	ldr	r3, [pc, #196]	@ (8019500 <__mdiff+0x120>)
 801943a:	f240 2145 	movw	r1, #581	@ 0x245
 801943e:	e7e3      	b.n	8019408 <__mdiff+0x28>
 8019440:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019444:	6926      	ldr	r6, [r4, #16]
 8019446:	60c5      	str	r5, [r0, #12]
 8019448:	f109 0310 	add.w	r3, r9, #16
 801944c:	f109 0514 	add.w	r5, r9, #20
 8019450:	f104 0e14 	add.w	lr, r4, #20
 8019454:	f100 0b14 	add.w	fp, r0, #20
 8019458:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801945c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8019460:	9301      	str	r3, [sp, #4]
 8019462:	46d9      	mov	r9, fp
 8019464:	f04f 0c00 	mov.w	ip, #0
 8019468:	9b01      	ldr	r3, [sp, #4]
 801946a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801946e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8019472:	9301      	str	r3, [sp, #4]
 8019474:	fa1f f38a 	uxth.w	r3, sl
 8019478:	4619      	mov	r1, r3
 801947a:	b283      	uxth	r3, r0
 801947c:	1acb      	subs	r3, r1, r3
 801947e:	0c00      	lsrs	r0, r0, #16
 8019480:	4463      	add	r3, ip
 8019482:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8019486:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801948a:	b29b      	uxth	r3, r3
 801948c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8019490:	4576      	cmp	r6, lr
 8019492:	f849 3b04 	str.w	r3, [r9], #4
 8019496:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801949a:	d8e5      	bhi.n	8019468 <__mdiff+0x88>
 801949c:	1b33      	subs	r3, r6, r4
 801949e:	3b15      	subs	r3, #21
 80194a0:	f023 0303 	bic.w	r3, r3, #3
 80194a4:	3415      	adds	r4, #21
 80194a6:	3304      	adds	r3, #4
 80194a8:	42a6      	cmp	r6, r4
 80194aa:	bf38      	it	cc
 80194ac:	2304      	movcc	r3, #4
 80194ae:	441d      	add	r5, r3
 80194b0:	445b      	add	r3, fp
 80194b2:	461e      	mov	r6, r3
 80194b4:	462c      	mov	r4, r5
 80194b6:	4544      	cmp	r4, r8
 80194b8:	d30e      	bcc.n	80194d8 <__mdiff+0xf8>
 80194ba:	f108 0103 	add.w	r1, r8, #3
 80194be:	1b49      	subs	r1, r1, r5
 80194c0:	f021 0103 	bic.w	r1, r1, #3
 80194c4:	3d03      	subs	r5, #3
 80194c6:	45a8      	cmp	r8, r5
 80194c8:	bf38      	it	cc
 80194ca:	2100      	movcc	r1, #0
 80194cc:	440b      	add	r3, r1
 80194ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80194d2:	b191      	cbz	r1, 80194fa <__mdiff+0x11a>
 80194d4:	6117      	str	r7, [r2, #16]
 80194d6:	e79d      	b.n	8019414 <__mdiff+0x34>
 80194d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80194dc:	46e6      	mov	lr, ip
 80194de:	0c08      	lsrs	r0, r1, #16
 80194e0:	fa1c fc81 	uxtah	ip, ip, r1
 80194e4:	4471      	add	r1, lr
 80194e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80194ea:	b289      	uxth	r1, r1
 80194ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80194f0:	f846 1b04 	str.w	r1, [r6], #4
 80194f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80194f8:	e7dd      	b.n	80194b6 <__mdiff+0xd6>
 80194fa:	3f01      	subs	r7, #1
 80194fc:	e7e7      	b.n	80194ce <__mdiff+0xee>
 80194fe:	bf00      	nop
 8019500:	0801da71 	.word	0x0801da71
 8019504:	0801da82 	.word	0x0801da82

08019508 <__d2b>:
 8019508:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801950c:	460f      	mov	r7, r1
 801950e:	2101      	movs	r1, #1
 8019510:	ec59 8b10 	vmov	r8, r9, d0
 8019514:	4616      	mov	r6, r2
 8019516:	f7ff fcd5 	bl	8018ec4 <_Balloc>
 801951a:	4604      	mov	r4, r0
 801951c:	b930      	cbnz	r0, 801952c <__d2b+0x24>
 801951e:	4602      	mov	r2, r0
 8019520:	4b23      	ldr	r3, [pc, #140]	@ (80195b0 <__d2b+0xa8>)
 8019522:	4824      	ldr	r0, [pc, #144]	@ (80195b4 <__d2b+0xac>)
 8019524:	f240 310f 	movw	r1, #783	@ 0x30f
 8019528:	f7fc ff8e 	bl	8016448 <__assert_func>
 801952c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8019530:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019534:	b10d      	cbz	r5, 801953a <__d2b+0x32>
 8019536:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801953a:	9301      	str	r3, [sp, #4]
 801953c:	f1b8 0300 	subs.w	r3, r8, #0
 8019540:	d023      	beq.n	801958a <__d2b+0x82>
 8019542:	4668      	mov	r0, sp
 8019544:	9300      	str	r3, [sp, #0]
 8019546:	f7ff fd84 	bl	8019052 <__lo0bits>
 801954a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801954e:	b1d0      	cbz	r0, 8019586 <__d2b+0x7e>
 8019550:	f1c0 0320 	rsb	r3, r0, #32
 8019554:	fa02 f303 	lsl.w	r3, r2, r3
 8019558:	430b      	orrs	r3, r1
 801955a:	40c2      	lsrs	r2, r0
 801955c:	6163      	str	r3, [r4, #20]
 801955e:	9201      	str	r2, [sp, #4]
 8019560:	9b01      	ldr	r3, [sp, #4]
 8019562:	61a3      	str	r3, [r4, #24]
 8019564:	2b00      	cmp	r3, #0
 8019566:	bf0c      	ite	eq
 8019568:	2201      	moveq	r2, #1
 801956a:	2202      	movne	r2, #2
 801956c:	6122      	str	r2, [r4, #16]
 801956e:	b1a5      	cbz	r5, 801959a <__d2b+0x92>
 8019570:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019574:	4405      	add	r5, r0
 8019576:	603d      	str	r5, [r7, #0]
 8019578:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801957c:	6030      	str	r0, [r6, #0]
 801957e:	4620      	mov	r0, r4
 8019580:	b003      	add	sp, #12
 8019582:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019586:	6161      	str	r1, [r4, #20]
 8019588:	e7ea      	b.n	8019560 <__d2b+0x58>
 801958a:	a801      	add	r0, sp, #4
 801958c:	f7ff fd61 	bl	8019052 <__lo0bits>
 8019590:	9b01      	ldr	r3, [sp, #4]
 8019592:	6163      	str	r3, [r4, #20]
 8019594:	3020      	adds	r0, #32
 8019596:	2201      	movs	r2, #1
 8019598:	e7e8      	b.n	801956c <__d2b+0x64>
 801959a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801959e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80195a2:	6038      	str	r0, [r7, #0]
 80195a4:	6918      	ldr	r0, [r3, #16]
 80195a6:	f7ff fd35 	bl	8019014 <__hi0bits>
 80195aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80195ae:	e7e5      	b.n	801957c <__d2b+0x74>
 80195b0:	0801da71 	.word	0x0801da71
 80195b4:	0801da82 	.word	0x0801da82

080195b8 <_realloc_r>:
 80195b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80195bc:	4607      	mov	r7, r0
 80195be:	4614      	mov	r4, r2
 80195c0:	460d      	mov	r5, r1
 80195c2:	b921      	cbnz	r1, 80195ce <_realloc_r+0x16>
 80195c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80195c8:	4611      	mov	r1, r2
 80195ca:	f7fc bf8d 	b.w	80164e8 <_malloc_r>
 80195ce:	b92a      	cbnz	r2, 80195dc <_realloc_r+0x24>
 80195d0:	f7ff fc2e 	bl	8018e30 <_free_r>
 80195d4:	4625      	mov	r5, r4
 80195d6:	4628      	mov	r0, r5
 80195d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80195dc:	f000 fe9e 	bl	801a31c <_malloc_usable_size_r>
 80195e0:	4284      	cmp	r4, r0
 80195e2:	4606      	mov	r6, r0
 80195e4:	d802      	bhi.n	80195ec <_realloc_r+0x34>
 80195e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80195ea:	d8f4      	bhi.n	80195d6 <_realloc_r+0x1e>
 80195ec:	4621      	mov	r1, r4
 80195ee:	4638      	mov	r0, r7
 80195f0:	f7fc ff7a 	bl	80164e8 <_malloc_r>
 80195f4:	4680      	mov	r8, r0
 80195f6:	b908      	cbnz	r0, 80195fc <_realloc_r+0x44>
 80195f8:	4645      	mov	r5, r8
 80195fa:	e7ec      	b.n	80195d6 <_realloc_r+0x1e>
 80195fc:	42b4      	cmp	r4, r6
 80195fe:	4622      	mov	r2, r4
 8019600:	4629      	mov	r1, r5
 8019602:	bf28      	it	cs
 8019604:	4632      	movcs	r2, r6
 8019606:	f7fe fda5 	bl	8018154 <memcpy>
 801960a:	4629      	mov	r1, r5
 801960c:	4638      	mov	r0, r7
 801960e:	f7ff fc0f 	bl	8018e30 <_free_r>
 8019612:	e7f1      	b.n	80195f8 <_realloc_r+0x40>

08019614 <__ssputs_r>:
 8019614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019618:	688e      	ldr	r6, [r1, #8]
 801961a:	461f      	mov	r7, r3
 801961c:	42be      	cmp	r6, r7
 801961e:	680b      	ldr	r3, [r1, #0]
 8019620:	4682      	mov	sl, r0
 8019622:	460c      	mov	r4, r1
 8019624:	4690      	mov	r8, r2
 8019626:	d82d      	bhi.n	8019684 <__ssputs_r+0x70>
 8019628:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801962c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019630:	d026      	beq.n	8019680 <__ssputs_r+0x6c>
 8019632:	6965      	ldr	r5, [r4, #20]
 8019634:	6909      	ldr	r1, [r1, #16]
 8019636:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801963a:	eba3 0901 	sub.w	r9, r3, r1
 801963e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019642:	1c7b      	adds	r3, r7, #1
 8019644:	444b      	add	r3, r9
 8019646:	106d      	asrs	r5, r5, #1
 8019648:	429d      	cmp	r5, r3
 801964a:	bf38      	it	cc
 801964c:	461d      	movcc	r5, r3
 801964e:	0553      	lsls	r3, r2, #21
 8019650:	d527      	bpl.n	80196a2 <__ssputs_r+0x8e>
 8019652:	4629      	mov	r1, r5
 8019654:	f7fc ff48 	bl	80164e8 <_malloc_r>
 8019658:	4606      	mov	r6, r0
 801965a:	b360      	cbz	r0, 80196b6 <__ssputs_r+0xa2>
 801965c:	6921      	ldr	r1, [r4, #16]
 801965e:	464a      	mov	r2, r9
 8019660:	f7fe fd78 	bl	8018154 <memcpy>
 8019664:	89a3      	ldrh	r3, [r4, #12]
 8019666:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801966a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801966e:	81a3      	strh	r3, [r4, #12]
 8019670:	6126      	str	r6, [r4, #16]
 8019672:	6165      	str	r5, [r4, #20]
 8019674:	444e      	add	r6, r9
 8019676:	eba5 0509 	sub.w	r5, r5, r9
 801967a:	6026      	str	r6, [r4, #0]
 801967c:	60a5      	str	r5, [r4, #8]
 801967e:	463e      	mov	r6, r7
 8019680:	42be      	cmp	r6, r7
 8019682:	d900      	bls.n	8019686 <__ssputs_r+0x72>
 8019684:	463e      	mov	r6, r7
 8019686:	6820      	ldr	r0, [r4, #0]
 8019688:	4632      	mov	r2, r6
 801968a:	4641      	mov	r1, r8
 801968c:	f7fe fabe 	bl	8017c0c <memmove>
 8019690:	68a3      	ldr	r3, [r4, #8]
 8019692:	1b9b      	subs	r3, r3, r6
 8019694:	60a3      	str	r3, [r4, #8]
 8019696:	6823      	ldr	r3, [r4, #0]
 8019698:	4433      	add	r3, r6
 801969a:	6023      	str	r3, [r4, #0]
 801969c:	2000      	movs	r0, #0
 801969e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80196a2:	462a      	mov	r2, r5
 80196a4:	f7ff ff88 	bl	80195b8 <_realloc_r>
 80196a8:	4606      	mov	r6, r0
 80196aa:	2800      	cmp	r0, #0
 80196ac:	d1e0      	bne.n	8019670 <__ssputs_r+0x5c>
 80196ae:	6921      	ldr	r1, [r4, #16]
 80196b0:	4650      	mov	r0, sl
 80196b2:	f7ff fbbd 	bl	8018e30 <_free_r>
 80196b6:	230c      	movs	r3, #12
 80196b8:	f8ca 3000 	str.w	r3, [sl]
 80196bc:	89a3      	ldrh	r3, [r4, #12]
 80196be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80196c2:	81a3      	strh	r3, [r4, #12]
 80196c4:	f04f 30ff 	mov.w	r0, #4294967295
 80196c8:	e7e9      	b.n	801969e <__ssputs_r+0x8a>
	...

080196cc <_svfiprintf_r>:
 80196cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80196d0:	4698      	mov	r8, r3
 80196d2:	898b      	ldrh	r3, [r1, #12]
 80196d4:	061b      	lsls	r3, r3, #24
 80196d6:	b09d      	sub	sp, #116	@ 0x74
 80196d8:	4607      	mov	r7, r0
 80196da:	460d      	mov	r5, r1
 80196dc:	4614      	mov	r4, r2
 80196de:	d510      	bpl.n	8019702 <_svfiprintf_r+0x36>
 80196e0:	690b      	ldr	r3, [r1, #16]
 80196e2:	b973      	cbnz	r3, 8019702 <_svfiprintf_r+0x36>
 80196e4:	2140      	movs	r1, #64	@ 0x40
 80196e6:	f7fc feff 	bl	80164e8 <_malloc_r>
 80196ea:	6028      	str	r0, [r5, #0]
 80196ec:	6128      	str	r0, [r5, #16]
 80196ee:	b930      	cbnz	r0, 80196fe <_svfiprintf_r+0x32>
 80196f0:	230c      	movs	r3, #12
 80196f2:	603b      	str	r3, [r7, #0]
 80196f4:	f04f 30ff 	mov.w	r0, #4294967295
 80196f8:	b01d      	add	sp, #116	@ 0x74
 80196fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196fe:	2340      	movs	r3, #64	@ 0x40
 8019700:	616b      	str	r3, [r5, #20]
 8019702:	2300      	movs	r3, #0
 8019704:	9309      	str	r3, [sp, #36]	@ 0x24
 8019706:	2320      	movs	r3, #32
 8019708:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801970c:	f8cd 800c 	str.w	r8, [sp, #12]
 8019710:	2330      	movs	r3, #48	@ 0x30
 8019712:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80198b0 <_svfiprintf_r+0x1e4>
 8019716:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801971a:	f04f 0901 	mov.w	r9, #1
 801971e:	4623      	mov	r3, r4
 8019720:	469a      	mov	sl, r3
 8019722:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019726:	b10a      	cbz	r2, 801972c <_svfiprintf_r+0x60>
 8019728:	2a25      	cmp	r2, #37	@ 0x25
 801972a:	d1f9      	bne.n	8019720 <_svfiprintf_r+0x54>
 801972c:	ebba 0b04 	subs.w	fp, sl, r4
 8019730:	d00b      	beq.n	801974a <_svfiprintf_r+0x7e>
 8019732:	465b      	mov	r3, fp
 8019734:	4622      	mov	r2, r4
 8019736:	4629      	mov	r1, r5
 8019738:	4638      	mov	r0, r7
 801973a:	f7ff ff6b 	bl	8019614 <__ssputs_r>
 801973e:	3001      	adds	r0, #1
 8019740:	f000 80a7 	beq.w	8019892 <_svfiprintf_r+0x1c6>
 8019744:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019746:	445a      	add	r2, fp
 8019748:	9209      	str	r2, [sp, #36]	@ 0x24
 801974a:	f89a 3000 	ldrb.w	r3, [sl]
 801974e:	2b00      	cmp	r3, #0
 8019750:	f000 809f 	beq.w	8019892 <_svfiprintf_r+0x1c6>
 8019754:	2300      	movs	r3, #0
 8019756:	f04f 32ff 	mov.w	r2, #4294967295
 801975a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801975e:	f10a 0a01 	add.w	sl, sl, #1
 8019762:	9304      	str	r3, [sp, #16]
 8019764:	9307      	str	r3, [sp, #28]
 8019766:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801976a:	931a      	str	r3, [sp, #104]	@ 0x68
 801976c:	4654      	mov	r4, sl
 801976e:	2205      	movs	r2, #5
 8019770:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019774:	484e      	ldr	r0, [pc, #312]	@ (80198b0 <_svfiprintf_r+0x1e4>)
 8019776:	f7e6 fd2b 	bl	80001d0 <memchr>
 801977a:	9a04      	ldr	r2, [sp, #16]
 801977c:	b9d8      	cbnz	r0, 80197b6 <_svfiprintf_r+0xea>
 801977e:	06d0      	lsls	r0, r2, #27
 8019780:	bf44      	itt	mi
 8019782:	2320      	movmi	r3, #32
 8019784:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019788:	0711      	lsls	r1, r2, #28
 801978a:	bf44      	itt	mi
 801978c:	232b      	movmi	r3, #43	@ 0x2b
 801978e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019792:	f89a 3000 	ldrb.w	r3, [sl]
 8019796:	2b2a      	cmp	r3, #42	@ 0x2a
 8019798:	d015      	beq.n	80197c6 <_svfiprintf_r+0xfa>
 801979a:	9a07      	ldr	r2, [sp, #28]
 801979c:	4654      	mov	r4, sl
 801979e:	2000      	movs	r0, #0
 80197a0:	f04f 0c0a 	mov.w	ip, #10
 80197a4:	4621      	mov	r1, r4
 80197a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80197aa:	3b30      	subs	r3, #48	@ 0x30
 80197ac:	2b09      	cmp	r3, #9
 80197ae:	d94b      	bls.n	8019848 <_svfiprintf_r+0x17c>
 80197b0:	b1b0      	cbz	r0, 80197e0 <_svfiprintf_r+0x114>
 80197b2:	9207      	str	r2, [sp, #28]
 80197b4:	e014      	b.n	80197e0 <_svfiprintf_r+0x114>
 80197b6:	eba0 0308 	sub.w	r3, r0, r8
 80197ba:	fa09 f303 	lsl.w	r3, r9, r3
 80197be:	4313      	orrs	r3, r2
 80197c0:	9304      	str	r3, [sp, #16]
 80197c2:	46a2      	mov	sl, r4
 80197c4:	e7d2      	b.n	801976c <_svfiprintf_r+0xa0>
 80197c6:	9b03      	ldr	r3, [sp, #12]
 80197c8:	1d19      	adds	r1, r3, #4
 80197ca:	681b      	ldr	r3, [r3, #0]
 80197cc:	9103      	str	r1, [sp, #12]
 80197ce:	2b00      	cmp	r3, #0
 80197d0:	bfbb      	ittet	lt
 80197d2:	425b      	neglt	r3, r3
 80197d4:	f042 0202 	orrlt.w	r2, r2, #2
 80197d8:	9307      	strge	r3, [sp, #28]
 80197da:	9307      	strlt	r3, [sp, #28]
 80197dc:	bfb8      	it	lt
 80197de:	9204      	strlt	r2, [sp, #16]
 80197e0:	7823      	ldrb	r3, [r4, #0]
 80197e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80197e4:	d10a      	bne.n	80197fc <_svfiprintf_r+0x130>
 80197e6:	7863      	ldrb	r3, [r4, #1]
 80197e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80197ea:	d132      	bne.n	8019852 <_svfiprintf_r+0x186>
 80197ec:	9b03      	ldr	r3, [sp, #12]
 80197ee:	1d1a      	adds	r2, r3, #4
 80197f0:	681b      	ldr	r3, [r3, #0]
 80197f2:	9203      	str	r2, [sp, #12]
 80197f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80197f8:	3402      	adds	r4, #2
 80197fa:	9305      	str	r3, [sp, #20]
 80197fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80198c0 <_svfiprintf_r+0x1f4>
 8019800:	7821      	ldrb	r1, [r4, #0]
 8019802:	2203      	movs	r2, #3
 8019804:	4650      	mov	r0, sl
 8019806:	f7e6 fce3 	bl	80001d0 <memchr>
 801980a:	b138      	cbz	r0, 801981c <_svfiprintf_r+0x150>
 801980c:	9b04      	ldr	r3, [sp, #16]
 801980e:	eba0 000a 	sub.w	r0, r0, sl
 8019812:	2240      	movs	r2, #64	@ 0x40
 8019814:	4082      	lsls	r2, r0
 8019816:	4313      	orrs	r3, r2
 8019818:	3401      	adds	r4, #1
 801981a:	9304      	str	r3, [sp, #16]
 801981c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019820:	4824      	ldr	r0, [pc, #144]	@ (80198b4 <_svfiprintf_r+0x1e8>)
 8019822:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019826:	2206      	movs	r2, #6
 8019828:	f7e6 fcd2 	bl	80001d0 <memchr>
 801982c:	2800      	cmp	r0, #0
 801982e:	d036      	beq.n	801989e <_svfiprintf_r+0x1d2>
 8019830:	4b21      	ldr	r3, [pc, #132]	@ (80198b8 <_svfiprintf_r+0x1ec>)
 8019832:	bb1b      	cbnz	r3, 801987c <_svfiprintf_r+0x1b0>
 8019834:	9b03      	ldr	r3, [sp, #12]
 8019836:	3307      	adds	r3, #7
 8019838:	f023 0307 	bic.w	r3, r3, #7
 801983c:	3308      	adds	r3, #8
 801983e:	9303      	str	r3, [sp, #12]
 8019840:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019842:	4433      	add	r3, r6
 8019844:	9309      	str	r3, [sp, #36]	@ 0x24
 8019846:	e76a      	b.n	801971e <_svfiprintf_r+0x52>
 8019848:	fb0c 3202 	mla	r2, ip, r2, r3
 801984c:	460c      	mov	r4, r1
 801984e:	2001      	movs	r0, #1
 8019850:	e7a8      	b.n	80197a4 <_svfiprintf_r+0xd8>
 8019852:	2300      	movs	r3, #0
 8019854:	3401      	adds	r4, #1
 8019856:	9305      	str	r3, [sp, #20]
 8019858:	4619      	mov	r1, r3
 801985a:	f04f 0c0a 	mov.w	ip, #10
 801985e:	4620      	mov	r0, r4
 8019860:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019864:	3a30      	subs	r2, #48	@ 0x30
 8019866:	2a09      	cmp	r2, #9
 8019868:	d903      	bls.n	8019872 <_svfiprintf_r+0x1a6>
 801986a:	2b00      	cmp	r3, #0
 801986c:	d0c6      	beq.n	80197fc <_svfiprintf_r+0x130>
 801986e:	9105      	str	r1, [sp, #20]
 8019870:	e7c4      	b.n	80197fc <_svfiprintf_r+0x130>
 8019872:	fb0c 2101 	mla	r1, ip, r1, r2
 8019876:	4604      	mov	r4, r0
 8019878:	2301      	movs	r3, #1
 801987a:	e7f0      	b.n	801985e <_svfiprintf_r+0x192>
 801987c:	ab03      	add	r3, sp, #12
 801987e:	9300      	str	r3, [sp, #0]
 8019880:	462a      	mov	r2, r5
 8019882:	4b0e      	ldr	r3, [pc, #56]	@ (80198bc <_svfiprintf_r+0x1f0>)
 8019884:	a904      	add	r1, sp, #16
 8019886:	4638      	mov	r0, r7
 8019888:	f7fd f956 	bl	8016b38 <_printf_float>
 801988c:	1c42      	adds	r2, r0, #1
 801988e:	4606      	mov	r6, r0
 8019890:	d1d6      	bne.n	8019840 <_svfiprintf_r+0x174>
 8019892:	89ab      	ldrh	r3, [r5, #12]
 8019894:	065b      	lsls	r3, r3, #25
 8019896:	f53f af2d 	bmi.w	80196f4 <_svfiprintf_r+0x28>
 801989a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801989c:	e72c      	b.n	80196f8 <_svfiprintf_r+0x2c>
 801989e:	ab03      	add	r3, sp, #12
 80198a0:	9300      	str	r3, [sp, #0]
 80198a2:	462a      	mov	r2, r5
 80198a4:	4b05      	ldr	r3, [pc, #20]	@ (80198bc <_svfiprintf_r+0x1f0>)
 80198a6:	a904      	add	r1, sp, #16
 80198a8:	4638      	mov	r0, r7
 80198aa:	f7fd fd29 	bl	8017300 <_printf_i>
 80198ae:	e7ed      	b.n	801988c <_svfiprintf_r+0x1c0>
 80198b0:	0801d32c 	.word	0x0801d32c
 80198b4:	0801d336 	.word	0x0801d336
 80198b8:	08016b39 	.word	0x08016b39
 80198bc:	08019615 	.word	0x08019615
 80198c0:	0801d332 	.word	0x0801d332

080198c4 <_sungetc_r>:
 80198c4:	b538      	push	{r3, r4, r5, lr}
 80198c6:	1c4b      	adds	r3, r1, #1
 80198c8:	4614      	mov	r4, r2
 80198ca:	d103      	bne.n	80198d4 <_sungetc_r+0x10>
 80198cc:	f04f 35ff 	mov.w	r5, #4294967295
 80198d0:	4628      	mov	r0, r5
 80198d2:	bd38      	pop	{r3, r4, r5, pc}
 80198d4:	8993      	ldrh	r3, [r2, #12]
 80198d6:	f023 0320 	bic.w	r3, r3, #32
 80198da:	8193      	strh	r3, [r2, #12]
 80198dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80198de:	6852      	ldr	r2, [r2, #4]
 80198e0:	b2cd      	uxtb	r5, r1
 80198e2:	b18b      	cbz	r3, 8019908 <_sungetc_r+0x44>
 80198e4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80198e6:	4293      	cmp	r3, r2
 80198e8:	dd08      	ble.n	80198fc <_sungetc_r+0x38>
 80198ea:	6823      	ldr	r3, [r4, #0]
 80198ec:	1e5a      	subs	r2, r3, #1
 80198ee:	6022      	str	r2, [r4, #0]
 80198f0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80198f4:	6863      	ldr	r3, [r4, #4]
 80198f6:	3301      	adds	r3, #1
 80198f8:	6063      	str	r3, [r4, #4]
 80198fa:	e7e9      	b.n	80198d0 <_sungetc_r+0xc>
 80198fc:	4621      	mov	r1, r4
 80198fe:	f000 fc46 	bl	801a18e <__submore>
 8019902:	2800      	cmp	r0, #0
 8019904:	d0f1      	beq.n	80198ea <_sungetc_r+0x26>
 8019906:	e7e1      	b.n	80198cc <_sungetc_r+0x8>
 8019908:	6921      	ldr	r1, [r4, #16]
 801990a:	6823      	ldr	r3, [r4, #0]
 801990c:	b151      	cbz	r1, 8019924 <_sungetc_r+0x60>
 801990e:	4299      	cmp	r1, r3
 8019910:	d208      	bcs.n	8019924 <_sungetc_r+0x60>
 8019912:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8019916:	42a9      	cmp	r1, r5
 8019918:	d104      	bne.n	8019924 <_sungetc_r+0x60>
 801991a:	3b01      	subs	r3, #1
 801991c:	3201      	adds	r2, #1
 801991e:	6023      	str	r3, [r4, #0]
 8019920:	6062      	str	r2, [r4, #4]
 8019922:	e7d5      	b.n	80198d0 <_sungetc_r+0xc>
 8019924:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8019928:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801992c:	6363      	str	r3, [r4, #52]	@ 0x34
 801992e:	2303      	movs	r3, #3
 8019930:	63a3      	str	r3, [r4, #56]	@ 0x38
 8019932:	4623      	mov	r3, r4
 8019934:	f803 5f46 	strb.w	r5, [r3, #70]!
 8019938:	6023      	str	r3, [r4, #0]
 801993a:	2301      	movs	r3, #1
 801993c:	e7dc      	b.n	80198f8 <_sungetc_r+0x34>

0801993e <__ssrefill_r>:
 801993e:	b510      	push	{r4, lr}
 8019940:	460c      	mov	r4, r1
 8019942:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8019944:	b169      	cbz	r1, 8019962 <__ssrefill_r+0x24>
 8019946:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801994a:	4299      	cmp	r1, r3
 801994c:	d001      	beq.n	8019952 <__ssrefill_r+0x14>
 801994e:	f7ff fa6f 	bl	8018e30 <_free_r>
 8019952:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019954:	6063      	str	r3, [r4, #4]
 8019956:	2000      	movs	r0, #0
 8019958:	6360      	str	r0, [r4, #52]	@ 0x34
 801995a:	b113      	cbz	r3, 8019962 <__ssrefill_r+0x24>
 801995c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801995e:	6023      	str	r3, [r4, #0]
 8019960:	bd10      	pop	{r4, pc}
 8019962:	6923      	ldr	r3, [r4, #16]
 8019964:	6023      	str	r3, [r4, #0]
 8019966:	2300      	movs	r3, #0
 8019968:	6063      	str	r3, [r4, #4]
 801996a:	89a3      	ldrh	r3, [r4, #12]
 801996c:	f043 0320 	orr.w	r3, r3, #32
 8019970:	81a3      	strh	r3, [r4, #12]
 8019972:	f04f 30ff 	mov.w	r0, #4294967295
 8019976:	e7f3      	b.n	8019960 <__ssrefill_r+0x22>

08019978 <__ssvfiscanf_r>:
 8019978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801997c:	460c      	mov	r4, r1
 801997e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8019982:	2100      	movs	r1, #0
 8019984:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8019988:	49a6      	ldr	r1, [pc, #664]	@ (8019c24 <__ssvfiscanf_r+0x2ac>)
 801998a:	91a0      	str	r1, [sp, #640]	@ 0x280
 801998c:	f10d 0804 	add.w	r8, sp, #4
 8019990:	49a5      	ldr	r1, [pc, #660]	@ (8019c28 <__ssvfiscanf_r+0x2b0>)
 8019992:	4fa6      	ldr	r7, [pc, #664]	@ (8019c2c <__ssvfiscanf_r+0x2b4>)
 8019994:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8019998:	4606      	mov	r6, r0
 801999a:	91a1      	str	r1, [sp, #644]	@ 0x284
 801999c:	9300      	str	r3, [sp, #0]
 801999e:	f892 9000 	ldrb.w	r9, [r2]
 80199a2:	f1b9 0f00 	cmp.w	r9, #0
 80199a6:	f000 8158 	beq.w	8019c5a <__ssvfiscanf_r+0x2e2>
 80199aa:	f817 3009 	ldrb.w	r3, [r7, r9]
 80199ae:	f013 0308 	ands.w	r3, r3, #8
 80199b2:	f102 0501 	add.w	r5, r2, #1
 80199b6:	d019      	beq.n	80199ec <__ssvfiscanf_r+0x74>
 80199b8:	6863      	ldr	r3, [r4, #4]
 80199ba:	2b00      	cmp	r3, #0
 80199bc:	dd0f      	ble.n	80199de <__ssvfiscanf_r+0x66>
 80199be:	6823      	ldr	r3, [r4, #0]
 80199c0:	781a      	ldrb	r2, [r3, #0]
 80199c2:	5cba      	ldrb	r2, [r7, r2]
 80199c4:	0712      	lsls	r2, r2, #28
 80199c6:	d401      	bmi.n	80199cc <__ssvfiscanf_r+0x54>
 80199c8:	462a      	mov	r2, r5
 80199ca:	e7e8      	b.n	801999e <__ssvfiscanf_r+0x26>
 80199cc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80199ce:	3201      	adds	r2, #1
 80199d0:	9245      	str	r2, [sp, #276]	@ 0x114
 80199d2:	6862      	ldr	r2, [r4, #4]
 80199d4:	3301      	adds	r3, #1
 80199d6:	3a01      	subs	r2, #1
 80199d8:	6062      	str	r2, [r4, #4]
 80199da:	6023      	str	r3, [r4, #0]
 80199dc:	e7ec      	b.n	80199b8 <__ssvfiscanf_r+0x40>
 80199de:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80199e0:	4621      	mov	r1, r4
 80199e2:	4630      	mov	r0, r6
 80199e4:	4798      	blx	r3
 80199e6:	2800      	cmp	r0, #0
 80199e8:	d0e9      	beq.n	80199be <__ssvfiscanf_r+0x46>
 80199ea:	e7ed      	b.n	80199c8 <__ssvfiscanf_r+0x50>
 80199ec:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80199f0:	f040 8085 	bne.w	8019afe <__ssvfiscanf_r+0x186>
 80199f4:	9341      	str	r3, [sp, #260]	@ 0x104
 80199f6:	9343      	str	r3, [sp, #268]	@ 0x10c
 80199f8:	7853      	ldrb	r3, [r2, #1]
 80199fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80199fc:	bf02      	ittt	eq
 80199fe:	2310      	moveq	r3, #16
 8019a00:	1c95      	addeq	r5, r2, #2
 8019a02:	9341      	streq	r3, [sp, #260]	@ 0x104
 8019a04:	220a      	movs	r2, #10
 8019a06:	46aa      	mov	sl, r5
 8019a08:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8019a0c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8019a10:	2b09      	cmp	r3, #9
 8019a12:	d91e      	bls.n	8019a52 <__ssvfiscanf_r+0xda>
 8019a14:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8019c30 <__ssvfiscanf_r+0x2b8>
 8019a18:	2203      	movs	r2, #3
 8019a1a:	4658      	mov	r0, fp
 8019a1c:	f7e6 fbd8 	bl	80001d0 <memchr>
 8019a20:	b138      	cbz	r0, 8019a32 <__ssvfiscanf_r+0xba>
 8019a22:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8019a24:	eba0 000b 	sub.w	r0, r0, fp
 8019a28:	2301      	movs	r3, #1
 8019a2a:	4083      	lsls	r3, r0
 8019a2c:	4313      	orrs	r3, r2
 8019a2e:	9341      	str	r3, [sp, #260]	@ 0x104
 8019a30:	4655      	mov	r5, sl
 8019a32:	f815 3b01 	ldrb.w	r3, [r5], #1
 8019a36:	2b78      	cmp	r3, #120	@ 0x78
 8019a38:	d806      	bhi.n	8019a48 <__ssvfiscanf_r+0xd0>
 8019a3a:	2b57      	cmp	r3, #87	@ 0x57
 8019a3c:	d810      	bhi.n	8019a60 <__ssvfiscanf_r+0xe8>
 8019a3e:	2b25      	cmp	r3, #37	@ 0x25
 8019a40:	d05d      	beq.n	8019afe <__ssvfiscanf_r+0x186>
 8019a42:	d857      	bhi.n	8019af4 <__ssvfiscanf_r+0x17c>
 8019a44:	2b00      	cmp	r3, #0
 8019a46:	d075      	beq.n	8019b34 <__ssvfiscanf_r+0x1bc>
 8019a48:	2303      	movs	r3, #3
 8019a4a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8019a4c:	230a      	movs	r3, #10
 8019a4e:	9342      	str	r3, [sp, #264]	@ 0x108
 8019a50:	e088      	b.n	8019b64 <__ssvfiscanf_r+0x1ec>
 8019a52:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8019a54:	fb02 1103 	mla	r1, r2, r3, r1
 8019a58:	3930      	subs	r1, #48	@ 0x30
 8019a5a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8019a5c:	4655      	mov	r5, sl
 8019a5e:	e7d2      	b.n	8019a06 <__ssvfiscanf_r+0x8e>
 8019a60:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8019a64:	2a20      	cmp	r2, #32
 8019a66:	d8ef      	bhi.n	8019a48 <__ssvfiscanf_r+0xd0>
 8019a68:	a101      	add	r1, pc, #4	@ (adr r1, 8019a70 <__ssvfiscanf_r+0xf8>)
 8019a6a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8019a6e:	bf00      	nop
 8019a70:	08019b43 	.word	0x08019b43
 8019a74:	08019a49 	.word	0x08019a49
 8019a78:	08019a49 	.word	0x08019a49
 8019a7c:	08019b9d 	.word	0x08019b9d
 8019a80:	08019a49 	.word	0x08019a49
 8019a84:	08019a49 	.word	0x08019a49
 8019a88:	08019a49 	.word	0x08019a49
 8019a8c:	08019a49 	.word	0x08019a49
 8019a90:	08019a49 	.word	0x08019a49
 8019a94:	08019a49 	.word	0x08019a49
 8019a98:	08019a49 	.word	0x08019a49
 8019a9c:	08019bb3 	.word	0x08019bb3
 8019aa0:	08019b99 	.word	0x08019b99
 8019aa4:	08019afb 	.word	0x08019afb
 8019aa8:	08019afb 	.word	0x08019afb
 8019aac:	08019afb 	.word	0x08019afb
 8019ab0:	08019a49 	.word	0x08019a49
 8019ab4:	08019b55 	.word	0x08019b55
 8019ab8:	08019a49 	.word	0x08019a49
 8019abc:	08019a49 	.word	0x08019a49
 8019ac0:	08019a49 	.word	0x08019a49
 8019ac4:	08019a49 	.word	0x08019a49
 8019ac8:	08019bc3 	.word	0x08019bc3
 8019acc:	08019b5d 	.word	0x08019b5d
 8019ad0:	08019b3b 	.word	0x08019b3b
 8019ad4:	08019a49 	.word	0x08019a49
 8019ad8:	08019a49 	.word	0x08019a49
 8019adc:	08019bbf 	.word	0x08019bbf
 8019ae0:	08019a49 	.word	0x08019a49
 8019ae4:	08019b99 	.word	0x08019b99
 8019ae8:	08019a49 	.word	0x08019a49
 8019aec:	08019a49 	.word	0x08019a49
 8019af0:	08019b43 	.word	0x08019b43
 8019af4:	3b45      	subs	r3, #69	@ 0x45
 8019af6:	2b02      	cmp	r3, #2
 8019af8:	d8a6      	bhi.n	8019a48 <__ssvfiscanf_r+0xd0>
 8019afa:	2305      	movs	r3, #5
 8019afc:	e031      	b.n	8019b62 <__ssvfiscanf_r+0x1ea>
 8019afe:	6863      	ldr	r3, [r4, #4]
 8019b00:	2b00      	cmp	r3, #0
 8019b02:	dd0d      	ble.n	8019b20 <__ssvfiscanf_r+0x1a8>
 8019b04:	6823      	ldr	r3, [r4, #0]
 8019b06:	781a      	ldrb	r2, [r3, #0]
 8019b08:	454a      	cmp	r2, r9
 8019b0a:	f040 80a6 	bne.w	8019c5a <__ssvfiscanf_r+0x2e2>
 8019b0e:	3301      	adds	r3, #1
 8019b10:	6862      	ldr	r2, [r4, #4]
 8019b12:	6023      	str	r3, [r4, #0]
 8019b14:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8019b16:	3a01      	subs	r2, #1
 8019b18:	3301      	adds	r3, #1
 8019b1a:	6062      	str	r2, [r4, #4]
 8019b1c:	9345      	str	r3, [sp, #276]	@ 0x114
 8019b1e:	e753      	b.n	80199c8 <__ssvfiscanf_r+0x50>
 8019b20:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8019b22:	4621      	mov	r1, r4
 8019b24:	4630      	mov	r0, r6
 8019b26:	4798      	blx	r3
 8019b28:	2800      	cmp	r0, #0
 8019b2a:	d0eb      	beq.n	8019b04 <__ssvfiscanf_r+0x18c>
 8019b2c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8019b2e:	2800      	cmp	r0, #0
 8019b30:	f040 808b 	bne.w	8019c4a <__ssvfiscanf_r+0x2d2>
 8019b34:	f04f 30ff 	mov.w	r0, #4294967295
 8019b38:	e08b      	b.n	8019c52 <__ssvfiscanf_r+0x2da>
 8019b3a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8019b3c:	f042 0220 	orr.w	r2, r2, #32
 8019b40:	9241      	str	r2, [sp, #260]	@ 0x104
 8019b42:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8019b44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8019b48:	9241      	str	r2, [sp, #260]	@ 0x104
 8019b4a:	2210      	movs	r2, #16
 8019b4c:	2b6e      	cmp	r3, #110	@ 0x6e
 8019b4e:	9242      	str	r2, [sp, #264]	@ 0x108
 8019b50:	d902      	bls.n	8019b58 <__ssvfiscanf_r+0x1e0>
 8019b52:	e005      	b.n	8019b60 <__ssvfiscanf_r+0x1e8>
 8019b54:	2300      	movs	r3, #0
 8019b56:	9342      	str	r3, [sp, #264]	@ 0x108
 8019b58:	2303      	movs	r3, #3
 8019b5a:	e002      	b.n	8019b62 <__ssvfiscanf_r+0x1ea>
 8019b5c:	2308      	movs	r3, #8
 8019b5e:	9342      	str	r3, [sp, #264]	@ 0x108
 8019b60:	2304      	movs	r3, #4
 8019b62:	9347      	str	r3, [sp, #284]	@ 0x11c
 8019b64:	6863      	ldr	r3, [r4, #4]
 8019b66:	2b00      	cmp	r3, #0
 8019b68:	dd39      	ble.n	8019bde <__ssvfiscanf_r+0x266>
 8019b6a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8019b6c:	0659      	lsls	r1, r3, #25
 8019b6e:	d404      	bmi.n	8019b7a <__ssvfiscanf_r+0x202>
 8019b70:	6823      	ldr	r3, [r4, #0]
 8019b72:	781a      	ldrb	r2, [r3, #0]
 8019b74:	5cba      	ldrb	r2, [r7, r2]
 8019b76:	0712      	lsls	r2, r2, #28
 8019b78:	d438      	bmi.n	8019bec <__ssvfiscanf_r+0x274>
 8019b7a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8019b7c:	2b02      	cmp	r3, #2
 8019b7e:	dc47      	bgt.n	8019c10 <__ssvfiscanf_r+0x298>
 8019b80:	466b      	mov	r3, sp
 8019b82:	4622      	mov	r2, r4
 8019b84:	a941      	add	r1, sp, #260	@ 0x104
 8019b86:	4630      	mov	r0, r6
 8019b88:	f000 f86c 	bl	8019c64 <_scanf_chars>
 8019b8c:	2801      	cmp	r0, #1
 8019b8e:	d064      	beq.n	8019c5a <__ssvfiscanf_r+0x2e2>
 8019b90:	2802      	cmp	r0, #2
 8019b92:	f47f af19 	bne.w	80199c8 <__ssvfiscanf_r+0x50>
 8019b96:	e7c9      	b.n	8019b2c <__ssvfiscanf_r+0x1b4>
 8019b98:	220a      	movs	r2, #10
 8019b9a:	e7d7      	b.n	8019b4c <__ssvfiscanf_r+0x1d4>
 8019b9c:	4629      	mov	r1, r5
 8019b9e:	4640      	mov	r0, r8
 8019ba0:	f000 fabc 	bl	801a11c <__sccl>
 8019ba4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8019ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019baa:	9341      	str	r3, [sp, #260]	@ 0x104
 8019bac:	4605      	mov	r5, r0
 8019bae:	2301      	movs	r3, #1
 8019bb0:	e7d7      	b.n	8019b62 <__ssvfiscanf_r+0x1ea>
 8019bb2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8019bb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019bb8:	9341      	str	r3, [sp, #260]	@ 0x104
 8019bba:	2300      	movs	r3, #0
 8019bbc:	e7d1      	b.n	8019b62 <__ssvfiscanf_r+0x1ea>
 8019bbe:	2302      	movs	r3, #2
 8019bc0:	e7cf      	b.n	8019b62 <__ssvfiscanf_r+0x1ea>
 8019bc2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8019bc4:	06c3      	lsls	r3, r0, #27
 8019bc6:	f53f aeff 	bmi.w	80199c8 <__ssvfiscanf_r+0x50>
 8019bca:	9b00      	ldr	r3, [sp, #0]
 8019bcc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8019bce:	1d19      	adds	r1, r3, #4
 8019bd0:	9100      	str	r1, [sp, #0]
 8019bd2:	681b      	ldr	r3, [r3, #0]
 8019bd4:	07c0      	lsls	r0, r0, #31
 8019bd6:	bf4c      	ite	mi
 8019bd8:	801a      	strhmi	r2, [r3, #0]
 8019bda:	601a      	strpl	r2, [r3, #0]
 8019bdc:	e6f4      	b.n	80199c8 <__ssvfiscanf_r+0x50>
 8019bde:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8019be0:	4621      	mov	r1, r4
 8019be2:	4630      	mov	r0, r6
 8019be4:	4798      	blx	r3
 8019be6:	2800      	cmp	r0, #0
 8019be8:	d0bf      	beq.n	8019b6a <__ssvfiscanf_r+0x1f2>
 8019bea:	e79f      	b.n	8019b2c <__ssvfiscanf_r+0x1b4>
 8019bec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8019bee:	3201      	adds	r2, #1
 8019bf0:	9245      	str	r2, [sp, #276]	@ 0x114
 8019bf2:	6862      	ldr	r2, [r4, #4]
 8019bf4:	3a01      	subs	r2, #1
 8019bf6:	2a00      	cmp	r2, #0
 8019bf8:	6062      	str	r2, [r4, #4]
 8019bfa:	dd02      	ble.n	8019c02 <__ssvfiscanf_r+0x28a>
 8019bfc:	3301      	adds	r3, #1
 8019bfe:	6023      	str	r3, [r4, #0]
 8019c00:	e7b6      	b.n	8019b70 <__ssvfiscanf_r+0x1f8>
 8019c02:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8019c04:	4621      	mov	r1, r4
 8019c06:	4630      	mov	r0, r6
 8019c08:	4798      	blx	r3
 8019c0a:	2800      	cmp	r0, #0
 8019c0c:	d0b0      	beq.n	8019b70 <__ssvfiscanf_r+0x1f8>
 8019c0e:	e78d      	b.n	8019b2c <__ssvfiscanf_r+0x1b4>
 8019c10:	2b04      	cmp	r3, #4
 8019c12:	dc0f      	bgt.n	8019c34 <__ssvfiscanf_r+0x2bc>
 8019c14:	466b      	mov	r3, sp
 8019c16:	4622      	mov	r2, r4
 8019c18:	a941      	add	r1, sp, #260	@ 0x104
 8019c1a:	4630      	mov	r0, r6
 8019c1c:	f000 f87c 	bl	8019d18 <_scanf_i>
 8019c20:	e7b4      	b.n	8019b8c <__ssvfiscanf_r+0x214>
 8019c22:	bf00      	nop
 8019c24:	080198c5 	.word	0x080198c5
 8019c28:	0801993f 	.word	0x0801993f
 8019c2c:	0801db01 	.word	0x0801db01
 8019c30:	0801d332 	.word	0x0801d332
 8019c34:	4b0a      	ldr	r3, [pc, #40]	@ (8019c60 <__ssvfiscanf_r+0x2e8>)
 8019c36:	2b00      	cmp	r3, #0
 8019c38:	f43f aec6 	beq.w	80199c8 <__ssvfiscanf_r+0x50>
 8019c3c:	466b      	mov	r3, sp
 8019c3e:	4622      	mov	r2, r4
 8019c40:	a941      	add	r1, sp, #260	@ 0x104
 8019c42:	4630      	mov	r0, r6
 8019c44:	f3af 8000 	nop.w
 8019c48:	e7a0      	b.n	8019b8c <__ssvfiscanf_r+0x214>
 8019c4a:	89a3      	ldrh	r3, [r4, #12]
 8019c4c:	065b      	lsls	r3, r3, #25
 8019c4e:	f53f af71 	bmi.w	8019b34 <__ssvfiscanf_r+0x1bc>
 8019c52:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8019c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019c5a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8019c5c:	e7f9      	b.n	8019c52 <__ssvfiscanf_r+0x2da>
 8019c5e:	bf00      	nop
 8019c60:	00000000 	.word	0x00000000

08019c64 <_scanf_chars>:
 8019c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019c68:	4615      	mov	r5, r2
 8019c6a:	688a      	ldr	r2, [r1, #8]
 8019c6c:	4680      	mov	r8, r0
 8019c6e:	460c      	mov	r4, r1
 8019c70:	b932      	cbnz	r2, 8019c80 <_scanf_chars+0x1c>
 8019c72:	698a      	ldr	r2, [r1, #24]
 8019c74:	2a00      	cmp	r2, #0
 8019c76:	bf14      	ite	ne
 8019c78:	f04f 32ff 	movne.w	r2, #4294967295
 8019c7c:	2201      	moveq	r2, #1
 8019c7e:	608a      	str	r2, [r1, #8]
 8019c80:	6822      	ldr	r2, [r4, #0]
 8019c82:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8019d14 <_scanf_chars+0xb0>
 8019c86:	06d1      	lsls	r1, r2, #27
 8019c88:	bf5f      	itttt	pl
 8019c8a:	681a      	ldrpl	r2, [r3, #0]
 8019c8c:	1d11      	addpl	r1, r2, #4
 8019c8e:	6019      	strpl	r1, [r3, #0]
 8019c90:	6816      	ldrpl	r6, [r2, #0]
 8019c92:	2700      	movs	r7, #0
 8019c94:	69a0      	ldr	r0, [r4, #24]
 8019c96:	b188      	cbz	r0, 8019cbc <_scanf_chars+0x58>
 8019c98:	2801      	cmp	r0, #1
 8019c9a:	d107      	bne.n	8019cac <_scanf_chars+0x48>
 8019c9c:	682b      	ldr	r3, [r5, #0]
 8019c9e:	781a      	ldrb	r2, [r3, #0]
 8019ca0:	6963      	ldr	r3, [r4, #20]
 8019ca2:	5c9b      	ldrb	r3, [r3, r2]
 8019ca4:	b953      	cbnz	r3, 8019cbc <_scanf_chars+0x58>
 8019ca6:	2f00      	cmp	r7, #0
 8019ca8:	d031      	beq.n	8019d0e <_scanf_chars+0xaa>
 8019caa:	e022      	b.n	8019cf2 <_scanf_chars+0x8e>
 8019cac:	2802      	cmp	r0, #2
 8019cae:	d120      	bne.n	8019cf2 <_scanf_chars+0x8e>
 8019cb0:	682b      	ldr	r3, [r5, #0]
 8019cb2:	781b      	ldrb	r3, [r3, #0]
 8019cb4:	f819 3003 	ldrb.w	r3, [r9, r3]
 8019cb8:	071b      	lsls	r3, r3, #28
 8019cba:	d41a      	bmi.n	8019cf2 <_scanf_chars+0x8e>
 8019cbc:	6823      	ldr	r3, [r4, #0]
 8019cbe:	06da      	lsls	r2, r3, #27
 8019cc0:	bf5e      	ittt	pl
 8019cc2:	682b      	ldrpl	r3, [r5, #0]
 8019cc4:	781b      	ldrbpl	r3, [r3, #0]
 8019cc6:	f806 3b01 	strbpl.w	r3, [r6], #1
 8019cca:	682a      	ldr	r2, [r5, #0]
 8019ccc:	686b      	ldr	r3, [r5, #4]
 8019cce:	3201      	adds	r2, #1
 8019cd0:	602a      	str	r2, [r5, #0]
 8019cd2:	68a2      	ldr	r2, [r4, #8]
 8019cd4:	3b01      	subs	r3, #1
 8019cd6:	3a01      	subs	r2, #1
 8019cd8:	606b      	str	r3, [r5, #4]
 8019cda:	3701      	adds	r7, #1
 8019cdc:	60a2      	str	r2, [r4, #8]
 8019cde:	b142      	cbz	r2, 8019cf2 <_scanf_chars+0x8e>
 8019ce0:	2b00      	cmp	r3, #0
 8019ce2:	dcd7      	bgt.n	8019c94 <_scanf_chars+0x30>
 8019ce4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8019ce8:	4629      	mov	r1, r5
 8019cea:	4640      	mov	r0, r8
 8019cec:	4798      	blx	r3
 8019cee:	2800      	cmp	r0, #0
 8019cf0:	d0d0      	beq.n	8019c94 <_scanf_chars+0x30>
 8019cf2:	6823      	ldr	r3, [r4, #0]
 8019cf4:	f013 0310 	ands.w	r3, r3, #16
 8019cf8:	d105      	bne.n	8019d06 <_scanf_chars+0xa2>
 8019cfa:	68e2      	ldr	r2, [r4, #12]
 8019cfc:	3201      	adds	r2, #1
 8019cfe:	60e2      	str	r2, [r4, #12]
 8019d00:	69a2      	ldr	r2, [r4, #24]
 8019d02:	b102      	cbz	r2, 8019d06 <_scanf_chars+0xa2>
 8019d04:	7033      	strb	r3, [r6, #0]
 8019d06:	6923      	ldr	r3, [r4, #16]
 8019d08:	443b      	add	r3, r7
 8019d0a:	6123      	str	r3, [r4, #16]
 8019d0c:	2000      	movs	r0, #0
 8019d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019d12:	bf00      	nop
 8019d14:	0801db01 	.word	0x0801db01

08019d18 <_scanf_i>:
 8019d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d1c:	4698      	mov	r8, r3
 8019d1e:	4b74      	ldr	r3, [pc, #464]	@ (8019ef0 <_scanf_i+0x1d8>)
 8019d20:	460c      	mov	r4, r1
 8019d22:	4682      	mov	sl, r0
 8019d24:	4616      	mov	r6, r2
 8019d26:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8019d2a:	b087      	sub	sp, #28
 8019d2c:	ab03      	add	r3, sp, #12
 8019d2e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019d32:	4b70      	ldr	r3, [pc, #448]	@ (8019ef4 <_scanf_i+0x1dc>)
 8019d34:	69a1      	ldr	r1, [r4, #24]
 8019d36:	4a70      	ldr	r2, [pc, #448]	@ (8019ef8 <_scanf_i+0x1e0>)
 8019d38:	2903      	cmp	r1, #3
 8019d3a:	bf08      	it	eq
 8019d3c:	461a      	moveq	r2, r3
 8019d3e:	68a3      	ldr	r3, [r4, #8]
 8019d40:	9201      	str	r2, [sp, #4]
 8019d42:	1e5a      	subs	r2, r3, #1
 8019d44:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8019d48:	bf88      	it	hi
 8019d4a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8019d4e:	4627      	mov	r7, r4
 8019d50:	bf82      	ittt	hi
 8019d52:	eb03 0905 	addhi.w	r9, r3, r5
 8019d56:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8019d5a:	60a3      	strhi	r3, [r4, #8]
 8019d5c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8019d60:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8019d64:	bf98      	it	ls
 8019d66:	f04f 0900 	movls.w	r9, #0
 8019d6a:	6023      	str	r3, [r4, #0]
 8019d6c:	463d      	mov	r5, r7
 8019d6e:	f04f 0b00 	mov.w	fp, #0
 8019d72:	6831      	ldr	r1, [r6, #0]
 8019d74:	ab03      	add	r3, sp, #12
 8019d76:	7809      	ldrb	r1, [r1, #0]
 8019d78:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8019d7c:	2202      	movs	r2, #2
 8019d7e:	f7e6 fa27 	bl	80001d0 <memchr>
 8019d82:	b328      	cbz	r0, 8019dd0 <_scanf_i+0xb8>
 8019d84:	f1bb 0f01 	cmp.w	fp, #1
 8019d88:	d159      	bne.n	8019e3e <_scanf_i+0x126>
 8019d8a:	6862      	ldr	r2, [r4, #4]
 8019d8c:	b92a      	cbnz	r2, 8019d9a <_scanf_i+0x82>
 8019d8e:	6822      	ldr	r2, [r4, #0]
 8019d90:	2108      	movs	r1, #8
 8019d92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8019d96:	6061      	str	r1, [r4, #4]
 8019d98:	6022      	str	r2, [r4, #0]
 8019d9a:	6822      	ldr	r2, [r4, #0]
 8019d9c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8019da0:	6022      	str	r2, [r4, #0]
 8019da2:	68a2      	ldr	r2, [r4, #8]
 8019da4:	1e51      	subs	r1, r2, #1
 8019da6:	60a1      	str	r1, [r4, #8]
 8019da8:	b192      	cbz	r2, 8019dd0 <_scanf_i+0xb8>
 8019daa:	6832      	ldr	r2, [r6, #0]
 8019dac:	1c51      	adds	r1, r2, #1
 8019dae:	6031      	str	r1, [r6, #0]
 8019db0:	7812      	ldrb	r2, [r2, #0]
 8019db2:	f805 2b01 	strb.w	r2, [r5], #1
 8019db6:	6872      	ldr	r2, [r6, #4]
 8019db8:	3a01      	subs	r2, #1
 8019dba:	2a00      	cmp	r2, #0
 8019dbc:	6072      	str	r2, [r6, #4]
 8019dbe:	dc07      	bgt.n	8019dd0 <_scanf_i+0xb8>
 8019dc0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8019dc4:	4631      	mov	r1, r6
 8019dc6:	4650      	mov	r0, sl
 8019dc8:	4790      	blx	r2
 8019dca:	2800      	cmp	r0, #0
 8019dcc:	f040 8085 	bne.w	8019eda <_scanf_i+0x1c2>
 8019dd0:	f10b 0b01 	add.w	fp, fp, #1
 8019dd4:	f1bb 0f03 	cmp.w	fp, #3
 8019dd8:	d1cb      	bne.n	8019d72 <_scanf_i+0x5a>
 8019dda:	6863      	ldr	r3, [r4, #4]
 8019ddc:	b90b      	cbnz	r3, 8019de2 <_scanf_i+0xca>
 8019dde:	230a      	movs	r3, #10
 8019de0:	6063      	str	r3, [r4, #4]
 8019de2:	6863      	ldr	r3, [r4, #4]
 8019de4:	4945      	ldr	r1, [pc, #276]	@ (8019efc <_scanf_i+0x1e4>)
 8019de6:	6960      	ldr	r0, [r4, #20]
 8019de8:	1ac9      	subs	r1, r1, r3
 8019dea:	f000 f997 	bl	801a11c <__sccl>
 8019dee:	f04f 0b00 	mov.w	fp, #0
 8019df2:	68a3      	ldr	r3, [r4, #8]
 8019df4:	6822      	ldr	r2, [r4, #0]
 8019df6:	2b00      	cmp	r3, #0
 8019df8:	d03d      	beq.n	8019e76 <_scanf_i+0x15e>
 8019dfa:	6831      	ldr	r1, [r6, #0]
 8019dfc:	6960      	ldr	r0, [r4, #20]
 8019dfe:	f891 c000 	ldrb.w	ip, [r1]
 8019e02:	f810 000c 	ldrb.w	r0, [r0, ip]
 8019e06:	2800      	cmp	r0, #0
 8019e08:	d035      	beq.n	8019e76 <_scanf_i+0x15e>
 8019e0a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8019e0e:	d124      	bne.n	8019e5a <_scanf_i+0x142>
 8019e10:	0510      	lsls	r0, r2, #20
 8019e12:	d522      	bpl.n	8019e5a <_scanf_i+0x142>
 8019e14:	f10b 0b01 	add.w	fp, fp, #1
 8019e18:	f1b9 0f00 	cmp.w	r9, #0
 8019e1c:	d003      	beq.n	8019e26 <_scanf_i+0x10e>
 8019e1e:	3301      	adds	r3, #1
 8019e20:	f109 39ff 	add.w	r9, r9, #4294967295
 8019e24:	60a3      	str	r3, [r4, #8]
 8019e26:	6873      	ldr	r3, [r6, #4]
 8019e28:	3b01      	subs	r3, #1
 8019e2a:	2b00      	cmp	r3, #0
 8019e2c:	6073      	str	r3, [r6, #4]
 8019e2e:	dd1b      	ble.n	8019e68 <_scanf_i+0x150>
 8019e30:	6833      	ldr	r3, [r6, #0]
 8019e32:	3301      	adds	r3, #1
 8019e34:	6033      	str	r3, [r6, #0]
 8019e36:	68a3      	ldr	r3, [r4, #8]
 8019e38:	3b01      	subs	r3, #1
 8019e3a:	60a3      	str	r3, [r4, #8]
 8019e3c:	e7d9      	b.n	8019df2 <_scanf_i+0xda>
 8019e3e:	f1bb 0f02 	cmp.w	fp, #2
 8019e42:	d1ae      	bne.n	8019da2 <_scanf_i+0x8a>
 8019e44:	6822      	ldr	r2, [r4, #0]
 8019e46:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8019e4a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8019e4e:	d1c4      	bne.n	8019dda <_scanf_i+0xc2>
 8019e50:	2110      	movs	r1, #16
 8019e52:	6061      	str	r1, [r4, #4]
 8019e54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8019e58:	e7a2      	b.n	8019da0 <_scanf_i+0x88>
 8019e5a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8019e5e:	6022      	str	r2, [r4, #0]
 8019e60:	780b      	ldrb	r3, [r1, #0]
 8019e62:	f805 3b01 	strb.w	r3, [r5], #1
 8019e66:	e7de      	b.n	8019e26 <_scanf_i+0x10e>
 8019e68:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8019e6c:	4631      	mov	r1, r6
 8019e6e:	4650      	mov	r0, sl
 8019e70:	4798      	blx	r3
 8019e72:	2800      	cmp	r0, #0
 8019e74:	d0df      	beq.n	8019e36 <_scanf_i+0x11e>
 8019e76:	6823      	ldr	r3, [r4, #0]
 8019e78:	05d9      	lsls	r1, r3, #23
 8019e7a:	d50d      	bpl.n	8019e98 <_scanf_i+0x180>
 8019e7c:	42bd      	cmp	r5, r7
 8019e7e:	d909      	bls.n	8019e94 <_scanf_i+0x17c>
 8019e80:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8019e84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8019e88:	4632      	mov	r2, r6
 8019e8a:	4650      	mov	r0, sl
 8019e8c:	4798      	blx	r3
 8019e8e:	f105 39ff 	add.w	r9, r5, #4294967295
 8019e92:	464d      	mov	r5, r9
 8019e94:	42bd      	cmp	r5, r7
 8019e96:	d028      	beq.n	8019eea <_scanf_i+0x1d2>
 8019e98:	6822      	ldr	r2, [r4, #0]
 8019e9a:	f012 0210 	ands.w	r2, r2, #16
 8019e9e:	d113      	bne.n	8019ec8 <_scanf_i+0x1b0>
 8019ea0:	702a      	strb	r2, [r5, #0]
 8019ea2:	6863      	ldr	r3, [r4, #4]
 8019ea4:	9e01      	ldr	r6, [sp, #4]
 8019ea6:	4639      	mov	r1, r7
 8019ea8:	4650      	mov	r0, sl
 8019eaa:	47b0      	blx	r6
 8019eac:	f8d8 3000 	ldr.w	r3, [r8]
 8019eb0:	6821      	ldr	r1, [r4, #0]
 8019eb2:	1d1a      	adds	r2, r3, #4
 8019eb4:	f8c8 2000 	str.w	r2, [r8]
 8019eb8:	f011 0f20 	tst.w	r1, #32
 8019ebc:	681b      	ldr	r3, [r3, #0]
 8019ebe:	d00f      	beq.n	8019ee0 <_scanf_i+0x1c8>
 8019ec0:	6018      	str	r0, [r3, #0]
 8019ec2:	68e3      	ldr	r3, [r4, #12]
 8019ec4:	3301      	adds	r3, #1
 8019ec6:	60e3      	str	r3, [r4, #12]
 8019ec8:	6923      	ldr	r3, [r4, #16]
 8019eca:	1bed      	subs	r5, r5, r7
 8019ecc:	445d      	add	r5, fp
 8019ece:	442b      	add	r3, r5
 8019ed0:	6123      	str	r3, [r4, #16]
 8019ed2:	2000      	movs	r0, #0
 8019ed4:	b007      	add	sp, #28
 8019ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019eda:	f04f 0b00 	mov.w	fp, #0
 8019ede:	e7ca      	b.n	8019e76 <_scanf_i+0x15e>
 8019ee0:	07ca      	lsls	r2, r1, #31
 8019ee2:	bf4c      	ite	mi
 8019ee4:	8018      	strhmi	r0, [r3, #0]
 8019ee6:	6018      	strpl	r0, [r3, #0]
 8019ee8:	e7eb      	b.n	8019ec2 <_scanf_i+0x1aa>
 8019eea:	2001      	movs	r0, #1
 8019eec:	e7f2      	b.n	8019ed4 <_scanf_i+0x1bc>
 8019eee:	bf00      	nop
 8019ef0:	0801d014 	.word	0x0801d014
 8019ef4:	080166f5 	.word	0x080166f5
 8019ef8:	0801a409 	.word	0x0801a409
 8019efc:	0801daeb 	.word	0x0801daeb

08019f00 <__sflush_r>:
 8019f00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019f08:	0716      	lsls	r6, r2, #28
 8019f0a:	4605      	mov	r5, r0
 8019f0c:	460c      	mov	r4, r1
 8019f0e:	d454      	bmi.n	8019fba <__sflush_r+0xba>
 8019f10:	684b      	ldr	r3, [r1, #4]
 8019f12:	2b00      	cmp	r3, #0
 8019f14:	dc02      	bgt.n	8019f1c <__sflush_r+0x1c>
 8019f16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019f18:	2b00      	cmp	r3, #0
 8019f1a:	dd48      	ble.n	8019fae <__sflush_r+0xae>
 8019f1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019f1e:	2e00      	cmp	r6, #0
 8019f20:	d045      	beq.n	8019fae <__sflush_r+0xae>
 8019f22:	2300      	movs	r3, #0
 8019f24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019f28:	682f      	ldr	r7, [r5, #0]
 8019f2a:	6a21      	ldr	r1, [r4, #32]
 8019f2c:	602b      	str	r3, [r5, #0]
 8019f2e:	d030      	beq.n	8019f92 <__sflush_r+0x92>
 8019f30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019f32:	89a3      	ldrh	r3, [r4, #12]
 8019f34:	0759      	lsls	r1, r3, #29
 8019f36:	d505      	bpl.n	8019f44 <__sflush_r+0x44>
 8019f38:	6863      	ldr	r3, [r4, #4]
 8019f3a:	1ad2      	subs	r2, r2, r3
 8019f3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019f3e:	b10b      	cbz	r3, 8019f44 <__sflush_r+0x44>
 8019f40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019f42:	1ad2      	subs	r2, r2, r3
 8019f44:	2300      	movs	r3, #0
 8019f46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019f48:	6a21      	ldr	r1, [r4, #32]
 8019f4a:	4628      	mov	r0, r5
 8019f4c:	47b0      	blx	r6
 8019f4e:	1c43      	adds	r3, r0, #1
 8019f50:	89a3      	ldrh	r3, [r4, #12]
 8019f52:	d106      	bne.n	8019f62 <__sflush_r+0x62>
 8019f54:	6829      	ldr	r1, [r5, #0]
 8019f56:	291d      	cmp	r1, #29
 8019f58:	d82b      	bhi.n	8019fb2 <__sflush_r+0xb2>
 8019f5a:	4a2a      	ldr	r2, [pc, #168]	@ (801a004 <__sflush_r+0x104>)
 8019f5c:	40ca      	lsrs	r2, r1
 8019f5e:	07d6      	lsls	r6, r2, #31
 8019f60:	d527      	bpl.n	8019fb2 <__sflush_r+0xb2>
 8019f62:	2200      	movs	r2, #0
 8019f64:	6062      	str	r2, [r4, #4]
 8019f66:	04d9      	lsls	r1, r3, #19
 8019f68:	6922      	ldr	r2, [r4, #16]
 8019f6a:	6022      	str	r2, [r4, #0]
 8019f6c:	d504      	bpl.n	8019f78 <__sflush_r+0x78>
 8019f6e:	1c42      	adds	r2, r0, #1
 8019f70:	d101      	bne.n	8019f76 <__sflush_r+0x76>
 8019f72:	682b      	ldr	r3, [r5, #0]
 8019f74:	b903      	cbnz	r3, 8019f78 <__sflush_r+0x78>
 8019f76:	6560      	str	r0, [r4, #84]	@ 0x54
 8019f78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019f7a:	602f      	str	r7, [r5, #0]
 8019f7c:	b1b9      	cbz	r1, 8019fae <__sflush_r+0xae>
 8019f7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019f82:	4299      	cmp	r1, r3
 8019f84:	d002      	beq.n	8019f8c <__sflush_r+0x8c>
 8019f86:	4628      	mov	r0, r5
 8019f88:	f7fe ff52 	bl	8018e30 <_free_r>
 8019f8c:	2300      	movs	r3, #0
 8019f8e:	6363      	str	r3, [r4, #52]	@ 0x34
 8019f90:	e00d      	b.n	8019fae <__sflush_r+0xae>
 8019f92:	2301      	movs	r3, #1
 8019f94:	4628      	mov	r0, r5
 8019f96:	47b0      	blx	r6
 8019f98:	4602      	mov	r2, r0
 8019f9a:	1c50      	adds	r0, r2, #1
 8019f9c:	d1c9      	bne.n	8019f32 <__sflush_r+0x32>
 8019f9e:	682b      	ldr	r3, [r5, #0]
 8019fa0:	2b00      	cmp	r3, #0
 8019fa2:	d0c6      	beq.n	8019f32 <__sflush_r+0x32>
 8019fa4:	2b1d      	cmp	r3, #29
 8019fa6:	d001      	beq.n	8019fac <__sflush_r+0xac>
 8019fa8:	2b16      	cmp	r3, #22
 8019faa:	d11e      	bne.n	8019fea <__sflush_r+0xea>
 8019fac:	602f      	str	r7, [r5, #0]
 8019fae:	2000      	movs	r0, #0
 8019fb0:	e022      	b.n	8019ff8 <__sflush_r+0xf8>
 8019fb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019fb6:	b21b      	sxth	r3, r3
 8019fb8:	e01b      	b.n	8019ff2 <__sflush_r+0xf2>
 8019fba:	690f      	ldr	r7, [r1, #16]
 8019fbc:	2f00      	cmp	r7, #0
 8019fbe:	d0f6      	beq.n	8019fae <__sflush_r+0xae>
 8019fc0:	0793      	lsls	r3, r2, #30
 8019fc2:	680e      	ldr	r6, [r1, #0]
 8019fc4:	bf08      	it	eq
 8019fc6:	694b      	ldreq	r3, [r1, #20]
 8019fc8:	600f      	str	r7, [r1, #0]
 8019fca:	bf18      	it	ne
 8019fcc:	2300      	movne	r3, #0
 8019fce:	eba6 0807 	sub.w	r8, r6, r7
 8019fd2:	608b      	str	r3, [r1, #8]
 8019fd4:	f1b8 0f00 	cmp.w	r8, #0
 8019fd8:	dde9      	ble.n	8019fae <__sflush_r+0xae>
 8019fda:	6a21      	ldr	r1, [r4, #32]
 8019fdc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019fde:	4643      	mov	r3, r8
 8019fe0:	463a      	mov	r2, r7
 8019fe2:	4628      	mov	r0, r5
 8019fe4:	47b0      	blx	r6
 8019fe6:	2800      	cmp	r0, #0
 8019fe8:	dc08      	bgt.n	8019ffc <__sflush_r+0xfc>
 8019fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019fee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019ff2:	81a3      	strh	r3, [r4, #12]
 8019ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8019ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019ffc:	4407      	add	r7, r0
 8019ffe:	eba8 0800 	sub.w	r8, r8, r0
 801a002:	e7e7      	b.n	8019fd4 <__sflush_r+0xd4>
 801a004:	20400001 	.word	0x20400001

0801a008 <_fflush_r>:
 801a008:	b538      	push	{r3, r4, r5, lr}
 801a00a:	690b      	ldr	r3, [r1, #16]
 801a00c:	4605      	mov	r5, r0
 801a00e:	460c      	mov	r4, r1
 801a010:	b913      	cbnz	r3, 801a018 <_fflush_r+0x10>
 801a012:	2500      	movs	r5, #0
 801a014:	4628      	mov	r0, r5
 801a016:	bd38      	pop	{r3, r4, r5, pc}
 801a018:	b118      	cbz	r0, 801a022 <_fflush_r+0x1a>
 801a01a:	6a03      	ldr	r3, [r0, #32]
 801a01c:	b90b      	cbnz	r3, 801a022 <_fflush_r+0x1a>
 801a01e:	f7fd fb19 	bl	8017654 <__sinit>
 801a022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a026:	2b00      	cmp	r3, #0
 801a028:	d0f3      	beq.n	801a012 <_fflush_r+0xa>
 801a02a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a02c:	07d0      	lsls	r0, r2, #31
 801a02e:	d404      	bmi.n	801a03a <_fflush_r+0x32>
 801a030:	0599      	lsls	r1, r3, #22
 801a032:	d402      	bmi.n	801a03a <_fflush_r+0x32>
 801a034:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a036:	f7fe f882 	bl	801813e <__retarget_lock_acquire_recursive>
 801a03a:	4628      	mov	r0, r5
 801a03c:	4621      	mov	r1, r4
 801a03e:	f7ff ff5f 	bl	8019f00 <__sflush_r>
 801a042:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a044:	07da      	lsls	r2, r3, #31
 801a046:	4605      	mov	r5, r0
 801a048:	d4e4      	bmi.n	801a014 <_fflush_r+0xc>
 801a04a:	89a3      	ldrh	r3, [r4, #12]
 801a04c:	059b      	lsls	r3, r3, #22
 801a04e:	d4e1      	bmi.n	801a014 <_fflush_r+0xc>
 801a050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a052:	f7fe f875 	bl	8018140 <__retarget_lock_release_recursive>
 801a056:	e7dd      	b.n	801a014 <_fflush_r+0xc>

0801a058 <__swhatbuf_r>:
 801a058:	b570      	push	{r4, r5, r6, lr}
 801a05a:	460c      	mov	r4, r1
 801a05c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a060:	2900      	cmp	r1, #0
 801a062:	b096      	sub	sp, #88	@ 0x58
 801a064:	4615      	mov	r5, r2
 801a066:	461e      	mov	r6, r3
 801a068:	da0d      	bge.n	801a086 <__swhatbuf_r+0x2e>
 801a06a:	89a3      	ldrh	r3, [r4, #12]
 801a06c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a070:	f04f 0100 	mov.w	r1, #0
 801a074:	bf14      	ite	ne
 801a076:	2340      	movne	r3, #64	@ 0x40
 801a078:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a07c:	2000      	movs	r0, #0
 801a07e:	6031      	str	r1, [r6, #0]
 801a080:	602b      	str	r3, [r5, #0]
 801a082:	b016      	add	sp, #88	@ 0x58
 801a084:	bd70      	pop	{r4, r5, r6, pc}
 801a086:	466a      	mov	r2, sp
 801a088:	f000 f8ec 	bl	801a264 <_fstat_r>
 801a08c:	2800      	cmp	r0, #0
 801a08e:	dbec      	blt.n	801a06a <__swhatbuf_r+0x12>
 801a090:	9901      	ldr	r1, [sp, #4]
 801a092:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a096:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a09a:	4259      	negs	r1, r3
 801a09c:	4159      	adcs	r1, r3
 801a09e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a0a2:	e7eb      	b.n	801a07c <__swhatbuf_r+0x24>

0801a0a4 <__smakebuf_r>:
 801a0a4:	898b      	ldrh	r3, [r1, #12]
 801a0a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a0a8:	079d      	lsls	r5, r3, #30
 801a0aa:	4606      	mov	r6, r0
 801a0ac:	460c      	mov	r4, r1
 801a0ae:	d507      	bpl.n	801a0c0 <__smakebuf_r+0x1c>
 801a0b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a0b4:	6023      	str	r3, [r4, #0]
 801a0b6:	6123      	str	r3, [r4, #16]
 801a0b8:	2301      	movs	r3, #1
 801a0ba:	6163      	str	r3, [r4, #20]
 801a0bc:	b003      	add	sp, #12
 801a0be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a0c0:	ab01      	add	r3, sp, #4
 801a0c2:	466a      	mov	r2, sp
 801a0c4:	f7ff ffc8 	bl	801a058 <__swhatbuf_r>
 801a0c8:	9f00      	ldr	r7, [sp, #0]
 801a0ca:	4605      	mov	r5, r0
 801a0cc:	4639      	mov	r1, r7
 801a0ce:	4630      	mov	r0, r6
 801a0d0:	f7fc fa0a 	bl	80164e8 <_malloc_r>
 801a0d4:	b948      	cbnz	r0, 801a0ea <__smakebuf_r+0x46>
 801a0d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a0da:	059a      	lsls	r2, r3, #22
 801a0dc:	d4ee      	bmi.n	801a0bc <__smakebuf_r+0x18>
 801a0de:	f023 0303 	bic.w	r3, r3, #3
 801a0e2:	f043 0302 	orr.w	r3, r3, #2
 801a0e6:	81a3      	strh	r3, [r4, #12]
 801a0e8:	e7e2      	b.n	801a0b0 <__smakebuf_r+0xc>
 801a0ea:	89a3      	ldrh	r3, [r4, #12]
 801a0ec:	6020      	str	r0, [r4, #0]
 801a0ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a0f2:	81a3      	strh	r3, [r4, #12]
 801a0f4:	9b01      	ldr	r3, [sp, #4]
 801a0f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a0fa:	b15b      	cbz	r3, 801a114 <__smakebuf_r+0x70>
 801a0fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a100:	4630      	mov	r0, r6
 801a102:	f000 f8c1 	bl	801a288 <_isatty_r>
 801a106:	b128      	cbz	r0, 801a114 <__smakebuf_r+0x70>
 801a108:	89a3      	ldrh	r3, [r4, #12]
 801a10a:	f023 0303 	bic.w	r3, r3, #3
 801a10e:	f043 0301 	orr.w	r3, r3, #1
 801a112:	81a3      	strh	r3, [r4, #12]
 801a114:	89a3      	ldrh	r3, [r4, #12]
 801a116:	431d      	orrs	r5, r3
 801a118:	81a5      	strh	r5, [r4, #12]
 801a11a:	e7cf      	b.n	801a0bc <__smakebuf_r+0x18>

0801a11c <__sccl>:
 801a11c:	b570      	push	{r4, r5, r6, lr}
 801a11e:	780b      	ldrb	r3, [r1, #0]
 801a120:	4604      	mov	r4, r0
 801a122:	2b5e      	cmp	r3, #94	@ 0x5e
 801a124:	bf0b      	itete	eq
 801a126:	784b      	ldrbeq	r3, [r1, #1]
 801a128:	1c4a      	addne	r2, r1, #1
 801a12a:	1c8a      	addeq	r2, r1, #2
 801a12c:	2100      	movne	r1, #0
 801a12e:	bf08      	it	eq
 801a130:	2101      	moveq	r1, #1
 801a132:	3801      	subs	r0, #1
 801a134:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801a138:	f800 1f01 	strb.w	r1, [r0, #1]!
 801a13c:	42a8      	cmp	r0, r5
 801a13e:	d1fb      	bne.n	801a138 <__sccl+0x1c>
 801a140:	b90b      	cbnz	r3, 801a146 <__sccl+0x2a>
 801a142:	1e50      	subs	r0, r2, #1
 801a144:	bd70      	pop	{r4, r5, r6, pc}
 801a146:	f081 0101 	eor.w	r1, r1, #1
 801a14a:	54e1      	strb	r1, [r4, r3]
 801a14c:	4610      	mov	r0, r2
 801a14e:	4602      	mov	r2, r0
 801a150:	f812 5b01 	ldrb.w	r5, [r2], #1
 801a154:	2d2d      	cmp	r5, #45	@ 0x2d
 801a156:	d005      	beq.n	801a164 <__sccl+0x48>
 801a158:	2d5d      	cmp	r5, #93	@ 0x5d
 801a15a:	d016      	beq.n	801a18a <__sccl+0x6e>
 801a15c:	2d00      	cmp	r5, #0
 801a15e:	d0f1      	beq.n	801a144 <__sccl+0x28>
 801a160:	462b      	mov	r3, r5
 801a162:	e7f2      	b.n	801a14a <__sccl+0x2e>
 801a164:	7846      	ldrb	r6, [r0, #1]
 801a166:	2e5d      	cmp	r6, #93	@ 0x5d
 801a168:	d0fa      	beq.n	801a160 <__sccl+0x44>
 801a16a:	42b3      	cmp	r3, r6
 801a16c:	dcf8      	bgt.n	801a160 <__sccl+0x44>
 801a16e:	3002      	adds	r0, #2
 801a170:	461a      	mov	r2, r3
 801a172:	3201      	adds	r2, #1
 801a174:	4296      	cmp	r6, r2
 801a176:	54a1      	strb	r1, [r4, r2]
 801a178:	dcfb      	bgt.n	801a172 <__sccl+0x56>
 801a17a:	1af2      	subs	r2, r6, r3
 801a17c:	3a01      	subs	r2, #1
 801a17e:	1c5d      	adds	r5, r3, #1
 801a180:	42b3      	cmp	r3, r6
 801a182:	bfa8      	it	ge
 801a184:	2200      	movge	r2, #0
 801a186:	18ab      	adds	r3, r5, r2
 801a188:	e7e1      	b.n	801a14e <__sccl+0x32>
 801a18a:	4610      	mov	r0, r2
 801a18c:	e7da      	b.n	801a144 <__sccl+0x28>

0801a18e <__submore>:
 801a18e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a192:	460c      	mov	r4, r1
 801a194:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801a196:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a19a:	4299      	cmp	r1, r3
 801a19c:	d11d      	bne.n	801a1da <__submore+0x4c>
 801a19e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801a1a2:	f7fc f9a1 	bl	80164e8 <_malloc_r>
 801a1a6:	b918      	cbnz	r0, 801a1b0 <__submore+0x22>
 801a1a8:	f04f 30ff 	mov.w	r0, #4294967295
 801a1ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a1b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a1b4:	63a3      	str	r3, [r4, #56]	@ 0x38
 801a1b6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801a1ba:	6360      	str	r0, [r4, #52]	@ 0x34
 801a1bc:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801a1c0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801a1c4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801a1c8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801a1cc:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801a1d0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801a1d4:	6020      	str	r0, [r4, #0]
 801a1d6:	2000      	movs	r0, #0
 801a1d8:	e7e8      	b.n	801a1ac <__submore+0x1e>
 801a1da:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801a1dc:	0077      	lsls	r7, r6, #1
 801a1de:	463a      	mov	r2, r7
 801a1e0:	f7ff f9ea 	bl	80195b8 <_realloc_r>
 801a1e4:	4605      	mov	r5, r0
 801a1e6:	2800      	cmp	r0, #0
 801a1e8:	d0de      	beq.n	801a1a8 <__submore+0x1a>
 801a1ea:	eb00 0806 	add.w	r8, r0, r6
 801a1ee:	4601      	mov	r1, r0
 801a1f0:	4632      	mov	r2, r6
 801a1f2:	4640      	mov	r0, r8
 801a1f4:	f7fd ffae 	bl	8018154 <memcpy>
 801a1f8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801a1fc:	f8c4 8000 	str.w	r8, [r4]
 801a200:	e7e9      	b.n	801a1d6 <__submore+0x48>

0801a202 <_raise_r>:
 801a202:	291f      	cmp	r1, #31
 801a204:	b538      	push	{r3, r4, r5, lr}
 801a206:	4605      	mov	r5, r0
 801a208:	460c      	mov	r4, r1
 801a20a:	d904      	bls.n	801a216 <_raise_r+0x14>
 801a20c:	2316      	movs	r3, #22
 801a20e:	6003      	str	r3, [r0, #0]
 801a210:	f04f 30ff 	mov.w	r0, #4294967295
 801a214:	bd38      	pop	{r3, r4, r5, pc}
 801a216:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a218:	b112      	cbz	r2, 801a220 <_raise_r+0x1e>
 801a21a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a21e:	b94b      	cbnz	r3, 801a234 <_raise_r+0x32>
 801a220:	4628      	mov	r0, r5
 801a222:	f000 f853 	bl	801a2cc <_getpid_r>
 801a226:	4622      	mov	r2, r4
 801a228:	4601      	mov	r1, r0
 801a22a:	4628      	mov	r0, r5
 801a22c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a230:	f000 b83a 	b.w	801a2a8 <_kill_r>
 801a234:	2b01      	cmp	r3, #1
 801a236:	d00a      	beq.n	801a24e <_raise_r+0x4c>
 801a238:	1c59      	adds	r1, r3, #1
 801a23a:	d103      	bne.n	801a244 <_raise_r+0x42>
 801a23c:	2316      	movs	r3, #22
 801a23e:	6003      	str	r3, [r0, #0]
 801a240:	2001      	movs	r0, #1
 801a242:	e7e7      	b.n	801a214 <_raise_r+0x12>
 801a244:	2100      	movs	r1, #0
 801a246:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a24a:	4620      	mov	r0, r4
 801a24c:	4798      	blx	r3
 801a24e:	2000      	movs	r0, #0
 801a250:	e7e0      	b.n	801a214 <_raise_r+0x12>
	...

0801a254 <raise>:
 801a254:	4b02      	ldr	r3, [pc, #8]	@ (801a260 <raise+0xc>)
 801a256:	4601      	mov	r1, r0
 801a258:	6818      	ldr	r0, [r3, #0]
 801a25a:	f7ff bfd2 	b.w	801a202 <_raise_r>
 801a25e:	bf00      	nop
 801a260:	2000008c 	.word	0x2000008c

0801a264 <_fstat_r>:
 801a264:	b538      	push	{r3, r4, r5, lr}
 801a266:	4d07      	ldr	r5, [pc, #28]	@ (801a284 <_fstat_r+0x20>)
 801a268:	2300      	movs	r3, #0
 801a26a:	4604      	mov	r4, r0
 801a26c:	4608      	mov	r0, r1
 801a26e:	4611      	mov	r1, r2
 801a270:	602b      	str	r3, [r5, #0]
 801a272:	f7ea ff5b 	bl	800512c <_fstat>
 801a276:	1c43      	adds	r3, r0, #1
 801a278:	d102      	bne.n	801a280 <_fstat_r+0x1c>
 801a27a:	682b      	ldr	r3, [r5, #0]
 801a27c:	b103      	cbz	r3, 801a280 <_fstat_r+0x1c>
 801a27e:	6023      	str	r3, [r4, #0]
 801a280:	bd38      	pop	{r3, r4, r5, pc}
 801a282:	bf00      	nop
 801a284:	200024fc 	.word	0x200024fc

0801a288 <_isatty_r>:
 801a288:	b538      	push	{r3, r4, r5, lr}
 801a28a:	4d06      	ldr	r5, [pc, #24]	@ (801a2a4 <_isatty_r+0x1c>)
 801a28c:	2300      	movs	r3, #0
 801a28e:	4604      	mov	r4, r0
 801a290:	4608      	mov	r0, r1
 801a292:	602b      	str	r3, [r5, #0]
 801a294:	f7ea ff5a 	bl	800514c <_isatty>
 801a298:	1c43      	adds	r3, r0, #1
 801a29a:	d102      	bne.n	801a2a2 <_isatty_r+0x1a>
 801a29c:	682b      	ldr	r3, [r5, #0]
 801a29e:	b103      	cbz	r3, 801a2a2 <_isatty_r+0x1a>
 801a2a0:	6023      	str	r3, [r4, #0]
 801a2a2:	bd38      	pop	{r3, r4, r5, pc}
 801a2a4:	200024fc 	.word	0x200024fc

0801a2a8 <_kill_r>:
 801a2a8:	b538      	push	{r3, r4, r5, lr}
 801a2aa:	4d07      	ldr	r5, [pc, #28]	@ (801a2c8 <_kill_r+0x20>)
 801a2ac:	2300      	movs	r3, #0
 801a2ae:	4604      	mov	r4, r0
 801a2b0:	4608      	mov	r0, r1
 801a2b2:	4611      	mov	r1, r2
 801a2b4:	602b      	str	r3, [r5, #0]
 801a2b6:	f7ea fed9 	bl	800506c <_kill>
 801a2ba:	1c43      	adds	r3, r0, #1
 801a2bc:	d102      	bne.n	801a2c4 <_kill_r+0x1c>
 801a2be:	682b      	ldr	r3, [r5, #0]
 801a2c0:	b103      	cbz	r3, 801a2c4 <_kill_r+0x1c>
 801a2c2:	6023      	str	r3, [r4, #0]
 801a2c4:	bd38      	pop	{r3, r4, r5, pc}
 801a2c6:	bf00      	nop
 801a2c8:	200024fc 	.word	0x200024fc

0801a2cc <_getpid_r>:
 801a2cc:	f7ea bec6 	b.w	800505c <_getpid>

0801a2d0 <_calloc_r>:
 801a2d0:	b570      	push	{r4, r5, r6, lr}
 801a2d2:	fba1 5402 	umull	r5, r4, r1, r2
 801a2d6:	b934      	cbnz	r4, 801a2e6 <_calloc_r+0x16>
 801a2d8:	4629      	mov	r1, r5
 801a2da:	f7fc f905 	bl	80164e8 <_malloc_r>
 801a2de:	4606      	mov	r6, r0
 801a2e0:	b928      	cbnz	r0, 801a2ee <_calloc_r+0x1e>
 801a2e2:	4630      	mov	r0, r6
 801a2e4:	bd70      	pop	{r4, r5, r6, pc}
 801a2e6:	220c      	movs	r2, #12
 801a2e8:	6002      	str	r2, [r0, #0]
 801a2ea:	2600      	movs	r6, #0
 801a2ec:	e7f9      	b.n	801a2e2 <_calloc_r+0x12>
 801a2ee:	462a      	mov	r2, r5
 801a2f0:	4621      	mov	r1, r4
 801a2f2:	f7fd fca5 	bl	8017c40 <memset>
 801a2f6:	e7f4      	b.n	801a2e2 <_calloc_r+0x12>

0801a2f8 <__ascii_mbtowc>:
 801a2f8:	b082      	sub	sp, #8
 801a2fa:	b901      	cbnz	r1, 801a2fe <__ascii_mbtowc+0x6>
 801a2fc:	a901      	add	r1, sp, #4
 801a2fe:	b142      	cbz	r2, 801a312 <__ascii_mbtowc+0x1a>
 801a300:	b14b      	cbz	r3, 801a316 <__ascii_mbtowc+0x1e>
 801a302:	7813      	ldrb	r3, [r2, #0]
 801a304:	600b      	str	r3, [r1, #0]
 801a306:	7812      	ldrb	r2, [r2, #0]
 801a308:	1e10      	subs	r0, r2, #0
 801a30a:	bf18      	it	ne
 801a30c:	2001      	movne	r0, #1
 801a30e:	b002      	add	sp, #8
 801a310:	4770      	bx	lr
 801a312:	4610      	mov	r0, r2
 801a314:	e7fb      	b.n	801a30e <__ascii_mbtowc+0x16>
 801a316:	f06f 0001 	mvn.w	r0, #1
 801a31a:	e7f8      	b.n	801a30e <__ascii_mbtowc+0x16>

0801a31c <_malloc_usable_size_r>:
 801a31c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a320:	1f18      	subs	r0, r3, #4
 801a322:	2b00      	cmp	r3, #0
 801a324:	bfbc      	itt	lt
 801a326:	580b      	ldrlt	r3, [r1, r0]
 801a328:	18c0      	addlt	r0, r0, r3
 801a32a:	4770      	bx	lr

0801a32c <_strtoul_l.isra.0>:
 801a32c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a330:	4e34      	ldr	r6, [pc, #208]	@ (801a404 <_strtoul_l.isra.0+0xd8>)
 801a332:	4686      	mov	lr, r0
 801a334:	460d      	mov	r5, r1
 801a336:	4628      	mov	r0, r5
 801a338:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a33c:	5d37      	ldrb	r7, [r6, r4]
 801a33e:	f017 0708 	ands.w	r7, r7, #8
 801a342:	d1f8      	bne.n	801a336 <_strtoul_l.isra.0+0xa>
 801a344:	2c2d      	cmp	r4, #45	@ 0x2d
 801a346:	d110      	bne.n	801a36a <_strtoul_l.isra.0+0x3e>
 801a348:	782c      	ldrb	r4, [r5, #0]
 801a34a:	2701      	movs	r7, #1
 801a34c:	1c85      	adds	r5, r0, #2
 801a34e:	f033 0010 	bics.w	r0, r3, #16
 801a352:	d115      	bne.n	801a380 <_strtoul_l.isra.0+0x54>
 801a354:	2c30      	cmp	r4, #48	@ 0x30
 801a356:	d10d      	bne.n	801a374 <_strtoul_l.isra.0+0x48>
 801a358:	7828      	ldrb	r0, [r5, #0]
 801a35a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801a35e:	2858      	cmp	r0, #88	@ 0x58
 801a360:	d108      	bne.n	801a374 <_strtoul_l.isra.0+0x48>
 801a362:	786c      	ldrb	r4, [r5, #1]
 801a364:	3502      	adds	r5, #2
 801a366:	2310      	movs	r3, #16
 801a368:	e00a      	b.n	801a380 <_strtoul_l.isra.0+0x54>
 801a36a:	2c2b      	cmp	r4, #43	@ 0x2b
 801a36c:	bf04      	itt	eq
 801a36e:	782c      	ldrbeq	r4, [r5, #0]
 801a370:	1c85      	addeq	r5, r0, #2
 801a372:	e7ec      	b.n	801a34e <_strtoul_l.isra.0+0x22>
 801a374:	2b00      	cmp	r3, #0
 801a376:	d1f6      	bne.n	801a366 <_strtoul_l.isra.0+0x3a>
 801a378:	2c30      	cmp	r4, #48	@ 0x30
 801a37a:	bf14      	ite	ne
 801a37c:	230a      	movne	r3, #10
 801a37e:	2308      	moveq	r3, #8
 801a380:	f04f 38ff 	mov.w	r8, #4294967295
 801a384:	2600      	movs	r6, #0
 801a386:	fbb8 f8f3 	udiv	r8, r8, r3
 801a38a:	fb03 f908 	mul.w	r9, r3, r8
 801a38e:	ea6f 0909 	mvn.w	r9, r9
 801a392:	4630      	mov	r0, r6
 801a394:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801a398:	f1bc 0f09 	cmp.w	ip, #9
 801a39c:	d810      	bhi.n	801a3c0 <_strtoul_l.isra.0+0x94>
 801a39e:	4664      	mov	r4, ip
 801a3a0:	42a3      	cmp	r3, r4
 801a3a2:	dd1e      	ble.n	801a3e2 <_strtoul_l.isra.0+0xb6>
 801a3a4:	f1b6 3fff 	cmp.w	r6, #4294967295
 801a3a8:	d007      	beq.n	801a3ba <_strtoul_l.isra.0+0x8e>
 801a3aa:	4580      	cmp	r8, r0
 801a3ac:	d316      	bcc.n	801a3dc <_strtoul_l.isra.0+0xb0>
 801a3ae:	d101      	bne.n	801a3b4 <_strtoul_l.isra.0+0x88>
 801a3b0:	45a1      	cmp	r9, r4
 801a3b2:	db13      	blt.n	801a3dc <_strtoul_l.isra.0+0xb0>
 801a3b4:	fb00 4003 	mla	r0, r0, r3, r4
 801a3b8:	2601      	movs	r6, #1
 801a3ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 801a3be:	e7e9      	b.n	801a394 <_strtoul_l.isra.0+0x68>
 801a3c0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801a3c4:	f1bc 0f19 	cmp.w	ip, #25
 801a3c8:	d801      	bhi.n	801a3ce <_strtoul_l.isra.0+0xa2>
 801a3ca:	3c37      	subs	r4, #55	@ 0x37
 801a3cc:	e7e8      	b.n	801a3a0 <_strtoul_l.isra.0+0x74>
 801a3ce:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801a3d2:	f1bc 0f19 	cmp.w	ip, #25
 801a3d6:	d804      	bhi.n	801a3e2 <_strtoul_l.isra.0+0xb6>
 801a3d8:	3c57      	subs	r4, #87	@ 0x57
 801a3da:	e7e1      	b.n	801a3a0 <_strtoul_l.isra.0+0x74>
 801a3dc:	f04f 36ff 	mov.w	r6, #4294967295
 801a3e0:	e7eb      	b.n	801a3ba <_strtoul_l.isra.0+0x8e>
 801a3e2:	1c73      	adds	r3, r6, #1
 801a3e4:	d106      	bne.n	801a3f4 <_strtoul_l.isra.0+0xc8>
 801a3e6:	2322      	movs	r3, #34	@ 0x22
 801a3e8:	f8ce 3000 	str.w	r3, [lr]
 801a3ec:	4630      	mov	r0, r6
 801a3ee:	b932      	cbnz	r2, 801a3fe <_strtoul_l.isra.0+0xd2>
 801a3f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a3f4:	b107      	cbz	r7, 801a3f8 <_strtoul_l.isra.0+0xcc>
 801a3f6:	4240      	negs	r0, r0
 801a3f8:	2a00      	cmp	r2, #0
 801a3fa:	d0f9      	beq.n	801a3f0 <_strtoul_l.isra.0+0xc4>
 801a3fc:	b106      	cbz	r6, 801a400 <_strtoul_l.isra.0+0xd4>
 801a3fe:	1e69      	subs	r1, r5, #1
 801a400:	6011      	str	r1, [r2, #0]
 801a402:	e7f5      	b.n	801a3f0 <_strtoul_l.isra.0+0xc4>
 801a404:	0801db01 	.word	0x0801db01

0801a408 <_strtoul_r>:
 801a408:	f7ff bf90 	b.w	801a32c <_strtoul_l.isra.0>

0801a40c <__ascii_wctomb>:
 801a40c:	4603      	mov	r3, r0
 801a40e:	4608      	mov	r0, r1
 801a410:	b141      	cbz	r1, 801a424 <__ascii_wctomb+0x18>
 801a412:	2aff      	cmp	r2, #255	@ 0xff
 801a414:	d904      	bls.n	801a420 <__ascii_wctomb+0x14>
 801a416:	228a      	movs	r2, #138	@ 0x8a
 801a418:	601a      	str	r2, [r3, #0]
 801a41a:	f04f 30ff 	mov.w	r0, #4294967295
 801a41e:	4770      	bx	lr
 801a420:	700a      	strb	r2, [r1, #0]
 801a422:	2001      	movs	r0, #1
 801a424:	4770      	bx	lr
	...

0801a428 <_init>:
 801a428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a42a:	bf00      	nop
 801a42c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a42e:	bc08      	pop	{r3}
 801a430:	469e      	mov	lr, r3
 801a432:	4770      	bx	lr

0801a434 <_fini>:
 801a434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a436:	bf00      	nop
 801a438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a43a:	bc08      	pop	{r3}
 801a43c:	469e      	mov	lr, r3
 801a43e:	4770      	bx	lr
