

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Apr 10 16:46:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_28
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.540 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |        6|        6|         4|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    146|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     38|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     318|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     318|    288|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_24s_24s_48_1_1_U1  |mul_24s_24s_48_1_1  |        0|   1|  0|  38|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|  38|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |acc_V_1_fu_228_p2      |         +|   0|  0|  55|          48|          48|
    |add_ln11_fu_151_p2     |         +|   0|  0|  11|           3|           2|
    |ap_condition_111       |       and|   0|  0|   2|           1|           1|
    |ap_condition_115       |       and|   0|  0|   2|           1|           1|
    |ap_condition_154       |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_135_p2    |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln16_1_fu_187_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln16_fu_174_p2    |      icmp|   0|  0|   8|           2|           1|
    |data_V_fu_192_p3       |    select|   0|  0|  24|           1|          24|
    |select_ln16_fu_179_p3  |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 146|          64|         108|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |acc_V_fu_66                            |   9|          2|   48|         96|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_data_V_2_reg_100  |   9|          2|   24|         48|
    |ap_phi_reg_pp0_iter2_data_V_2_reg_100  |   9|          2|   24|         48|
    |ap_sig_allocacmp_acc_V_load_1          |   9|          2|   48|         96|
    |ap_sig_allocacmp_i_1                   |   9|          2|    3|          6|
    |i_fu_70                                |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|  152|        304|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |acc_V_fu_66                            |  48|   0|   48|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_V_2_reg_100  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_data_V_2_reg_100  |  24|   0|   24|          0|
    |c_load_reg_286                         |  24|   0|   24|          0|
    |i_fu_70                                |   3|   0|    3|          0|
    |icmp_ln12_reg_266                      |   1|   0|    1|          0|
    |r_V_1_reg_291                          |  48|   0|   48|          0|
    |shift_reg_V_0                          |  24|   0|   24|          0|
    |shift_reg_V_1                          |  24|   0|   24|          0|
    |shift_reg_V_2                          |  24|   0|   24|          0|
    |tmp_reg_262                            |   1|   0|    1|          0|
    |trunc_ln16_reg_270                     |   2|   0|    2|          0|
    |tmp_reg_262                            |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 318|  32|  255|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y           |  out|   48|      ap_vld|             y|       pointer|
|y_ap_vld    |  out|    1|      ap_vld|             y|       pointer|
|c_address0  |  out|    2|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_q0        |   in|   24|   ap_memory|             c|         array|
|x           |   in|   24|     ap_none|             x|        scalar|
+------------+-----+-----+------------+--------------+--------------+

