--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29788 paths analyzed, 4971 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.750ns.
--------------------------------------------------------------------------------
Slack:                  11.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.249ns (Levels of Logic = 3)
  Clock Path Skew:      0.534ns (1.151 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X7Y39.A3       net (fanout=19)       1.291   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X7Y39.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.C2      net (fanout=1)        2.115   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.249ns (2.551ns logic, 6.698ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  11.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.233ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.151 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y36.A2       net (fanout=20)       1.730   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X10Y29.D2      net (fanout=1)        1.707   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X10Y29.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.233ns (2.504ns logic, 6.729ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.124ns (Levels of Logic = 3)
  Clock Path Skew:      0.534ns (1.151 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X20Y24.A5      net (fanout=19)       1.648   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X20Y24.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.D2      net (fanout=1)        2.061   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.CMUX    Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D4      net (fanout=1)        1.043   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.124ns (2.599ns logic, 6.525ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  11.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.151 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X7Y39.A6       net (fanout=20)       1.152   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X7Y39.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.C2      net (fanout=1)        2.115   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.064ns (2.505ns logic, 6.559ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  11.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.534ns (1.151 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y36.A3       net (fanout=19)       1.339   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X10Y29.D2      net (fanout=1)        1.707   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X10Y29.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.888ns (2.550ns logic, 6.338ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  11.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_28 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.801ns (Levels of Logic = 3)
  Clock Path Skew:      0.502ns (1.151 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_28 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_28
    SLICE_X7Y39.A5       net (fanout=1)        0.889   fifo_manager/serial_tx_TDC/data_q[28]
    SLICE_X7Y39.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.C2      net (fanout=1)        2.115   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.801ns (2.505ns logic, 6.296ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  11.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.731ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.151 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X20Y24.A6      net (fanout=20)       1.301   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X20Y24.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.D2      net (fanout=1)        2.061   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.CMUX    Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D4      net (fanout=1)        1.043   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.731ns (2.553ns logic, 6.178ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  11.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_31 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 3)
  Clock Path Skew:      0.502ns (1.151 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_31 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_31
    SLICE_X7Y39.A2       net (fanout=1)        0.751   fifo_manager/serial_tx_TDC/data_q[31]
    SLICE_X7Y39.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.C2      net (fanout=1)        2.115   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (2.505ns logic, 6.158ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  11.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.628ns (Levels of Logic = 3)
  Clock Path Skew:      0.534ns (1.151 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X7Y34.A3       net (fanout=19)       1.502   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X7Y34.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X10Y29.C4      net (fanout=1)        1.283   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.628ns (2.551ns logic, 6.077ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_27 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.574ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.151 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_27 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/data_q_27
    SLICE_X5Y36.A5       net (fanout=1)        1.071   fifo_manager/serial_tx_TDC/data_q[27]
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X10Y29.D2      net (fanout=1)        1.707   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X10Y29.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (2.504ns logic, 6.070ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_29 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.455ns (Levels of Logic = 3)
  Clock Path Skew:      0.502ns (1.151 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_29 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_29
    SLICE_X7Y39.A1       net (fanout=1)        0.543   fifo_manager/serial_tx_TDC/data_q[29]
    SLICE_X7Y39.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.C2      net (fanout=1)        2.115   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.455ns (2.505ns logic, 5.950ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  12.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_32 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 3)
  Clock Path Skew:      0.528ns (1.239 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_32 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/data_q_32
    SLICE_X20Y24.A3      net (fanout=1)        0.953   fifo_manager/serial_tx_TDC/data_q[32]
    SLICE_X20Y24.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.D2      net (fanout=1)        2.061   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.CMUX    Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D4      net (fanout=1)        1.043   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (2.648ns logic, 5.830ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  12.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.432ns (Levels of Logic = 3)
  Clock Path Skew:      0.534ns (1.151 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X4Y34.A3       net (fanout=19)       1.551   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X4Y34.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X10Y29.D5      net (fanout=1)        1.044   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X10Y29.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.432ns (2.545ns logic, 5.887ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  12.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.372ns (Levels of Logic = 3)
  Clock Path Skew:      0.534ns (1.151 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y30.A3       net (fanout=19)       1.626   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y30.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[55]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X10Y29.C3      net (fanout=1)        0.903   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_132
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.372ns (2.551ns logic, 5.821ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_35 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.300ns (Levels of Logic = 3)
  Clock Path Skew:      0.528ns (1.239 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_35 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.DQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/data_q_35
    SLICE_X20Y24.A1      net (fanout=1)        0.775   fifo_manager/serial_tx_TDC/data_q[35]
    SLICE_X20Y24.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.D2      net (fanout=1)        2.061   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.CMUX    Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D4      net (fanout=1)        1.043   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.300ns (2.648ns logic, 5.652ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  12.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem9/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.758ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X14Y30.B4      net (fanout=5)        0.540   fifo_manager/fifo/fifo_counter[1]
    SLICE_X14Y30.B       Tilo                  0.235   fifo_manager/fifo/_n0073[3]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y20.A6      net (fanout=17)       1.809   fifo_manager/fifo/N35
    SLICE_X13Y20.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_4
    SLICE_X9Y45.A5       net (fanout=17)       2.654   fifo_manager/fifo/wr_en_buf_full_AND_24_o1_12
    SLICE_X9Y45.A        Tilo                  0.259   fifo_manager/fifo/_n0073[8]
                                                       fifo_manager/fifo/Mmux__n0073631
    SLICE_X8Y45.DX       net (fanout=1)        0.752   fifo_manager/fifo/_n0073[8]
    SLICE_X8Y45.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[8]
                                                       fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.758ns (2.003ns logic, 5.755ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_30 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.214ns (Levels of Logic = 3)
  Clock Path Skew:      0.502ns (1.151 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_30 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_30
    SLICE_X7Y39.A4       net (fanout=1)        0.302   fifo_manager/serial_tx_TDC/data_q[30]
    SLICE_X7Y39.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.C2      net (fanout=1)        2.115   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_13
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.214ns (2.505ns logic, 5.709ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.235ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.151 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X22Y40.A3      net (fanout=20)       1.583   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X22Y40.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_12
    SLICE_X16Y36.C4      net (fanout=1)        1.328   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_12
    SLICE_X16Y36.CMUX    Tilo                  0.430   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_G
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D4      net (fanout=1)        1.043   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.235ns (2.508ns logic, 5.727ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem9/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.525   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X14Y32.B4      net (fanout=7)        0.790   fifo_manager/fifo/fifo_counter[3]
    SLICE_X14Y32.B       Tilo                  0.235   fifo_manager/fifo/_n0073[14]
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y20.A4      net (fanout=15)       1.491   fifo_manager/fifo/N67
    SLICE_X13Y20.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_4
    SLICE_X9Y45.A5       net (fanout=17)       2.654   fifo_manager/fifo/wr_en_buf_full_AND_24_o1_12
    SLICE_X9Y45.A        Tilo                  0.259   fifo_manager/fifo/_n0073[8]
                                                       fifo_manager/fifo/Mmux__n0073631
    SLICE_X8Y45.DX       net (fanout=1)        0.752   fifo_manager/fifo/_n0073[8]
    SLICE_X8Y45.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[8]
                                                       fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (2.003ns logic, 5.687ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  12.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem9/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.683ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X14Y30.B5      net (fanout=4)        0.465   fifo_manager/fifo/fifo_counter[0]
    SLICE_X14Y30.B       Tilo                  0.235   fifo_manager/fifo/_n0073[3]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y20.A6      net (fanout=17)       1.809   fifo_manager/fifo/N35
    SLICE_X13Y20.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_4
    SLICE_X9Y45.A5       net (fanout=17)       2.654   fifo_manager/fifo/wr_en_buf_full_AND_24_o1_12
    SLICE_X9Y45.A        Tilo                  0.259   fifo_manager/fifo/_n0073[8]
                                                       fifo_manager/fifo/Mmux__n0073631
    SLICE_X8Y45.DX       net (fanout=1)        0.752   fifo_manager/fifo/_n0073[8]
    SLICE_X8Y45.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[8]
                                                       fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.683ns (2.003ns logic, 5.680ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem9/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.717 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X14Y32.B3      net (fanout=79)       0.738   fifo_manager/fifo_counter_7
    SLICE_X14Y32.B       Tilo                  0.235   fifo_manager/fifo/_n0073[14]
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y20.A4      net (fanout=15)       1.491   fifo_manager/fifo/N67
    SLICE_X13Y20.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_4
    SLICE_X9Y45.A5       net (fanout=17)       2.654   fifo_manager/fifo/wr_en_buf_full_AND_24_o1_12
    SLICE_X9Y45.A        Tilo                  0.259   fifo_manager/fifo/_n0073[8]
                                                       fifo_manager/fifo/Mmux__n0073631
    SLICE_X8Y45.DX       net (fanout=1)        0.752   fifo_manager/fifo/_n0073[8]
    SLICE_X8Y45.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[8]
                                                       fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (2.003ns logic, 5.635ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem9/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.620ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.525   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X14Y32.B5      net (fanout=7)        0.720   fifo_manager/fifo/fifo_counter[2]
    SLICE_X14Y32.B       Tilo                  0.235   fifo_manager/fifo/_n0073[14]
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y20.A4      net (fanout=15)       1.491   fifo_manager/fifo/N67
    SLICE_X13Y20.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_4
    SLICE_X9Y45.A5       net (fanout=17)       2.654   fifo_manager/fifo/wr_en_buf_full_AND_24_o1_12
    SLICE_X9Y45.A        Tilo                  0.259   fifo_manager/fifo/_n0073[8]
                                                       fifo_manager/fifo/Mmux__n0073631
    SLICE_X8Y45.DX       net (fanout=1)        0.752   fifo_manager/fifo/_n0073[8]
    SLICE_X8Y45.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[8]
                                                       fifo_manager/fifo/Mram_buf_mem9/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.620ns (2.003ns logic, 5.617ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.137ns (Levels of Logic = 3)
  Clock Path Skew:      0.534ns (1.151 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.BQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X10Y29.A1      net (fanout=19)       1.508   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X10Y29.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X10Y29.C5      net (fanout=1)        0.810   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_121
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.137ns (2.527ns logic, 5.610ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  12.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem10/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.713 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem10/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X14Y30.B4      net (fanout=5)        0.540   fifo_manager/fifo/fifo_counter[1]
    SLICE_X14Y30.B       Tilo                  0.235   fifo_manager/fifo/_n0073[3]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y20.A6      net (fanout=17)       1.809   fifo_manager/fifo/N35
    SLICE_X13Y20.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_4
    SLICE_X9Y43.A5       net (fanout=17)       2.458   fifo_manager/fifo/wr_en_buf_full_AND_24_o1_12
    SLICE_X9Y43.A        Tilo                  0.259   fifo_manager/fifo/_n0073[9]
                                                       fifo_manager/fifo/Mmux__n0073641
    SLICE_X8Y43.DX       net (fanout=1)        0.752   fifo_manager/fifo/_n0073[9]
    SLICE_X8Y43.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[9]
                                                       fifo_manager/fifo/Mram_buf_mem10/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (2.003ns logic, 5.559ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  12.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_25 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.046ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.151 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_25 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/data_q_25
    SLICE_X5Y36.A1       net (fanout=1)        0.543   fifo_manager/serial_tx_TDC/data_q[25]
    SLICE_X5Y36.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X10Y29.D2      net (fanout=1)        1.707   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_122
    SLICE_X10Y29.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.046ns (2.504ns logic, 5.542ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  12.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.073ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.151 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X7Y34.A5       net (fanout=20)       0.993   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X7Y34.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[63]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X10Y29.C4      net (fanout=1)        1.283   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_14
    SLICE_X10Y29.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_G
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.073ns (2.505ns logic, 5.568ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  12.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.057ns (Levels of Logic = 3)
  Clock Path Skew:      0.527ns (1.151 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X4Y34.A5       net (fanout=20)       1.222   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X4Y34.A        Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[59]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X10Y29.D5      net (fanout=1)        1.044   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_133
    SLICE_X10Y29.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_112
                                                       fifo_manager/serial_tx_TDC/tx_d1_F
                                                       fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D3      net (fanout=1)        1.519   fifo_manager/serial_tx_TDC/tx_d1
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.057ns (2.499ns logic, 5.558ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  12.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_33 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.041ns (Levels of Logic = 3)
  Clock Path Skew:      0.528ns (1.239 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_33 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.BQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/data_q_33
    SLICE_X20Y24.A2      net (fanout=1)        0.516   fifo_manager/serial_tx_TDC/data_q[33]
    SLICE_X20Y24.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[35]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.D2      net (fanout=1)        2.061   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_113
    SLICE_X16Y36.CMUX    Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_data_q[63]_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/tx_d2_F
                                                       fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D4      net (fanout=1)        1.043   fifo_manager/serial_tx_TDC/tx_d2
    SLICE_X14Y41.D       Tilo                  0.235   fifo_manager/serial_tx_TDC/state_q_FSM_FFd2
                                                       fifo_manager/serial_tx_TDC/tx_d3
    OLOGIC_X7Y61.D1      net (fanout=1)        1.773   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.041ns (2.648ns logic, 5.393ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  12.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem10/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.713 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem10/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.525   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X14Y32.B4      net (fanout=7)        0.790   fifo_manager/fifo/fifo_counter[3]
    SLICE_X14Y32.B       Tilo                  0.235   fifo_manager/fifo/_n0073[14]
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y20.A4      net (fanout=15)       1.491   fifo_manager/fifo/N67
    SLICE_X13Y20.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_4
    SLICE_X9Y43.A5       net (fanout=17)       2.458   fifo_manager/fifo/wr_en_buf_full_AND_24_o1_12
    SLICE_X9Y43.A        Tilo                  0.259   fifo_manager/fifo/_n0073[9]
                                                       fifo_manager/fifo/Mmux__n0073641
    SLICE_X8Y43.DX       net (fanout=1)        0.752   fifo_manager/fifo/_n0073[9]
    SLICE_X8Y43.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[9]
                                                       fifo_manager/fifo/Mram_buf_mem10/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (2.003ns logic, 5.491ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  12.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem10/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.487ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.713 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem10/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X14Y30.B5      net (fanout=4)        0.465   fifo_manager/fifo/fifo_counter[0]
    SLICE_X14Y30.B       Tilo                  0.235   fifo_manager/fifo/_n0073[3]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y20.A6      net (fanout=17)       1.809   fifo_manager/fifo/N35
    SLICE_X13Y20.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_4
    SLICE_X9Y43.A5       net (fanout=17)       2.458   fifo_manager/fifo/wr_en_buf_full_AND_24_o1_12
    SLICE_X9Y43.A        Tilo                  0.259   fifo_manager/fifo/_n0073[9]
                                                       fifo_manager/fifo/Mmux__n0073641
    SLICE_X8Y43.DX       net (fanout=1)        0.752   fifo_manager/fifo/_n0073[9]
    SLICE_X8Y43.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[9]
                                                       fifo_manager/fifo/Mram_buf_mem10/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.487ns (2.003ns logic, 5.484ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q_0/CLK0
  Logical resource: FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[52]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem53/DP.HIGH/CLK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[52]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem53/DP.LOW/CLK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[52]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem53/SP.HIGH/CLK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[52]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem53/SP.LOW/CLK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem56/DP.HIGH/CLK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem56/DP.LOW/CLK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem56/SP.HIGH/CLK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[55]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem56/SP.LOW/CLK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[59]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem60/DP.HIGH/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[59]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem60/DP.LOW/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[59]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem60/SP.HIGH/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[59]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem60/SP.LOW/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[57]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem58/DP.HIGH/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[57]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem58/DP.LOW/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[57]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem58/SP.HIGH/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[57]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem58/SP.LOW/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[60]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem61/DP.HIGH/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[60]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem61/DP.LOW/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[60]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem61/SP.HIGH/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[60]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem61/SP.LOW/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[26]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem27/DP.HIGH/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[26]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem27/DP.LOW/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.750|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29788 paths, 0 nets, and 5844 connections

Design statistics:
   Minimum period:   8.750ns{1}   (Maximum frequency: 114.286MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 18 14:46:11 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



